{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729754419227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729754419229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 15:20:18 2024 " "Processing started: Thu Oct 24 15:20:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729754419229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729754419229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_sopc -c led_sopc " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_sopc -c led_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729754419230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729754419997 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "led_qsys.qsys " "Elaborating Qsys system entity \"led_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729754420420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:21 Progress: Loading led_sopc/led_qsys.qsys " "2024.10.24.15:20:21 Progress: Loading led_sopc/led_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754421997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:22 Progress: Reading input file " "2024.10.24.15:20:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754422312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:22 Progress: Adding clk \[clock_source 13.0\] " "2024.10.24.15:20:22 Progress: Adding clk \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754422380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:22 Progress: Parameterizing module clk " "2024.10.24.15:20:22 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754422642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:22 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\] " "2024.10.24.15:20:22 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754422646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:23 Progress: Parameterizing module nios2_qsys " "2024.10.24.15:20:23 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754423951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:23 Progress: Adding onchip_rom \[altera_avalon_onchip_memory2 13.0.1\] " "2024.10.24.15:20:23 Progress: Adding onchip_rom \[altera_avalon_onchip_memory2 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754423963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Parameterizing module onchip_rom " "2024.10.24.15:20:24 Progress: Parameterizing module onchip_rom" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 13.0.1\] " "2024.10.24.15:20:24 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Parameterizing module onchip_ram " "2024.10.24.15:20:24 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1\] " "2024.10.24.15:20:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Parameterizing module jtag_uart " "2024.10.24.15:20:24 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 13.0\] " "2024.10.24.15:20:24 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Parameterizing module sysid_qsys " "2024.10.24.15:20:24 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Adding pio_led \[altera_avalon_pio 13.0.1\] " "2024.10.24.15:20:24 Progress: Adding pio_led \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Parameterizing module pio_led " "2024.10.24.15:20:24 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:24 Progress: Building connections " "2024.10.24.15:20:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754424559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:25 Progress: Parameterizing connections " "2024.10.24.15:20:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754425146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:25 Progress: Validating " "2024.10.24.15:20:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754425146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.24.15:20:25 Progress: Done reading input file " "2024.10.24.15:20:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754425909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Led_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754426332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Led_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754426332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_qsys: Generating led_qsys \"led_qsys\" for QUARTUS_SYNTH " "Led_qsys: Generating led_qsys \"led_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754427366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 29 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 29 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754427722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754427733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 61 connections " "Merlin_translator_transform: After transform: 15 modules, 61 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754428696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 159 connections " "Merlin_domain_transform: After transform: 30 modules, 159 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754429932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 191 connections " "Merlin_router_transform: After transform: 38 modules, 191 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754430336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 40 modules, 201 connections " "Merlin_traffic_limiter_transform: After transform: 40 modules, 201 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754430521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 41 modules, 158 connections " "Reset_adaptation_transform: After transform: 41 modules, 158 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754430692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 56 modules, 194 connections " "Merlin_network_to_switch_transform: After transform: 56 modules, 194 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754431211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 56 modules, 196 connections " "Limiter_update_transform: After transform: 56 modules, 196 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754431800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 56 modules, 196 connections " "Merlin_mm_transform: After transform: 56 modules, 196 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754431800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 57 modules, 199 connections " "Merlin_interrupt_mapper_transform: After transform: 57 modules, 199 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754431912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'led_qsys_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'led_qsys_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754433648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=led_qsys_nios2_qsys --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0001_nios2_qsys_gen//led_qsys_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys:   Generation command is \[exec D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=led_qsys_nios2_qsys --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0001_nios2_qsys_gen//led_qsys_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754433652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:34 (*) Starting Nios II generation " "Nios2_qsys: # 2024.10.24 15:20:34 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:34 (*)   Checking for plaintext license. " "Nios2_qsys: # 2024.10.24 15:20:34 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:35 (*)   Plaintext license not found. " "Nios2_qsys: # 2024.10.24 15:20:35 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:35 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys: # 2024.10.24 15:20:35 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:36 (*)   Encrypted license found.  SOF will not be time-limited. " "Nios2_qsys: # 2024.10.24 15:20:36 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:36 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2024.10.24 15:20:36 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:36 (*)   Creating all objects for CPU " "Nios2_qsys: # 2024.10.24 15:20:36 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:36 (*)     Testbench " "Nios2_qsys: # 2024.10.24 15:20:36 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:36 (*)     Instruction decoding " "Nios2_qsys: # 2024.10.24 15:20:36 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:36 (*)       Instruction fields " "Nios2_qsys: # 2024.10.24 15:20:36 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:36 (*)       Instruction decodes " "Nios2_qsys: # 2024.10.24 15:20:36 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:37 (*)       Signals for RTL simulation waveforms " "Nios2_qsys: # 2024.10.24 15:20:37 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:38 (*)       Instruction controls " "Nios2_qsys: # 2024.10.24 15:20:38 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:38 (*)     Pipeline frontend " "Nios2_qsys: # 2024.10.24 15:20:38 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:38 (*)     Pipeline backend " "Nios2_qsys: # 2024.10.24 15:20:38 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:42 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2024.10.24 15:20:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:49 (*)   Creating encrypted RTL " "Nios2_qsys: # 2024.10.24 15:20:49 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2024.10.24 15:20:51 (*) Done Nios II generation " "Nios2_qsys: # 2024.10.24 15:20:51 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'led_qsys_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'led_qsys_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"led_qsys\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"led_qsys\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_rom: Starting RTL generation for module 'led_qsys_onchip_rom' " "Onchip_rom: Starting RTL generation for module 'led_qsys_onchip_rom'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_rom:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=led_qsys_onchip_rom --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0002_onchip_rom_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0002_onchip_rom_gen//led_qsys_onchip_rom_component_configuration.pl  --do_build_sim=0  \] " "Onchip_rom:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=led_qsys_onchip_rom --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0002_onchip_rom_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0002_onchip_rom_gen//led_qsys_onchip_rom_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754451974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_rom: Done RTL generation for module 'led_qsys_onchip_rom' " "Onchip_rom: Done RTL generation for module 'led_qsys_onchip_rom'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754452529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_rom: \"led_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_rom\" " "Onchip_rom: \"led_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_rom\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754452540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'led_qsys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'led_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754452559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=led_qsys_onchip_ram --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0003_onchip_ram_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0003_onchip_ram_gen//led_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=led_qsys_onchip_ram --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0003_onchip_ram_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0003_onchip_ram_gen//led_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754452559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'led_qsys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'led_qsys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754453232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"led_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"led_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754453243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'led_qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'led_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754453262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=led_qsys_jtag_uart --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0004_jtag_uart_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0004_jtag_uart_gen//led_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=led_qsys_jtag_uart --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0004_jtag_uart_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0004_jtag_uart_gen//led_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754453262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'led_qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'led_qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"led_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"led_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"led_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"led_qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'led_qsys_pio_led' " "Pio_led: Starting RTL generation for module 'led_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=led_qsys_pio_led --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0006_pio_led_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0006_pio_led_gen//led_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec D:/altera/13.0/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0/quartus/sopc_builder/bin/europa -I D:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0/quartus/sopc_builder/bin -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=led_qsys_pio_led --dir=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0006_pio_led_gen/ --quartus_dir=D:/altera/13.0/quartus --verilog --config=C:/Users/Administrator.DESKTOP-7LOH5T9/AppData/Local/Temp/alt0020_1790800299138846028.dir/0006_pio_led_gen//led_qsys_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'led_qsys_pio_led' " "Pio_led: Done RTL generation for module 'led_qsys_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"led_qsys\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"led_qsys\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator: \"led_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\" " "Nios2_qsys_instruction_master_translator: \"led_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator: \"led_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\" " "Nios2_qsys_jtag_debug_module_translator: \"led_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"led_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"led_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"led_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"led_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"led_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"led_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"led_qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"led_qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"led_qsys\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"led_qsys\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"led_qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"led_qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_004: \"led_qsys\" instantiated altera_merlin_router \"id_router_004\" " "Id_router_004: \"led_qsys\" instantiated altera_merlin_router \"id_router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"led_qsys\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"led_qsys\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"led_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"led_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"led_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"led_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"led_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"led_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"led_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"led_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"led_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"led_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_004: \"led_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_004\" " "Rsp_xbar_demux_004: \"led_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"led_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"led_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754454967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"led_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"led_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754455030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754455032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"led_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"led_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754455050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_qsys: Done led_qsys\" with 26 modules, 85 files, 1871446 bytes " "Led_qsys: Done led_qsys\" with 26 modules, 85 files, 1871446 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1729754455051 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "led_qsys.qsys " "Finished elaborating Qsys system entity \"led_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729754456026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/led_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/led_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys " "Found entity 1: led_qsys" {  } { { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/led_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/led_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys " "Found entity 1: led_qsys" {  } { { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_irq_mapper " "Found entity 1: led_qsys_irq_mapper" {  } { { "qsys/synthesis/submodules/led_qsys_irq_mapper.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456156 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_mux_001 " "Found entity 1: led_qsys_rsp_xbar_mux_001" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_mux " "Found entity 1: led_qsys_rsp_xbar_mux" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_demux_004 " "Found entity 1: led_qsys_rsp_xbar_demux_004" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_demux " "Found entity 1: led_qsys_rsp_xbar_demux" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_mux " "Found entity 1: led_qsys_cmd_xbar_mux" {  } { { "qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_demux_001 " "Found entity 1: led_qsys_cmd_xbar_demux_001" {  } { { "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_demux " "Found entity 1: led_qsys_cmd_xbar_demux" {  } { { "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_id_router_004.sv(48) " "Verilog HDL Declaration information at led_qsys_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_id_router_004.sv(49) " "Verilog HDL Declaration information at led_qsys_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_id_router_004_default_decode " "Found entity 1: led_qsys_id_router_004_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456258 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_id_router_004 " "Found entity 2: led_qsys_id_router_004" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_id_router.sv(48) " "Verilog HDL Declaration information at led_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_id_router.sv(49) " "Verilog HDL Declaration information at led_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_id_router_default_decode " "Found entity 1: led_qsys_id_router_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456265 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_id_router " "Found entity 2: led_qsys_id_router" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_addr_router_001.sv(48) " "Verilog HDL Declaration information at led_qsys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_addr_router_001.sv(49) " "Verilog HDL Declaration information at led_qsys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_addr_router_001_default_decode " "Found entity 1: led_qsys_addr_router_001_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456273 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_addr_router_001 " "Found entity 2: led_qsys_addr_router_001" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at led_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at led_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754456278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_addr_router_default_decode " "Found entity 1: led_qsys_addr_router_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456280 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_addr_router " "Found entity 2: led_qsys_addr_router" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_pio_led " "Found entity 1: led_qsys_pio_led" {  } { { "qsys/synthesis/submodules/led_qsys_pio_led.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_sysid_qsys " "Found entity 1: led_qsys_sysid_qsys" {  } { { "qsys/synthesis/submodules/led_qsys_sysid_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/led_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_jtag_uart_sim_scfifo_w " "Found entity 1: led_qsys_jtag_uart_sim_scfifo_w" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456355 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_jtag_uart_scfifo_w " "Found entity 2: led_qsys_jtag_uart_scfifo_w" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456355 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_qsys_jtag_uart_sim_scfifo_r " "Found entity 3: led_qsys_jtag_uart_sim_scfifo_r" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456355 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_qsys_jtag_uart_scfifo_r " "Found entity 4: led_qsys_jtag_uart_scfifo_r" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456355 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_qsys_jtag_uart " "Found entity 5: led_qsys_jtag_uart" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_onchip_ram " "Found entity 1: led_qsys_onchip_ram" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_onchip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_onchip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_onchip_rom " "Found entity 1: led_qsys_onchip_rom" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754456365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754456365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_ic_data_module " "Found entity 1: led_qsys_nios2_qsys_ic_data_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_nios2_qsys_ic_tag_module " "Found entity 2: led_qsys_nios2_qsys_ic_tag_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_qsys_nios2_qsys_bht_module " "Found entity 3: led_qsys_nios2_qsys_bht_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_qsys_nios2_qsys_register_bank_a_module " "Found entity 4: led_qsys_nios2_qsys_register_bank_a_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_qsys_nios2_qsys_register_bank_b_module " "Found entity 5: led_qsys_nios2_qsys_register_bank_b_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "6 led_qsys_nios2_qsys_dc_tag_module " "Found entity 6: led_qsys_nios2_qsys_dc_tag_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "7 led_qsys_nios2_qsys_dc_data_module " "Found entity 7: led_qsys_nios2_qsys_dc_data_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "8 led_qsys_nios2_qsys_dc_victim_module " "Found entity 8: led_qsys_nios2_qsys_dc_victim_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "9 led_qsys_nios2_qsys_nios2_oci_debug " "Found entity 9: led_qsys_nios2_qsys_nios2_oci_debug" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "10 led_qsys_nios2_qsys_ociram_sp_ram_module " "Found entity 10: led_qsys_nios2_qsys_ociram_sp_ram_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "11 led_qsys_nios2_qsys_nios2_ocimem " "Found entity 11: led_qsys_nios2_qsys_nios2_ocimem" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "12 led_qsys_nios2_qsys_nios2_avalon_reg " "Found entity 12: led_qsys_nios2_qsys_nios2_avalon_reg" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "13 led_qsys_nios2_qsys_nios2_oci_break " "Found entity 13: led_qsys_nios2_qsys_nios2_oci_break" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "14 led_qsys_nios2_qsys_nios2_oci_xbrk " "Found entity 14: led_qsys_nios2_qsys_nios2_oci_xbrk" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "15 led_qsys_nios2_qsys_nios2_oci_dbrk " "Found entity 15: led_qsys_nios2_qsys_nios2_oci_dbrk" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "16 led_qsys_nios2_qsys_nios2_oci_itrace " "Found entity 16: led_qsys_nios2_qsys_nios2_oci_itrace" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "17 led_qsys_nios2_qsys_nios2_oci_td_mode " "Found entity 17: led_qsys_nios2_qsys_nios2_oci_td_mode" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "18 led_qsys_nios2_qsys_nios2_oci_dtrace " "Found entity 18: led_qsys_nios2_qsys_nios2_oci_dtrace" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "19 led_qsys_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: led_qsys_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "20 led_qsys_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: led_qsys_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "21 led_qsys_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: led_qsys_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "22 led_qsys_nios2_qsys_nios2_oci_fifo " "Found entity 22: led_qsys_nios2_qsys_nios2_oci_fifo" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "23 led_qsys_nios2_qsys_nios2_oci_pib " "Found entity 23: led_qsys_nios2_qsys_nios2_oci_pib" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "24 led_qsys_nios2_qsys_nios2_oci_im " "Found entity 24: led_qsys_nios2_qsys_nios2_oci_im" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "25 led_qsys_nios2_qsys_nios2_performance_monitors " "Found entity 25: led_qsys_nios2_qsys_nios2_performance_monitors" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "26 led_qsys_nios2_qsys_nios2_oci " "Found entity 26: led_qsys_nios2_qsys_nios2_oci" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""} { "Info" "ISGN_ENTITY_NAME" "27 led_qsys_nios2_qsys " "Found entity 27: led_qsys_nios2_qsys" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_sysclk" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_tck " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_tck" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_wrapper" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_mult_cell " "Found entity 1: led_qsys_nios2_qsys_mult_cell" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_oci_test_bench " "Found entity 1: led_qsys_nios2_qsys_oci_test_bench" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_test_bench " "Found entity 1: led_qsys_nios2_qsys_test_bench" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_led " "Found entity 1: qsys_led" {  } { { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/led_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/led_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys " "Found entity 1: led_qsys" {  } { { "db/ip/led_qsys/led_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/led_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/led_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754457999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754457999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/led_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458015 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/led_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/led_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/led_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/led_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/led_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/led_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/led_qsys/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/led_qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at led_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at led_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/led_qsys/submodules/led_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_addr_router_default_decode " "Found entity 1: led_qsys_addr_router_default_decode" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458089 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_addr_router " "Found entity 2: led_qsys_addr_router" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_addr_router_001.sv(48) " "Verilog HDL Declaration information at led_qsys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_addr_router_001.sv(49) " "Verilog HDL Declaration information at led_qsys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_addr_router_001_default_decode " "Found entity 1: led_qsys_addr_router_001_default_decode" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458092 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_addr_router_001 " "Found entity 2: led_qsys_addr_router_001" {  } { { "db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_demux " "Found entity 1: led_qsys_cmd_xbar_demux" {  } { { "db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_demux_001 " "Found entity 1: led_qsys_cmd_xbar_demux_001" {  } { { "db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux_001.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_mux " "Found entity 1: led_qsys_cmd_xbar_mux" {  } { { "db/ip/led_qsys/submodules/led_qsys_cmd_xbar_mux.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_id_router.sv(48) " "Verilog HDL Declaration information at led_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_id_router.sv(49) " "Verilog HDL Declaration information at led_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/led_qsys/submodules/led_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_id_router_default_decode " "Found entity 1: led_qsys_id_router_default_decode" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458115 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_id_router " "Found entity 2: led_qsys_id_router" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_id_router_004.sv(48) " "Verilog HDL Declaration information at led_qsys_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_id_router_004.sv(49) " "Verilog HDL Declaration information at led_qsys_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729754458123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_id_router_004_default_decode " "Found entity 1: led_qsys_id_router_004_default_decode" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458123 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_id_router_004 " "Found entity 2: led_qsys_id_router_004" {  } { { "db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_irq_mapper " "Found entity 1: led_qsys_irq_mapper" {  } { { "db/ip/led_qsys/submodules/led_qsys_irq_mapper.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_jtag_uart_sim_scfifo_w " "Found entity 1: led_qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458141 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_jtag_uart_scfifo_w " "Found entity 2: led_qsys_jtag_uart_scfifo_w" {  } { { "db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458141 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_qsys_jtag_uart_sim_scfifo_r " "Found entity 3: led_qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458141 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_qsys_jtag_uart_scfifo_r " "Found entity 4: led_qsys_jtag_uart_scfifo_r" {  } { { "db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458141 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_qsys_jtag_uart " "Found entity 5: led_qsys_jtag_uart" {  } { { "db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754458141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754458141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_ic_data_module " "Found entity 1: led_qsys_nios2_qsys_ic_data_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_nios2_qsys_ic_tag_module " "Found entity 2: led_qsys_nios2_qsys_ic_tag_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_qsys_nios2_qsys_bht_module " "Found entity 3: led_qsys_nios2_qsys_bht_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_qsys_nios2_qsys_register_bank_a_module " "Found entity 4: led_qsys_nios2_qsys_register_bank_a_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_qsys_nios2_qsys_register_bank_b_module " "Found entity 5: led_qsys_nios2_qsys_register_bank_b_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "6 led_qsys_nios2_qsys_dc_tag_module " "Found entity 6: led_qsys_nios2_qsys_dc_tag_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "7 led_qsys_nios2_qsys_dc_data_module " "Found entity 7: led_qsys_nios2_qsys_dc_data_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "8 led_qsys_nios2_qsys_dc_victim_module " "Found entity 8: led_qsys_nios2_qsys_dc_victim_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "9 led_qsys_nios2_qsys_nios2_oci_debug " "Found entity 9: led_qsys_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "10 led_qsys_nios2_qsys_ociram_sp_ram_module " "Found entity 10: led_qsys_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "11 led_qsys_nios2_qsys_nios2_ocimem " "Found entity 11: led_qsys_nios2_qsys_nios2_ocimem" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "12 led_qsys_nios2_qsys_nios2_avalon_reg " "Found entity 12: led_qsys_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "13 led_qsys_nios2_qsys_nios2_oci_break " "Found entity 13: led_qsys_nios2_qsys_nios2_oci_break" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "14 led_qsys_nios2_qsys_nios2_oci_xbrk " "Found entity 14: led_qsys_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "15 led_qsys_nios2_qsys_nios2_oci_dbrk " "Found entity 15: led_qsys_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "16 led_qsys_nios2_qsys_nios2_oci_itrace " "Found entity 16: led_qsys_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "17 led_qsys_nios2_qsys_nios2_oci_td_mode " "Found entity 17: led_qsys_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "18 led_qsys_nios2_qsys_nios2_oci_dtrace " "Found entity 18: led_qsys_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "19 led_qsys_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: led_qsys_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "20 led_qsys_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: led_qsys_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "21 led_qsys_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: led_qsys_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "22 led_qsys_nios2_qsys_nios2_oci_fifo " "Found entity 22: led_qsys_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "23 led_qsys_nios2_qsys_nios2_oci_pib " "Found entity 23: led_qsys_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "24 led_qsys_nios2_qsys_nios2_oci_im " "Found entity 24: led_qsys_nios2_qsys_nios2_oci_im" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "25 led_qsys_nios2_qsys_nios2_performance_monitors " "Found entity 25: led_qsys_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "26 led_qsys_nios2_qsys_nios2_oci " "Found entity 26: led_qsys_nios2_qsys_nios2_oci" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""} { "Info" "ISGN_ENTITY_NAME" "27 led_qsys_nios2_qsys " "Found entity 27: led_qsys_nios2_qsys" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_tck " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_mult_cell " "Found entity 1: led_qsys_nios2_qsys_mult_cell" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_oci_test_bench " "Found entity 1: led_qsys_nios2_qsys_oci_test_bench" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_oci_test_bench.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_test_bench " "Found entity 1: led_qsys_nios2_qsys_test_bench" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys_test_bench.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_onchip_ram " "Found entity 1: led_qsys_onchip_ram" {  } { { "db/ip/led_qsys/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_onchip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_onchip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_onchip_rom " "Found entity 1: led_qsys_onchip_rom" {  } { { "db/ip/led_qsys/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_onchip_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_pio_led " "Found entity 1: led_qsys_pio_led" {  } { { "db/ip/led_qsys/submodules/led_qsys_pio_led.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_demux " "Found entity 1: led_qsys_rsp_xbar_demux" {  } { { "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_demux_004 " "Found entity 1: led_qsys_rsp_xbar_demux_004" {  } { { "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux_004.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_mux " "Found entity 1: led_qsys_rsp_xbar_mux" {  } { { "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_mux_001 " "Found entity 1: led_qsys_rsp_xbar_mux_001" {  } { { "db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux_001.sv" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/led_qsys/submodules/led_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/led_qsys/submodules/led_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_sysid_qsys " "Found entity 1: led_qsys_sysid_qsys" {  } { { "db/ip/led_qsys/submodules/led_qsys_sysid_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729754459852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729754459852 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2074) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2074): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754459888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2076) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2076): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754459888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2232) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2232): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754459888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(3060) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(3060): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754459900 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2074) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2074): conditional expression evaluates to a constant" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754459990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2076) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2076): conditional expression evaluates to a constant" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754459990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2232) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2232): conditional expression evaluates to a constant" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754459990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(3060) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(3060): conditional expression evaluates to a constant" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1729754460006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_led " "Elaborating entity \"qsys_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729754460416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys led_qsys:u0 " "Elaborating entity \"led_qsys\" for hierarchy \"led_qsys:u0\"" {  } { { "qsys_led.v" "u0" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729754460490 ""}
{ "Error" "ESGN_AMBIGUOUS_ENTITY_BINDING_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys " "Instance \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "led_qsys_nios2_qsys D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v altera_reserved_qsys_led_qsys " "Instance could be entity \"led_qsys_nios2_qsys\" in file D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v compiled in library altera_reserved_qsys_led_qsys" {  } { { "db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/db/ip/led_qsys/submodules/led_qsys_nios2_qsys.v" 3701 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1729754460955 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "led_qsys_nios2_qsys qsys/synthesis/submodules/led_qsys_nios2_qsys.v led_qsys " "Instance could be entity \"led_qsys_nios2_qsys\" in file qsys/synthesis/submodules/led_qsys_nios2_qsys.v compiled in library led_qsys" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3701 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1729754460955 ""}  } { { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 530 0 0 } }  } 0 12179 "Instance \"%1!s!\" is ambiguous" 0 0 "Quartus II" 0 -1 1729754460955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys " "Elaborating entity \"led_qsys_nios2_qsys\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729754460974 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys " "Can't elaborate user hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 530 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729754461599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/led_sopc/output_files/led_sopc.map.smsg " "Generated suppressed messages file D:/FPGA/led_sopc/output_files/led_sopc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1729754461807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729754462014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 15:21:02 2024 " "Processing ended: Thu Oct 24 15:21:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729754462014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729754462014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729754462014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729754462014 ""}
