//core 
../src/tinyriscv/core/clint.v
../src/tinyriscv/core/csr_reg.v
../src/tinyriscv/core/ctrl.v
../src/tinyriscv/core/defines.v
../src/tinyriscv/core/div.v
../src/tinyriscv/core/ex.v
../src/tinyriscv/core/id_ex.v
../src/tinyriscv/core/id.v
../src/tinyriscv/core/if_id.v
../src/tinyriscv/core/pc_reg.v
../src/tinyriscv/core/regs.v
../src/tinyriscv/core/rib.v
../src/tinyriscv/core/sid.v
../src/tinyriscv/core/tinyriscv.v
//debug
../src/tinyriscv/debug/uart_debug.v
../src/tinyriscv/debug/jtag_top.v
../src/tinyriscv/debug/jtag_driver.v
../src/tinyriscv/debug/jtag_dm.v
//perips
../src/tinyriscv/perips/uart.v
../src/tinyriscv/perips/timer.v
../src/tinyriscv/perips/spi.v
../src/tinyriscv/perips/rom.v
../src/tinyriscv/perips/ram.v
../src/tinyriscv/perips/gpio.v
../src/tinyriscv/perips/pwm.v
../src/tinyriscv/perips/i2c.v
//soc
../src/tinyriscv/soc/tinyriscv_soc_top.v
../src/tinyriscv/soc/tinyriscv_soc_tb.v
//utils
../src/tinyriscv/utils/gen_dff.v
../src/tinyriscv/utils/gen_buf.v
../src/tinyriscv/utils/full_handshake_tx.v
../src/tinyriscv/utils/full_handshake_rx.v









