Analysis & Synthesis report for cryptosystem_final
Mon Jan 02 19:26:31 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cryptosystem_final|sha3_core:sha3|pr_state
 11. State Machine - |cryptosystem_final|aes_core:aes|pr_state
 12. State Machine - |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated
 20. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_cu6:rdptr_g1p
 21. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_7cc:wrptr_g1p
 22. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|altsyncram_tr91:fifo_ram
 23. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 24. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10
 25. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|dffpipe_3dc:wraclr
 26. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 27. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15
 28. Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|cntr_psd:cntr_b
 29. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated
 30. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_du6:rdptr_g1p
 31. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_9cc:wrptr_g1p
 32. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|altsyncram_vr91:fifo_ram
 33. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp
 34. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12
 35. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
 36. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15
 37. Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|cntr_psd:cntr_b
 38. Parameter Settings for User Entity Instance: adc_control:adc|adc_control_adc_mega_0:adc_mega_0
 39. Parameter Settings for User Entity Instance: adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 40. Parameter Settings for User Entity Instance: dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 41. Parameter Settings for User Entity Instance: aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 42. Port Connectivity Checks: "aes_core:aes|aes_round:round_10"
 43. Port Connectivity Checks: "aes_core:aes|aes_round:round_9"
 44. Port Connectivity Checks: "aes_core:aes|aes_round:round_8"
 45. Port Connectivity Checks: "aes_core:aes|aes_round:round_7"
 46. Port Connectivity Checks: "aes_core:aes|aes_round:round_6"
 47. Port Connectivity Checks: "aes_core:aes|aes_round:round_5"
 48. Port Connectivity Checks: "aes_core:aes|aes_round:round_4"
 49. Port Connectivity Checks: "aes_core:aes|aes_round:round_3"
 50. Port Connectivity Checks: "aes_core:aes|aes_round:round_2"
 51. Port Connectivity Checks: "aes_core:aes|aes_round:round_1"
 52. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_10"
 53. Port Connectivity Checks: "aes_core:aes|key_sch:sch_10"
 54. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_9"
 55. Port Connectivity Checks: "aes_core:aes|key_sch:sch_9"
 56. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_8"
 57. Port Connectivity Checks: "aes_core:aes|key_sch:sch_8"
 58. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_7"
 59. Port Connectivity Checks: "aes_core:aes|key_sch:sch_7"
 60. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_6"
 61. Port Connectivity Checks: "aes_core:aes|key_sch:sch_6"
 62. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_5"
 63. Port Connectivity Checks: "aes_core:aes|key_sch:sch_5"
 64. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_4"
 65. Port Connectivity Checks: "aes_core:aes|key_sch:sch_4"
 66. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_3"
 67. Port Connectivity Checks: "aes_core:aes|key_sch:sch_3"
 68. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_2"
 69. Port Connectivity Checks: "aes_core:aes|key_sch:sch_2"
 70. Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_1"
 71. Port Connectivity Checks: "aes_core:aes|key_sch:sch_1"
 72. Port Connectivity Checks: "sha3_core:sha3|state_reg:reg_lower"
 73. Port Connectivity Checks: "sha3_core:sha3|keccak_sponge_round:c"
 74. Port Connectivity Checks: "adc_control:adc"
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 02 19:26:31 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; cryptosystem_final                          ;
; Top-level Entity Name           ; cryptosystem_final                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6098                                        ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,288                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; cryptosystem_final ; cryptosystem_final ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                   ; Library     ;
+-----------------------------------------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------+-------------+
; cryptosystem_final.vhd                                          ; yes             ; User VHDL File                    ; C:/FPGA/cryptosystem_final.vhd                                                 ;             ;
; c:/fpga/db/ip/adc_control/adc_control.vhd                       ; yes             ; Auto-Found VHDL File              ; c:/fpga/db/ip/adc_control/adc_control.vhd                                      ; adc_control ;
; c:/fpga/db/ip/adc_control/submodules/adc_control_adc_mega_0.v   ; yes             ; Auto-Found Verilog HDL File       ; c:/fpga/db/ip/adc_control/submodules/adc_control_adc_mega_0.v                  ; adc_control ;
; c:/fpga/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v ; yes             ; Auto-Found Verilog HDL File       ; c:/fpga/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v                ; adc_control ;
; dsffo.vhd                                                       ; yes             ; Auto-Found Wizard-Generated File  ; C:/FPGA/dsffo.vhd                                                              ;             ;
; dcfifo_mixed_widths.tdf                                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;             ;
; db/dcfifo_i5q1.tdf                                              ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/dcfifo_i5q1.tdf                                                     ;             ;
; db/a_graycounter_cu6.tdf                                        ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/a_graycounter_cu6.tdf                                               ;             ;
; db/a_graycounter_7cc.tdf                                        ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/a_graycounter_7cc.tdf                                               ;             ;
; db/altsyncram_tr91.tdf                                          ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/altsyncram_tr91.tdf                                                 ;             ;
; db/alt_synch_pipe_tnl.tdf                                       ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/alt_synch_pipe_tnl.tdf                                              ;             ;
; db/dffpipe_ed9.tdf                                              ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/dffpipe_ed9.tdf                                                     ;             ;
; db/dffpipe_3dc.tdf                                              ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/dffpipe_3dc.tdf                                                     ;             ;
; db/alt_synch_pipe_unl.tdf                                       ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/alt_synch_pipe_unl.tdf                                              ;             ;
; db/dffpipe_fd9.tdf                                              ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/dffpipe_fd9.tdf                                                     ;             ;
; db/cmpr_ru5.tdf                                                 ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/cmpr_ru5.tdf                                                        ;             ;
; db/cntr_psd.tdf                                                 ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/cntr_psd.tdf                                                        ;             ;
; db/mux_5r7.tdf                                                  ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/mux_5r7.tdf                                                         ;             ;
; aes_dsffo.vhd                                                   ; yes             ; Auto-Found Wizard-Generated File  ; C:/FPGA/aes_dsffo.vhd                                                          ;             ;
; db/dcfifo_v6q1.tdf                                              ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/dcfifo_v6q1.tdf                                                     ;             ;
; db/a_graycounter_du6.tdf                                        ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/a_graycounter_du6.tdf                                               ;             ;
; db/a_graycounter_9cc.tdf                                        ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/a_graycounter_9cc.tdf                                               ;             ;
; db/altsyncram_vr91.tdf                                          ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/altsyncram_vr91.tdf                                                 ;             ;
; db/alt_synch_pipe_vnl.tdf                                       ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/alt_synch_pipe_vnl.tdf                                              ;             ;
; db/dffpipe_gd9.tdf                                              ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/dffpipe_gd9.tdf                                                     ;             ;
; db/alt_synch_pipe_0ol.tdf                                       ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/alt_synch_pipe_0ol.tdf                                              ;             ;
; db/dffpipe_hd9.tdf                                              ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/dffpipe_hd9.tdf                                                     ;             ;
; db/cmpr_su5.tdf                                                 ; yes             ; Auto-Generated Megafunction       ; C:/FPGA/db/cmpr_su5.tdf                                                        ;             ;
+-----------------------------------------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 9854          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 12605         ;
;     -- 7 input functions                    ; 0             ;
;     -- 6 input functions                    ; 6907          ;
;     -- 5 input functions                    ; 1540          ;
;     -- 4 input functions                    ; 1966          ;
;     -- <=3 input functions                  ; 2192          ;
;                                             ;               ;
; Dedicated logic registers                   ; 6098          ;
;                                             ;               ;
; I/O pins                                    ; 50            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 12288         ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 6046          ;
; Total fan-out                               ; 87648         ;
; Average fan-out                             ; 4.65          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Entity Name              ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |cryptosystem_final                                       ; 12605 (145)         ; 6098 (0)                  ; 12288             ; 0          ; 50   ; 0            ; |cryptosystem_final                                                                                                                                                  ; cryptosystem_final       ; work         ;
;    |adc_control:adc|                                      ; 60 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|adc_control:adc                                                                                                                                  ; adc_control              ; adc_control  ;
;       |adc_control_adc_mega_0:adc_mega_0|                 ; 60 (2)              ; 73 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0                                                                                                ; adc_control_adc_mega_0   ; adc_control  ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|              ; 58 (58)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                              ; altera_up_avalon_adv_adc ; adc_control  ;
;    |aes_core:aes|                                         ; 8222 (405)          ; 1544 (264)                ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes                                                                                                                                     ; aes_core                 ; work         ;
;       |aes_round:round_10|                                ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10                                                                                                                  ; aes_round                ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:0:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:10:sbox_inst                                                                                     ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:11:sbox_inst                                                                                     ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:12:sbox_inst                                                                                     ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:13:sbox_inst                                                                                     ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:14:sbox_inst                                                                                     ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:15:sbox_inst                                                                                     ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:1:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:2:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:3:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:4:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:5:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:6:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:7:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:8:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_10|sbox_lut:\gen_0:9:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;       |aes_round:round_1|                                 ; 797 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 157 (157)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_1|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_2|                                 ; 797 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 157 (157)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_2|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_3|                                 ; 799 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 159 (159)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_3|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_4|                                 ; 797 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 157 (157)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_4|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_5|                                 ; 799 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 159 (159)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_5|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_6|                                 ; 797 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 157 (157)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_6|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_7|                                 ; 797 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 157 (157)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_7|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_8|                                 ; 797 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 157 (157)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_8|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |aes_round:round_9|                                 ; 796 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9                                                                                                                   ; aes_round                ; work         ;
;          |mix_columns:mix|                                ; 156 (156)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|mix_columns:mix                                                                                                   ; mix_columns              ; work         ;
;          |sbox_lut:\gen_0:0:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:0:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:10:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:10:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:11:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:11:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:12:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:12:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:13:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:13:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:14:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:14:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:15:sbox_inst|                   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:15:sbox_inst                                                                                      ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:1:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:1:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:2:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:2:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:3:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:3:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:4:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:4:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:5:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:5:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:6:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:6:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:7:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:7:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:8:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:8:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;          |sbox_lut:\gen_0:9:sbox_inst|                    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|aes_round:round_9|sbox_lut:\gen_0:9:sbox_inst                                                                                       ; sbox_lut                 ; work         ;
;       |datapath_reg:reg10|                                ; 1 (1)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg10                                                                                                                  ; datapath_reg             ; work         ;
;       |datapath_reg:reg1|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg1                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg2|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg2                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg3|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg3                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg4|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg4                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg5|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg5                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg6|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg6                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg7|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg7                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg8|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg8                                                                                                                   ; datapath_reg             ; work         ;
;       |datapath_reg:reg9|                                 ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_core:aes|datapath_reg:reg9                                                                                                                   ; datapath_reg             ; work         ;
;    |aes_dsffo:out_fifo|                                   ; 46 (0)              ; 76 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo                                                                                                                               ; aes_dsffo                ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 46 (0)              ; 76 (0)                    ; 8192              ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths      ; work         ;
;          |dcfifo_v6q1:auto_generated|                     ; 46 (6)              ; 76 (25)                   ; 8192              ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated                                                  ; dcfifo_v6q1              ; work         ;
;             |a_graycounter_9cc:wrptr_g1p|                 ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_9cc:wrptr_g1p                      ; a_graycounter_9cc        ; work         ;
;             |a_graycounter_du6:rdptr_g1p|                 ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_du6:rdptr_g1p                      ; a_graycounter_du6        ; work         ;
;             |alt_synch_pipe_0ol:ws_dgrp|                  ; 0 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                       ; alt_synch_pipe_0ol       ; work         ;
;                |dffpipe_hd9:dffpipe15|                    ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15 ; dffpipe_hd9              ; work         ;
;             |alt_synch_pipe_vnl:rs_dgwp|                  ; 0 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp                       ; alt_synch_pipe_vnl       ; work         ;
;                |dffpipe_gd9:dffpipe12|                    ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12 ; dffpipe_gd9              ; work         ;
;             |altsyncram_vr91:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|altsyncram_vr91:fifo_ram                         ; altsyncram_vr91          ; work         ;
;             |cmpr_su5:rdempty_eq_comp1_lsb|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb                    ; cmpr_su5                 ; work         ;
;             |cmpr_su5:rdempty_eq_comp_lsb|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|cmpr_su5:rdempty_eq_comp_lsb                     ; cmpr_su5                 ; work         ;
;             |cntr_psd:cntr_b|                             ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|cntr_psd:cntr_b                                  ; cntr_psd                 ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                    ; mux_5r7                  ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                    ; mux_5r7                  ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                   ; mux_5r7                  ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                   ; mux_5r7                  ; work         ;
;    |dsffo:in_fifo|                                        ; 44 (0)              ; 68 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo                                                                                                                                    ; dsffo                    ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 44 (0)              ; 68 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                  ; dcfifo_mixed_widths      ; work         ;
;          |dcfifo_i5q1:auto_generated|                     ; 44 (8)              ; 68 (25)                   ; 4096              ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated                                                       ; dcfifo_i5q1              ; work         ;
;             |a_graycounter_7cc:wrptr_g1p|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_7cc:wrptr_g1p                           ; a_graycounter_7cc        ; work         ;
;             |a_graycounter_cu6:rdptr_g1p|                 ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_cu6:rdptr_g1p                           ; a_graycounter_cu6        ; work         ;
;             |alt_synch_pipe_tnl:rs_dgwp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                            ; alt_synch_pipe_tnl       ; work         ;
;                |dffpipe_ed9:dffpipe10|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10      ; dffpipe_ed9              ; work         ;
;             |alt_synch_pipe_unl:ws_dgrp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp                            ; alt_synch_pipe_unl       ; work         ;
;                |dffpipe_fd9:dffpipe15|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15      ; dffpipe_fd9              ; work         ;
;             |altsyncram_tr91:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|altsyncram_tr91:fifo_ram                              ; altsyncram_tr91          ; work         ;
;             |cntr_psd:cntr_b|                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|cntr_psd:cntr_b                                       ; cntr_psd                 ; work         ;
;             |dffpipe_3dc:wraclr|                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|dffpipe_3dc:wraclr                                    ; dffpipe_3dc              ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                         ; mux_5r7                  ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                         ; mux_5r7                  ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                        ; mux_5r7                  ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                        ; mux_5r7                  ; work         ;
;    |reg_synchronization:synch|                            ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|reg_synchronization:synch                                                                                                                        ; reg_synchronization      ; work         ;
;    |sha3_core:sha3|                                       ; 4088 (1139)         ; 4316 (1116)               ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|sha3_core:sha3                                                                                                                                   ; sha3_core                ; work         ;
;       |keccak_sponge_round:c|                             ; 2948 (2948)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|sha3_core:sha3|keccak_sponge_round:c                                                                                                             ; keccak_sponge_round      ; work         ;
;       |state_reg:reg_lower|                               ; 0 (0)               ; 1600 (1600)               ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|sha3_core:sha3|state_reg:reg_lower                                                                                                               ; state_reg                ; work         ;
;       |state_reg:reg_upper|                               ; 1 (1)               ; 1600 (1600)               ; 0                 ; 0          ; 0    ; 0            ; |cryptosystem_final|sha3_core:sha3|state_reg:reg_upper                                                                                                               ; state_reg                ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|altsyncram_vr91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 128          ; 512          ; 16           ; 8192 ; None ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|altsyncram_tr91:fifo_ram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 16           ; 32           ; 128          ; 4096 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+--------------------------+
; N/A    ; Qsys         ; 20.1    ; N/A          ; N/A          ; |cryptosystem_final|adc_control:adc ; C:/FPGA/adc_control.qsys ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cryptosystem_final|sha3_core:sha3|pr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+---------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------+--------------------+---------------+
; Name               ; pr_state.stop ; pr_state.round24 ; pr_state.round23 ; pr_state.round22 ; pr_state.round21 ; pr_state.round20 ; pr_state.round19 ; pr_state.round18 ; pr_state.round17 ; pr_state.round16 ; pr_state.round15 ; pr_state.round14 ; pr_state.round13 ; pr_state.round12 ; pr_state.round11 ; pr_state.round10 ; pr_state.round9 ; pr_state.round8 ; pr_state.round7 ; pr_state.round6 ; pr_state.round5 ; pr_state.round4 ; pr_state.round3 ; pr_state.round2 ; pr_state.round1 ; pr_state.init ; pr_state.load_seed ; pr_state.idle ;
+--------------------+---------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------+--------------------+---------------+
; pr_state.idle      ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 0             ;
; pr_state.load_seed ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 1                  ; 1             ;
; pr_state.init      ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1             ; 0                  ; 1             ;
; pr_state.round1    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0             ; 0                  ; 1             ;
; pr_state.round2    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round3    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round4    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round5    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round6    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round7    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round8    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round9    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round10   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round11   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round12   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round13   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round14   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round15   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round16   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round17   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round18   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round19   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round20   ; 0             ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round21   ; 0             ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round22   ; 0             ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round23   ; 0             ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.round24   ; 0             ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
; pr_state.stop      ; 1             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0             ; 0                  ; 1             ;
+--------------------+---------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+---------------+--------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |cryptosystem_final|aes_core:aes|pr_state                              ;
+------------------+-----------------+------------------+---------------+----------------+
; Name             ; pr_state.random ; pr_state.encrypt ; pr_state.idle ; pr_state.clear ;
+------------------+-----------------+------------------+---------------+----------------+
; pr_state.clear   ; 0               ; 0                ; 0             ; 0              ;
; pr_state.idle    ; 0               ; 0                ; 1             ; 1              ;
; pr_state.encrypt ; 0               ; 1                ; 0             ; 1              ;
; pr_state.random  ; 1               ; 0                ; 0             ; 1              ;
+------------------+-----------------+------------------+---------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                             ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; Name                           ; currState.pauseStateNoAddrIncr ; currState.initCtrlRegState ; currState.pauseState ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; currState.resetState           ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ;
; currState.waitState            ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 1                   ; 1                    ;
; currState.transState           ; 0                              ; 0                          ; 0                    ; 0                   ; 1                    ; 0                   ; 1                    ;
; currState.doneState            ; 0                              ; 0                          ; 0                    ; 1                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseState           ; 0                              ; 0                          ; 1                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.initCtrlRegState     ; 0                              ; 1                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseStateNoAddrIncr ; 1                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4]      ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[2]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[0]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[1]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[5]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[3]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[4]      ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|rdemp_eq_comp_lsb_aeb                                            ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|rdemp_eq_comp_msb_aeb                                            ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[5]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[4]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[2]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[0]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[5]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[3]      ; yes                                                              ; yes                                        ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[4]      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 60                                                                                                                   ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                           ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------+
; sha3_core:sha3|in_buffer[1088..1599]                                                                    ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_10|dout[0..127]                                                           ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_9|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_8|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_7|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_6|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_5|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_4|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_3|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_2|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; aes_core:aes|datapath_reg:reg_1|dout[0..127]                                                            ; Stuck at GND due to stuck port data_in ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[0..6] ; Stuck at GND due to stuck port data_in ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0..2]     ; Lost fanout                            ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0..2]       ; Stuck at GND due to stuck port data_in ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2         ; Lost fanout                            ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3         ; Lost fanout                            ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4         ; Lost fanout                            ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1809                                                                ;                                        ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                ;
+------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[0] ; Stuck at GND              ; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[1], ;
;                                                                                                      ; due to stuck port data_in ; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[2], ;
;                                                                                                      ;                           ; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[3], ;
;                                                                                                      ;                           ; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[4], ;
;                                                                                                      ;                           ; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[5], ;
;                                                                                                      ;                           ; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[6]  ;
+------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6098  ;
; Number of registers using Synchronous Clear  ; 4035  ;
; Number of registers using Synchronous Load   ; 1575  ;
; Number of registers using Asynchronous Clear ; 153   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4313  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|rdemp_eq_comp_lsb_aeb                     ; 2       ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|rdemp_eq_comp_msb_aeb                     ; 2       ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|cntr_psd:cntr_b|counter_reg_bit0          ; 2       ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]                                            ; 2       ;
; adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                                            ; 2       ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_7cc:wrptr_g1p|parity7            ; 4       ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|rdemp_eq_comp_lsb_aeb                          ; 5       ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|rdemp_eq_comp_msb_aeb                          ; 5       ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_9cc:wrptr_g1p|counter8a0    ; 8       ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0         ; 10      ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_du6:rdptr_g1p|sub_parity6a0 ; 1       ;
; aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_9cc:wrptr_g1p|parity9       ; 5       ;
; dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|cntr_psd:cntr_b|counter_reg_bit0               ; 2       ;
; aes_core:aes|nonce[95]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[94]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[93]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[92]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[89]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[90]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[91]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[88]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[55]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[54]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[53]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[52]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[49]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[50]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[51]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[48]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[9]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[14]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[13]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[12]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[11]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[8]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[15]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[10]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[39]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[38]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[33]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[36]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[35]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[34]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[32]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[37]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[31]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[30]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[25]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[28]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[27]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[26]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[24]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[29]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[79]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[72]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[77]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[76]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[75]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[74]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[73]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[78]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[81]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[86]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[85]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[84]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[83]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[80]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[87]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[82]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[7]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[6]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[5]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[4]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[1]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[2]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[3]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[0]                                                                                                                     ; 1       ;
; aes_core:aes|nonce[47]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[46]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[45]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[44]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[41]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[42]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[43]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[40]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[63]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[56]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[61]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[60]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[59]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[58]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[57]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[62]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[71]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[70]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[65]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[68]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[67]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[66]                                                                                                                    ; 1       ;
; aes_core:aes|nonce[64]                                                                                                                    ; 1       ;
; Total number of inverted registers = 109*                                                                                                 ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 512 bits  ; 1024 LEs      ; 0 LEs                ; 1024 LEs               ; Yes        ; |cryptosystem_final|sha3_core:sha3|state_reg:reg_upper|q_state[1400]                                                      ;
; 4:1                ; 1088 bits ; 2176 LEs      ; 2176 LEs             ; 0 LEs                  ; Yes        ; |cryptosystem_final|sha3_core:sha3|state_reg:reg_upper|q_state[0]                                                         ;
; 3:1                ; 1088 bits ; 2176 LEs      ; 0 LEs                ; 2176 LEs               ; Yes        ; |cryptosystem_final|sha3_core:sha3|in_buffer[1077]                                                                        ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg10|dout[114]                                                             ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg1|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg2|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg3|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg4|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg5|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg6|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg7|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg8|dout[112]                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |cryptosystem_final|aes_core:aes|datapath_reg:reg9|dout[112]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cryptosystem_final|aes_core:aes|pipe_counter[3]                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[9]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cryptosystem_final|aes_core:aes|counter[20]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cryptosystem_final|adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                        ;
+---------------------------------------+------------------------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                               ;
+---------------------------------------+------------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_cu6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|altsyncram_tr91:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|cntr_psd:cntr_b ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_du6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_9cc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|altsyncram_vr91:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|cntr_psd:cntr_b ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_control:adc|adc_control_adc_mega_0:adc_mega_0 ;
+----------------+---------------+---------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                          ;
+----------------+---------------+---------------------------------------------------------------+
; tsclk          ; 50            ; Signed Integer                                                ;
; numch          ; 0             ; Signed Integer                                                ;
; board          ; DE10-Standard ; String                                                        ;
; board_rev      ; Autodetect    ; String                                                        ;
; max10pllmultby ; 1             ; Signed Integer                                                ;
; max10plldivby  ; 1             ; Signed Integer                                                ;
+----------------+---------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+---------------+------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                     ;
+-----------------------+---------------+------------------------------------------------------------------------------------------+
; T_SCLK                ; 50            ; Signed Integer                                                                           ;
; NUM_CH                ; 0             ; Signed Integer                                                                           ;
; BOARD                 ; DE10-Standard ; String                                                                                   ;
; BOARD_REV             ; Autodetect    ; String                                                                                   ;
; MAX10_PLL_MULTIPLY_BY ; 1             ; Signed Integer                                                                           ;
; MAX10_PLL_DIVIDE_BY   ; 10            ; Signed Integer                                                                           ;
+-----------------------+---------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                               ;
+-------------------------------------------+-------------+----------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                            ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                            ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                            ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                            ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                            ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                            ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                     ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                            ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                     ;
; LPM_WIDTH_R                               ; 128         ; Signed Integer                                     ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                     ;
; LPM_WIDTHU_R                              ; 5           ; Signed Integer                                     ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                            ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                            ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                            ;
; RDSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                     ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                            ;
; USE_EAB                                   ; ON          ; Untyped                                            ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                            ;
; WRSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                     ;
; CBXI_PARAMETER                            ; dcfifo_i5q1 ; Untyped                                            ;
+-------------------------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                    ;
+-------------------------------------------+-------------+---------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                 ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                 ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                 ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                 ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                 ;
; LPM_NUMWORDS                              ; 64          ; Signed Integer                                          ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                 ;
; LPM_WIDTH                                 ; 128         ; Signed Integer                                          ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                          ;
; LPM_WIDTHU                                ; 6           ; Signed Integer                                          ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                          ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                 ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                 ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                 ;
; RDSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                          ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                 ;
; USE_EAB                                   ; ON          ; Untyped                                                 ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                 ;
; WRSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                          ;
; CBXI_PARAMETER                            ; dcfifo_v6q1 ; Untyped                                                 ;
+-------------------------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_10" ;
+------------+-------+----------+-----------------------------+
; Port       ; Type  ; Severity ; Details                     ;
+------------+-------+----------+-----------------------------+
; last_round ; Input ; Info     ; Stuck at VCC                ;
+------------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_9" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_8" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_7" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_6" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_5" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_4" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_3" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_2" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|aes_round:round_1" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; last_round ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_10" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_10" ;
+--------------------+-------+----------+-----------------+
; Port               ; Type  ; Severity ; Details         ;
+--------------------+-------+----------+-----------------+
; round_const[2..3]  ; Input ; Info     ; Stuck at VCC    ;
; round_const[5..6]  ; Input ; Info     ; Stuck at VCC    ;
; round_const[0..1]  ; Input ; Info     ; Stuck at GND    ;
; round_const[7..31] ; Input ; Info     ; Stuck at GND    ;
; round_const[4]     ; Input ; Info     ; Stuck at GND    ;
+--------------------+-------+----------+-----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_9" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_9" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[3..4]  ; Input ; Info     ; Stuck at VCC   ;
; round_const[6..7]  ; Input ; Info     ; Stuck at VCC   ;
; round_const[0..2]  ; Input ; Info     ; Stuck at GND   ;
; round_const[8..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[5]     ; Input ; Info     ; Stuck at GND   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_8" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_8" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[1..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[0]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_7" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_7" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[2..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[0]     ; Input ; Info     ; Stuck at GND   ;
; round_const[1]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_6" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_6" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[0..1]  ; Input ; Info     ; Stuck at GND   ;
; round_const[3..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[2]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_5" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_5" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[0..2]  ; Input ; Info     ; Stuck at GND   ;
; round_const[4..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[3]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_4" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_4" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[0..3]  ; Input ; Info     ; Stuck at GND   ;
; round_const[5..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[4]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_3" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_3" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[0..5]  ; Input ; Info     ; Stuck at GND   ;
; round_const[7..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[6]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_2" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_2" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[0..5]  ; Input ; Info     ; Stuck at GND   ;
; round_const[7..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[6]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|datapath_reg:reg_1" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; ena  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "aes_core:aes|key_sch:sch_1" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; round_const[0..6]  ; Input ; Info     ; Stuck at GND   ;
; round_const[8..31] ; Input ; Info     ; Stuck at GND   ;
; round_const[7]     ; Input ; Info     ; Stuck at VCC   ;
+--------------------+-------+----------+----------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "sha3_core:sha3|state_reg:reg_lower" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "sha3_core:sha3|keccak_sponge_round:c" ;
+-----------------------+-------+----------+-----------------------+
; Port                  ; Type  ; Severity ; Details               ;
+-----------------------+-------+----------+-----------------------+
; iota_constant[1..31]  ; Input ; Info     ; Stuck at GND          ;
; iota_constant[33..47] ; Input ; Info     ; Stuck at GND          ;
; iota_constant[49..55] ; Input ; Info     ; Stuck at GND          ;
; iota_constant[57..59] ; Input ; Info     ; Stuck at GND          ;
; iota_constant[61]     ; Input ; Info     ; Stuck at GND          ;
+-----------------------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_control:adc"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ch1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6098                        ;
;     CLR               ; 108                         ;
;     ENA               ; 233                         ;
;     ENA CLR           ; 45                          ;
;     ENA SCLR          ; 4035                        ;
;     SLD               ; 1575                        ;
;     plain             ; 102                         ;
; arriav_lcell_comb     ; 12608                       ;
;     arith             ; 61                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 59                          ;
;     normal            ; 12547                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 108                         ;
;         2 data inputs ; 319                         ;
;         3 data inputs ; 1706                        ;
;         4 data inputs ; 1966                        ;
;         5 data inputs ; 1540                        ;
;         6 data inputs ; 6907                        ;
; boundary_port         ; 50                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 02 19:25:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cryptosystem_final -c cryptosystem_final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "adc_control.qsys"
Info (12250): 2023.01.02.19:25:47 Progress: Loading FPGA/adc_control.qsys
Info (12250): 2023.01.02.19:25:48 Progress: Reading input file
Info (12250): 2023.01.02.19:25:48 Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Info (12250): 2023.01.02.19:25:49 Progress: Parameterizing module adc_mega_0
Info (12250): 2023.01.02.19:25:49 Progress: Building connections
Info (12250): 2023.01.02.19:25:49 Progress: Parameterizing connections
Info (12250): 2023.01.02.19:25:49 Progress: Validating
Info (12250): 2023.01.02.19:25:49 Progress: Done reading input file
Info (12250): Adc_control: Generating adc_control "adc_control" for QUARTUS_SYNTH
Info (12250): Adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info (12250): Adc_mega_0: C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/dell/AppData/Local/Temp/alt9359_311695642631780949.dir/0002_sopcgen/adc_control_adc_mega_0.v
Info (12250): Adc_mega_0: "adc_control" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info (12250): Adc_control: Done "adc_control" with 2 modules, 3 files
Info (12249): Finished elaborating Platform Designer system entity "adc_control.qsys"
Info (12021): Found 22 design units, including 11 entities, in source file cryptosystem_final.vhd
    Info (12022): Found design unit 1: keccak_sponge_round-arc File: C:/FPGA/cryptosystem_final.vhd Line: 17
    Info (12022): Found design unit 2: state_reg-arc File: C:/FPGA/cryptosystem_final.vhd Line: 94
    Info (12022): Found design unit 3: sha3_core-ar File: C:/FPGA/cryptosystem_final.vhd Line: 130
    Info (12022): Found design unit 4: sbox_lut-arc File: C:/FPGA/cryptosystem_final.vhd Line: 541
    Info (12022): Found design unit 5: mix_columns-arc File: C:/FPGA/cryptosystem_final.vhd Line: 823
    Info (12022): Found design unit 6: aes_round-beh File: C:/FPGA/cryptosystem_final.vhd Line: 900
    Info (12022): Found design unit 7: key_sch-arc File: C:/FPGA/cryptosystem_final.vhd Line: 960
    Info (12022): Found design unit 8: datapath_reg-arc File: C:/FPGA/cryptosystem_final.vhd Line: 1011
    Info (12022): Found design unit 9: aes_core-arc File: C:/FPGA/cryptosystem_final.vhd Line: 1060
    Info (12022): Found design unit 10: reg_synchronization-arrr File: C:/FPGA/cryptosystem_final.vhd Line: 1325
    Info (12022): Found design unit 11: cryptosystem_final-arr File: C:/FPGA/cryptosystem_final.vhd Line: 1378
    Info (12023): Found entity 1: keccak_sponge_round File: C:/FPGA/cryptosystem_final.vhd Line: 7
    Info (12023): Found entity 2: state_reg File: C:/FPGA/cryptosystem_final.vhd Line: 87
    Info (12023): Found entity 3: sha3_core File: C:/FPGA/cryptosystem_final.vhd Line: 119
    Info (12023): Found entity 4: sbox_lut File: C:/FPGA/cryptosystem_final.vhd Line: 533
    Info (12023): Found entity 5: mix_columns File: C:/FPGA/cryptosystem_final.vhd Line: 815
    Info (12023): Found entity 6: aes_round File: C:/FPGA/cryptosystem_final.vhd Line: 890
    Info (12023): Found entity 7: key_sch File: C:/FPGA/cryptosystem_final.vhd Line: 951
    Info (12023): Found entity 8: datapath_reg File: C:/FPGA/cryptosystem_final.vhd Line: 1002
    Info (12023): Found entity 9: aes_core File: C:/FPGA/cryptosystem_final.vhd Line: 1049
    Info (12023): Found entity 10: reg_synchronization File: C:/FPGA/cryptosystem_final.vhd Line: 1318
    Info (12023): Found entity 11: cryptosystem_final File: C:/FPGA/cryptosystem_final.vhd Line: 1364
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/adc_control/adc_control.vhd
    Info (12022): Found design unit 1: adc_control-rtl File: C:/FPGA/db/ip/adc_control/adc_control.vhd Line: 28
    Info (12023): Found entity 1: adc_control File: C:/FPGA/db/ip/adc_control/adc_control.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/adc_control_adc_mega_0.v
    Info (12023): Found entity 1: adc_control_adc_mega_0 File: C:/FPGA/db/ip/adc_control/submodules/adc_control_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/FPGA/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12127): Elaborating entity "cryptosystem_final" for the top level hierarchy
Info (12128): Elaborating entity "reg_synchronization" for hierarchy "reg_synchronization:synch" File: C:/FPGA/cryptosystem_final.vhd Line: 1478
Warning (10492): VHDL Process Statement warning at cryptosystem_final.vhd(1330): signal "io_clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA/cryptosystem_final.vhd Line: 1330
Info (12128): Elaborating entity "adc_control" for hierarchy "adc_control:adc" File: C:/FPGA/cryptosystem_final.vhd Line: 1480
Info (12128): Elaborating entity "adc_control_adc_mega_0" for hierarchy "adc_control:adc|adc_control_adc_mega_0:adc_mega_0" File: C:/FPGA/db/ip/adc_control/adc_control.vhd Line: 58
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "adc_control:adc|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/FPGA/db/ip/adc_control/submodules/adc_control_adc_mega_0.v Line: 58
Warning (12125): Using design file dsffo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: dsffo-SYN File: C:/FPGA/dsffo.vhd Line: 59
    Info (12023): Found entity 1: dsffo File: C:/FPGA/dsffo.vhd Line: 43
Info (12128): Elaborating entity "dsffo" for hierarchy "dsffo:in_fifo" File: C:/FPGA/cryptosystem_final.vhd Line: 1489
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/FPGA/dsffo.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/FPGA/dsffo.vhd Line: 103
Info (12133): Instantiated megafunction "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/FPGA/dsffo.vhd Line: 103
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "5"
    Info (12134): Parameter "lpm_width_r" = "128"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_i5q1.tdf
    Info (12023): Found entity 1: dcfifo_i5q1 File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_i5q1" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cu6.tdf
    Info (12023): Found entity 1: a_graycounter_cu6 File: C:/FPGA/db/a_graycounter_cu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cu6" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_cu6:rdptr_g1p" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: C:/FPGA/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|a_graycounter_7cc:wrptr_g1p" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tr91.tdf
    Info (12023): Found entity 1: altsyncram_tr91 File: C:/FPGA/db/altsyncram_tr91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tr91" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|altsyncram_tr91:fifo_ram" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/FPGA/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/FPGA/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe10" File: C:/FPGA/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/FPGA/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|dffpipe_3dc:wraclr" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/FPGA/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/FPGA/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15" File: C:/FPGA/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: C:/FPGA/db/cmpr_ru5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_psd.tdf
    Info (12023): Found entity 1: cntr_psd File: C:/FPGA/db/cntr_psd.tdf Line: 28
Info (12128): Elaborating entity "cntr_psd" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|cntr_psd:cntr_b" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/FPGA/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "dsffo:in_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_i5q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/FPGA/db/dcfifo_i5q1.tdf Line: 86
Info (12128): Elaborating entity "sha3_core" for hierarchy "sha3_core:sha3" File: C:/FPGA/cryptosystem_final.vhd Line: 1491
Info (12128): Elaborating entity "state_reg" for hierarchy "sha3_core:sha3|state_reg:reg_upper" File: C:/FPGA/cryptosystem_final.vhd Line: 514
Info (12128): Elaborating entity "keccak_sponge_round" for hierarchy "sha3_core:sha3|keccak_sponge_round:c" File: C:/FPGA/cryptosystem_final.vhd Line: 516
Info (12128): Elaborating entity "aes_core" for hierarchy "aes_core:aes" File: C:/FPGA/cryptosystem_final.vhd Line: 1497
Info (12128): Elaborating entity "key_sch" for hierarchy "aes_core:aes|key_sch:sch_1" File: C:/FPGA/cryptosystem_final.vhd Line: 1235
Info (12128): Elaborating entity "sbox_lut" for hierarchy "aes_core:aes|key_sch:sch_1|sbox_lut:\gen_00:0:s" File: C:/FPGA/cryptosystem_final.vhd Line: 973
Info (12128): Elaborating entity "datapath_reg" for hierarchy "aes_core:aes|datapath_reg:reg_1" File: C:/FPGA/cryptosystem_final.vhd Line: 1236
Info (12128): Elaborating entity "aes_round" for hierarchy "aes_core:aes|aes_round:round_1" File: C:/FPGA/cryptosystem_final.vhd Line: 1272
Info (12128): Elaborating entity "mix_columns" for hierarchy "aes_core:aes|aes_round:round_1|mix_columns:mix" File: C:/FPGA/cryptosystem_final.vhd Line: 920
Warning (12125): Using design file aes_dsffo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: aes_dsffo-SYN File: C:/FPGA/aes_dsffo.vhd Line: 58
    Info (12023): Found entity 1: aes_dsffo File: C:/FPGA/aes_dsffo.vhd Line: 42
Info (12128): Elaborating entity "aes_dsffo" for hierarchy "aes_dsffo:out_fifo" File: C:/FPGA/cryptosystem_final.vhd Line: 1500
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/FPGA/aes_dsffo.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/FPGA/aes_dsffo.vhd Line: 102
Info (12133): Instantiated megafunction "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/FPGA/aes_dsffo.vhd Line: 102
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_v6q1.tdf
    Info (12023): Found entity 1: dcfifo_v6q1 File: C:/FPGA/db/dcfifo_v6q1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_v6q1" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_du6.tdf
    Info (12023): Found entity 1: a_graycounter_du6 File: C:/FPGA/db/a_graycounter_du6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_du6" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_du6:rdptr_g1p" File: C:/FPGA/db/dcfifo_v6q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9cc.tdf
    Info (12023): Found entity 1: a_graycounter_9cc File: C:/FPGA/db/a_graycounter_9cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9cc" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|a_graycounter_9cc:wrptr_g1p" File: C:/FPGA/db/dcfifo_v6q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vr91.tdf
    Info (12023): Found entity 1: altsyncram_vr91 File: C:/FPGA/db/altsyncram_vr91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vr91" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|altsyncram_vr91:fifo_ram" File: C:/FPGA/db/dcfifo_v6q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: C:/FPGA/db/alt_synch_pipe_vnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp" File: C:/FPGA/db/dcfifo_v6q1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/FPGA/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe12" File: C:/FPGA/db/alt_synch_pipe_vnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/FPGA/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp" File: C:/FPGA/db/dcfifo_v6q1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/FPGA/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe15" File: C:/FPGA/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/FPGA/db/cmpr_su5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "aes_dsffo:out_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v6q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb" File: C:/FPGA/db/dcfifo_v6q1.tdf Line: 77
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[7]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[6]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[5]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[112]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[113]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[114]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[115]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[116]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[117]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[118]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[119]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[120]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[104]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[103]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[102]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[101]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[100]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[99]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[98]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[97]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[96]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[88]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[87]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[86]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[85]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[84]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[83]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[82]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[81]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[80]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[72]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[71]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[70]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[69]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[68]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[67]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[66]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[65]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[64]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[56]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[55]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[54]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[53]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[52]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[51]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[50]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[49]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[48]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[40]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[39]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[38]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[37]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[36]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[35]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[34]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[33]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[32]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[24]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[23]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[22]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[21]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[20]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[19]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[18]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[17]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[16]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[8]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[7]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[6]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[5]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[4]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[3]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[2]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[1]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[0]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[4]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[3]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[2]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[1]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[0]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[106]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[107]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[108]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[109]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[110]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[111]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[121]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[122]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[123]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[124]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[125]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[126]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[127]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[105]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[95]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[94]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[93]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[92]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[91]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[90]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[89]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[79]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[78]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[77]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[76]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[75]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[74]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[73]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[63]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[62]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[61]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[60]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[59]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[58]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[57]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[47]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[46]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[45]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[44]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[43]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[42]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[41]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[31]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[30]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[29]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[28]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[27]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[26]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[25]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[15]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[14]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[13]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[12]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[11]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[10]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "aes_core:aes|data_out[9]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 1054
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[100]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[101]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[102]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[103]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[104]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[105]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[106]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[107]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[108]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[109]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[110]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[111]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[112]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[113]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[114]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[115]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[116]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[117]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[118]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[119]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[120]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[121]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[122]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[123]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[124]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[125]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[126]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[127]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[99]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[98]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[97]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[96]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[95]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[94]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[93]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[92]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[91]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[90]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[89]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[88]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[87]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[86]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[85]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[84]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[83]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[82]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[81]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[80]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[79]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[78]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[77]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[76]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[75]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[74]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[73]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[72]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[71]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[70]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[69]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[68]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[67]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[66]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[65]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[64]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[63]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[62]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[61]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[60]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[59]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[58]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[57]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[56]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[55]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[54]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[53]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[52]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[51]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[50]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[49]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[48]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[47]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[46]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[45]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[44]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[43]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[42]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[41]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[40]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[39]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[38]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[37]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[36]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[35]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[34]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[33]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[32]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[31]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[30]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[29]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[28]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[27]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[26]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[25]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[24]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[23]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[22]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[21]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[20]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[19]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[18]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[17]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[16]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[15]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[14]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[13]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[12]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[11]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[10]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[9]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
    Warning (13049): Converted tri-state buffer "sha3_core:sha3|digest[8]" feeding internal logic into a wire File: C:/FPGA/cryptosystem_final.vhd Line: 123
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14534 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 14452 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 263 warnings
    Info: Peak virtual memory: 5018 megabytes
    Info: Processing ended: Mon Jan 02 19:26:31 2023
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:43


