Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
time =         3, w_ureg_waddr=  7, w_ureg_wdata=        39
