{
    "code": "```verilog\nmodule TopModule (\n    input logic in,   // 1-bit input signal\n    output logic out  // 1-bit output signal\n);\n    // Wire behavior\n    assign out = in;\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}