
*** Running vivado
    with args -log alarm_clock_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alarm_clock_top.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source alarm_clock_top.tcl -notrace
Command: synth_design -top alarm_clock_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 359.863 ; gain = 99.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alarm_clock_top' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/alarm_clock_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/debounce.v:23]
	Parameter zero bound to: 3'b000 
	Parameter wait1_1 bound to: 3'b001 
	Parameter wait1_2 bound to: 3'b010 
	Parameter wait1_3 bound to: 3'b011 
	Parameter one bound to: 3'b100 
	Parameter wait0_1 bound to: 3'b101 
	Parameter wait0_2 bound to: 3'b110 
	Parameter wait0_3 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/counter_mod_m.v:23]
	Parameter N bound to: 20 - type: integer 
	Parameter M bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m' (1#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/counter_mod_m.v:23]
INFO: [Synth 8-226] default block is never used [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/debounce.v:61]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m__parameterized0' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/counter_mod_m.v:23]
	Parameter N bound to: 3 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m__parameterized0' (2#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/counter_mod_m.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/clock_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (3#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/clock_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_bit_counter' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/two_bit_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_bit_counter' (4#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/two_bit_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_four_decoder' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/two_four_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_four_decoder' (5#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/two_four_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_60' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/counter_60.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detect' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/edge_detect/edge_detect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect' (6#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/edge_detect/edge_detect.v:34]
WARNING: [Synth 8-350] instance 'signal_edge' of module 'edge_detect' requires 5 connections, but only 4 given [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/counter_60.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/counter_60.v:58]
INFO: [Synth 8-6155] done synthesizing module 'counter_60' (7#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/counter_60.v:23]
INFO: [Synth 8-6157] synthesizing module 'set_time' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_time.v:23]
	Parameter ID_MINUTES_TEN bound to: 8 - type: integer 
	Parameter ID_MINUTES_ONE bound to: 4 - type: integer 
	Parameter ID_SECONDS_TEN bound to: 2 - type: integer 
	Parameter ID_SECONDS_ONE bound to: 1 - type: integer 
WARNING: [Synth 8-350] instance 'enterBtn_pos_edge_detect' of module 'edge_detect' requires 5 connections, but only 4 given [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_time.v:57]
WARNING: [Synth 8-350] instance 'incrementBtn_pos_edge_detect' of module 'edge_detect' requires 5 connections, but only 4 given [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_time.v:64]
WARNING: [Synth 8-350] instance 'decrementBtn_pos_edge_detect' of module 'edge_detect' requires 5 connections, but only 4 given [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_time.v:71]
INFO: [Synth 8-6155] done synthesizing module 'set_time' (8#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_time.v:23]
INFO: [Synth 8-6157] synthesizing module 'set_alarm' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_alarm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'set_alarm' (9#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_clock' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:41]
INFO: [Synth 8-6155] done synthesizing module 'display_clock' (10#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'set_signal_detect' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_signal_detect.v:25]
WARNING: [Synth 8-350] instance 'second_clk_edge_detect' of module 'edge_detect' requires 5 connections, but only 4 given [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_signal_detect.v:50]
INFO: [Synth 8-6155] done synthesizing module 'set_signal_detect' (11#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/set_signal_detect.v:25]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/seven_seg_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (12#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/seven_seg_decoder.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'seg_ones' does not match port width (7) of module 'seven_seg_decoder' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/alarm_clock_top.v:256]
WARNING: [Synth 8-689] width (8) of port connection 'seg_tens' does not match port width (7) of module 'seven_seg_decoder' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/alarm_clock_top.v:256]
WARNING: [Synth 8-689] width (8) of port connection 'seg_ones' does not match port width (7) of module 'seven_seg_decoder' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/alarm_clock_top.v:257]
WARNING: [Synth 8-689] width (8) of port connection 'seg_tens' does not match port width (7) of module 'seven_seg_decoder' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/alarm_clock_top.v:257]
INFO: [Synth 8-6157] synthesizing module 'four_one_mux' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/four_one_mux.v:3]
INFO: [Synth 8-226] default block is never used [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/four_one_mux.v:13]
INFO: [Synth 8-6155] done synthesizing module 'four_one_mux' (13#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/four_one_mux.v:3]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (8) of module 'four_one_mux' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/alarm_clock_top.v:262]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_display' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/seven_seg_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_display' (14#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/seven_seg_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'dot_mux' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/dot_mux.v:23]
INFO: [Synth 8-226] default block is never used [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/dot_mux.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dot_mux' (15#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/dot_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_alarm' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/check_alarm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_alarm' (16#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/check_alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'song_player' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/song_player.v:3]
	Parameter clockFrequency bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'music_sheet' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/music_sheet.v:3]
	Parameter EIGHTH bound to: 5'b00001 
	Parameter QUARTER bound to: 5'b00010 
	Parameter HALF bound to: 5'b00100 
	Parameter ONE bound to: 8 - type: integer 
	Parameter TWO bound to: 16 - type: integer 
	Parameter FOUR bound to: 32 - type: integer 
	Parameter A3 bound to: 113636.363636 - type: float 
	Parameter Csh4 bound to: 90192.470733 - type: float 
	Parameter D4 bound to: 85131.016635 - type: float 
	Parameter E4 bound to: 75843.761851 - type: float 
	Parameter Fsh4 bound to: 67568.480655 - type: float 
	Parameter G4 bound to: 63776.323678 - type: float 
	Parameter A4 bound to: 56818.181818 - type: float 
	Parameter B4 bound to: 50615.484289 - type: float 
	Parameter SP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_sheet' (17#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/music_sheet.v:3]
INFO: [Synth 8-6155] done synthesizing module 'song_player' (18#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/song_player.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/VGA/vga_sync.v:25]
	Parameter HD bound to: 640 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VF bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m__parameterized1' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/counter_mod_m.v:23]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m__parameterized1' (18#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/counter_mod_m.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (19#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/VGA/vga_sync.v:25]
INFO: [Synth 8-6157] synthesizing module 'rgb_out' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/rgb_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb_out' (20#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/rgb_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_clock_top' (21#1) [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/alarm_clock_top.v:23]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[8]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[7]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[6]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[5]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[4]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[3]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[2]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 414.406 ; gain = 154.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 414.406 ; gain = 154.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 414.406 ; gain = 154.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'test_leds[0]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test_leds[1]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test_leds[2]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test_leds[3]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test_leds[4]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test_leds[5]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test_leds[6]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test_leds[7]'. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/constrs_1/imports/src/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alarm_clock_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alarm_clock_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 764.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 764.367 ; gain = 504.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 764.367 ; gain = 504.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 764.367 ; gain = 504.469
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "key_out_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "outsignal_400" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "loop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'set_time'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_minutes_tens" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_minutes_tens_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_minutes_ones_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_seconds_tens_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_seconds_ones_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "duration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/song_player.v:43]
INFO: [Synth 8-5544] ROM "m_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'key_out_r_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/debounce/debounce.v:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                              000 |                              000
                 wait1_1 |                              001 |                              001
                 wait1_2 |                              010 |                              010
                 wait1_3 |                              011 |                              011
                     one |                              100 |                              100
                 wait0_1 |                              101 |                              101
                 wait0_2 |                              110 |                              110
                 wait0_3 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'debounce'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm256B3C309200'
WARNING: [Synth 8-327] inferring latch for variable 'out_seconds_ones_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'out_minutes_ones_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'out_seconds_tens_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'out_minutes_tens_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'set_minutes_tens_r_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'set_minutes_ones_r_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'set_seconds_tens_r_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'set_seconds_ones_r_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/display_clock.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'vga_r_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/rgb_out.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'vga_g_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/rgb_out.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'vga_b_reg' [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/new/rgb_out.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 764.367 ; gain = 504.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 48    
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  71 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   8 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_mod_m 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module counter_mod_m__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module two_bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module two_four_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module set_time 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module set_alarm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module display_clock 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module set_signal_detect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module seven_seg_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
Module four_one_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module seven_seg_display 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module dot_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module music_sheet 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  71 Input      2 Bit        Muxes := 1     
Module song_player 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module counter_mod_m__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module rgb_out 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "counter_mod_100HZ/m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_mod_100HZ/m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_mod_100HZ/m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_mod_100HZ/m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_mod_100HZ/m_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outsignal_400" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element number_reg_rep was removed.  [D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.srcs/sources_1/imports/src/song_player.v:18]
DSP Report: Generating DSP time12, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator time12 is absorbed into DSP time12.
DSP Report: operator time12 is absorbed into DSP time12.
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[8]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[7]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[6]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[5]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[4]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[3]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[2]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design rgb_out has unconnected port pixel_y[0]
INFO: [Synth 8-3886] merging instance 'U0_set_signal_detect/second_clk_edge_detect/tick_r_reg' (FDR) to 'second_counter/signal_edge/tick_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rgb_out/vga_b_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_rgb_out/vga_g_reg[0]' (LDC) to 'u_rgb_out/vga_g_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_rgb_out/vga_g_reg[1]' (LDC) to 'u_rgb_out/vga_g_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rgb_out/vga_g_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_rgb_out/vga_r_reg[0]' (LDC) to 'u_rgb_out/vga_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb_out/vga_r_reg[1]' (LDC) to 'u_rgb_out/vga_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rgb_out/vga_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\song_player_module/aud_sd_reg )
WARNING: [Synth 8-3332] Sequential element (minutes_counter/loop_reg) is unused and will be removed from module alarm_clock_top.
WARNING: [Synth 8-3332] Sequential element (song_player_module/aud_sd_reg) is unused and will be removed from module alarm_clock_top.
WARNING: [Synth 8-3332] Sequential element (u_rgb_out/vga_r_reg[3]) is unused and will be removed from module alarm_clock_top.
WARNING: [Synth 8-3332] Sequential element (u_rgb_out/vga_g_reg[3]) is unused and will be removed from module alarm_clock_top.
WARNING: [Synth 8-3332] Sequential element (u_rgb_out/vga_b_reg[3]) is unused and will be removed from module alarm_clock_top.
WARNING: [Synth 8-3332] Sequential element (counter_vga_clk/regN_reg[1]) is unused and will be removed from module alarm_clock_top.
WARNING: [Synth 8-3332] Sequential element (counter_vga_clk/regN_reg[0]) is unused and will be removed from module alarm_clock_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 764.367 ; gain = 504.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|music_sheet | note           | 1024x17       | LUT            | 
|song_player | number_reg_rep | 1024x17       | Block RAM      | 
+------------+----------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|song_player | (A:0xf5e100)*B | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance song_player_module/counter00/number_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 806.637 ; gain = 546.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 807.656 ; gain = 547.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance number_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   171|
|3     |DSP48E1  |     1|
|4     |LUT1     |    30|
|5     |LUT2     |   165|
|6     |LUT3     |   168|
|7     |LUT4     |   343|
|8     |LUT5     |   114|
|9     |LUT6     |   152|
|10    |MUXF7    |     6|
|11    |RAMB18E1 |     1|
|12    |FDCE     |    64|
|13    |FDPE     |     1|
|14    |FDRE     |   208|
|15    |LD       |    31|
|16    |LDC      |     9|
|17    |IBUF     |    10|
|18    |OBUF     |    34|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------------+------+
|      |Instance                         |Module                        |Cells |
+------+---------------------------------+------------------------------+------+
|1     |top                              |                              |  1509|
|2     |  U0_set_signal_detect           |set_signal_detect             |    12|
|3     |  clk_module                     |clock_generator               |   209|
|4     |  clock_alarm                    |display_clock                 |    73|
|5     |  decre_key                      |debounce                      |    42|
|6     |    counter_mod_100HZ            |counter_mod_m_12              |    37|
|7     |  incre_key                      |debounce_0                    |    43|
|8     |    counter_mod_100HZ            |counter_mod_m_11              |    37|
|9     |  left_key                       |debounce_1                    |    42|
|10    |    counter_mod_100HZ            |counter_mod_m_10              |    37|
|11    |  minutes_counter                |counter_60                    |    17|
|12    |    signal_edge                  |edge_detect_9                 |     1|
|13    |  right_key                      |debounce_2                    |    43|
|14    |    counter_mod_100HZ            |counter_mod_m_8               |    37|
|15    |  second_counter                 |counter_60_3                  |    21|
|16    |    signal_edge                  |edge_detect_7                 |     3|
|17    |  set_alarm_module               |set_alarm                     |    23|
|18    |  set_key                        |debounce_4                    |    42|
|19    |    counter_mod_100HZ            |counter_mod_m                 |    37|
|20    |  set_time_module                |set_time                      |    63|
|21    |    decrementBtn_pos_edge_detect |edge_detect                   |     2|
|22    |    enterBtn_pos_edge_detect     |edge_detect_5                 |     1|
|23    |    incrementBtn_pos_edge_detect |edge_detect_6                 |    16|
|24    |  song_player_module             |song_player                   |   748|
|25    |  two_counter                    |two_bit_counter               |     8|
|26    |  u_rgb_out                      |rgb_out                       |     5|
|27    |  u_vga_sync                     |vga_sync                      |    72|
|28    |    counter_mod_p_tick           |counter_mod_m__parameterized1 |     6|
+------+---------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 833.980 ; gain = 224.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 833.980 ; gain = 574.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 31 instances
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 58 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 833.980 ; gain = 586.203
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/EELab/FPGA/HomeWork/Alarm_clock/Alarm_clock.runs/synth_1/alarm_clock_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alarm_clock_top_utilization_synth.rpt -pb alarm_clock_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 833.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 13 21:49:03 2019...
