{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1666265701642 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_Clock EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Digital_Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666265701661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666265701687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666265701687 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666265701729 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666265702212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666265702212 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666265702212 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666265702213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666265702213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666265702213 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666265702213 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666265702324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666265702324 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666265702326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666265702338 ""}  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clk } } } { "e:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 3 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666265702338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "time_control:time_control_inst\|flag_1ms  " "Automatically promoted node time_control:time_control_inst\|flag_1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666265702338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_control:time_control_inst\|sec_ge\[3\]~1 " "Destination node time_control:time_control_inst\|sec_ge\[3\]~1" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 103 -1 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_control:time_control_inst|sec_ge[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666265702338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_control:time_control_inst\|flag_sec_ge~0 " "Destination node time_control:time_control_inst\|flag_sec_ge~0" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 94 -1 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_control:time_control_inst|flag_sec_ge~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666265702338 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1666265702338 ""}  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 53 -1 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_control:time_control_inst|flag_1ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666265702338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666265702339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_control:time_control_inst\|parity_cnt\[0\]~0 " "Destination node time_control:time_control_inst\|parity_cnt\[0\]~0" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 300 -1 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_control:time_control_inst|parity_cnt[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666265702339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1666265702339 ""}  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { rst_n } } } { "e:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 4 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666265702339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666265702391 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666265702391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666265702391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666265702392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666265702392 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666265702393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666265702393 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666265702393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666265702406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1666265702406 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666265702406 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666265702419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666265703041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666265703141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666265703149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666265703774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666265703774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666265703822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1666265704512 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666265704512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666265704777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1666265704779 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666265704779 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1666265704785 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666265704787 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clock_out 0 " "Pin \"clock_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[0\] 0 " "Pin \"out_sec_ge_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[1\] 0 " "Pin \"out_sec_ge_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[2\] 0 " "Pin \"out_sec_ge_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[3\] 0 " "Pin \"out_sec_ge_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[4\] 0 " "Pin \"out_sec_ge_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[5\] 0 " "Pin \"out_sec_ge_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_ge_seg\[6\] 0 " "Pin \"out_sec_ge_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[0\] 0 " "Pin \"out_sec_shi_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[1\] 0 " "Pin \"out_sec_shi_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[2\] 0 " "Pin \"out_sec_shi_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[3\] 0 " "Pin \"out_sec_shi_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[4\] 0 " "Pin \"out_sec_shi_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[5\] 0 " "Pin \"out_sec_shi_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_sec_shi_seg\[6\] 0 " "Pin \"out_sec_shi_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[0\] 0 " "Pin \"out_min_ge_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[1\] 0 " "Pin \"out_min_ge_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[2\] 0 " "Pin \"out_min_ge_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[3\] 0 " "Pin \"out_min_ge_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[4\] 0 " "Pin \"out_min_ge_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[5\] 0 " "Pin \"out_min_ge_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_ge_seg\[6\] 0 " "Pin \"out_min_ge_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[0\] 0 " "Pin \"out_min_shi_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[1\] 0 " "Pin \"out_min_shi_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[2\] 0 " "Pin \"out_min_shi_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[3\] 0 " "Pin \"out_min_shi_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[4\] 0 " "Pin \"out_min_shi_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[5\] 0 " "Pin \"out_min_shi_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_min_shi_seg\[6\] 0 " "Pin \"out_min_shi_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[0\] 0 " "Pin \"out_hour_ge_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[1\] 0 " "Pin \"out_hour_ge_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[2\] 0 " "Pin \"out_hour_ge_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[3\] 0 " "Pin \"out_hour_ge_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[4\] 0 " "Pin \"out_hour_ge_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[5\] 0 " "Pin \"out_hour_ge_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_ge_seg\[6\] 0 " "Pin \"out_hour_ge_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[0\] 0 " "Pin \"out_hour_shi_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[1\] 0 " "Pin \"out_hour_shi_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[2\] 0 " "Pin \"out_hour_shi_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[3\] 0 " "Pin \"out_hour_shi_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[4\] 0 " "Pin \"out_hour_shi_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[5\] 0 " "Pin \"out_hour_shi_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_hour_shi_seg\[6\] 0 " "Pin \"out_hour_shi_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1666265704791 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1666265704791 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666265704865 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666265704880 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666265704955 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666265705199 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1666265705220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg " "Generated suppressed messages file E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666265705274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666265705376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:35:05 2022 " "Processing ended: Thu Oct 20 19:35:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666265705376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666265705376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666265705376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666265705376 ""}
