dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
# Note: port 15 is the logical name for port 8
set_io "SW3(0)" iocell 15 5
set_io "\LCD:LCDPort(6)\" iocell 2 6
set_io "\LCD:LCDPort(5)\" iocell 2 5
set_io "\LCD:LCDPort(3)\" iocell 2 3
set_io "\LCD:LCDPort(4)\" iocell 2 4
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "OUT_PINS(2)" iocell 0 2
set_io "OUT_PINS(4)" iocell 0 4
set_io "OUT_PINS(1)" iocell 0 1
set_io "OUT_PINS(0)" iocell 0 0
set_io "SW2(0)" iocell 6 1
set_io "OUT_PINS(3)" iocell 0 3
set_location "\OUT_BYTE:Sync:ctrl_reg\" controlcell 3 4 6 
set_io "OUT_PINS(5)" iocell 0 5
set_io "OUT_PINS(7)" iocell 0 7
set_io "\LCD:LCDPort(0)\" iocell 2 0
set_io "H2G_STRB_OUT(0)" iocell 3 5
# Note: port 12 is the logical name for port 7
set_io "H2G_STRB_IN(0)" iocell 12 0
set_io "OUT_PINS(6)" iocell 0 6
set_io "\LCD:LCDPort(2)\" iocell 2 2
set_io "\LCD:LCDPort(1)\" iocell 2 1
