{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741823433045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741823433045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 02:50:32 2025 " "Processing started: Thu Mar 13 02:50:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741823433045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741823433045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blink_cnt -c blink_cnt " "Command: quartus_map --read_settings_files=on --write_settings_files=off blink_cnt -c blink_cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741823433046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741823433163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741823433163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file blink_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink_cnt.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/blink_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741823439544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741823439544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741823439545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741823439545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741823439574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink blink:blink_inst " "Elaborating entity \"blink\" for hierarchy \"blink:blink_inst\"" {  } { { "fpga_top.v" "blink_inst" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741823439576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] VCC " "Pin \"LED\[8\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] VCC " "Pin \"LED\[9\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] VCC " "Pin \"LED\[10\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] VCC " "Pin \"LED\[11\]\" is stuck at VCC" {  } { { "fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/03_blink_cnt/fpga_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741823439872 "|fpga_top|LED[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741823439872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741823439946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741823440244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741823440244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741823440266 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741823440266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741823440266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741823440266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741823440271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 02:50:40 2025 " "Processing ended: Thu Mar 13 02:50:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741823440271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741823440271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741823440271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741823440271 ""}
