{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720146651570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720146651570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 22:30:51 2024 " "Processing started: Thu Jul  4 22:30:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720146651570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146651570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab6_Verilog_Adder -c MTran_Lab6_Verilog_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab6_Verilog_Adder -c MTran_Lab6_Verilog_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146651570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720146651777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720146651777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_verilog_halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab6_verilog_halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_Verilog_HalfAdder " "Found entity 1: MTran_Lab6_Verilog_HalfAdder" {  } { { "MTran_Lab6_Verilog_HalfAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720146658219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_verilog_halfsubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab6_verilog_halfsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_Verilog_HalfSubtractor " "Found entity 1: MTran_Lab6_Verilog_HalfSubtractor" {  } { { "MTran_Lab6_Verilog_HalfSubtractor.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_HalfSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720146658219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_verilog_fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab6_verilog_fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_Verilog_FullAdder " "Found entity 1: MTran_Lab6_Verilog_FullAdder" {  } { { "MTran_Lab6_Verilog_FullAdder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720146658220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_verilog_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab6_verilog_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_Verilog_Adder " "Found entity 1: MTran_Lab6_Verilog_Adder" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720146658221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab6_Verilog_Adder " "Elaborating entity \"MTran_Lab6_Verilog_Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720146658236 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sum_HA MTran_Lab6_Verilog_Adder.v(84) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(84): variable \"Sum_HA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658236 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Carry_HA MTran_Lab6_Verilog_Adder.v(85) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(85): variable \"Carry_HA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Difference_HS MTran_Lab6_Verilog_Adder.v(89) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(89): variable \"Difference_HS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Borrow_HS MTran_Lab6_Verilog_Adder.v(90) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(90): variable \"Borrow_HS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_Verilog_Adder.v(96) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(96): variable \"Sum_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_Verilog_Adder.v(97) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(97): variable \"Carry_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_Verilog_Adder.v(99) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(99): variable \"Carry_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_Verilog_Adder.v(99) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(99): variable \"Sum_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MTran_Lab6_Verilog_Adder.v(100) " "Verilog HDL assignment warning at MTran_Lab6_Verilog_Adder.v(100): truncated value with size 32 to match size of target (5)" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MTran_Lab6_Verilog_Adder.v(101) " "Verilog HDL assignment warning at MTran_Lab6_Verilog_Adder.v(101): truncated value with size 32 to match size of target (5)" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_Verilog_Adder.v(110) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(110): variable \"Sum_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_Verilog_Adder.v(111) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(111): variable \"Carry_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Carry_FA MTran_Lab6_Verilog_Adder.v(113) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(113): variable \"Carry_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sum_FA MTran_Lab6_Verilog_Adder.v(113) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(113): variable \"Sum_FA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MTran_Lab6_Verilog_Adder.v(114) " "Verilog HDL assignment warning at MTran_Lab6_Verilog_Adder.v(114): truncated value with size 32 to match size of target (5)" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MTran_Lab6_Verilog_Adder.v(115) " "Verilog HDL assignment warning at MTran_Lab6_Verilog_Adder.v(115): truncated value with size 32 to match size of target (5)" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cin MTran_Lab6_Verilog_Adder.v(74) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(74): inferring latch(es) for variable \"Cin\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TotalSum MTran_Lab6_Verilog_Adder.v(74) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(74): inferring latch(es) for variable \"TotalSum\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tenth MTran_Lab6_Verilog_Adder.v(74) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(74): inferring latch(es) for variable \"tenth\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "units MTran_Lab6_Verilog_Adder.v(74) " "Verilog HDL Always Construct warning at MTran_Lab6_Verilog_Adder.v(74): inferring latch(es) for variable \"units\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin MTran_Lab6_Verilog_Adder.v(87) " "Inferred latch for \"Cin\" at MTran_Lab6_Verilog_Adder.v(87)" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 "|MTran_Lab6_Verilog_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab6_Verilog_HalfAdder MTran_Lab6_Verilog_HalfAdder:HA " "Elaborating entity \"MTran_Lab6_Verilog_HalfAdder\" for hierarchy \"MTran_Lab6_Verilog_HalfAdder:HA\"" {  } { { "MTran_Lab6_Verilog_Adder.v" "HA" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720146658237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab6_Verilog_HalfSubtractor MTran_Lab6_Verilog_HalfSubtractor:HS " "Elaborating entity \"MTran_Lab6_Verilog_HalfSubtractor\" for hierarchy \"MTran_Lab6_Verilog_HalfSubtractor:HS\"" {  } { { "MTran_Lab6_Verilog_Adder.v" "HS" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720146658238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTran_Lab6_Verilog_FullAdder MTran_Lab6_Verilog_FullAdder:FA " "Elaborating entity \"MTran_Lab6_Verilog_FullAdder\" for hierarchy \"MTran_Lab6_Verilog_FullAdder:FA\"" {  } { { "MTran_Lab6_Verilog_Adder.v" "FA" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720146658246 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MTran_Lab6_Verilog_Adder.v" "Mod0" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720146658464 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720146658464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720146658487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720146658488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720146658488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720146658488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720146658488 ""}  } { { "MTran_Lab6_Verilog_Adder.v" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720146658488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720146658510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720146658515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720146658521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720146658695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720146658922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720146658922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720146658940 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720146658940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720146658940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720146658940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720146658954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  4 22:30:58 2024 " "Processing ended: Thu Jul  4 22:30:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720146658954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720146658954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720146658954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720146658954 ""}
