|DE2_70_D5M_XVGA
iCLK_28 => ~NO_FANOUT~
iCLK_50 => iCLK_50~0.IN6
iCLK_50_2 => ~NO_FANOUT~
iCLK_50_3 => ~NO_FANOUT~
iCLK_50_4 => iCLK_50_4~0.IN1
iEXT_CLOCK => ~NO_FANOUT~
iKEY[0] => iKEY[0]~1.IN1
iKEY[1] => iKEY[1]~0.IN1
iKEY[2] => CCD_CAPTURE_STOP~0.IN1
iKEY[3] => CCD_CAPTURE_START~0.IN1
iSW[0] => oLEDR[0]~16.IN2
iSW[1] => oLEDR[1]~15.IN1
iSW[2] => oLEDR[2]~14.IN1
iSW[3] => oLEDR[3]~13.IN1
iSW[4] => oLEDR[4]~12.IN1
iSW[5] => oLEDR[5]~11.IN1
iSW[6] => oLEDR[6]~10.IN1
iSW[7] => oLEDR[7]~9.IN1
iSW[8] => oLEDR[8]~8.IN1
iSW[9] => oLEDR[9]~7.IN1
iSW[10] => oLEDR[10]~6.IN1
iSW[11] => oLEDR[11]~5.IN1
iSW[12] => oLEDR[12]~4.IN1
iSW[13] => oLEDR[13]~3.IN1
iSW[14] => oLEDR[14]~2.IN1
iSW[15] => oLEDR[15]~1.IN1
iSW[16] => iSW[16]~0.IN4
iSW[17] => oLEDR[17]~0.IN2
oHEX0_D[0] <= SEG7_LUT_8:u5.oSEG0
oHEX0_D[1] <= SEG7_LUT_8:u5.oSEG0
oHEX0_D[2] <= SEG7_LUT_8:u5.oSEG0
oHEX0_D[3] <= SEG7_LUT_8:u5.oSEG0
oHEX0_D[4] <= SEG7_LUT_8:u5.oSEG0
oHEX0_D[5] <= SEG7_LUT_8:u5.oSEG0
oHEX0_D[6] <= SEG7_LUT_8:u5.oSEG0
oHEX0_DP <= <GND>
oHEX1_D[0] <= SEG7_LUT_8:u5.oSEG1
oHEX1_D[1] <= SEG7_LUT_8:u5.oSEG1
oHEX1_D[2] <= SEG7_LUT_8:u5.oSEG1
oHEX1_D[3] <= SEG7_LUT_8:u5.oSEG1
oHEX1_D[4] <= SEG7_LUT_8:u5.oSEG1
oHEX1_D[5] <= SEG7_LUT_8:u5.oSEG1
oHEX1_D[6] <= SEG7_LUT_8:u5.oSEG1
oHEX1_DP <= <GND>
oHEX2_D[0] <= SEG7_LUT_8:u5.oSEG2
oHEX2_D[1] <= SEG7_LUT_8:u5.oSEG2
oHEX2_D[2] <= SEG7_LUT_8:u5.oSEG2
oHEX2_D[3] <= SEG7_LUT_8:u5.oSEG2
oHEX2_D[4] <= SEG7_LUT_8:u5.oSEG2
oHEX2_D[5] <= SEG7_LUT_8:u5.oSEG2
oHEX2_D[6] <= SEG7_LUT_8:u5.oSEG2
oHEX2_DP <= <GND>
oHEX3_D[0] <= SEG7_LUT_8:u5.oSEG3
oHEX3_D[1] <= SEG7_LUT_8:u5.oSEG3
oHEX3_D[2] <= SEG7_LUT_8:u5.oSEG3
oHEX3_D[3] <= SEG7_LUT_8:u5.oSEG3
oHEX3_D[4] <= SEG7_LUT_8:u5.oSEG3
oHEX3_D[5] <= SEG7_LUT_8:u5.oSEG3
oHEX3_D[6] <= SEG7_LUT_8:u5.oSEG3
oHEX3_DP <= <GND>
oHEX4_D[0] <= SEG7_LUT_8:u5.oSEG4
oHEX4_D[1] <= SEG7_LUT_8:u5.oSEG4
oHEX4_D[2] <= SEG7_LUT_8:u5.oSEG4
oHEX4_D[3] <= SEG7_LUT_8:u5.oSEG4
oHEX4_D[4] <= SEG7_LUT_8:u5.oSEG4
oHEX4_D[5] <= SEG7_LUT_8:u5.oSEG4
oHEX4_D[6] <= SEG7_LUT_8:u5.oSEG4
oHEX4_DP <= <GND>
oHEX5_D[0] <= SEG7_LUT_8:u5.oSEG5
oHEX5_D[1] <= SEG7_LUT_8:u5.oSEG5
oHEX5_D[2] <= SEG7_LUT_8:u5.oSEG5
oHEX5_D[3] <= SEG7_LUT_8:u5.oSEG5
oHEX5_D[4] <= SEG7_LUT_8:u5.oSEG5
oHEX5_D[5] <= SEG7_LUT_8:u5.oSEG5
oHEX5_D[6] <= SEG7_LUT_8:u5.oSEG5
oHEX5_DP <= <GND>
oHEX6_D[0] <= SEG7_LUT_8:u5.oSEG6
oHEX6_D[1] <= SEG7_LUT_8:u5.oSEG6
oHEX6_D[2] <= SEG7_LUT_8:u5.oSEG6
oHEX6_D[3] <= SEG7_LUT_8:u5.oSEG6
oHEX6_D[4] <= SEG7_LUT_8:u5.oSEG6
oHEX6_D[5] <= SEG7_LUT_8:u5.oSEG6
oHEX6_D[6] <= SEG7_LUT_8:u5.oSEG6
oHEX6_DP <= <GND>
oHEX7_D[0] <= SEG7_LUT_8:u5.oSEG7
oHEX7_D[1] <= SEG7_LUT_8:u5.oSEG7
oHEX7_D[2] <= SEG7_LUT_8:u5.oSEG7
oHEX7_D[3] <= SEG7_LUT_8:u5.oSEG7
oHEX7_D[4] <= SEG7_LUT_8:u5.oSEG7
oHEX7_D[5] <= SEG7_LUT_8:u5.oSEG7
oHEX7_D[6] <= SEG7_LUT_8:u5.oSEG7
oHEX7_DP <= <GND>
oLEDG[0] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[1] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[2] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[3] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[4] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[5] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[6] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[7] <= DE2_70_SOPC:sopc_instance.out_port_from_the_pio_led
oLEDG[8] <= <GND>
oLEDR[0] <= oLEDR[0]~16.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[1] <= oLEDR[1]~15.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[2] <= oLEDR[2]~14.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[3] <= oLEDR[3]~13.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[4] <= oLEDR[4]~12.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[5] <= oLEDR[5]~11.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[6] <= oLEDR[6]~10.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[7] <= oLEDR[7]~9.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[8] <= oLEDR[8]~8.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[9] <= oLEDR[9]~7.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[10] <= oLEDR[10]~6.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[11] <= oLEDR[11]~5.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[12] <= oLEDR[12]~4.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[13] <= oLEDR[13]~3.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[14] <= oLEDR[14]~2.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[15] <= oLEDR[15]~1.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[16] <= iSW[16]~0.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[17] <= oLEDR[17]~0.DB_MAX_OUTPUT_PORT_TYPE
oUART_TXD <= iUART_RXD.DB_MAX_OUTPUT_PORT_TYPE
iUART_RXD => oUART_TXD.DATAIN
oUART_CTS <= DE2_70_SOPC:sopc_instance.cts_n_to_the_uart
iUART_RTS => iUART_RTS~0.IN1
oIRDA_TXD <= <GND>
iIRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[1] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[2] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[3] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[4] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[5] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[6] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[7] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[8] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[9] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[10] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[11] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[12] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[13] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[14] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[15] <= Sdram_Control_4Port:u8.DQ
DRAM_DQ[16] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[17] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[18] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[19] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[20] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[21] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[22] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[23] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[24] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[25] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[26] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[27] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[28] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[29] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[30] <= Sdram_Control_4Port:u9.DQ
DRAM_DQ[31] <= Sdram_Control_4Port:u9.DQ
oDRAM0_A[0] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[1] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[2] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[3] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[4] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[5] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[6] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[7] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[8] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[9] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[10] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[11] <= Sdram_Control_4Port:u8.SA
oDRAM0_A[12] <= <GND>
oDRAM1_A[0] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[1] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[2] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[3] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[4] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[5] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[6] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[7] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[8] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[9] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[10] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[11] <= Sdram_Control_4Port:u9.SA
oDRAM1_A[12] <= <GND>
oDRAM0_LDQM0 <= Sdram_Control_4Port:u8.DQM
oDRAM1_LDQM0 <= Sdram_Control_4Port:u9.DQM
oDRAM0_UDQM1 <= Sdram_Control_4Port:u8.DQM
oDRAM1_UDQM1 <= Sdram_Control_4Port:u9.DQM
oDRAM0_WE_N <= Sdram_Control_4Port:u8.WE_N
oDRAM1_WE_N <= Sdram_Control_4Port:u9.WE_N
oDRAM0_CAS_N <= Sdram_Control_4Port:u8.CAS_N
oDRAM1_CAS_N <= Sdram_Control_4Port:u9.CAS_N
oDRAM0_RAS_N <= Sdram_Control_4Port:u8.RAS_N
oDRAM1_RAS_N <= Sdram_Control_4Port:u9.RAS_N
oDRAM0_CS_N <= Sdram_Control_4Port:u8.CS_N
oDRAM1_CS_N <= Sdram_Control_4Port:u9.CS_N
oDRAM0_BA[0] <= Sdram_Control_4Port:u8.BA
oDRAM0_BA[1] <= Sdram_Control_4Port:u8.BA
oDRAM1_BA[0] <= Sdram_Control_4Port:u9.BA
oDRAM1_BA[1] <= Sdram_Control_4Port:u9.BA
oDRAM0_CLK <= sdram_pll:u7.c1
oDRAM1_CLK <= sdram_pll:u7.c2
oDRAM0_CKE <= Sdram_Control_4Port:u8.CKE
oDRAM1_CKE <= Sdram_Control_4Port:u9.CKE
FLASH_DQ[0] <= <UNC>
FLASH_DQ[1] <= <UNC>
FLASH_DQ[2] <= <UNC>
FLASH_DQ[3] <= <UNC>
FLASH_DQ[4] <= <UNC>
FLASH_DQ[5] <= <UNC>
FLASH_DQ[6] <= <UNC>
FLASH_DQ[7] <= <UNC>
FLASH_DQ[8] <= <UNC>
FLASH_DQ[9] <= <UNC>
FLASH_DQ[10] <= <UNC>
FLASH_DQ[11] <= <UNC>
FLASH_DQ[12] <= <UNC>
FLASH_DQ[13] <= <UNC>
FLASH_DQ[14] <= <UNC>
FLASH_DQ15_AM1 <= <UNC>
oFLASH_A[0] <= <GND>
oFLASH_A[1] <= <GND>
oFLASH_A[2] <= <GND>
oFLASH_A[3] <= <GND>
oFLASH_A[4] <= <GND>
oFLASH_A[5] <= <GND>
oFLASH_A[6] <= <GND>
oFLASH_A[7] <= <GND>
oFLASH_A[8] <= <GND>
oFLASH_A[9] <= <GND>
oFLASH_A[10] <= <GND>
oFLASH_A[11] <= <GND>
oFLASH_A[12] <= <GND>
oFLASH_A[13] <= <GND>
oFLASH_A[14] <= <GND>
oFLASH_A[15] <= <GND>
oFLASH_A[16] <= <GND>
oFLASH_A[17] <= <GND>
oFLASH_A[18] <= <GND>
oFLASH_A[19] <= <GND>
oFLASH_A[20] <= <GND>
oFLASH_A[21] <= <GND>
oFLASH_WE_N <= <GND>
oFLASH_RST_N <= <GND>
oFLASH_WP_N <= <GND>
iFLASH_RY_N => ~NO_FANOUT~
oFLASH_BYTE_N <= <GND>
oFLASH_OE_N <= <GND>
oFLASH_CE_N <= <GND>
SRAM_DQ[0] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[1] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[2] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[3] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[4] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[5] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[6] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[7] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[8] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[9] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[10] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[11] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[12] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[13] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[14] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[15] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[16] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[17] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[18] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[19] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[20] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[21] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[22] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[23] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[24] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[25] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[26] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[27] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[28] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[29] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[30] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DQ[31] <= DE2_70_SOPC:sopc_instance.data_to_and_from_the_ssram
SRAM_DPA[0] <= <UNC>
SRAM_DPA[1] <= <UNC>
SRAM_DPA[2] <= <UNC>
SRAM_DPA[3] <= <UNC>
oSRAM_A[0] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[1] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[2] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[3] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[4] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[5] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[6] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[7] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[8] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[9] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[10] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[11] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[12] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[13] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[14] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[15] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[16] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[17] <= DE2_70_SOPC:sopc_instance.address_to_the_ssram
oSRAM_A[18] <= <GND>
oSRAM_ADSC_N <= DE2_70_SOPC:sopc_instance.adsc_n_to_the_ssram
oSRAM_ADSP_N <= <VCC>
oSRAM_ADV_N <= <VCC>
oSRAM_BE_N[0] <= DE2_70_SOPC:sopc_instance.bw_n_to_the_ssram
oSRAM_BE_N[1] <= DE2_70_SOPC:sopc_instance.bw_n_to_the_ssram
oSRAM_BE_N[2] <= DE2_70_SOPC:sopc_instance.bw_n_to_the_ssram
oSRAM_BE_N[3] <= DE2_70_SOPC:sopc_instance.bw_n_to_the_ssram
oSRAM_CE1_N <= DE2_70_SOPC:sopc_instance.chipenable1_n_to_the_ssram
oSRAM_CE2 <= DE2_70_SOPC:sopc_instance.chipenable1_n_to_the_ssram
oSRAM_CE3_N <= DE2_70_SOPC:sopc_instance.chipenable1_n_to_the_ssram
oSRAM_CLK <= DE2_70_SOPC:sopc_instance.pll_c1_memory
oSRAM_GW_N <= <VCC>
oSRAM_OE_N <= DE2_70_SOPC:sopc_instance.outputenable_n_to_the_ssram
oSRAM_WE_N <= DE2_70_SOPC:sopc_instance.bwe_n_to_the_ssram
OTG_D[0] <= <UNC>
OTG_D[1] <= <UNC>
OTG_D[2] <= <UNC>
OTG_D[3] <= <UNC>
OTG_D[4] <= <UNC>
OTG_D[5] <= <UNC>
OTG_D[6] <= <UNC>
OTG_D[7] <= <UNC>
OTG_D[8] <= <UNC>
OTG_D[9] <= <UNC>
OTG_D[10] <= <UNC>
OTG_D[11] <= <UNC>
OTG_D[12] <= <UNC>
OTG_D[13] <= <UNC>
OTG_D[14] <= <UNC>
OTG_D[15] <= <UNC>
oOTG_A[0] <= <GND>
oOTG_A[1] <= <GND>
oOTG_CS_N <= <GND>
oOTG_OE_N <= <GND>
oOTG_WE_N <= <GND>
oOTG_RESET_N <= <GND>
OTG_FSPEED <= <UNC>
OTG_LSPEED <= <UNC>
iOTG_INT0 => ~NO_FANOUT~
iOTG_INT1 => ~NO_FANOUT~
iOTG_DREQ0 => ~NO_FANOUT~
iOTG_DREQ1 => ~NO_FANOUT~
oOTG_DACK0_N <= <GND>
oOTG_DACK1_N <= <GND>
oLCD_ON <= <VCC>
oLCD_BLON <= <VCC>
oLCD_RW <= DE2_70_SOPC:sopc_instance.LCD_RW_from_the_lcd
oLCD_EN <= DE2_70_SOPC:sopc_instance.LCD_E_from_the_lcd
oLCD_RS <= DE2_70_SOPC:sopc_instance.LCD_RS_from_the_lcd
LCD_D[0] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
LCD_D[1] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
LCD_D[2] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
LCD_D[3] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
LCD_D[4] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
LCD_D[5] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
LCD_D[6] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
LCD_D[7] <= DE2_70_SOPC:sopc_instance.LCD_data_to_and_from_the_lcd
SD_DAT <= <UNC>
SD_DAT3 <= <UNC>
SD_CMD <= <UNC>
oSD_CLK <= <GND>
I2C_SDAT <= <UNC>
oI2C_SCLK <= <GND>
PS2_KBDAT <= <UNC>
PS2_KBCLK <= <UNC>
PS2_MSDAT <= <UNC>
PS2_MSCLK <= <UNC>
oVGA_CLOCK <= VGA_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
oVGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
oVGA_BLANK_N <= VGA_Controller:u1.oVGA_BLANK
oVGA_SYNC_N <= VGA_Controller:u1.oVGA_SYNC
oVGA_R[0] <= VGA_Controller:u1.oVGA_R
oVGA_R[1] <= VGA_Controller:u1.oVGA_R
oVGA_R[2] <= VGA_Controller:u1.oVGA_R
oVGA_R[3] <= VGA_Controller:u1.oVGA_R
oVGA_R[4] <= VGA_Controller:u1.oVGA_R
oVGA_R[5] <= VGA_Controller:u1.oVGA_R
oVGA_R[6] <= VGA_Controller:u1.oVGA_R
oVGA_R[7] <= VGA_Controller:u1.oVGA_R
oVGA_R[8] <= VGA_Controller:u1.oVGA_R
oVGA_R[9] <= VGA_Controller:u1.oVGA_R
oVGA_G[0] <= VGA_Controller:u1.oVGA_G
oVGA_G[1] <= VGA_Controller:u1.oVGA_G
oVGA_G[2] <= VGA_Controller:u1.oVGA_G
oVGA_G[3] <= VGA_Controller:u1.oVGA_G
oVGA_G[4] <= VGA_Controller:u1.oVGA_G
oVGA_G[5] <= VGA_Controller:u1.oVGA_G
oVGA_G[6] <= VGA_Controller:u1.oVGA_G
oVGA_G[7] <= VGA_Controller:u1.oVGA_G
oVGA_G[8] <= VGA_Controller:u1.oVGA_G
oVGA_G[9] <= VGA_Controller:u1.oVGA_G
oVGA_B[0] <= VGA_Controller:u1.oVGA_B
oVGA_B[1] <= VGA_Controller:u1.oVGA_B
oVGA_B[2] <= VGA_Controller:u1.oVGA_B
oVGA_B[3] <= VGA_Controller:u1.oVGA_B
oVGA_B[4] <= VGA_Controller:u1.oVGA_B
oVGA_B[5] <= VGA_Controller:u1.oVGA_B
oVGA_B[6] <= VGA_Controller:u1.oVGA_B
oVGA_B[7] <= VGA_Controller:u1.oVGA_B
oVGA_B[8] <= VGA_Controller:u1.oVGA_B
oVGA_B[9] <= VGA_Controller:u1.oVGA_B
ENET_D[0] <= <UNC>
ENET_D[1] <= <UNC>
ENET_D[2] <= <UNC>
ENET_D[3] <= <UNC>
ENET_D[4] <= <UNC>
ENET_D[5] <= <UNC>
ENET_D[6] <= <UNC>
ENET_D[7] <= <UNC>
ENET_D[8] <= <UNC>
ENET_D[9] <= <UNC>
ENET_D[10] <= <UNC>
ENET_D[11] <= <UNC>
ENET_D[12] <= <UNC>
ENET_D[13] <= <UNC>
ENET_D[14] <= <UNC>
ENET_D[15] <= <UNC>
oENET_CMD <= <GND>
oENET_CS_N <= <GND>
oENET_IOW_N <= <GND>
oENET_IOR_N <= <GND>
oENET_RESET_N <= <GND>
iENET_INT => ~NO_FANOUT~
oENET_CLK <= <GND>
AUD_ADCLRCK <= <UNC>
iAUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <= <UNC>
oAUD_DACDAT <= <GND>
AUD_BCLK <= <UNC>
oAUD_XCK <= <GND>
iTD1_CLK27 => iTD1_CLK27~0.IN1
iTD1_D[0] => ~NO_FANOUT~
iTD1_D[1] => ~NO_FANOUT~
iTD1_D[2] => ~NO_FANOUT~
iTD1_D[3] => ~NO_FANOUT~
iTD1_D[4] => ~NO_FANOUT~
iTD1_D[5] => ~NO_FANOUT~
iTD1_D[6] => ~NO_FANOUT~
iTD1_D[7] => ~NO_FANOUT~
iTD1_HS => ~NO_FANOUT~
iTD1_VS => ~NO_FANOUT~
oTD1_RESET_N <= <VCC>
iTD2_CLK27 => ~NO_FANOUT~
iTD2_D[0] => ~NO_FANOUT~
iTD2_D[1] => ~NO_FANOUT~
iTD2_D[2] => ~NO_FANOUT~
iTD2_D[3] => ~NO_FANOUT~
iTD2_D[4] => ~NO_FANOUT~
iTD2_D[5] => ~NO_FANOUT~
iTD2_D[6] => ~NO_FANOUT~
iTD2_D[7] => ~NO_FANOUT~
iTD2_HS => ~NO_FANOUT~
iTD2_VS => ~NO_FANOUT~
oTD2_RESET_N <= <GND>
GPIO_0[0] <= <UNC>
GPIO_0[1] <= <UNC>
GPIO_0[2] <= <UNC>
GPIO_0[3] <= <UNC>
GPIO_0[4] <= <UNC>
GPIO_0[5] <= <UNC>
GPIO_0[6] <= <UNC>
GPIO_0[7] <= <UNC>
GPIO_0[8] <= <UNC>
GPIO_0[9] <= <UNC>
GPIO_0[10] <= <UNC>
GPIO_0[11] <= <UNC>
GPIO_0[12] <= <UNC>
GPIO_0[13] <= <UNC>
GPIO_0[14] <= <UNC>
GPIO_0[15] <= <UNC>
GPIO_0[16] <= <UNC>
GPIO_0[17] <= <UNC>
GPIO_0[18] <= <UNC>
GPIO_0[19] <= <UNC>
GPIO_0[20] <= <UNC>
GPIO_0[21] <= <UNC>
GPIO_0[22] <= <UNC>
GPIO_0[23] <= <UNC>
GPIO_0[24] <= <UNC>
GPIO_0[25] <= <UNC>
GPIO_0[26] <= <UNC>
GPIO_0[27] <= <UNC>
GPIO_0[28] <= <UNC>
GPIO_0[29] <= <UNC>
GPIO_0[30] <= <UNC>
GPIO_0[31] <= <UNC>
GPIO_CLKIN_N0 => ~NO_FANOUT~
GPIO_CLKIN_P0 => ~NO_FANOUT~
GPIO_CLKOUT_N0 <= <UNC>
GPIO_CLKOUT_P0 <= <UNC>
GPIO_1[12] <= <UNC>
GPIO_1[13] <= <UNC>
GPIO_1[14] <= GPIO_1~18
GPIO_1[15] <= <VCC>
GPIO_1[16] <= <UNC>
GPIO_1[19] <= I2C_CCD_Config:u10.I2C_SDAT
GPIO_1[20] <= I2C_CCD_Config:u10.I2C_SCLK
GPIO_1[21] <= <UNC>
GPIO_1[22] <= <UNC>
GPIO_1[23] <= <UNC>
GPIO_1[24] <= <UNC>
GPIO_1[25] <= <UNC>
GPIO_1[26] <= <UNC>
GPIO_1[27] <= <UNC>
GPIO_1[28] <= <UNC>
GPIO_1[29] <= <UNC>
GPIO_1[30] <= <UNC>
GPIO_1[31] <= <UNC>
GPIO_CLKIN_N1 => CCD_PIXCLK.IN4
GPIO_CLKIN_P1 => ~NO_FANOUT~
GPIO_CLKOUT_N1 <= GPIO_CLKOUT_N1~0
GPIO_CLKOUT_P1 <= <UNC>


|DE2_70_D5M_XVGA|Test_Module:u0
iRed[0] => oRed~9.DATAB
iRed[0] => value~9.DATAA
iRed[0] => Equal0.IN31
iRed[1] => oRed~8.DATAB
iRed[1] => value~8.DATAA
iRed[1] => Equal0.IN30
iRed[2] => oRed~7.DATAB
iRed[2] => value~7.DATAA
iRed[2] => Equal0.IN29
iRed[3] => oRed~6.DATAB
iRed[3] => value~6.DATAA
iRed[3] => Equal0.IN28
iRed[4] => oRed~5.DATAB
iRed[4] => value~5.DATAA
iRed[4] => Equal0.IN27
iRed[5] => oRed~4.DATAB
iRed[5] => value~4.DATAA
iRed[5] => Equal0.IN26
iRed[6] => oRed~3.DATAB
iRed[6] => value~3.DATAA
iRed[6] => Equal0.IN25
iRed[7] => oRed~2.DATAB
iRed[7] => value~2.DATAA
iRed[7] => Equal0.IN24
iRed[8] => oRed~1.DATAB
iRed[8] => value~1.DATAA
iRed[8] => Equal0.IN23
iRed[9] => oRed~0.DATAB
iRed[9] => value~0.DATAA
iRed[9] => Equal0.IN22
iGreen[0] => oGreen~9.DATAB
iGreen[0] => int_to_float.value[0]_200462.DATAIN
iGreen[0] => value~19.DATAA
iGreen[0] => Equal3.IN31
iGreen[1] => oGreen~8.DATAB
iGreen[1] => int_to_float.value[1]_200464.DATAIN
iGreen[1] => value~18.DATAA
iGreen[1] => Equal3.IN30
iGreen[2] => oGreen~7.DATAB
iGreen[2] => int_to_float.value[2]_200466.DATAIN
iGreen[2] => value~17.DATAA
iGreen[2] => Equal3.IN29
iGreen[3] => oGreen~6.DATAB
iGreen[3] => int_to_float.value[3]_200468.DATAIN
iGreen[3] => value~16.DATAA
iGreen[3] => Equal3.IN28
iGreen[4] => oGreen~5.DATAB
iGreen[4] => int_to_float.value[4]_200470.DATAIN
iGreen[4] => value~15.DATAA
iGreen[4] => Equal3.IN27
iGreen[5] => oGreen~4.DATAB
iGreen[5] => int_to_float.value[5]_200472.DATAIN
iGreen[5] => value~14.DATAA
iGreen[5] => Equal3.IN26
iGreen[6] => oGreen~3.DATAB
iGreen[6] => int_to_float.value[6]_200474.DATAIN
iGreen[6] => value~13.DATAA
iGreen[6] => Equal3.IN25
iGreen[7] => oGreen~2.DATAB
iGreen[7] => int_to_float.value[7]_200476.DATAIN
iGreen[7] => value~12.DATAA
iGreen[7] => Equal3.IN24
iGreen[8] => oGreen~1.DATAB
iGreen[8] => int_to_float.value[8]_200478.DATAIN
iGreen[8] => value~11.DATAA
iGreen[8] => Equal3.IN23
iGreen[9] => oGreen~0.DATAB
iGreen[9] => int_to_float.value[9]_200480.DATAIN
iGreen[9] => value~10.DATAA
iGreen[9] => Equal3.IN22
iBlue[0] => oBlue~9.DATAB
iBlue[0] => value~29.DATAA
iBlue[0] => Equal6.IN31
iBlue[1] => oBlue~8.DATAB
iBlue[1] => value~28.DATAA
iBlue[1] => Equal6.IN30
iBlue[2] => oBlue~7.DATAB
iBlue[2] => value~27.DATAA
iBlue[2] => Equal6.IN29
iBlue[3] => oBlue~6.DATAB
iBlue[3] => value~26.DATAA
iBlue[3] => Equal6.IN28
iBlue[4] => oBlue~5.DATAB
iBlue[4] => value~25.DATAA
iBlue[4] => Equal6.IN27
iBlue[5] => oBlue~4.DATAB
iBlue[5] => value~24.DATAA
iBlue[5] => Equal6.IN26
iBlue[6] => oBlue~3.DATAB
iBlue[6] => value~23.DATAA
iBlue[6] => Equal6.IN25
iBlue[7] => oBlue~2.DATAB
iBlue[7] => value~22.DATAA
iBlue[7] => Equal6.IN24
iBlue[8] => oBlue~1.DATAB
iBlue[8] => value~21.DATAA
iBlue[8] => Equal6.IN23
iBlue[9] => oBlue~0.DATAB
iBlue[9] => value~20.DATAA
iBlue[9] => Equal6.IN22
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oRed[9]~reg0.CLK
iCLK => oRed[8]~reg0.CLK
iCLK => oRed[7]~reg0.CLK
iCLK => oRed[6]~reg0.CLK
iCLK => oRed[5]~reg0.CLK
iCLK => oRed[4]~reg0.CLK
iCLK => oRed[3]~reg0.CLK
iCLK => oRed[2]~reg0.CLK
iCLK => oRed[1]~reg0.CLK
iCLK => oRed[0]~reg0.CLK
iCLK => oGreen[9]~reg0.CLK
iCLK => oGreen[8]~reg0.CLK
iCLK => oGreen[7]~reg0.CLK
iCLK => oGreen[6]~reg0.CLK
iCLK => oGreen[5]~reg0.CLK
iCLK => oGreen[4]~reg0.CLK
iCLK => oGreen[3]~reg0.CLK
iCLK => oGreen[2]~reg0.CLK
iCLK => oGreen[1]~reg0.CLK
iCLK => oGreen[0]~reg0.CLK
iCLK => oBlue[9]~reg0.CLK
iCLK => oBlue[8]~reg0.CLK
iCLK => oBlue[7]~reg0.CLK
iCLK => oBlue[6]~reg0.CLK
iCLK => oBlue[5]~reg0.CLK
iCLK => oBlue[4]~reg0.CLK
iCLK => oBlue[3]~reg0.CLK
iCLK => oBlue[2]~reg0.CLK
iCLK => oBlue[1]~reg0.CLK
iCLK => oBlue[0]~reg0.CLK
iRST_N => oRed[9]~reg0.ACLR
iRST_N => oRed[8]~reg0.ACLR
iRST_N => oRed[7]~reg0.ACLR
iRST_N => oRed[6]~reg0.ACLR
iRST_N => oRed[5]~reg0.ACLR
iRST_N => oRed[4]~reg0.ACLR
iRST_N => oRed[3]~reg0.ACLR
iRST_N => oRed[2]~reg0.ACLR
iRST_N => oRed[1]~reg0.ACLR
iRST_N => oRed[0]~reg0.ACLR
iRST_N => oGreen[9]~reg0.ACLR
iRST_N => oGreen[8]~reg0.ACLR
iRST_N => oGreen[7]~reg0.ACLR
iRST_N => oGreen[6]~reg0.ACLR
iRST_N => oGreen[5]~reg0.ACLR
iRST_N => oGreen[4]~reg0.ACLR
iRST_N => oGreen[3]~reg0.ACLR
iRST_N => oGreen[2]~reg0.ACLR
iRST_N => oGreen[1]~reg0.ACLR
iRST_N => oGreen[0]~reg0.ACLR
iRST_N => oBlue[9]~reg0.ACLR
iRST_N => oBlue[8]~reg0.ACLR
iRST_N => oBlue[7]~reg0.ACLR
iRST_N => oBlue[6]~reg0.ACLR
iRST_N => oBlue[5]~reg0.ACLR
iRST_N => oBlue[4]~reg0.ACLR
iRST_N => oBlue[3]~reg0.ACLR
iRST_N => oBlue[2]~reg0.ACLR
iRST_N => oBlue[1]~reg0.ACLR
iRST_N => oBlue[0]~reg0.ACLR


|DE2_70_D5M_XVGA|VGA_Controller:u1
iRed[0] => mVGA_R[0].DATAB
iRed[1] => mVGA_R[1].DATAB
iRed[2] => mVGA_R[2].DATAB
iRed[3] => mVGA_R[3].DATAB
iRed[4] => mVGA_R[4].DATAB
iRed[5] => mVGA_R[5].DATAB
iRed[6] => mVGA_R[6].DATAB
iRed[7] => mVGA_R[7].DATAB
iRed[8] => mVGA_R[8].DATAB
iRed[9] => mVGA_R[9].DATAB
iGreen[0] => mVGA_G[0].DATAB
iGreen[1] => mVGA_G[1].DATAB
iGreen[2] => mVGA_G[2].DATAB
iGreen[3] => mVGA_G[3].DATAB
iGreen[4] => mVGA_G[4].DATAB
iGreen[5] => mVGA_G[5].DATAB
iGreen[6] => mVGA_G[6].DATAB
iGreen[7] => mVGA_G[7].DATAB
iGreen[8] => mVGA_G[8].DATAB
iGreen[9] => mVGA_G[9].DATAB
iBlue[0] => mVGA_B[0].DATAB
iBlue[1] => mVGA_B[1].DATAB
iBlue[2] => mVGA_B[2].DATAB
iBlue[3] => mVGA_B[3].DATAB
iBlue[4] => mVGA_B[4].DATAB
iBlue[5] => mVGA_B[5].DATAB
iBlue[6] => mVGA_B[6].DATAB
iBlue[7] => mVGA_B[7].DATAB
iBlue[8] => mVGA_B[8].DATAB
iBlue[9] => mVGA_B[9].DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_R[9]~reg0.CLK
iCLK => oVGA_R[8]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_G[9]~reg0.CLK
iCLK => oVGA_G[8]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_B[9]~reg0.CLK
iCLK => oVGA_B[8]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oRequest~reg0.CLK
iCLK => H_Cont[12].CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[0].CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => V_Cont[12].CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[0].CLK
iCLK => mVGA_V_SYNC.CLK
iRST_N => mVGA_H_SYNC.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[12].ACLR
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => V_Cont[12].ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => oVGA_R[9]~reg0.ACLR
iRST_N => oVGA_R[8]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_G[9]~reg0.ACLR
iRST_N => oVGA_G[8]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_B[9]~reg0.ACLR
iRST_N => oVGA_B[8]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iZOOM_MODE_SW => Add0.IN20
iZOOM_MODE_SW => Add0.IN1
iZOOM_MODE_SW => Add0.IN22


|DE2_70_D5M_XVGA|Reset_Delay:u2
iCLK => Cont[31].CLK
iCLK => Cont[30].CLK
iCLK => Cont[29].CLK
iCLK => Cont[28].CLK
iCLK => Cont[27].CLK
iCLK => Cont[26].CLK
iCLK => Cont[25].CLK
iCLK => Cont[24].CLK
iCLK => Cont[23].CLK
iCLK => Cont[22].CLK
iCLK => Cont[21].CLK
iCLK => Cont[20].CLK
iCLK => Cont[19].CLK
iCLK => Cont[18].CLK
iCLK => Cont[17].CLK
iCLK => Cont[16].CLK
iCLK => Cont[15].CLK
iCLK => Cont[14].CLK
iCLK => Cont[13].CLK
iCLK => Cont[12].CLK
iCLK => Cont[11].CLK
iCLK => Cont[10].CLK
iCLK => Cont[9].CLK
iCLK => Cont[8].CLK
iCLK => Cont[7].CLK
iCLK => Cont[6].CLK
iCLK => Cont[5].CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
iCLK => oRST_0~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_2~reg0.CLK
iRST => Cont[31].ACLR
iRST => Cont[30].ACLR
iRST => Cont[29].ACLR
iRST => Cont[28].ACLR
iRST => Cont[27].ACLR
iRST => Cont[26].ACLR
iRST => Cont[25].ACLR
iRST => Cont[24].ACLR
iRST => Cont[23].ACLR
iRST => Cont[22].ACLR
iRST => Cont[21].ACLR
iRST => Cont[20].ACLR
iRST => Cont[19].ACLR
iRST => Cont[18].ACLR
iRST => Cont[17].ACLR
iRST => Cont[16].ACLR
iRST => Cont[15].ACLR
iRST => Cont[14].ACLR
iRST => Cont[13].ACLR
iRST => Cont[12].ACLR
iRST => Cont[11].ACLR
iRST => Cont[10].ACLR
iRST => Cont[9].ACLR
iRST => Cont[8].ACLR
iRST => Cont[7].ACLR
iRST => Cont[6].ACLR
iRST => Cont[5].ACLR
iRST => Cont[4].ACLR
iRST => Cont[3].ACLR
iRST => Cont[2].ACLR
iRST => Cont[1].ACLR
iRST => Cont[0].ACLR
iRST => oRST_0~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_2~reg0.ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA~11.DATAB
iDATA[1] => mCCD_DATA~10.DATAB
iDATA[2] => mCCD_DATA~9.DATAB
iDATA[3] => mCCD_DATA~8.DATAB
iDATA[4] => mCCD_DATA~7.DATAB
iDATA[5] => mCCD_DATA~6.DATAB
iDATA[6] => mCCD_DATA~5.DATAB
iDATA[7] => mCCD_DATA~4.DATAB
iDATA[8] => mCCD_DATA~3.DATAB
iDATA[9] => mCCD_DATA~2.DATAB
iDATA[10] => mCCD_DATA~1.DATAB
iDATA[11] => mCCD_DATA~0.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_LVAL.DATAIN
iLVAL => mCCD_DATA~11.OUTPUTSELECT
iLVAL => mCCD_DATA~10.OUTPUTSELECT
iLVAL => mCCD_DATA~9.OUTPUTSELECT
iLVAL => mCCD_DATA~8.OUTPUTSELECT
iLVAL => mCCD_DATA~7.OUTPUTSELECT
iLVAL => mCCD_DATA~6.OUTPUTSELECT
iLVAL => mCCD_DATA~5.OUTPUTSELECT
iLVAL => mCCD_DATA~4.OUTPUTSELECT
iLVAL => mCCD_DATA~3.OUTPUTSELECT
iLVAL => mCCD_DATA~2.OUTPUTSELECT
iLVAL => mCCD_DATA~1.OUTPUTSELECT
iLVAL => mCCD_DATA~0.OUTPUTSELECT
iSTART => mSTART~0.OUTPUTSELECT
iEND => mSTART~1.OUTPUTSELECT
iCLK => mSTART.CLK
iCLK => Pre_FVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => mCCD_LVAL.CLK
iCLK => X_Cont[15].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[0].CLK
iCLK => Y_Cont[15].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[0].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[0].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[0].CLK
iRST => mSTART.ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => mCCD_LVAL.ACLR
iRST => X_Cont[15].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[0].ACLR
iRST => Y_Cont[15].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[0].ACLR


|DE2_70_D5M_XVGA|RAW2RGB:u4
iCLK => iCLK~0.IN1
iRST_n => rBlue[0].ACLR
iRST_n => rBlue[1].ACLR
iRST_n => rBlue[2].ACLR
iRST_n => rBlue[3].ACLR
iRST_n => rBlue[4].ACLR
iRST_n => rBlue[5].ACLR
iRST_n => rBlue[6].ACLR
iRST_n => rBlue[7].ACLR
iRST_n => rBlue[8].ACLR
iRST_n => rBlue[9].ACLR
iRST_n => rBlue[10].ACLR
iRST_n => rBlue[11].ACLR
iRST_n => rGreen[1].ACLR
iRST_n => rGreen[2].ACLR
iRST_n => rGreen[3].ACLR
iRST_n => rGreen[4].ACLR
iRST_n => rGreen[5].ACLR
iRST_n => rGreen[6].ACLR
iRST_n => rGreen[7].ACLR
iRST_n => rGreen[8].ACLR
iRST_n => rGreen[9].ACLR
iRST_n => rGreen[10].ACLR
iRST_n => rGreen[11].ACLR
iRST_n => rGreen[12].ACLR
iRST_n => rRed[0].ACLR
iRST_n => rRed[1].ACLR
iRST_n => rRed[2].ACLR
iRST_n => rRed[3].ACLR
iRST_n => rRed[4].ACLR
iRST_n => rRed[5].ACLR
iRST_n => rRed[6].ACLR
iRST_n => rRed[7].ACLR
iRST_n => rRed[8].ACLR
iRST_n => rRed[9].ACLR
iRST_n => rRed[10].ACLR
iRST_n => rRed[11].ACLR
iRST_n => rDval.ACLR
iRST_n => oDval~reg0.ACLR
iRST_n => dval_ctrl.ACLR
iRST_n => dval_ctrl_en.ACLR
iRST_n => wData0_d1[11].ACLR
iRST_n => wData0_d1[10].ACLR
iRST_n => wData0_d1[9].ACLR
iRST_n => wData0_d1[8].ACLR
iRST_n => wData0_d1[7].ACLR
iRST_n => wData0_d1[6].ACLR
iRST_n => wData0_d1[5].ACLR
iRST_n => wData0_d1[4].ACLR
iRST_n => wData0_d1[3].ACLR
iRST_n => wData0_d1[2].ACLR
iRST_n => wData0_d1[1].ACLR
iRST_n => wData0_d1[0].ACLR
iRST_n => wData0_d2[11].ACLR
iRST_n => wData0_d2[10].ACLR
iRST_n => wData0_d2[9].ACLR
iRST_n => wData0_d2[8].ACLR
iRST_n => wData0_d2[7].ACLR
iRST_n => wData0_d2[6].ACLR
iRST_n => wData0_d2[5].ACLR
iRST_n => wData0_d2[4].ACLR
iRST_n => wData0_d2[3].ACLR
iRST_n => wData0_d2[2].ACLR
iRST_n => wData0_d2[1].ACLR
iRST_n => wData0_d2[0].ACLR
iRST_n => wData1_d1[11].ACLR
iRST_n => wData1_d1[10].ACLR
iRST_n => wData1_d1[9].ACLR
iRST_n => wData1_d1[8].ACLR
iRST_n => wData1_d1[7].ACLR
iRST_n => wData1_d1[6].ACLR
iRST_n => wData1_d1[5].ACLR
iRST_n => wData1_d1[4].ACLR
iRST_n => wData1_d1[3].ACLR
iRST_n => wData1_d1[2].ACLR
iRST_n => wData1_d1[1].ACLR
iRST_n => wData1_d1[0].ACLR
iRST_n => wData1_d2[11].ACLR
iRST_n => wData1_d2[10].ACLR
iRST_n => wData1_d2[9].ACLR
iRST_n => wData1_d2[8].ACLR
iRST_n => wData1_d2[7].ACLR
iRST_n => wData1_d2[6].ACLR
iRST_n => wData1_d2[5].ACLR
iRST_n => wData1_d2[4].ACLR
iRST_n => wData1_d2[3].ACLR
iRST_n => wData1_d2[2].ACLR
iRST_n => wData1_d2[1].ACLR
iRST_n => wData1_d2[0].ACLR
iRST_n => wData2_d1[11].ACLR
iRST_n => wData2_d1[10].ACLR
iRST_n => wData2_d1[9].ACLR
iRST_n => wData2_d1[8].ACLR
iRST_n => wData2_d1[7].ACLR
iRST_n => wData2_d1[6].ACLR
iRST_n => wData2_d1[5].ACLR
iRST_n => wData2_d1[4].ACLR
iRST_n => wData2_d1[3].ACLR
iRST_n => wData2_d1[2].ACLR
iRST_n => wData2_d1[1].ACLR
iRST_n => wData2_d1[0].ACLR
iRST_n => wData2_d2[11].ACLR
iRST_n => wData2_d2[10].ACLR
iRST_n => wData2_d2[9].ACLR
iRST_n => wData2_d2[8].ACLR
iRST_n => wData2_d2[7].ACLR
iRST_n => wData2_d2[6].ACLR
iRST_n => wData2_d2[5].ACLR
iRST_n => wData2_d2[4].ACLR
iRST_n => wData2_d2[3].ACLR
iRST_n => wData2_d2[2].ACLR
iRST_n => wData2_d2[1].ACLR
iRST_n => wData2_d2[0].ACLR
iData[0] => iData[0]~11.IN1
iData[1] => iData[1]~10.IN1
iData[2] => iData[2]~9.IN1
iData[3] => iData[3]~8.IN1
iData[4] => iData[4]~7.IN1
iData[5] => iData[5]~6.IN1
iData[6] => iData[6]~5.IN1
iData[7] => iData[7]~4.IN1
iData[8] => iData[8]~3.IN1
iData[9] => iData[9]~2.IN1
iData[10] => iData[10]~1.IN1
iData[11] => iData[11]~0.IN1
iDval => iDval~0.IN1
oRed[0] <= rRed[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= rRed[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= rRed[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= rRed[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= rRed[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= rRed[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= rRed[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= rRed[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= rRed[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= rRed[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= rRed[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= rRed[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= rGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= rGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= rGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= rGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= rGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= rGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= rGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= rGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= rGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= rGreen[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= rGreen[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= rGreen[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= rBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= rBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= rBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= rBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= rBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= rBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= rBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= rBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= rBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= rBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= rBlue[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= rBlue[11].DB_MAX_OUTPUT_PORT_TYPE
oDval <= oDval~reg0.DB_MAX_OUTPUT_PORT_TYPE
iZoom[0] => ~NO_FANOUT~
iZoom[1] => ~NO_FANOUT~
iX_Cont[0] => Equal0.IN0
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal3.IN0
iX_Cont[0] => Equal4.IN0
iX_Cont[0] => Equal5.IN0
iX_Cont[1] => Equal5.IN1
iX_Cont[2] => Equal5.IN2
iX_Cont[3] => Equal5.IN3
iX_Cont[4] => Equal5.IN4
iX_Cont[5] => Equal5.IN5
iX_Cont[6] => Equal5.IN6
iX_Cont[7] => Equal5.IN7
iX_Cont[8] => Equal5.IN8
iX_Cont[9] => Equal5.IN9
iX_Cont[10] => Equal5.IN10
iX_Cont[11] => Equal5.IN11
iX_Cont[12] => Equal5.IN12
iX_Cont[13] => Equal5.IN13
iX_Cont[14] => Equal5.IN14
iX_Cont[15] => Equal5.IN15
iY_Cont[0] => LessThan0.IN32
iY_Cont[0] => Equal0.IN1
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN1
iY_Cont[0] => Equal4.IN1
iY_Cont[1] => LessThan0.IN31
iY_Cont[1] => Equal2.IN1
iY_Cont[2] => LessThan0.IN30
iY_Cont[2] => Equal2.IN2
iY_Cont[3] => LessThan0.IN29
iY_Cont[3] => Equal2.IN3
iY_Cont[4] => LessThan0.IN28
iY_Cont[4] => Equal2.IN4
iY_Cont[5] => LessThan0.IN27
iY_Cont[5] => Equal2.IN5
iY_Cont[6] => LessThan0.IN26
iY_Cont[6] => Equal2.IN6
iY_Cont[7] => LessThan0.IN25
iY_Cont[7] => Equal2.IN7
iY_Cont[8] => LessThan0.IN24
iY_Cont[8] => Equal2.IN8
iY_Cont[9] => LessThan0.IN23
iY_Cont[9] => Equal2.IN9
iY_Cont[10] => LessThan0.IN22
iY_Cont[10] => Equal2.IN10
iY_Cont[11] => LessThan0.IN21
iY_Cont[11] => Equal2.IN11
iY_Cont[12] => LessThan0.IN20
iY_Cont[12] => Equal2.IN12
iY_Cont[13] => LessThan0.IN19
iY_Cont[13] => Equal2.IN13
iY_Cont[14] => LessThan0.IN18
iY_Cont[14] => Equal2.IN14
iY_Cont[15] => LessThan0.IN17
iY_Cont[15] => Equal2.IN15


|DE2_70_D5M_XVGA|RAW2RGB:u4|Line_Buffer:L1
clken => clken~0.IN1
clock => clock~0.IN1
shiftin[0] => shiftin[0]~11.IN1
shiftin[1] => shiftin[1]~10.IN1
shiftin[2] => shiftin[2]~9.IN1
shiftin[3] => shiftin[3]~8.IN1
shiftin[4] => shiftin[4]~7.IN1
shiftin[5] => shiftin[5]~6.IN1
shiftin[6] => shiftin[6]~5.IN1
shiftin[7] => shiftin[7]~4.IN1
shiftin[8] => shiftin[8]~3.IN1
shiftin[9] => shiftin[9]~2.IN1
shiftin[10] => shiftin[10]~1.IN1
shiftin[11] => shiftin[11]~0.IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps
taps2x[0] <= altshift_taps:altshift_taps_component.taps
taps2x[1] <= altshift_taps:altshift_taps_component.taps
taps2x[2] <= altshift_taps:altshift_taps_component.taps
taps2x[3] <= altshift_taps:altshift_taps_component.taps
taps2x[4] <= altshift_taps:altshift_taps_component.taps
taps2x[5] <= altshift_taps:altshift_taps_component.taps
taps2x[6] <= altshift_taps:altshift_taps_component.taps
taps2x[7] <= altshift_taps:altshift_taps_component.taps
taps2x[8] <= altshift_taps:altshift_taps_component.taps
taps2x[9] <= altshift_taps:altshift_taps_component.taps
taps2x[10] <= altshift_taps:altshift_taps_component.taps
taps2x[11] <= altshift_taps:altshift_taps_component.taps


|DE2_70_D5M_XVGA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_jkn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_jkn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_jkn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_jkn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_jkn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_jkn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_jkn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_jkn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_jkn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_jkn:auto_generated.shiftin[9]
shiftin[10] => shift_taps_jkn:auto_generated.shiftin[10]
shiftin[11] => shift_taps_jkn:auto_generated.shiftin[11]
clock => shift_taps_jkn:auto_generated.clock
clken => shift_taps_jkn:auto_generated.clken
shiftout[0] <= shift_taps_jkn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_jkn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_jkn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_jkn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_jkn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_jkn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_jkn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_jkn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_jkn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_jkn:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_jkn:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_jkn:auto_generated.shiftout[11]
taps[0] <= shift_taps_jkn:auto_generated.taps[0]
taps[1] <= shift_taps_jkn:auto_generated.taps[1]
taps[2] <= shift_taps_jkn:auto_generated.taps[2]
taps[3] <= shift_taps_jkn:auto_generated.taps[3]
taps[4] <= shift_taps_jkn:auto_generated.taps[4]
taps[5] <= shift_taps_jkn:auto_generated.taps[5]
taps[6] <= shift_taps_jkn:auto_generated.taps[6]
taps[7] <= shift_taps_jkn:auto_generated.taps[7]
taps[8] <= shift_taps_jkn:auto_generated.taps[8]
taps[9] <= shift_taps_jkn:auto_generated.taps[9]
taps[10] <= shift_taps_jkn:auto_generated.taps[10]
taps[11] <= shift_taps_jkn:auto_generated.taps[11]
taps[12] <= shift_taps_jkn:auto_generated.taps[12]
taps[13] <= shift_taps_jkn:auto_generated.taps[13]
taps[14] <= shift_taps_jkn:auto_generated.taps[14]
taps[15] <= shift_taps_jkn:auto_generated.taps[15]
taps[16] <= shift_taps_jkn:auto_generated.taps[16]
taps[17] <= shift_taps_jkn:auto_generated.taps[17]
taps[18] <= shift_taps_jkn:auto_generated.taps[18]
taps[19] <= shift_taps_jkn:auto_generated.taps[19]
taps[20] <= shift_taps_jkn:auto_generated.taps[20]
taps[21] <= shift_taps_jkn:auto_generated.taps[21]
taps[22] <= shift_taps_jkn:auto_generated.taps[22]
taps[23] <= shift_taps_jkn:auto_generated.taps[23]
taps[24] <= shift_taps_jkn:auto_generated.taps[24]
taps[25] <= shift_taps_jkn:auto_generated.taps[25]
taps[26] <= shift_taps_jkn:auto_generated.taps[26]
taps[27] <= shift_taps_jkn:auto_generated.taps[27]
taps[28] <= shift_taps_jkn:auto_generated.taps[28]
taps[29] <= shift_taps_jkn:auto_generated.taps[29]
taps[30] <= shift_taps_jkn:auto_generated.taps[30]
taps[31] <= shift_taps_jkn:auto_generated.taps[31]
taps[32] <= shift_taps_jkn:auto_generated.taps[32]
taps[33] <= shift_taps_jkn:auto_generated.taps[33]
taps[34] <= shift_taps_jkn:auto_generated.taps[34]
taps[35] <= shift_taps_jkn:auto_generated.taps[35]
aclr => ~NO_FANOUT~


|DE2_70_D5M_XVGA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated
clken => altsyncram_im81:altsyncram2.clocken0
clken => cntr_3rf:cntr1.clk_en
clock => altsyncram_im81:altsyncram2.clock0
clock => cntr_3rf:cntr1.clock
shiftin[0] => altsyncram_im81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_im81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_im81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_im81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_im81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_im81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_im81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_im81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_im81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_im81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_im81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_im81:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_im81:altsyncram2.q_b[24]
shiftout[1] <= altsyncram_im81:altsyncram2.q_b[25]
shiftout[2] <= altsyncram_im81:altsyncram2.q_b[26]
shiftout[3] <= altsyncram_im81:altsyncram2.q_b[27]
shiftout[4] <= altsyncram_im81:altsyncram2.q_b[28]
shiftout[5] <= altsyncram_im81:altsyncram2.q_b[29]
shiftout[6] <= altsyncram_im81:altsyncram2.q_b[30]
shiftout[7] <= altsyncram_im81:altsyncram2.q_b[31]
shiftout[8] <= altsyncram_im81:altsyncram2.q_b[32]
shiftout[9] <= altsyncram_im81:altsyncram2.q_b[33]
shiftout[10] <= altsyncram_im81:altsyncram2.q_b[34]
shiftout[11] <= altsyncram_im81:altsyncram2.q_b[35]
taps[0] <= altsyncram_im81:altsyncram2.q_b[0]
taps[1] <= altsyncram_im81:altsyncram2.q_b[1]
taps[2] <= altsyncram_im81:altsyncram2.q_b[2]
taps[3] <= altsyncram_im81:altsyncram2.q_b[3]
taps[4] <= altsyncram_im81:altsyncram2.q_b[4]
taps[5] <= altsyncram_im81:altsyncram2.q_b[5]
taps[6] <= altsyncram_im81:altsyncram2.q_b[6]
taps[7] <= altsyncram_im81:altsyncram2.q_b[7]
taps[8] <= altsyncram_im81:altsyncram2.q_b[8]
taps[9] <= altsyncram_im81:altsyncram2.q_b[9]
taps[10] <= altsyncram_im81:altsyncram2.q_b[10]
taps[11] <= altsyncram_im81:altsyncram2.q_b[11]
taps[12] <= altsyncram_im81:altsyncram2.q_b[12]
taps[13] <= altsyncram_im81:altsyncram2.q_b[13]
taps[14] <= altsyncram_im81:altsyncram2.q_b[14]
taps[15] <= altsyncram_im81:altsyncram2.q_b[15]
taps[16] <= altsyncram_im81:altsyncram2.q_b[16]
taps[17] <= altsyncram_im81:altsyncram2.q_b[17]
taps[18] <= altsyncram_im81:altsyncram2.q_b[18]
taps[19] <= altsyncram_im81:altsyncram2.q_b[19]
taps[20] <= altsyncram_im81:altsyncram2.q_b[20]
taps[21] <= altsyncram_im81:altsyncram2.q_b[21]
taps[22] <= altsyncram_im81:altsyncram2.q_b[22]
taps[23] <= altsyncram_im81:altsyncram2.q_b[23]
taps[24] <= altsyncram_im81:altsyncram2.q_b[24]
taps[25] <= altsyncram_im81:altsyncram2.q_b[25]
taps[26] <= altsyncram_im81:altsyncram2.q_b[26]
taps[27] <= altsyncram_im81:altsyncram2.q_b[27]
taps[28] <= altsyncram_im81:altsyncram2.q_b[28]
taps[29] <= altsyncram_im81:altsyncram2.q_b[29]
taps[30] <= altsyncram_im81:altsyncram2.q_b[30]
taps[31] <= altsyncram_im81:altsyncram2.q_b[31]
taps[32] <= altsyncram_im81:altsyncram2.q_b[32]
taps[33] <= altsyncram_im81:altsyncram2.q_b[33]
taps[34] <= altsyncram_im81:altsyncram2.q_b[34]
taps[35] <= altsyncram_im81:altsyncram2.q_b[35]


|DE2_70_D5M_XVGA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE


|DE2_70_D5M_XVGA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT


|DE2_70_D5M_XVGA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] => data_wire[7].IN0
datab[10] => data_wire[7].IN1


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0]~31.IN1
iDIG[1] => iDIG[1]~30.IN1
iDIG[2] => iDIG[2]~29.IN1
iDIG[3] => iDIG[3]~28.IN1
iDIG[4] => iDIG[4]~27.IN1
iDIG[5] => iDIG[5]~26.IN1
iDIG[6] => iDIG[6]~25.IN1
iDIG[7] => iDIG[7]~24.IN1
iDIG[8] => iDIG[8]~23.IN1
iDIG[9] => iDIG[9]~22.IN1
iDIG[10] => iDIG[10]~21.IN1
iDIG[11] => iDIG[11]~20.IN1
iDIG[12] => iDIG[12]~19.IN1
iDIG[13] => iDIG[13]~18.IN1
iDIG[14] => iDIG[14]~17.IN1
iDIG[15] => iDIG[15]~16.IN1
iDIG[16] => iDIG[16]~15.IN1
iDIG[17] => iDIG[17]~14.IN1
iDIG[18] => iDIG[18]~13.IN1
iDIG[19] => iDIG[19]~12.IN1
iDIG[20] => iDIG[20]~11.IN1
iDIG[21] => iDIG[21]~10.IN1
iDIG[22] => iDIG[22]~9.IN1
iDIG[23] => iDIG[23]~8.IN1
iDIG[24] => iDIG[24]~7.IN1
iDIG[25] => iDIG[25]~6.IN1
iDIG[26] => iDIG[26]~5.IN1
iDIG[27] => iDIG[27]~4.IN1
iDIG[28] => iDIG[28]~3.IN1
iDIG[29] => iDIG[29]~2.IN1
iDIG[30] => iDIG[30]~1.IN1
iDIG[31] => iDIG[31]~0.IN1


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_70_D5M_XVGA|vga_pll:u6
areset => areset~0.IN1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|DE2_70_D5M_XVGA|vga_pll:u6|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|DE2_70_D5M_XVGA|sdram_pll:u7
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|DE2_70_D5M_XVGA|sdram_pll:u7|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N~0.IN3
CLK => CLK~0.IN7
WR1_DATA[0] => WR1_DATA[0]~15.IN1
WR1_DATA[1] => WR1_DATA[1]~14.IN1
WR1_DATA[2] => WR1_DATA[2]~13.IN1
WR1_DATA[3] => WR1_DATA[3]~12.IN1
WR1_DATA[4] => WR1_DATA[4]~11.IN1
WR1_DATA[5] => WR1_DATA[5]~10.IN1
WR1_DATA[6] => WR1_DATA[6]~9.IN1
WR1_DATA[7] => WR1_DATA[7]~8.IN1
WR1_DATA[8] => WR1_DATA[8]~7.IN1
WR1_DATA[9] => WR1_DATA[9]~6.IN1
WR1_DATA[10] => WR1_DATA[10]~5.IN1
WR1_DATA[11] => WR1_DATA[11]~4.IN1
WR1_DATA[12] => WR1_DATA[12]~3.IN1
WR1_DATA[13] => WR1_DATA[13]~2.IN1
WR1_DATA[14] => WR1_DATA[14]~1.IN1
WR1_DATA[15] => WR1_DATA[15]~0.IN1
WR1 => WR1~0.IN1
WR1_ADDR[0] => rWR1_ADDR~68.DATAB
WR1_ADDR[0] => rWR1_ADDR~22.DATAA
WR1_ADDR[1] => rWR1_ADDR~67.DATAB
WR1_ADDR[1] => rWR1_ADDR~21.DATAA
WR1_ADDR[2] => rWR1_ADDR~66.DATAB
WR1_ADDR[2] => rWR1_ADDR~20.DATAA
WR1_ADDR[3] => rWR1_ADDR~65.DATAB
WR1_ADDR[3] => rWR1_ADDR~19.DATAA
WR1_ADDR[4] => rWR1_ADDR~64.DATAB
WR1_ADDR[4] => rWR1_ADDR~18.DATAA
WR1_ADDR[5] => rWR1_ADDR~63.DATAB
WR1_ADDR[5] => rWR1_ADDR~17.DATAA
WR1_ADDR[6] => rWR1_ADDR~62.DATAB
WR1_ADDR[6] => rWR1_ADDR~16.DATAA
WR1_ADDR[7] => rWR1_ADDR~61.DATAB
WR1_ADDR[7] => rWR1_ADDR~15.DATAA
WR1_ADDR[8] => rWR1_ADDR~60.DATAB
WR1_ADDR[8] => rWR1_ADDR~14.DATAA
WR1_ADDR[9] => rWR1_ADDR~59.DATAB
WR1_ADDR[9] => rWR1_ADDR~13.DATAA
WR1_ADDR[10] => rWR1_ADDR~58.DATAB
WR1_ADDR[10] => rWR1_ADDR~12.DATAA
WR1_ADDR[11] => rWR1_ADDR~57.DATAB
WR1_ADDR[11] => rWR1_ADDR~11.DATAA
WR1_ADDR[12] => rWR1_ADDR~56.DATAB
WR1_ADDR[12] => rWR1_ADDR~10.DATAA
WR1_ADDR[13] => rWR1_ADDR~55.DATAB
WR1_ADDR[13] => rWR1_ADDR~9.DATAA
WR1_ADDR[14] => rWR1_ADDR~54.DATAB
WR1_ADDR[14] => rWR1_ADDR~8.DATAA
WR1_ADDR[15] => rWR1_ADDR~53.DATAB
WR1_ADDR[15] => rWR1_ADDR~7.DATAA
WR1_ADDR[16] => rWR1_ADDR~52.DATAB
WR1_ADDR[16] => rWR1_ADDR~6.DATAA
WR1_ADDR[17] => rWR1_ADDR~51.DATAB
WR1_ADDR[17] => rWR1_ADDR~5.DATAA
WR1_ADDR[18] => rWR1_ADDR~50.DATAB
WR1_ADDR[18] => rWR1_ADDR~4.DATAA
WR1_ADDR[19] => rWR1_ADDR~49.DATAB
WR1_ADDR[19] => rWR1_ADDR~3.DATAA
WR1_ADDR[20] => rWR1_ADDR~48.DATAB
WR1_ADDR[20] => rWR1_ADDR~2.DATAA
WR1_ADDR[21] => rWR1_ADDR~47.DATAB
WR1_ADDR[21] => rWR1_ADDR~1.DATAA
WR1_ADDR[22] => rWR1_ADDR~46.DATAB
WR1_ADDR[22] => rWR1_ADDR~0.DATAA
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD~0.IN1
WR1_CLK => WR1_CLK~0.IN1
WR1_FULL <= Sdram_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0]~15.IN1
WR2_DATA[1] => WR2_DATA[1]~14.IN1
WR2_DATA[2] => WR2_DATA[2]~13.IN1
WR2_DATA[3] => WR2_DATA[3]~12.IN1
WR2_DATA[4] => WR2_DATA[4]~11.IN1
WR2_DATA[5] => WR2_DATA[5]~10.IN1
WR2_DATA[6] => WR2_DATA[6]~9.IN1
WR2_DATA[7] => WR2_DATA[7]~8.IN1
WR2_DATA[8] => WR2_DATA[8]~7.IN1
WR2_DATA[9] => WR2_DATA[9]~6.IN1
WR2_DATA[10] => WR2_DATA[10]~5.IN1
WR2_DATA[11] => WR2_DATA[11]~4.IN1
WR2_DATA[12] => WR2_DATA[12]~3.IN1
WR2_DATA[13] => WR2_DATA[13]~2.IN1
WR2_DATA[14] => WR2_DATA[14]~1.IN1
WR2_DATA[15] => WR2_DATA[15]~0.IN1
WR2 => WR2~0.IN1
WR2_ADDR[0] => rWR2_ADDR~68.DATAB
WR2_ADDR[0] => rWR2_ADDR~22.DATAA
WR2_ADDR[1] => rWR2_ADDR~67.DATAB
WR2_ADDR[1] => rWR2_ADDR~21.DATAA
WR2_ADDR[2] => rWR2_ADDR~66.DATAB
WR2_ADDR[2] => rWR2_ADDR~20.DATAA
WR2_ADDR[3] => rWR2_ADDR~65.DATAB
WR2_ADDR[3] => rWR2_ADDR~19.DATAA
WR2_ADDR[4] => rWR2_ADDR~64.DATAB
WR2_ADDR[4] => rWR2_ADDR~18.DATAA
WR2_ADDR[5] => rWR2_ADDR~63.DATAB
WR2_ADDR[5] => rWR2_ADDR~17.DATAA
WR2_ADDR[6] => rWR2_ADDR~62.DATAB
WR2_ADDR[6] => rWR2_ADDR~16.DATAA
WR2_ADDR[7] => rWR2_ADDR~61.DATAB
WR2_ADDR[7] => rWR2_ADDR~15.DATAA
WR2_ADDR[8] => rWR2_ADDR~60.DATAB
WR2_ADDR[8] => rWR2_ADDR~14.DATAA
WR2_ADDR[9] => rWR2_ADDR~59.DATAB
WR2_ADDR[9] => rWR2_ADDR~13.DATAA
WR2_ADDR[10] => rWR2_ADDR~58.DATAB
WR2_ADDR[10] => rWR2_ADDR~12.DATAA
WR2_ADDR[11] => rWR2_ADDR~57.DATAB
WR2_ADDR[11] => rWR2_ADDR~11.DATAA
WR2_ADDR[12] => rWR2_ADDR~56.DATAB
WR2_ADDR[12] => rWR2_ADDR~10.DATAA
WR2_ADDR[13] => rWR2_ADDR~55.DATAB
WR2_ADDR[13] => rWR2_ADDR~9.DATAA
WR2_ADDR[14] => rWR2_ADDR~54.DATAB
WR2_ADDR[14] => rWR2_ADDR~8.DATAA
WR2_ADDR[15] => rWR2_ADDR~53.DATAB
WR2_ADDR[15] => rWR2_ADDR~7.DATAA
WR2_ADDR[16] => rWR2_ADDR~52.DATAB
WR2_ADDR[16] => rWR2_ADDR~6.DATAA
WR2_ADDR[17] => rWR2_ADDR~51.DATAB
WR2_ADDR[17] => rWR2_ADDR~5.DATAA
WR2_ADDR[18] => rWR2_ADDR~50.DATAB
WR2_ADDR[18] => rWR2_ADDR~4.DATAA
WR2_ADDR[19] => rWR2_ADDR~49.DATAB
WR2_ADDR[19] => rWR2_ADDR~3.DATAA
WR2_ADDR[20] => rWR2_ADDR~48.DATAB
WR2_ADDR[20] => rWR2_ADDR~2.DATAA
WR2_ADDR[21] => rWR2_ADDR~47.DATAB
WR2_ADDR[21] => rWR2_ADDR~1.DATAA
WR2_ADDR[22] => rWR2_ADDR~46.DATAB
WR2_ADDR[22] => rWR2_ADDR~0.DATAA
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD~0.IN1
WR2_CLK => WR2_CLK~0.IN1
WR2_FULL <= Sdram_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1~0.IN1
RD1_ADDR[0] => rRD1_ADDR~68.DATAB
RD1_ADDR[0] => rRD1_ADDR~22.DATAA
RD1_ADDR[1] => rRD1_ADDR~67.DATAB
RD1_ADDR[1] => rRD1_ADDR~21.DATAA
RD1_ADDR[2] => rRD1_ADDR~66.DATAB
RD1_ADDR[2] => rRD1_ADDR~20.DATAA
RD1_ADDR[3] => rRD1_ADDR~65.DATAB
RD1_ADDR[3] => rRD1_ADDR~19.DATAA
RD1_ADDR[4] => rRD1_ADDR~64.DATAB
RD1_ADDR[4] => rRD1_ADDR~18.DATAA
RD1_ADDR[5] => rRD1_ADDR~63.DATAB
RD1_ADDR[5] => rRD1_ADDR~17.DATAA
RD1_ADDR[6] => rRD1_ADDR~62.DATAB
RD1_ADDR[6] => rRD1_ADDR~16.DATAA
RD1_ADDR[7] => rRD1_ADDR~61.DATAB
RD1_ADDR[7] => rRD1_ADDR~15.DATAA
RD1_ADDR[8] => rRD1_ADDR~60.DATAB
RD1_ADDR[8] => rRD1_ADDR~14.DATAA
RD1_ADDR[9] => rRD1_ADDR~59.DATAB
RD1_ADDR[9] => rRD1_ADDR~13.DATAA
RD1_ADDR[10] => rRD1_ADDR~58.DATAB
RD1_ADDR[10] => rRD1_ADDR~12.DATAA
RD1_ADDR[11] => rRD1_ADDR~57.DATAB
RD1_ADDR[11] => rRD1_ADDR~11.DATAA
RD1_ADDR[12] => rRD1_ADDR~56.DATAB
RD1_ADDR[12] => rRD1_ADDR~10.DATAA
RD1_ADDR[13] => rRD1_ADDR~55.DATAB
RD1_ADDR[13] => rRD1_ADDR~9.DATAA
RD1_ADDR[14] => rRD1_ADDR~54.DATAB
RD1_ADDR[14] => rRD1_ADDR~8.DATAA
RD1_ADDR[15] => rRD1_ADDR~53.DATAB
RD1_ADDR[15] => rRD1_ADDR~7.DATAA
RD1_ADDR[16] => rRD1_ADDR~52.DATAB
RD1_ADDR[16] => rRD1_ADDR~6.DATAA
RD1_ADDR[17] => rRD1_ADDR~51.DATAB
RD1_ADDR[17] => rRD1_ADDR~5.DATAA
RD1_ADDR[18] => rRD1_ADDR~50.DATAB
RD1_ADDR[18] => rRD1_ADDR~4.DATAA
RD1_ADDR[19] => rRD1_ADDR~49.DATAB
RD1_ADDR[19] => rRD1_ADDR~3.DATAA
RD1_ADDR[20] => rRD1_ADDR~48.DATAB
RD1_ADDR[20] => rRD1_ADDR~2.DATAA
RD1_ADDR[21] => rRD1_ADDR~47.DATAB
RD1_ADDR[21] => rRD1_ADDR~1.DATAA
RD1_ADDR[22] => rRD1_ADDR~46.DATAB
RD1_ADDR[22] => rRD1_ADDR~0.DATAA
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD~0.IN1
RD1_CLK => RD1_CLK~0.IN1
RD1_EMPTY <= Sdram_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2~0.IN1
RD2_ADDR[0] => rRD2_ADDR~68.DATAB
RD2_ADDR[0] => rRD2_ADDR~22.DATAA
RD2_ADDR[1] => rRD2_ADDR~67.DATAB
RD2_ADDR[1] => rRD2_ADDR~21.DATAA
RD2_ADDR[2] => rRD2_ADDR~66.DATAB
RD2_ADDR[2] => rRD2_ADDR~20.DATAA
RD2_ADDR[3] => rRD2_ADDR~65.DATAB
RD2_ADDR[3] => rRD2_ADDR~19.DATAA
RD2_ADDR[4] => rRD2_ADDR~64.DATAB
RD2_ADDR[4] => rRD2_ADDR~18.DATAA
RD2_ADDR[5] => rRD2_ADDR~63.DATAB
RD2_ADDR[5] => rRD2_ADDR~17.DATAA
RD2_ADDR[6] => rRD2_ADDR~62.DATAB
RD2_ADDR[6] => rRD2_ADDR~16.DATAA
RD2_ADDR[7] => rRD2_ADDR~61.DATAB
RD2_ADDR[7] => rRD2_ADDR~15.DATAA
RD2_ADDR[8] => rRD2_ADDR~60.DATAB
RD2_ADDR[8] => rRD2_ADDR~14.DATAA
RD2_ADDR[9] => rRD2_ADDR~59.DATAB
RD2_ADDR[9] => rRD2_ADDR~13.DATAA
RD2_ADDR[10] => rRD2_ADDR~58.DATAB
RD2_ADDR[10] => rRD2_ADDR~12.DATAA
RD2_ADDR[11] => rRD2_ADDR~57.DATAB
RD2_ADDR[11] => rRD2_ADDR~11.DATAA
RD2_ADDR[12] => rRD2_ADDR~56.DATAB
RD2_ADDR[12] => rRD2_ADDR~10.DATAA
RD2_ADDR[13] => rRD2_ADDR~55.DATAB
RD2_ADDR[13] => rRD2_ADDR~9.DATAA
RD2_ADDR[14] => rRD2_ADDR~54.DATAB
RD2_ADDR[14] => rRD2_ADDR~8.DATAA
RD2_ADDR[15] => rRD2_ADDR~53.DATAB
RD2_ADDR[15] => rRD2_ADDR~7.DATAA
RD2_ADDR[16] => rRD2_ADDR~52.DATAB
RD2_ADDR[16] => rRD2_ADDR~6.DATAA
RD2_ADDR[17] => rRD2_ADDR~51.DATAB
RD2_ADDR[17] => rRD2_ADDR~5.DATAA
RD2_ADDR[18] => rRD2_ADDR~50.DATAB
RD2_ADDR[18] => rRD2_ADDR~4.DATAA
RD2_ADDR[19] => rRD2_ADDR~49.DATAB
RD2_ADDR[19] => rRD2_ADDR~3.DATAA
RD2_ADDR[20] => rRD2_ADDR~48.DATAB
RD2_ADDR[20] => rRD2_ADDR~2.DATAA
RD2_ADDR[21] => rRD2_ADDR~47.DATAB
RD2_ADDR[21] => rRD2_ADDR~1.DATAA
RD2_ADDR[22] => rRD2_ADDR~46.DATAB
RD2_ADDR[22] => rRD2_ADDR~0.DATAA
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD~0.IN1
RD2_CLK => RD2_CLK~0.IN1
RD2_EMPTY <= Sdram_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <= DQ[0]~0
DQ[1] <= DQ[1]~1
DQ[2] <= DQ[2]~2
DQ[3] <= DQ[3]~3
DQ[4] <= DQ[4]~4
DQ[5] <= DQ[5]~5
DQ[6] <= DQ[6]~6
DQ[7] <= DQ[7]~7
DQ[8] <= DQ[8]~8
DQ[9] <= DQ[9]~9
DQ[10] <= DQ[10]~10
DQ[11] <= DQ[11]~11
DQ[12] <= DQ[12]~12
DQ[13] <= DQ[13]~13
DQ[14] <= DQ[14]~14
DQ[15] <= DQ[15]~15
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|control_interface:control1
CLK => NOP~reg0.CLK
CLK => READA~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => CMD_ACK~reg0.CLK
CLK => timer[15].CLK
CLK => timer[14].CLK
CLK => timer[13].CLK
CLK => timer[12].CLK
CLK => timer[11].CLK
CLK => timer[10].CLK
CLK => timer[9].CLK
CLK => timer[8].CLK
CLK => timer[7].CLK
CLK => timer[6].CLK
CLK => timer[5].CLK
CLK => timer[4].CLK
CLK => timer[3].CLK
CLK => timer[2].CLK
CLK => timer[1].CLK
CLK => timer[0].CLK
CLK => REF_REQ~reg0.CLK
CLK => init_timer[15].CLK
CLK => init_timer[14].CLK
CLK => init_timer[13].CLK
CLK => init_timer[12].CLK
CLK => init_timer[11].CLK
CLK => init_timer[10].CLK
CLK => init_timer[9].CLK
CLK => init_timer[8].CLK
CLK => init_timer[7].CLK
CLK => init_timer[6].CLK
CLK => init_timer[5].CLK
CLK => init_timer[4].CLK
CLK => init_timer[3].CLK
CLK => init_timer[2].CLK
CLK => init_timer[1].CLK
CLK => init_timer[0].CLK
CLK => REFRESH~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => INIT_REQ~reg0.CLK
RESET_N => CMD_ACK~reg0.ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[0]~reg0.ACLR
CMD[0] => Equal0.IN0
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN1
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN1
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN2
CMD[2] => Equal1.IN2
CMD[2] => Equal2.IN2
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => REF_REQ~1.OUTPUTSELECT
REF_ACK => timer~31.OUTPUTSELECT
REF_ACK => timer~30.OUTPUTSELECT
REF_ACK => timer~29.OUTPUTSELECT
REF_ACK => timer~28.OUTPUTSELECT
REF_ACK => timer~27.OUTPUTSELECT
REF_ACK => timer~26.OUTPUTSELECT
REF_ACK => timer~25.OUTPUTSELECT
REF_ACK => timer~24.OUTPUTSELECT
REF_ACK => timer~23.OUTPUTSELECT
REF_ACK => timer~22.OUTPUTSELECT
REF_ACK => timer~21.OUTPUTSELECT
REF_ACK => timer~20.OUTPUTSELECT
REF_ACK => timer~19.OUTPUTSELECT
REF_ACK => timer~18.OUTPUTSELECT
REF_ACK => timer~17.OUTPUTSELECT
REF_ACK => timer~16.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1~0.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|command:command1
CLK => do_reada.CLK
CLK => do_writea.CLK
CLK => do_refresh.CLK
CLK => do_precharge.CLK
CLK => do_load_mode.CLK
CLK => do_initial.CLK
CLK => command_done.CLK
CLK => command_delay[7].CLK
CLK => command_delay[6].CLK
CLK => command_delay[5].CLK
CLK => command_delay[4].CLK
CLK => command_delay[3].CLK
CLK => command_delay[2].CLK
CLK => command_delay[1].CLK
CLK => command_delay[0].CLK
CLK => rw_flag.CLK
CLK => rp_shift[3].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[0].CLK
CLK => rp_done.CLK
CLK => ex_read.CLK
CLK => ex_write.CLK
CLK => OE~reg0.CLK
CLK => oe4.CLK
CLK => rw_shift[1].CLK
CLK => rw_shift[0].CLK
CLK => do_rw.CLK
CLK => CM_ACK~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CKE~reg0.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => WE_N~6.OUTPUTSELECT
RESET_N => CAS_N~5.OUTPUTSELECT
RESET_N => RAS_N~4.OUTPUTSELECT
RESET_N => CS_N~3.OUTPUTSELECT
RESET_N => CS_N~2.OUTPUTSELECT
RESET_N => BA~3.OUTPUTSELECT
RESET_N => BA~2.OUTPUTSELECT
RESET_N => SA~36.OUTPUTSELECT
RESET_N => SA~35.OUTPUTSELECT
RESET_N => SA~34.OUTPUTSELECT
RESET_N => SA~33.OUTPUTSELECT
RESET_N => SA~32.OUTPUTSELECT
RESET_N => SA~31.OUTPUTSELECT
RESET_N => SA~30.OUTPUTSELECT
RESET_N => SA~29.OUTPUTSELECT
RESET_N => SA~28.OUTPUTSELECT
RESET_N => SA~27.OUTPUTSELECT
RESET_N => SA~26.OUTPUTSELECT
RESET_N => SA~25.OUTPUTSELECT
RESET_N => oe4.ENA
SADDR[0] => SA~11.DATAA
SADDR[1] => SA~10.DATAA
SADDR[2] => SA~9.DATAA
SADDR[3] => SA~8.DATAA
SADDR[4] => SA~7.DATAA
SADDR[5] => SA~6.DATAA
SADDR[6] => SA~5.DATAA
SADDR[7] => SA~4.DATAA
SADDR[8] => SA~11.DATAB
SADDR[9] => SA~10.DATAB
SADDR[10] => SA~9.DATAB
SADDR[11] => SA~8.DATAB
SADDR[12] => SA~7.DATAB
SADDR[13] => SA~6.DATAB
SADDR[14] => SA~5.DATAB
SADDR[15] => SA~4.DATAB
SADDR[16] => SA~3.DATAB
SADDR[17] => SA~2.DATAB
SADDR[18] => SA~1.DATAB
SADDR[19] => SA~0.DATAB
SADDR[20] => BA~1.DATAA
SADDR[21] => BA~0.DATAA
SADDR[22] => CS_N~1.DATAA
SADDR[22] => CS_N~0.DATAA
NOP => ~NO_FANOUT~
READA => always0~6.IN1
WRITEA => always0~10.IN1
REFRESH => always0~0.IN1
PRECHARGE => always0~14.IN1
LOAD_MODE => always0~16.IN1
REF_REQ => always3~0.IN1
REF_REQ => always0~0.IN0
REF_REQ => always0~13.IN0
REF_REQ => always0~9.IN1
INIT_REQ => do_initial.DATAIN
INIT_REQ => ex_write~4.OUTPUTSELECT
INIT_REQ => ex_read~4.OUTPUTSELECT
INIT_REQ => rp_done~3.OUTPUTSELECT
INIT_REQ => rp_shift~15.OUTPUTSELECT
INIT_REQ => rp_shift~14.OUTPUTSELECT
INIT_REQ => rp_shift~13.OUTPUTSELECT
INIT_REQ => rp_shift~12.OUTPUTSELECT
INIT_REQ => rw_flag~1.OUTPUTSELECT
INIT_REQ => command_delay~14.OUTPUTSELECT
INIT_REQ => command_delay~13.OUTPUTSELECT
INIT_REQ => command_delay~12.OUTPUTSELECT
INIT_REQ => command_delay~11.OUTPUTSELECT
INIT_REQ => command_delay~10.OUTPUTSELECT
INIT_REQ => command_delay~9.OUTPUTSELECT
INIT_REQ => command_delay~8.OUTPUTSELECT
INIT_REQ => command_delay~7.OUTPUTSELECT
INIT_REQ => command_done~1.OUTPUTSELECT
INIT_REQ => do_load_mode~0.OUTPUTSELECT
INIT_REQ => do_precharge~0.OUTPUTSELECT
INIT_REQ => do_refresh~0.OUTPUTSELECT
INIT_REQ => do_writea~0.OUTPUTSELECT
INIT_REQ => do_reada~0.OUTPUTSELECT
PM_STOP => always1~3.IN0
PM_STOP => ex_write~1.OUTPUTSELECT
PM_STOP => ex_read~1.OUTPUTSELECT
PM_STOP => rp_done~0.OUTPUTSELECT
PM_STOP => rp_shift~3.OUTPUTSELECT
PM_STOP => rp_shift~2.OUTPUTSELECT
PM_STOP => rp_shift~1.OUTPUTSELECT
PM_STOP => rp_shift~0.OUTPUTSELECT
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|sdr_data_path:data_path1
CLK => DQM[1]~reg0.CLK
CLK => DQM[0]~reg0.CLK
RESET_N => DQM[1]~reg0.ACLR
RESET_N => DQM[0]~reg0.PRESET
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N~0.IN3
CLK => CLK~0.IN7
WR1_DATA[0] => WR1_DATA[0]~15.IN1
WR1_DATA[1] => WR1_DATA[1]~14.IN1
WR1_DATA[2] => WR1_DATA[2]~13.IN1
WR1_DATA[3] => WR1_DATA[3]~12.IN1
WR1_DATA[4] => WR1_DATA[4]~11.IN1
WR1_DATA[5] => WR1_DATA[5]~10.IN1
WR1_DATA[6] => WR1_DATA[6]~9.IN1
WR1_DATA[7] => WR1_DATA[7]~8.IN1
WR1_DATA[8] => WR1_DATA[8]~7.IN1
WR1_DATA[9] => WR1_DATA[9]~6.IN1
WR1_DATA[10] => WR1_DATA[10]~5.IN1
WR1_DATA[11] => WR1_DATA[11]~4.IN1
WR1_DATA[12] => WR1_DATA[12]~3.IN1
WR1_DATA[13] => WR1_DATA[13]~2.IN1
WR1_DATA[14] => WR1_DATA[14]~1.IN1
WR1_DATA[15] => WR1_DATA[15]~0.IN1
WR1 => WR1~0.IN1
WR1_ADDR[0] => rWR1_ADDR~68.DATAB
WR1_ADDR[0] => rWR1_ADDR~22.DATAA
WR1_ADDR[1] => rWR1_ADDR~67.DATAB
WR1_ADDR[1] => rWR1_ADDR~21.DATAA
WR1_ADDR[2] => rWR1_ADDR~66.DATAB
WR1_ADDR[2] => rWR1_ADDR~20.DATAA
WR1_ADDR[3] => rWR1_ADDR~65.DATAB
WR1_ADDR[3] => rWR1_ADDR~19.DATAA
WR1_ADDR[4] => rWR1_ADDR~64.DATAB
WR1_ADDR[4] => rWR1_ADDR~18.DATAA
WR1_ADDR[5] => rWR1_ADDR~63.DATAB
WR1_ADDR[5] => rWR1_ADDR~17.DATAA
WR1_ADDR[6] => rWR1_ADDR~62.DATAB
WR1_ADDR[6] => rWR1_ADDR~16.DATAA
WR1_ADDR[7] => rWR1_ADDR~61.DATAB
WR1_ADDR[7] => rWR1_ADDR~15.DATAA
WR1_ADDR[8] => rWR1_ADDR~60.DATAB
WR1_ADDR[8] => rWR1_ADDR~14.DATAA
WR1_ADDR[9] => rWR1_ADDR~59.DATAB
WR1_ADDR[9] => rWR1_ADDR~13.DATAA
WR1_ADDR[10] => rWR1_ADDR~58.DATAB
WR1_ADDR[10] => rWR1_ADDR~12.DATAA
WR1_ADDR[11] => rWR1_ADDR~57.DATAB
WR1_ADDR[11] => rWR1_ADDR~11.DATAA
WR1_ADDR[12] => rWR1_ADDR~56.DATAB
WR1_ADDR[12] => rWR1_ADDR~10.DATAA
WR1_ADDR[13] => rWR1_ADDR~55.DATAB
WR1_ADDR[13] => rWR1_ADDR~9.DATAA
WR1_ADDR[14] => rWR1_ADDR~54.DATAB
WR1_ADDR[14] => rWR1_ADDR~8.DATAA
WR1_ADDR[15] => rWR1_ADDR~53.DATAB
WR1_ADDR[15] => rWR1_ADDR~7.DATAA
WR1_ADDR[16] => rWR1_ADDR~52.DATAB
WR1_ADDR[16] => rWR1_ADDR~6.DATAA
WR1_ADDR[17] => rWR1_ADDR~51.DATAB
WR1_ADDR[17] => rWR1_ADDR~5.DATAA
WR1_ADDR[18] => rWR1_ADDR~50.DATAB
WR1_ADDR[18] => rWR1_ADDR~4.DATAA
WR1_ADDR[19] => rWR1_ADDR~49.DATAB
WR1_ADDR[19] => rWR1_ADDR~3.DATAA
WR1_ADDR[20] => rWR1_ADDR~48.DATAB
WR1_ADDR[20] => rWR1_ADDR~2.DATAA
WR1_ADDR[21] => rWR1_ADDR~47.DATAB
WR1_ADDR[21] => rWR1_ADDR~1.DATAA
WR1_ADDR[22] => rWR1_ADDR~46.DATAB
WR1_ADDR[22] => rWR1_ADDR~0.DATAA
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD~0.IN1
WR1_CLK => WR1_CLK~0.IN1
WR1_FULL <= Sdram_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0]~15.IN1
WR2_DATA[1] => WR2_DATA[1]~14.IN1
WR2_DATA[2] => WR2_DATA[2]~13.IN1
WR2_DATA[3] => WR2_DATA[3]~12.IN1
WR2_DATA[4] => WR2_DATA[4]~11.IN1
WR2_DATA[5] => WR2_DATA[5]~10.IN1
WR2_DATA[6] => WR2_DATA[6]~9.IN1
WR2_DATA[7] => WR2_DATA[7]~8.IN1
WR2_DATA[8] => WR2_DATA[8]~7.IN1
WR2_DATA[9] => WR2_DATA[9]~6.IN1
WR2_DATA[10] => WR2_DATA[10]~5.IN1
WR2_DATA[11] => WR2_DATA[11]~4.IN1
WR2_DATA[12] => WR2_DATA[12]~3.IN1
WR2_DATA[13] => WR2_DATA[13]~2.IN1
WR2_DATA[14] => WR2_DATA[14]~1.IN1
WR2_DATA[15] => WR2_DATA[15]~0.IN1
WR2 => WR2~0.IN1
WR2_ADDR[0] => rWR2_ADDR~68.DATAB
WR2_ADDR[0] => rWR2_ADDR~22.DATAA
WR2_ADDR[1] => rWR2_ADDR~67.DATAB
WR2_ADDR[1] => rWR2_ADDR~21.DATAA
WR2_ADDR[2] => rWR2_ADDR~66.DATAB
WR2_ADDR[2] => rWR2_ADDR~20.DATAA
WR2_ADDR[3] => rWR2_ADDR~65.DATAB
WR2_ADDR[3] => rWR2_ADDR~19.DATAA
WR2_ADDR[4] => rWR2_ADDR~64.DATAB
WR2_ADDR[4] => rWR2_ADDR~18.DATAA
WR2_ADDR[5] => rWR2_ADDR~63.DATAB
WR2_ADDR[5] => rWR2_ADDR~17.DATAA
WR2_ADDR[6] => rWR2_ADDR~62.DATAB
WR2_ADDR[6] => rWR2_ADDR~16.DATAA
WR2_ADDR[7] => rWR2_ADDR~61.DATAB
WR2_ADDR[7] => rWR2_ADDR~15.DATAA
WR2_ADDR[8] => rWR2_ADDR~60.DATAB
WR2_ADDR[8] => rWR2_ADDR~14.DATAA
WR2_ADDR[9] => rWR2_ADDR~59.DATAB
WR2_ADDR[9] => rWR2_ADDR~13.DATAA
WR2_ADDR[10] => rWR2_ADDR~58.DATAB
WR2_ADDR[10] => rWR2_ADDR~12.DATAA
WR2_ADDR[11] => rWR2_ADDR~57.DATAB
WR2_ADDR[11] => rWR2_ADDR~11.DATAA
WR2_ADDR[12] => rWR2_ADDR~56.DATAB
WR2_ADDR[12] => rWR2_ADDR~10.DATAA
WR2_ADDR[13] => rWR2_ADDR~55.DATAB
WR2_ADDR[13] => rWR2_ADDR~9.DATAA
WR2_ADDR[14] => rWR2_ADDR~54.DATAB
WR2_ADDR[14] => rWR2_ADDR~8.DATAA
WR2_ADDR[15] => rWR2_ADDR~53.DATAB
WR2_ADDR[15] => rWR2_ADDR~7.DATAA
WR2_ADDR[16] => rWR2_ADDR~52.DATAB
WR2_ADDR[16] => rWR2_ADDR~6.DATAA
WR2_ADDR[17] => rWR2_ADDR~51.DATAB
WR2_ADDR[17] => rWR2_ADDR~5.DATAA
WR2_ADDR[18] => rWR2_ADDR~50.DATAB
WR2_ADDR[18] => rWR2_ADDR~4.DATAA
WR2_ADDR[19] => rWR2_ADDR~49.DATAB
WR2_ADDR[19] => rWR2_ADDR~3.DATAA
WR2_ADDR[20] => rWR2_ADDR~48.DATAB
WR2_ADDR[20] => rWR2_ADDR~2.DATAA
WR2_ADDR[21] => rWR2_ADDR~47.DATAB
WR2_ADDR[21] => rWR2_ADDR~1.DATAA
WR2_ADDR[22] => rWR2_ADDR~46.DATAB
WR2_ADDR[22] => rWR2_ADDR~0.DATAA
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD~0.IN1
WR2_CLK => WR2_CLK~0.IN1
WR2_FULL <= Sdram_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1~0.IN1
RD1_ADDR[0] => rRD1_ADDR~68.DATAB
RD1_ADDR[0] => rRD1_ADDR~22.DATAA
RD1_ADDR[1] => rRD1_ADDR~67.DATAB
RD1_ADDR[1] => rRD1_ADDR~21.DATAA
RD1_ADDR[2] => rRD1_ADDR~66.DATAB
RD1_ADDR[2] => rRD1_ADDR~20.DATAA
RD1_ADDR[3] => rRD1_ADDR~65.DATAB
RD1_ADDR[3] => rRD1_ADDR~19.DATAA
RD1_ADDR[4] => rRD1_ADDR~64.DATAB
RD1_ADDR[4] => rRD1_ADDR~18.DATAA
RD1_ADDR[5] => rRD1_ADDR~63.DATAB
RD1_ADDR[5] => rRD1_ADDR~17.DATAA
RD1_ADDR[6] => rRD1_ADDR~62.DATAB
RD1_ADDR[6] => rRD1_ADDR~16.DATAA
RD1_ADDR[7] => rRD1_ADDR~61.DATAB
RD1_ADDR[7] => rRD1_ADDR~15.DATAA
RD1_ADDR[8] => rRD1_ADDR~60.DATAB
RD1_ADDR[8] => rRD1_ADDR~14.DATAA
RD1_ADDR[9] => rRD1_ADDR~59.DATAB
RD1_ADDR[9] => rRD1_ADDR~13.DATAA
RD1_ADDR[10] => rRD1_ADDR~58.DATAB
RD1_ADDR[10] => rRD1_ADDR~12.DATAA
RD1_ADDR[11] => rRD1_ADDR~57.DATAB
RD1_ADDR[11] => rRD1_ADDR~11.DATAA
RD1_ADDR[12] => rRD1_ADDR~56.DATAB
RD1_ADDR[12] => rRD1_ADDR~10.DATAA
RD1_ADDR[13] => rRD1_ADDR~55.DATAB
RD1_ADDR[13] => rRD1_ADDR~9.DATAA
RD1_ADDR[14] => rRD1_ADDR~54.DATAB
RD1_ADDR[14] => rRD1_ADDR~8.DATAA
RD1_ADDR[15] => rRD1_ADDR~53.DATAB
RD1_ADDR[15] => rRD1_ADDR~7.DATAA
RD1_ADDR[16] => rRD1_ADDR~52.DATAB
RD1_ADDR[16] => rRD1_ADDR~6.DATAA
RD1_ADDR[17] => rRD1_ADDR~51.DATAB
RD1_ADDR[17] => rRD1_ADDR~5.DATAA
RD1_ADDR[18] => rRD1_ADDR~50.DATAB
RD1_ADDR[18] => rRD1_ADDR~4.DATAA
RD1_ADDR[19] => rRD1_ADDR~49.DATAB
RD1_ADDR[19] => rRD1_ADDR~3.DATAA
RD1_ADDR[20] => rRD1_ADDR~48.DATAB
RD1_ADDR[20] => rRD1_ADDR~2.DATAA
RD1_ADDR[21] => rRD1_ADDR~47.DATAB
RD1_ADDR[21] => rRD1_ADDR~1.DATAA
RD1_ADDR[22] => rRD1_ADDR~46.DATAB
RD1_ADDR[22] => rRD1_ADDR~0.DATAA
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD~0.IN1
RD1_CLK => RD1_CLK~0.IN1
RD1_EMPTY <= Sdram_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2~0.IN1
RD2_ADDR[0] => rRD2_ADDR~68.DATAB
RD2_ADDR[0] => rRD2_ADDR~22.DATAA
RD2_ADDR[1] => rRD2_ADDR~67.DATAB
RD2_ADDR[1] => rRD2_ADDR~21.DATAA
RD2_ADDR[2] => rRD2_ADDR~66.DATAB
RD2_ADDR[2] => rRD2_ADDR~20.DATAA
RD2_ADDR[3] => rRD2_ADDR~65.DATAB
RD2_ADDR[3] => rRD2_ADDR~19.DATAA
RD2_ADDR[4] => rRD2_ADDR~64.DATAB
RD2_ADDR[4] => rRD2_ADDR~18.DATAA
RD2_ADDR[5] => rRD2_ADDR~63.DATAB
RD2_ADDR[5] => rRD2_ADDR~17.DATAA
RD2_ADDR[6] => rRD2_ADDR~62.DATAB
RD2_ADDR[6] => rRD2_ADDR~16.DATAA
RD2_ADDR[7] => rRD2_ADDR~61.DATAB
RD2_ADDR[7] => rRD2_ADDR~15.DATAA
RD2_ADDR[8] => rRD2_ADDR~60.DATAB
RD2_ADDR[8] => rRD2_ADDR~14.DATAA
RD2_ADDR[9] => rRD2_ADDR~59.DATAB
RD2_ADDR[9] => rRD2_ADDR~13.DATAA
RD2_ADDR[10] => rRD2_ADDR~58.DATAB
RD2_ADDR[10] => rRD2_ADDR~12.DATAA
RD2_ADDR[11] => rRD2_ADDR~57.DATAB
RD2_ADDR[11] => rRD2_ADDR~11.DATAA
RD2_ADDR[12] => rRD2_ADDR~56.DATAB
RD2_ADDR[12] => rRD2_ADDR~10.DATAA
RD2_ADDR[13] => rRD2_ADDR~55.DATAB
RD2_ADDR[13] => rRD2_ADDR~9.DATAA
RD2_ADDR[14] => rRD2_ADDR~54.DATAB
RD2_ADDR[14] => rRD2_ADDR~8.DATAA
RD2_ADDR[15] => rRD2_ADDR~53.DATAB
RD2_ADDR[15] => rRD2_ADDR~7.DATAA
RD2_ADDR[16] => rRD2_ADDR~52.DATAB
RD2_ADDR[16] => rRD2_ADDR~6.DATAA
RD2_ADDR[17] => rRD2_ADDR~51.DATAB
RD2_ADDR[17] => rRD2_ADDR~5.DATAA
RD2_ADDR[18] => rRD2_ADDR~50.DATAB
RD2_ADDR[18] => rRD2_ADDR~4.DATAA
RD2_ADDR[19] => rRD2_ADDR~49.DATAB
RD2_ADDR[19] => rRD2_ADDR~3.DATAA
RD2_ADDR[20] => rRD2_ADDR~48.DATAB
RD2_ADDR[20] => rRD2_ADDR~2.DATAA
RD2_ADDR[21] => rRD2_ADDR~47.DATAB
RD2_ADDR[21] => rRD2_ADDR~1.DATAA
RD2_ADDR[22] => rRD2_ADDR~46.DATAB
RD2_ADDR[22] => rRD2_ADDR~0.DATAA
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD~0.IN1
RD2_CLK => RD2_CLK~0.IN1
RD2_EMPTY <= Sdram_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <= DQ[0]~0
DQ[1] <= DQ[1]~1
DQ[2] <= DQ[2]~2
DQ[3] <= DQ[3]~3
DQ[4] <= DQ[4]~4
DQ[5] <= DQ[5]~5
DQ[6] <= DQ[6]~6
DQ[7] <= DQ[7]~7
DQ[8] <= DQ[8]~8
DQ[9] <= DQ[9]~9
DQ[10] <= DQ[10]~10
DQ[11] <= DQ[11]~11
DQ[12] <= DQ[12]~12
DQ[13] <= DQ[13]~13
DQ[14] <= DQ[14]~14
DQ[15] <= DQ[15]~15
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|control_interface:control1
CLK => NOP~reg0.CLK
CLK => READA~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => CMD_ACK~reg0.CLK
CLK => timer[15].CLK
CLK => timer[14].CLK
CLK => timer[13].CLK
CLK => timer[12].CLK
CLK => timer[11].CLK
CLK => timer[10].CLK
CLK => timer[9].CLK
CLK => timer[8].CLK
CLK => timer[7].CLK
CLK => timer[6].CLK
CLK => timer[5].CLK
CLK => timer[4].CLK
CLK => timer[3].CLK
CLK => timer[2].CLK
CLK => timer[1].CLK
CLK => timer[0].CLK
CLK => REF_REQ~reg0.CLK
CLK => init_timer[15].CLK
CLK => init_timer[14].CLK
CLK => init_timer[13].CLK
CLK => init_timer[12].CLK
CLK => init_timer[11].CLK
CLK => init_timer[10].CLK
CLK => init_timer[9].CLK
CLK => init_timer[8].CLK
CLK => init_timer[7].CLK
CLK => init_timer[6].CLK
CLK => init_timer[5].CLK
CLK => init_timer[4].CLK
CLK => init_timer[3].CLK
CLK => init_timer[2].CLK
CLK => init_timer[1].CLK
CLK => init_timer[0].CLK
CLK => REFRESH~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => INIT_REQ~reg0.CLK
RESET_N => CMD_ACK~reg0.ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[0]~reg0.ACLR
CMD[0] => Equal0.IN0
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN1
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN1
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN2
CMD[2] => Equal1.IN2
CMD[2] => Equal2.IN2
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => REF_REQ~1.OUTPUTSELECT
REF_ACK => timer~31.OUTPUTSELECT
REF_ACK => timer~30.OUTPUTSELECT
REF_ACK => timer~29.OUTPUTSELECT
REF_ACK => timer~28.OUTPUTSELECT
REF_ACK => timer~27.OUTPUTSELECT
REF_ACK => timer~26.OUTPUTSELECT
REF_ACK => timer~25.OUTPUTSELECT
REF_ACK => timer~24.OUTPUTSELECT
REF_ACK => timer~23.OUTPUTSELECT
REF_ACK => timer~22.OUTPUTSELECT
REF_ACK => timer~21.OUTPUTSELECT
REF_ACK => timer~20.OUTPUTSELECT
REF_ACK => timer~19.OUTPUTSELECT
REF_ACK => timer~18.OUTPUTSELECT
REF_ACK => timer~17.OUTPUTSELECT
REF_ACK => timer~16.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1~0.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|command:command1
CLK => do_reada.CLK
CLK => do_writea.CLK
CLK => do_refresh.CLK
CLK => do_precharge.CLK
CLK => do_load_mode.CLK
CLK => do_initial.CLK
CLK => command_done.CLK
CLK => command_delay[7].CLK
CLK => command_delay[6].CLK
CLK => command_delay[5].CLK
CLK => command_delay[4].CLK
CLK => command_delay[3].CLK
CLK => command_delay[2].CLK
CLK => command_delay[1].CLK
CLK => command_delay[0].CLK
CLK => rw_flag.CLK
CLK => rp_shift[3].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[0].CLK
CLK => rp_done.CLK
CLK => ex_read.CLK
CLK => ex_write.CLK
CLK => OE~reg0.CLK
CLK => oe4.CLK
CLK => rw_shift[1].CLK
CLK => rw_shift[0].CLK
CLK => do_rw.CLK
CLK => CM_ACK~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CKE~reg0.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => WE_N~6.OUTPUTSELECT
RESET_N => CAS_N~5.OUTPUTSELECT
RESET_N => RAS_N~4.OUTPUTSELECT
RESET_N => CS_N~3.OUTPUTSELECT
RESET_N => CS_N~2.OUTPUTSELECT
RESET_N => BA~3.OUTPUTSELECT
RESET_N => BA~2.OUTPUTSELECT
RESET_N => SA~36.OUTPUTSELECT
RESET_N => SA~35.OUTPUTSELECT
RESET_N => SA~34.OUTPUTSELECT
RESET_N => SA~33.OUTPUTSELECT
RESET_N => SA~32.OUTPUTSELECT
RESET_N => SA~31.OUTPUTSELECT
RESET_N => SA~30.OUTPUTSELECT
RESET_N => SA~29.OUTPUTSELECT
RESET_N => SA~28.OUTPUTSELECT
RESET_N => SA~27.OUTPUTSELECT
RESET_N => SA~26.OUTPUTSELECT
RESET_N => SA~25.OUTPUTSELECT
RESET_N => oe4.ENA
SADDR[0] => SA~11.DATAA
SADDR[1] => SA~10.DATAA
SADDR[2] => SA~9.DATAA
SADDR[3] => SA~8.DATAA
SADDR[4] => SA~7.DATAA
SADDR[5] => SA~6.DATAA
SADDR[6] => SA~5.DATAA
SADDR[7] => SA~4.DATAA
SADDR[8] => SA~11.DATAB
SADDR[9] => SA~10.DATAB
SADDR[10] => SA~9.DATAB
SADDR[11] => SA~8.DATAB
SADDR[12] => SA~7.DATAB
SADDR[13] => SA~6.DATAB
SADDR[14] => SA~5.DATAB
SADDR[15] => SA~4.DATAB
SADDR[16] => SA~3.DATAB
SADDR[17] => SA~2.DATAB
SADDR[18] => SA~1.DATAB
SADDR[19] => SA~0.DATAB
SADDR[20] => BA~1.DATAA
SADDR[21] => BA~0.DATAA
SADDR[22] => CS_N~1.DATAA
SADDR[22] => CS_N~0.DATAA
NOP => ~NO_FANOUT~
READA => always0~6.IN1
WRITEA => always0~10.IN1
REFRESH => always0~0.IN1
PRECHARGE => always0~14.IN1
LOAD_MODE => always0~16.IN1
REF_REQ => always3~0.IN1
REF_REQ => always0~0.IN0
REF_REQ => always0~13.IN0
REF_REQ => always0~9.IN1
INIT_REQ => do_initial.DATAIN
INIT_REQ => ex_write~4.OUTPUTSELECT
INIT_REQ => ex_read~4.OUTPUTSELECT
INIT_REQ => rp_done~3.OUTPUTSELECT
INIT_REQ => rp_shift~15.OUTPUTSELECT
INIT_REQ => rp_shift~14.OUTPUTSELECT
INIT_REQ => rp_shift~13.OUTPUTSELECT
INIT_REQ => rp_shift~12.OUTPUTSELECT
INIT_REQ => rw_flag~1.OUTPUTSELECT
INIT_REQ => command_delay~14.OUTPUTSELECT
INIT_REQ => command_delay~13.OUTPUTSELECT
INIT_REQ => command_delay~12.OUTPUTSELECT
INIT_REQ => command_delay~11.OUTPUTSELECT
INIT_REQ => command_delay~10.OUTPUTSELECT
INIT_REQ => command_delay~9.OUTPUTSELECT
INIT_REQ => command_delay~8.OUTPUTSELECT
INIT_REQ => command_delay~7.OUTPUTSELECT
INIT_REQ => command_done~1.OUTPUTSELECT
INIT_REQ => do_load_mode~0.OUTPUTSELECT
INIT_REQ => do_precharge~0.OUTPUTSELECT
INIT_REQ => do_refresh~0.OUTPUTSELECT
INIT_REQ => do_writea~0.OUTPUTSELECT
INIT_REQ => do_reada~0.OUTPUTSELECT
PM_STOP => always1~3.IN0
PM_STOP => ex_write~1.OUTPUTSELECT
PM_STOP => ex_read~1.OUTPUTSELECT
PM_STOP => rp_done~0.OUTPUTSELECT
PM_STOP => rp_shift~3.OUTPUTSELECT
PM_STOP => rp_shift~2.OUTPUTSELECT
PM_STOP => rp_shift~1.OUTPUTSELECT
PM_STOP => rp_shift~0.OUTPUTSELECT
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|sdr_data_path:data_path1
CLK => DQM[1]~reg0.CLK
CLK => DQM[0]~reg0.CLK
RESET_N => DQM[1]~reg0.ACLR
RESET_N => DQM[0]~reg0.PRESET
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram5.aclr1
address_a[0] => altsyncram_drg1:altsyncram5.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram5.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram5.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram5.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram5.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram5.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram5.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram5.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram5.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram5.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram5.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram5.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram5.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram5.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram5.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram5.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram5.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram5.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram5.addressstall_a
clock0 => altsyncram_drg1:altsyncram5.clock1
clock1 => altsyncram_drg1:altsyncram5.clock0
clocken1 => altsyncram_drg1:altsyncram5.clocken0
data_a[0] => altsyncram_drg1:altsyncram5.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram5.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram5.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram5.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram5.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram5.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram5.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram5.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram5.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram5.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram5.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram5.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram5.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram5.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram5.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram5.q_a[15]
wren_a => altsyncram_drg1:altsyncram5.clocken1
wren_a => altsyncram_drg1:altsyncram5.wren_b


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe7a[0].CLK
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe9.clock
clrn => dffpipe_pe9:dffpipe9.clrn
d[0] => dffpipe_pe9:dffpipe9.d[0]
d[1] => dffpipe_pe9:dffpipe9.d[1]
d[2] => dffpipe_pe9:dffpipe9.d[2]
d[3] => dffpipe_pe9:dffpipe9.d[3]
d[4] => dffpipe_pe9:dffpipe9.d[4]
d[5] => dffpipe_pe9:dffpipe9.d[5]
d[6] => dffpipe_pe9:dffpipe9.d[6]
d[7] => dffpipe_pe9:dffpipe9.d[7]
d[8] => dffpipe_pe9:dffpipe9.d[8]
d[9] => dffpipe_pe9:dffpipe9.d[9]
q[0] <= dffpipe_pe9:dffpipe9.q[0]
q[1] <= dffpipe_pe9:dffpipe9.q[1]
q[2] <= dffpipe_pe9:dffpipe9.q[2]
q[3] <= dffpipe_pe9:dffpipe9.q[3]
q[4] <= dffpipe_pe9:dffpipe9.q[4]
q[5] <= dffpipe_pe9:dffpipe9.q[5]
q[6] <= dffpipe_pe9:dffpipe9.q[6]
q[7] <= dffpipe_pe9:dffpipe9.q[7]
q[8] <= dffpipe_pe9:dffpipe9.q[8]
q[9] <= dffpipe_pe9:dffpipe9.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|I2C_CCD_Config:u10
iCLK => iexposure_adj_delay[3].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => senosr_exposure[15].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[0].CLK
iCLK => combo_cnt[24].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[0].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[0].CLK
iRST_N => i2c_reset~0.IN0
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[0].ACLR
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure~47.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~46.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~45.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~44.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~43.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~42.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~41.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~40.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~39.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~38.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~37.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~36.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~35.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~34.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~33.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~32.OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <= I2C_Controller:u0.I2C_SDAT


|DE2_70_D5M_XVGA|I2C_CCD_Config:u10|I2C_Controller:u0
CLOCK => SD_COUNTER[6].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SCLK.CLK
CLOCK => SDO.CLK
CLOCK => ACK1.CLK
CLOCK => ACK2.CLK
CLOCK => ACK3.CLK
CLOCK => ACK4.CLK
CLOCK => END~reg0.CLK
CLOCK => SD[31].CLK
CLOCK => SD[30].CLK
CLOCK => SD[29].CLK
CLOCK => SD[28].CLK
CLOCK => SD[27].CLK
CLOCK => SD[26].CLK
CLOCK => SD[25].CLK
CLOCK => SD[24].CLK
CLOCK => SD[23].CLK
CLOCK => SD[22].CLK
CLOCK => SD[21].CLK
CLOCK => SD[20].CLK
CLOCK => SD[19].CLK
CLOCK => SD[18].CLK
CLOCK => SD[17].CLK
CLOCK => SD[16].CLK
CLOCK => SD[15].CLK
CLOCK => SD[14].CLK
CLOCK => SD[13].CLK
CLOCK => SD[12].CLK
CLOCK => SD[11].CLK
CLOCK => SD[10].CLK
CLOCK => SD[9].CLK
CLOCK => SD[8].CLK
CLOCK => SD[7].CLK
CLOCK => SD[6].CLK
CLOCK => SD[5].CLK
CLOCK => SD[4].CLK
CLOCK => SD[3].CLK
CLOCK => SD[2].CLK
CLOCK => SD[1].CLK
CLOCK => SD[0].CLK
CLOCK => comb~1.DATAB
I2C_SCLK <= comb~2.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT~0
I2C_DATA[0] => SD~31.DATAB
I2C_DATA[1] => SD~30.DATAB
I2C_DATA[2] => SD~29.DATAB
I2C_DATA[3] => SD~28.DATAB
I2C_DATA[4] => SD~27.DATAB
I2C_DATA[5] => SD~26.DATAB
I2C_DATA[6] => SD~25.DATAB
I2C_DATA[7] => SD~24.DATAB
I2C_DATA[8] => SD~23.DATAB
I2C_DATA[9] => SD~22.DATAB
I2C_DATA[10] => SD~21.DATAB
I2C_DATA[11] => SD~20.DATAB
I2C_DATA[12] => SD~19.DATAB
I2C_DATA[13] => SD~18.DATAB
I2C_DATA[14] => SD~17.DATAB
I2C_DATA[15] => SD~16.DATAB
I2C_DATA[16] => SD~15.DATAB
I2C_DATA[17] => SD~14.DATAB
I2C_DATA[18] => SD~13.DATAB
I2C_DATA[19] => SD~12.DATAB
I2C_DATA[20] => SD~11.DATAB
I2C_DATA[21] => SD~10.DATAB
I2C_DATA[22] => SD~9.DATAB
I2C_DATA[23] => SD~8.DATAB
I2C_DATA[24] => SD~7.DATAB
I2C_DATA[25] => SD~6.DATAB
I2C_DATA[26] => SD~5.DATAB
I2C_DATA[27] => SD~4.DATAB
I2C_DATA[28] => SD~3.DATAB
I2C_DATA[29] => SD~2.DATAB
I2C_DATA[30] => SD~1.DATAB
I2C_DATA[31] => SD~0.DATAB
GO => SD_COUNTER~13.OUTPUTSELECT
GO => SD_COUNTER~12.OUTPUTSELECT
GO => SD_COUNTER~11.OUTPUTSELECT
GO => SD_COUNTER~10.OUTPUTSELECT
GO => SD_COUNTER~9.OUTPUTSELECT
GO => SD_COUNTER~8.OUTPUTSELECT
GO => SD_COUNTER~7.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb~5.DB_MAX_OUTPUT_PORT_TYPE
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SCLK.PRESET
RESET => SDO.PRESET
RESET => ACK1.ACLR
RESET => ACK2.ACLR
RESET => ACK3.ACLR
RESET => ACK4.ACLR
RESET => END~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|DE2_70_D5M_XVGA|SOPC_Reset_Delay:delay1
iRST => oRESET~reg0.ACLR
iRST => Cont[23].ACLR
iRST => Cont[22].ACLR
iRST => Cont[21].ACLR
iRST => Cont[20].ACLR
iRST => Cont[19].ACLR
iRST => Cont[18].ACLR
iRST => Cont[17].ACLR
iRST => Cont[16].ACLR
iRST => Cont[15].ACLR
iRST => Cont[14].ACLR
iRST => Cont[13].ACLR
iRST => Cont[12].ACLR
iRST => Cont[11].ACLR
iRST => Cont[10].ACLR
iRST => Cont[9].ACLR
iRST => Cont[8].ACLR
iRST => Cont[7].ACLR
iRST => Cont[6].ACLR
iRST => Cont[5].ACLR
iRST => Cont[4].ACLR
iRST => Cont[3].ACLR
iRST => Cont[2].ACLR
iRST => Cont[1].ACLR
iRST => Cont[0].ACLR
iCLK => oRESET~reg0.CLK
iCLK => Cont[23].CLK
iCLK => Cont[22].CLK
iCLK => Cont[21].CLK
iCLK => Cont[20].CLK
iCLK => Cont[19].CLK
iCLK => Cont[18].CLK
iCLK => Cont[17].CLK
iCLK => Cont[16].CLK
iCLK => Cont[15].CLK
iCLK => Cont[14].CLK
iCLK => Cont[13].CLK
iCLK => Cont[12].CLK
iCLK => Cont[11].CLK
iCLK => Cont[10].CLK
iCLK => Cont[9].CLK
iCLK => Cont[8].CLK
iCLK => Cont[7].CLK
iCLK => Cont[6].CLK
iCLK => Cont[5].CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance
clk => clk~0.IN5
pll_c0_system <= pll_c0_system~0.DB_MAX_OUTPUT_PORT_TYPE
pll_c1_memory <= pll:the_pll.c1
reset_n => reset_n_sources~0.IN1
avs_s1_export_address_from_the_camera[0] <= camera:the_camera.avs_s1_export_address
avs_s1_export_address_from_the_camera[1] <= camera:the_camera.avs_s1_export_address
avs_s1_export_clk_from_the_camera <= camera:the_camera.avs_s1_export_clk
avs_s1_export_read_from_the_camera <= camera:the_camera.avs_s1_export_read
avs_s1_export_readdata_to_the_camera[0] => avs_s1_export_readdata_to_the_camera[0]~31.IN1
avs_s1_export_readdata_to_the_camera[1] => avs_s1_export_readdata_to_the_camera[1]~30.IN1
avs_s1_export_readdata_to_the_camera[2] => avs_s1_export_readdata_to_the_camera[2]~29.IN1
avs_s1_export_readdata_to_the_camera[3] => avs_s1_export_readdata_to_the_camera[3]~28.IN1
avs_s1_export_readdata_to_the_camera[4] => avs_s1_export_readdata_to_the_camera[4]~27.IN1
avs_s1_export_readdata_to_the_camera[5] => avs_s1_export_readdata_to_the_camera[5]~26.IN1
avs_s1_export_readdata_to_the_camera[6] => avs_s1_export_readdata_to_the_camera[6]~25.IN1
avs_s1_export_readdata_to_the_camera[7] => avs_s1_export_readdata_to_the_camera[7]~24.IN1
avs_s1_export_readdata_to_the_camera[8] => avs_s1_export_readdata_to_the_camera[8]~23.IN1
avs_s1_export_readdata_to_the_camera[9] => avs_s1_export_readdata_to_the_camera[9]~22.IN1
avs_s1_export_readdata_to_the_camera[10] => avs_s1_export_readdata_to_the_camera[10]~21.IN1
avs_s1_export_readdata_to_the_camera[11] => avs_s1_export_readdata_to_the_camera[11]~20.IN1
avs_s1_export_readdata_to_the_camera[12] => avs_s1_export_readdata_to_the_camera[12]~19.IN1
avs_s1_export_readdata_to_the_camera[13] => avs_s1_export_readdata_to_the_camera[13]~18.IN1
avs_s1_export_readdata_to_the_camera[14] => avs_s1_export_readdata_to_the_camera[14]~17.IN1
avs_s1_export_readdata_to_the_camera[15] => avs_s1_export_readdata_to_the_camera[15]~16.IN1
avs_s1_export_readdata_to_the_camera[16] => avs_s1_export_readdata_to_the_camera[16]~15.IN1
avs_s1_export_readdata_to_the_camera[17] => avs_s1_export_readdata_to_the_camera[17]~14.IN1
avs_s1_export_readdata_to_the_camera[18] => avs_s1_export_readdata_to_the_camera[18]~13.IN1
avs_s1_export_readdata_to_the_camera[19] => avs_s1_export_readdata_to_the_camera[19]~12.IN1
avs_s1_export_readdata_to_the_camera[20] => avs_s1_export_readdata_to_the_camera[20]~11.IN1
avs_s1_export_readdata_to_the_camera[21] => avs_s1_export_readdata_to_the_camera[21]~10.IN1
avs_s1_export_readdata_to_the_camera[22] => avs_s1_export_readdata_to_the_camera[22]~9.IN1
avs_s1_export_readdata_to_the_camera[23] => avs_s1_export_readdata_to_the_camera[23]~8.IN1
avs_s1_export_readdata_to_the_camera[24] => avs_s1_export_readdata_to_the_camera[24]~7.IN1
avs_s1_export_readdata_to_the_camera[25] => avs_s1_export_readdata_to_the_camera[25]~6.IN1
avs_s1_export_readdata_to_the_camera[26] => avs_s1_export_readdata_to_the_camera[26]~5.IN1
avs_s1_export_readdata_to_the_camera[27] => avs_s1_export_readdata_to_the_camera[27]~4.IN1
avs_s1_export_readdata_to_the_camera[28] => avs_s1_export_readdata_to_the_camera[28]~3.IN1
avs_s1_export_readdata_to_the_camera[29] => avs_s1_export_readdata_to_the_camera[29]~2.IN1
avs_s1_export_readdata_to_the_camera[30] => avs_s1_export_readdata_to_the_camera[30]~1.IN1
avs_s1_export_readdata_to_the_camera[31] => avs_s1_export_readdata_to_the_camera[31]~0.IN1
avs_s1_export_reset_from_the_camera <= camera:the_camera.avs_s1_export_reset
avs_s1_export_write_from_the_camera <= camera:the_camera.avs_s1_export_write
avs_s1_export_writedata_from_the_camera[0] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[1] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[2] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[3] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[4] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[5] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[6] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[7] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[8] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[9] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[10] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[11] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[12] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[13] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[14] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[15] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[16] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[17] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[18] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[19] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[20] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[21] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[22] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[23] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[24] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[25] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[26] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[27] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[28] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[29] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[30] <= camera:the_camera.avs_s1_export_writedata
avs_s1_export_writedata_from_the_camera[31] <= camera:the_camera.avs_s1_export_writedata
clkx2_to_the_cpu => clkx2_to_the_cpu~0.IN1
jtag_debug_offchip_trace_clk_from_the_cpu <= cpu:the_cpu.jtag_debug_offchip_trace_clk
jtag_debug_offchip_trace_data_from_the_cpu[0] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[1] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[2] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[3] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[4] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[5] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[6] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[7] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[8] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[9] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[10] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[11] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[12] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[13] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[14] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[15] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[16] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_offchip_trace_data_from_the_cpu[17] <= cpu:the_cpu.jtag_debug_offchip_trace_data
jtag_debug_trigout_from_the_cpu <= cpu:the_cpu.jtag_debug_trigout
LCD_E_from_the_lcd <= lcd:the_lcd.LCD_E
LCD_RS_from_the_lcd <= lcd:the_lcd.LCD_RS
LCD_RW_from_the_lcd <= lcd:the_lcd.LCD_RW
LCD_data_to_and_from_the_lcd[0] <= lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[1] <= lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[2] <= lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[3] <= lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[4] <= lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[5] <= lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[6] <= lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[7] <= lcd:the_lcd.LCD_data
out_port_from_the_pio_led[0] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[1] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[2] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[3] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[4] <= pio_led:the_pio_led.out_port
out_port_from_the_pio_led[5] <= pio_led:the_pio_led.out_port
locked_from_the_pll <= pll:the_pll.locked
phasedone_from_the_pll <= pll:the_pll.phasedone
address_to_the_ssram[0] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[1] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[2] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[3] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[4] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[5] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[6] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[7] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[8] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[9] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[10] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[11] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[12] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[13] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[14] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[15] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[16] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[17] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[18] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[19] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
address_to_the_ssram[20] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.address_to_the_ssram
adsc_n_to_the_ssram <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.adsc_n_to_the_ssram
bw_n_to_the_ssram[0] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bw_n_to_the_ssram[1] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bw_n_to_the_ssram[2] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bw_n_to_the_ssram[3] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bwe_n_to_the_ssram <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.bwe_n_to_the_ssram
chipenable1_n_to_the_ssram <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.chipenable1_n_to_the_ssram
data_to_and_from_the_ssram[0] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[1] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[2] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[3] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[4] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[5] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[6] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[7] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[8] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[9] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[10] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[11] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[12] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[13] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[14] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[15] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[16] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[17] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[18] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[19] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[20] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[21] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[22] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[23] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[24] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[25] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[26] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[27] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[28] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[29] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[30] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
data_to_and_from_the_ssram[31] <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_ssram
outputenable_n_to_the_ssram <= tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.outputenable_n_to_the_ssram
cts_n_to_the_uart => cts_n_to_the_uart~0.IN1
rts_n_from_the_uart <= uart:the_uart.rts_n
rxd_to_the_uart => rxd_to_the_uart~0.IN1
txd_from_the_uart <= uart:the_uart.txd


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0_in_arbitrator:the_DE2_70_SOPC_clock_0_in
DE2_70_SOPC_clock_0_in_endofpacket => DE2_70_SOPC_clock_0_in_endofpacket_from_sa.DATAIN
DE2_70_SOPC_clock_0_in_readdata[0] => DE2_70_SOPC_clock_0_in_readdata_from_sa[0].DATAIN
DE2_70_SOPC_clock_0_in_readdata[1] => DE2_70_SOPC_clock_0_in_readdata_from_sa[1].DATAIN
DE2_70_SOPC_clock_0_in_readdata[2] => DE2_70_SOPC_clock_0_in_readdata_from_sa[2].DATAIN
DE2_70_SOPC_clock_0_in_readdata[3] => DE2_70_SOPC_clock_0_in_readdata_from_sa[3].DATAIN
DE2_70_SOPC_clock_0_in_readdata[4] => DE2_70_SOPC_clock_0_in_readdata_from_sa[4].DATAIN
DE2_70_SOPC_clock_0_in_readdata[5] => DE2_70_SOPC_clock_0_in_readdata_from_sa[5].DATAIN
DE2_70_SOPC_clock_0_in_readdata[6] => DE2_70_SOPC_clock_0_in_readdata_from_sa[6].DATAIN
DE2_70_SOPC_clock_0_in_readdata[7] => DE2_70_SOPC_clock_0_in_readdata_from_sa[7].DATAIN
DE2_70_SOPC_clock_0_in_readdata[8] => DE2_70_SOPC_clock_0_in_readdata_from_sa[8].DATAIN
DE2_70_SOPC_clock_0_in_readdata[9] => DE2_70_SOPC_clock_0_in_readdata_from_sa[9].DATAIN
DE2_70_SOPC_clock_0_in_readdata[10] => DE2_70_SOPC_clock_0_in_readdata_from_sa[10].DATAIN
DE2_70_SOPC_clock_0_in_readdata[11] => DE2_70_SOPC_clock_0_in_readdata_from_sa[11].DATAIN
DE2_70_SOPC_clock_0_in_readdata[12] => DE2_70_SOPC_clock_0_in_readdata_from_sa[12].DATAIN
DE2_70_SOPC_clock_0_in_readdata[13] => DE2_70_SOPC_clock_0_in_readdata_from_sa[13].DATAIN
DE2_70_SOPC_clock_0_in_readdata[14] => DE2_70_SOPC_clock_0_in_readdata_from_sa[14].DATAIN
DE2_70_SOPC_clock_0_in_readdata[15] => DE2_70_SOPC_clock_0_in_readdata_from_sa[15].DATAIN
DE2_70_SOPC_clock_0_in_readdata[16] => DE2_70_SOPC_clock_0_in_readdata_from_sa[16].DATAIN
DE2_70_SOPC_clock_0_in_readdata[17] => DE2_70_SOPC_clock_0_in_readdata_from_sa[17].DATAIN
DE2_70_SOPC_clock_0_in_readdata[18] => DE2_70_SOPC_clock_0_in_readdata_from_sa[18].DATAIN
DE2_70_SOPC_clock_0_in_readdata[19] => DE2_70_SOPC_clock_0_in_readdata_from_sa[19].DATAIN
DE2_70_SOPC_clock_0_in_readdata[20] => DE2_70_SOPC_clock_0_in_readdata_from_sa[20].DATAIN
DE2_70_SOPC_clock_0_in_readdata[21] => DE2_70_SOPC_clock_0_in_readdata_from_sa[21].DATAIN
DE2_70_SOPC_clock_0_in_readdata[22] => DE2_70_SOPC_clock_0_in_readdata_from_sa[22].DATAIN
DE2_70_SOPC_clock_0_in_readdata[23] => DE2_70_SOPC_clock_0_in_readdata_from_sa[23].DATAIN
DE2_70_SOPC_clock_0_in_readdata[24] => DE2_70_SOPC_clock_0_in_readdata_from_sa[24].DATAIN
DE2_70_SOPC_clock_0_in_readdata[25] => DE2_70_SOPC_clock_0_in_readdata_from_sa[25].DATAIN
DE2_70_SOPC_clock_0_in_readdata[26] => DE2_70_SOPC_clock_0_in_readdata_from_sa[26].DATAIN
DE2_70_SOPC_clock_0_in_readdata[27] => DE2_70_SOPC_clock_0_in_readdata_from_sa[27].DATAIN
DE2_70_SOPC_clock_0_in_readdata[28] => DE2_70_SOPC_clock_0_in_readdata_from_sa[28].DATAIN
DE2_70_SOPC_clock_0_in_readdata[29] => DE2_70_SOPC_clock_0_in_readdata_from_sa[29].DATAIN
DE2_70_SOPC_clock_0_in_readdata[30] => DE2_70_SOPC_clock_0_in_readdata_from_sa[30].DATAIN
DE2_70_SOPC_clock_0_in_readdata[31] => DE2_70_SOPC_clock_0_in_readdata_from_sa[31].DATAIN
DE2_70_SOPC_clock_0_in_waitrequest => DE2_70_SOPC_clock_0_in_waits_for_write.IN0
DE2_70_SOPC_clock_0_in_waitrequest => DE2_70_SOPC_clock_0_in_waits_for_read.IN0
DE2_70_SOPC_clock_0_in_waitrequest => DE2_70_SOPC_clock_0_in_waitrequest_from_sa.DATAIN
clk => d1_DE2_70_SOPC_clock_0_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => DE2_70_SOPC_clock_0_in_address[0].DATAIN
cpu_data_master_address_to_slave[1] => DE2_70_SOPC_clock_0_in_address[1].DATAIN
cpu_data_master_address_to_slave[2] => DE2_70_SOPC_clock_0_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => DE2_70_SOPC_clock_0_in_address[2].DATAIN
cpu_data_master_address_to_slave[3] => DE2_70_SOPC_clock_0_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => DE2_70_SOPC_clock_0_in_address[3].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN0
cpu_data_master_address_to_slave[5] => Equal0.IN13
cpu_data_master_address_to_slave[6] => Equal0.IN14
cpu_data_master_address_to_slave[7] => Equal0.IN1
cpu_data_master_address_to_slave[8] => Equal0.IN15
cpu_data_master_address_to_slave[9] => Equal0.IN16
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN18
cpu_data_master_address_to_slave[12] => Equal0.IN2
cpu_data_master_address_to_slave[13] => Equal0.IN19
cpu_data_master_address_to_slave[14] => Equal0.IN20
cpu_data_master_address_to_slave[15] => Equal0.IN21
cpu_data_master_address_to_slave[16] => Equal0.IN22
cpu_data_master_address_to_slave[17] => Equal0.IN23
cpu_data_master_address_to_slave[18] => Equal0.IN3
cpu_data_master_address_to_slave[19] => Equal0.IN24
cpu_data_master_address_to_slave[20] => Equal0.IN25
cpu_data_master_address_to_slave[21] => Equal0.IN26
cpu_data_master_address_to_slave[22] => Equal0.IN4
cpu_data_master_byteenable[0] => DE2_70_SOPC_clock_0_in_byteenable~3.DATAB
cpu_data_master_byteenable[1] => DE2_70_SOPC_clock_0_in_byteenable~2.DATAB
cpu_data_master_byteenable[2] => DE2_70_SOPC_clock_0_in_byteenable~1.DATAB
cpu_data_master_byteenable[3] => DE2_70_SOPC_clock_0_in_byteenable~0.DATAB
cpu_data_master_latency_counter[0] => Equal1.IN29
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN31
cpu_data_master_read => DE2_70_SOPC_clock_0_in_in_a_read_cycle.IN0
cpu_data_master_read => DE2_70_SOPC_clock_0_in_read~0.IN0
cpu_data_master_read => cpu_data_master_qualified_request_DE2_70_SOPC_clock_0_in~0.IN0
cpu_data_master_read => cpu_data_master_requests_DE2_70_SOPC_clock_0_in~0.IN0
cpu_data_master_write => DE2_70_SOPC_clock_0_in_in_a_write_cycle.IN0
cpu_data_master_write => DE2_70_SOPC_clock_0_in_write~0.IN0
cpu_data_master_write => cpu_data_master_requests_DE2_70_SOPC_clock_0_in~0.IN1
cpu_data_master_writedata[0] => DE2_70_SOPC_clock_0_in_writedata[0].DATAIN
cpu_data_master_writedata[1] => DE2_70_SOPC_clock_0_in_writedata[1].DATAIN
cpu_data_master_writedata[2] => DE2_70_SOPC_clock_0_in_writedata[2].DATAIN
cpu_data_master_writedata[3] => DE2_70_SOPC_clock_0_in_writedata[3].DATAIN
cpu_data_master_writedata[4] => DE2_70_SOPC_clock_0_in_writedata[4].DATAIN
cpu_data_master_writedata[5] => DE2_70_SOPC_clock_0_in_writedata[5].DATAIN
cpu_data_master_writedata[6] => DE2_70_SOPC_clock_0_in_writedata[6].DATAIN
cpu_data_master_writedata[7] => DE2_70_SOPC_clock_0_in_writedata[7].DATAIN
cpu_data_master_writedata[8] => DE2_70_SOPC_clock_0_in_writedata[8].DATAIN
cpu_data_master_writedata[9] => DE2_70_SOPC_clock_0_in_writedata[9].DATAIN
cpu_data_master_writedata[10] => DE2_70_SOPC_clock_0_in_writedata[10].DATAIN
cpu_data_master_writedata[11] => DE2_70_SOPC_clock_0_in_writedata[11].DATAIN
cpu_data_master_writedata[12] => DE2_70_SOPC_clock_0_in_writedata[12].DATAIN
cpu_data_master_writedata[13] => DE2_70_SOPC_clock_0_in_writedata[13].DATAIN
cpu_data_master_writedata[14] => DE2_70_SOPC_clock_0_in_writedata[14].DATAIN
cpu_data_master_writedata[15] => DE2_70_SOPC_clock_0_in_writedata[15].DATAIN
cpu_data_master_writedata[16] => DE2_70_SOPC_clock_0_in_writedata[16].DATAIN
cpu_data_master_writedata[17] => DE2_70_SOPC_clock_0_in_writedata[17].DATAIN
cpu_data_master_writedata[18] => DE2_70_SOPC_clock_0_in_writedata[18].DATAIN
cpu_data_master_writedata[19] => DE2_70_SOPC_clock_0_in_writedata[19].DATAIN
cpu_data_master_writedata[20] => DE2_70_SOPC_clock_0_in_writedata[20].DATAIN
cpu_data_master_writedata[21] => DE2_70_SOPC_clock_0_in_writedata[21].DATAIN
cpu_data_master_writedata[22] => DE2_70_SOPC_clock_0_in_writedata[22].DATAIN
cpu_data_master_writedata[23] => DE2_70_SOPC_clock_0_in_writedata[23].DATAIN
cpu_data_master_writedata[24] => DE2_70_SOPC_clock_0_in_writedata[24].DATAIN
cpu_data_master_writedata[25] => DE2_70_SOPC_clock_0_in_writedata[25].DATAIN
cpu_data_master_writedata[26] => DE2_70_SOPC_clock_0_in_writedata[26].DATAIN
cpu_data_master_writedata[27] => DE2_70_SOPC_clock_0_in_writedata[27].DATAIN
cpu_data_master_writedata[28] => DE2_70_SOPC_clock_0_in_writedata[28].DATAIN
cpu_data_master_writedata[29] => DE2_70_SOPC_clock_0_in_writedata[29].DATAIN
cpu_data_master_writedata[30] => DE2_70_SOPC_clock_0_in_writedata[30].DATAIN
cpu_data_master_writedata[31] => DE2_70_SOPC_clock_0_in_writedata[31].DATAIN
reset_n => DE2_70_SOPC_clock_0_in_reset_n.DATAIN
reset_n => d1_DE2_70_SOPC_clock_0_in_end_xfer~reg0.PRESET
DE2_70_SOPC_clock_0_in_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_byteenable[0] <= DE2_70_SOPC_clock_0_in_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_byteenable[1] <= DE2_70_SOPC_clock_0_in_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_byteenable[2] <= DE2_70_SOPC_clock_0_in_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_byteenable[3] <= DE2_70_SOPC_clock_0_in_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_endofpacket_from_sa <= DE2_70_SOPC_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_nativeaddress[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_nativeaddress[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_read <= DE2_70_SOPC_clock_0_in_read~0.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[0] <= DE2_70_SOPC_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[1] <= DE2_70_SOPC_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[2] <= DE2_70_SOPC_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[3] <= DE2_70_SOPC_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[4] <= DE2_70_SOPC_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[5] <= DE2_70_SOPC_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[6] <= DE2_70_SOPC_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[7] <= DE2_70_SOPC_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[8] <= DE2_70_SOPC_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[9] <= DE2_70_SOPC_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[10] <= DE2_70_SOPC_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[11] <= DE2_70_SOPC_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[12] <= DE2_70_SOPC_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[13] <= DE2_70_SOPC_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[14] <= DE2_70_SOPC_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[15] <= DE2_70_SOPC_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[16] <= DE2_70_SOPC_clock_0_in_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[17] <= DE2_70_SOPC_clock_0_in_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[18] <= DE2_70_SOPC_clock_0_in_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[19] <= DE2_70_SOPC_clock_0_in_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[20] <= DE2_70_SOPC_clock_0_in_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[21] <= DE2_70_SOPC_clock_0_in_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[22] <= DE2_70_SOPC_clock_0_in_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[23] <= DE2_70_SOPC_clock_0_in_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[24] <= DE2_70_SOPC_clock_0_in_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[25] <= DE2_70_SOPC_clock_0_in_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[26] <= DE2_70_SOPC_clock_0_in_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[27] <= DE2_70_SOPC_clock_0_in_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[28] <= DE2_70_SOPC_clock_0_in_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[29] <= DE2_70_SOPC_clock_0_in_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[30] <= DE2_70_SOPC_clock_0_in_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_readdata_from_sa[31] <= DE2_70_SOPC_clock_0_in_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_waitrequest_from_sa <= DE2_70_SOPC_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_write <= DE2_70_SOPC_clock_0_in_write~0.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_in_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_DE2_70_SOPC_clock_0_in <= cpu_data_master_qualified_request_DE2_70_SOPC_clock_0_in~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_DE2_70_SOPC_clock_0_in <= cpu_data_master_qualified_request_DE2_70_SOPC_clock_0_in~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_DE2_70_SOPC_clock_0_in <= cpu_data_master_read_data_valid_DE2_70_SOPC_clock_0_in~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_DE2_70_SOPC_clock_0_in <= cpu_data_master_requests_DE2_70_SOPC_clock_0_in~1.DB_MAX_OUTPUT_PORT_TYPE
d1_DE2_70_SOPC_clock_0_in_end_xfer <= d1_DE2_70_SOPC_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0_out_arbitrator:the_DE2_70_SOPC_clock_0_out
DE2_70_SOPC_clock_0_out_address[0] => DE2_70_SOPC_clock_0_out_address_to_slave[0].DATAIN
DE2_70_SOPC_clock_0_out_address[1] => DE2_70_SOPC_clock_0_out_address_to_slave[1].DATAIN
DE2_70_SOPC_clock_0_out_address[2] => DE2_70_SOPC_clock_0_out_address_to_slave[2].DATAIN
DE2_70_SOPC_clock_0_out_address[3] => DE2_70_SOPC_clock_0_out_address_to_slave[3].DATAIN
DE2_70_SOPC_clock_0_out_byteenable[0] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_byteenable[1] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_byteenable[2] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_byteenable[3] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_granted_pll_pll_slave => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_qualified_request_pll_pll_slave => r_1~0.IN1
DE2_70_SOPC_clock_0_out_read => r_1~1.IN0
DE2_70_SOPC_clock_0_out_read_data_valid_pll_pll_slave => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_requests_pll_pll_slave => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_write => r_1~1.IN1
DE2_70_SOPC_clock_0_out_writedata[0] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[1] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[2] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[3] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[4] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[5] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[6] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[7] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[8] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[9] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[10] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[11] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[12] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[13] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[14] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[15] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[16] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[17] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[18] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[19] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[20] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[21] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[22] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[23] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[24] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[25] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[26] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[27] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[28] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[29] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[30] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_pll_pll_slave_end_xfer => ~NO_FANOUT~
pll_pll_slave_readdata_from_sa[0] => DE2_70_SOPC_clock_0_out_readdata[0].DATAIN
pll_pll_slave_readdata_from_sa[1] => DE2_70_SOPC_clock_0_out_readdata[1].DATAIN
pll_pll_slave_readdata_from_sa[2] => DE2_70_SOPC_clock_0_out_readdata[2].DATAIN
pll_pll_slave_readdata_from_sa[3] => DE2_70_SOPC_clock_0_out_readdata[3].DATAIN
pll_pll_slave_readdata_from_sa[4] => DE2_70_SOPC_clock_0_out_readdata[4].DATAIN
pll_pll_slave_readdata_from_sa[5] => DE2_70_SOPC_clock_0_out_readdata[5].DATAIN
pll_pll_slave_readdata_from_sa[6] => DE2_70_SOPC_clock_0_out_readdata[6].DATAIN
pll_pll_slave_readdata_from_sa[7] => DE2_70_SOPC_clock_0_out_readdata[7].DATAIN
pll_pll_slave_readdata_from_sa[8] => DE2_70_SOPC_clock_0_out_readdata[8].DATAIN
pll_pll_slave_readdata_from_sa[9] => DE2_70_SOPC_clock_0_out_readdata[9].DATAIN
pll_pll_slave_readdata_from_sa[10] => DE2_70_SOPC_clock_0_out_readdata[10].DATAIN
pll_pll_slave_readdata_from_sa[11] => DE2_70_SOPC_clock_0_out_readdata[11].DATAIN
pll_pll_slave_readdata_from_sa[12] => DE2_70_SOPC_clock_0_out_readdata[12].DATAIN
pll_pll_slave_readdata_from_sa[13] => DE2_70_SOPC_clock_0_out_readdata[13].DATAIN
pll_pll_slave_readdata_from_sa[14] => DE2_70_SOPC_clock_0_out_readdata[14].DATAIN
pll_pll_slave_readdata_from_sa[15] => DE2_70_SOPC_clock_0_out_readdata[15].DATAIN
pll_pll_slave_readdata_from_sa[16] => DE2_70_SOPC_clock_0_out_readdata[16].DATAIN
pll_pll_slave_readdata_from_sa[17] => DE2_70_SOPC_clock_0_out_readdata[17].DATAIN
pll_pll_slave_readdata_from_sa[18] => DE2_70_SOPC_clock_0_out_readdata[18].DATAIN
pll_pll_slave_readdata_from_sa[19] => DE2_70_SOPC_clock_0_out_readdata[19].DATAIN
pll_pll_slave_readdata_from_sa[20] => DE2_70_SOPC_clock_0_out_readdata[20].DATAIN
pll_pll_slave_readdata_from_sa[21] => DE2_70_SOPC_clock_0_out_readdata[21].DATAIN
pll_pll_slave_readdata_from_sa[22] => DE2_70_SOPC_clock_0_out_readdata[22].DATAIN
pll_pll_slave_readdata_from_sa[23] => DE2_70_SOPC_clock_0_out_readdata[23].DATAIN
pll_pll_slave_readdata_from_sa[24] => DE2_70_SOPC_clock_0_out_readdata[24].DATAIN
pll_pll_slave_readdata_from_sa[25] => DE2_70_SOPC_clock_0_out_readdata[25].DATAIN
pll_pll_slave_readdata_from_sa[26] => DE2_70_SOPC_clock_0_out_readdata[26].DATAIN
pll_pll_slave_readdata_from_sa[27] => DE2_70_SOPC_clock_0_out_readdata[27].DATAIN
pll_pll_slave_readdata_from_sa[28] => DE2_70_SOPC_clock_0_out_readdata[28].DATAIN
pll_pll_slave_readdata_from_sa[29] => DE2_70_SOPC_clock_0_out_readdata[29].DATAIN
pll_pll_slave_readdata_from_sa[30] => DE2_70_SOPC_clock_0_out_readdata[30].DATAIN
pll_pll_slave_readdata_from_sa[31] => DE2_70_SOPC_clock_0_out_readdata[31].DATAIN
reset_n => DE2_70_SOPC_clock_0_out_reset_n.DATAIN
DE2_70_SOPC_clock_0_out_address_to_slave[0] <= DE2_70_SOPC_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_address_to_slave[1] <= DE2_70_SOPC_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_address_to_slave[2] <= DE2_70_SOPC_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_address_to_slave[3] <= DE2_70_SOPC_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[0] <= pll_pll_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[1] <= pll_pll_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[2] <= pll_pll_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[3] <= pll_pll_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[4] <= pll_pll_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[5] <= pll_pll_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[6] <= pll_pll_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[7] <= pll_pll_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[8] <= pll_pll_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[9] <= pll_pll_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[10] <= pll_pll_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[11] <= pll_pll_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[12] <= pll_pll_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[13] <= pll_pll_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[14] <= pll_pll_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[15] <= pll_pll_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[16] <= pll_pll_slave_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[17] <= pll_pll_slave_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[18] <= pll_pll_slave_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[19] <= pll_pll_slave_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[20] <= pll_pll_slave_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[21] <= pll_pll_slave_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[22] <= pll_pll_slave_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[23] <= pll_pll_slave_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[24] <= pll_pll_slave_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[25] <= pll_pll_slave_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[26] <= pll_pll_slave_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[27] <= pll_pll_slave_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[28] <= pll_pll_slave_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[29] <= pll_pll_slave_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[30] <= pll_pll_slave_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_readdata[31] <= pll_pll_slave_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_waitrequest <= r_1~2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0
master_clk => master_clk~0.IN6
master_endofpacket => master_endofpacket~0.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n~0.IN6
master_waitrequest => master_waitrequest~0.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk~0.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read~0.IN1
slave_reset_n => slave_reset_n~0.IN6
slave_write => slave_write~0.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[2] <= master_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[3] <= master_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= DE2_70_SOPC_clock_0_master_FSM:master_FSM.master_read
master_write <= DE2_70_SOPC_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[16] <= master_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[17] <= master_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[18] <= master_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[19] <= master_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[20] <= master_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[21] <= master_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[22] <= master_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[23] <= master_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[24] <= master_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[25] <= master_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[26] <= master_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[27] <= master_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[28] <= master_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[29] <= master_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[30] <= master_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[31] <= master_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= DE2_70_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= DE2_70_SOPC_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector1.IN1
master_read_done_token => Selector3.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector2.IN2
master_write_done_token => Selector3.IN2
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_write_request~reg0.CLK
slave_read => Selector1.IN2
slave_read => next_slave_write_request~1.OUTPUTSELECT
slave_read => next_slave_read_request~0.OUTPUTSELECT
slave_read => slave_waitrequest~0.OUTPUTSELECT
slave_read => next_slave_state~1.OUTPUTSELECT
slave_read => next_slave_state~0.OUTPUTSELECT
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_read_request~reg0.ACLR
slave_write => slave_waitrequest~0.DATAA
slave_write => next_slave_state~1.DATAA
slave_write => next_slave_write_request~0.OUTPUTSELECT
slave_write => next_slave_state~0.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM
master_clk => master_read_done~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write~reg0.CLK
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_read~reg0.ACLR
master_waitrequest => Selector2.IN2
master_waitrequest => Selector1.IN1
master_waitrequest => next_master_write~1.OUTPUTSELECT
master_waitrequest => next_master_write_done~0.OUTPUTSELECT
master_waitrequest => Selector0.IN0
master_waitrequest => next_master_read~0.OUTPUTSELECT
master_waitrequest => next_master_read_done~0.OUTPUTSELECT
slave_read_request_token => Selector3.IN2
slave_read_request_token => Selector1.IN2
slave_read_request_token => next_master_write~0.OUTPUTSELECT
slave_read_request_token => next_master_state~0.OUTPUTSELECT
slave_write_request_token => next_master_write~0.DATAA
slave_write_request_token => next_master_state~0.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1
camera_s1_readdata[0] => camera_s1_readdata_from_sa[0].DATAIN
camera_s1_readdata[1] => camera_s1_readdata_from_sa[1].DATAIN
camera_s1_readdata[2] => camera_s1_readdata_from_sa[2].DATAIN
camera_s1_readdata[3] => camera_s1_readdata_from_sa[3].DATAIN
camera_s1_readdata[4] => camera_s1_readdata_from_sa[4].DATAIN
camera_s1_readdata[5] => camera_s1_readdata_from_sa[5].DATAIN
camera_s1_readdata[6] => camera_s1_readdata_from_sa[6].DATAIN
camera_s1_readdata[7] => camera_s1_readdata_from_sa[7].DATAIN
camera_s1_readdata[8] => camera_s1_readdata_from_sa[8].DATAIN
camera_s1_readdata[9] => camera_s1_readdata_from_sa[9].DATAIN
camera_s1_readdata[10] => camera_s1_readdata_from_sa[10].DATAIN
camera_s1_readdata[11] => camera_s1_readdata_from_sa[11].DATAIN
camera_s1_readdata[12] => camera_s1_readdata_from_sa[12].DATAIN
camera_s1_readdata[13] => camera_s1_readdata_from_sa[13].DATAIN
camera_s1_readdata[14] => camera_s1_readdata_from_sa[14].DATAIN
camera_s1_readdata[15] => camera_s1_readdata_from_sa[15].DATAIN
camera_s1_readdata[16] => camera_s1_readdata_from_sa[16].DATAIN
camera_s1_readdata[17] => camera_s1_readdata_from_sa[17].DATAIN
camera_s1_readdata[18] => camera_s1_readdata_from_sa[18].DATAIN
camera_s1_readdata[19] => camera_s1_readdata_from_sa[19].DATAIN
camera_s1_readdata[20] => camera_s1_readdata_from_sa[20].DATAIN
camera_s1_readdata[21] => camera_s1_readdata_from_sa[21].DATAIN
camera_s1_readdata[22] => camera_s1_readdata_from_sa[22].DATAIN
camera_s1_readdata[23] => camera_s1_readdata_from_sa[23].DATAIN
camera_s1_readdata[24] => camera_s1_readdata_from_sa[24].DATAIN
camera_s1_readdata[25] => camera_s1_readdata_from_sa[25].DATAIN
camera_s1_readdata[26] => camera_s1_readdata_from_sa[26].DATAIN
camera_s1_readdata[27] => camera_s1_readdata_from_sa[27].DATAIN
camera_s1_readdata[28] => camera_s1_readdata_from_sa[28].DATAIN
camera_s1_readdata[29] => camera_s1_readdata_from_sa[29].DATAIN
camera_s1_readdata[30] => camera_s1_readdata_from_sa[30].DATAIN
camera_s1_readdata[31] => camera_s1_readdata_from_sa[31].DATAIN
clk => d1_camera_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => camera_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => camera_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN18
cpu_data_master_address_to_slave[5] => Equal0.IN0
cpu_data_master_address_to_slave[6] => Equal0.IN1
cpu_data_master_address_to_slave[7] => Equal0.IN17
cpu_data_master_address_to_slave[8] => Equal0.IN16
cpu_data_master_address_to_slave[9] => Equal0.IN15
cpu_data_master_address_to_slave[10] => Equal0.IN14
cpu_data_master_address_to_slave[11] => Equal0.IN13
cpu_data_master_address_to_slave[12] => Equal0.IN2
cpu_data_master_address_to_slave[13] => Equal0.IN12
cpu_data_master_address_to_slave[14] => Equal0.IN11
cpu_data_master_address_to_slave[15] => Equal0.IN10
cpu_data_master_address_to_slave[16] => Equal0.IN9
cpu_data_master_address_to_slave[17] => Equal0.IN8
cpu_data_master_address_to_slave[18] => Equal0.IN3
cpu_data_master_address_to_slave[19] => Equal0.IN7
cpu_data_master_address_to_slave[20] => Equal0.IN6
cpu_data_master_address_to_slave[21] => Equal0.IN5
cpu_data_master_address_to_slave[22] => Equal0.IN4
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN29
cpu_data_master_read => camera_s1_read~0.IN0
cpu_data_master_read => cpu_data_master_qualified_request_camera_s1~0.IN0
cpu_data_master_read => cpu_data_master_requests_camera_s1~0.IN0
cpu_data_master_write => camera_s1_write~0.IN0
cpu_data_master_write => cpu_data_master_requests_camera_s1~0.IN1
cpu_data_master_writedata[0] => camera_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => camera_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => camera_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => camera_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => camera_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => camera_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => camera_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => camera_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => camera_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => camera_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => camera_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => camera_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => camera_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => camera_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => camera_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => camera_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => camera_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => camera_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => camera_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => camera_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => camera_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => camera_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => camera_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => camera_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => camera_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => camera_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => camera_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => camera_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => camera_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => camera_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => camera_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => camera_s1_writedata[31].DATAIN
reset_n => d1_camera_s1_end_xfer~reg0.PRESET
reset_n => camera_s1_reset.DATAIN
camera_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_read <= camera_s1_read~0.DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[0] <= camera_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[1] <= camera_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[2] <= camera_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[3] <= camera_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[4] <= camera_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[5] <= camera_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[6] <= camera_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[7] <= camera_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[8] <= camera_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[9] <= camera_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[10] <= camera_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[11] <= camera_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[12] <= camera_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[13] <= camera_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[14] <= camera_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[15] <= camera_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[16] <= camera_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[17] <= camera_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[18] <= camera_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[19] <= camera_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[20] <= camera_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[21] <= camera_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[22] <= camera_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[23] <= camera_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[24] <= camera_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[25] <= camera_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[26] <= camera_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[27] <= camera_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[28] <= camera_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[29] <= camera_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[30] <= camera_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[31] <= camera_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
camera_s1_write <= camera_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_camera_s1 <= cpu_data_master_qualified_request_camera_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_camera_s1 <= cpu_data_master_qualified_request_camera_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_camera_s1 <= camera_s1_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_camera_s1 <= cpu_data_master_requests_camera_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_camera_s1_end_xfer <= d1_camera_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|camera:the_camera
avs_s1_clk => avs_s1_clk~0.IN1
avs_s1_reset => avs_s1_reset~0.IN1
avs_s1_address[0] => avs_s1_address[0]~1.IN1
avs_s1_address[1] => avs_s1_address[1]~0.IN1
avs_s1_readdata[0] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[1] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[2] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[3] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[4] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[5] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[6] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[7] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[8] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[9] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[10] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[11] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[12] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[13] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[14] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[15] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[16] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[17] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[18] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[19] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[20] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[21] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[22] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[23] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[24] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[25] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[26] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[27] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[28] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[29] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[30] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_readdata[31] <= CAMERA_IF:camera.avs_s1_readdata
avs_s1_read => avs_s1_read~0.IN1
avs_s1_writedata[0] => avs_s1_writedata[0]~31.IN1
avs_s1_writedata[1] => avs_s1_writedata[1]~30.IN1
avs_s1_writedata[2] => avs_s1_writedata[2]~29.IN1
avs_s1_writedata[3] => avs_s1_writedata[3]~28.IN1
avs_s1_writedata[4] => avs_s1_writedata[4]~27.IN1
avs_s1_writedata[5] => avs_s1_writedata[5]~26.IN1
avs_s1_writedata[6] => avs_s1_writedata[6]~25.IN1
avs_s1_writedata[7] => avs_s1_writedata[7]~24.IN1
avs_s1_writedata[8] => avs_s1_writedata[8]~23.IN1
avs_s1_writedata[9] => avs_s1_writedata[9]~22.IN1
avs_s1_writedata[10] => avs_s1_writedata[10]~21.IN1
avs_s1_writedata[11] => avs_s1_writedata[11]~20.IN1
avs_s1_writedata[12] => avs_s1_writedata[12]~19.IN1
avs_s1_writedata[13] => avs_s1_writedata[13]~18.IN1
avs_s1_writedata[14] => avs_s1_writedata[14]~17.IN1
avs_s1_writedata[15] => avs_s1_writedata[15]~16.IN1
avs_s1_writedata[16] => avs_s1_writedata[16]~15.IN1
avs_s1_writedata[17] => avs_s1_writedata[17]~14.IN1
avs_s1_writedata[18] => avs_s1_writedata[18]~13.IN1
avs_s1_writedata[19] => avs_s1_writedata[19]~12.IN1
avs_s1_writedata[20] => avs_s1_writedata[20]~11.IN1
avs_s1_writedata[21] => avs_s1_writedata[21]~10.IN1
avs_s1_writedata[22] => avs_s1_writedata[22]~9.IN1
avs_s1_writedata[23] => avs_s1_writedata[23]~8.IN1
avs_s1_writedata[24] => avs_s1_writedata[24]~7.IN1
avs_s1_writedata[25] => avs_s1_writedata[25]~6.IN1
avs_s1_writedata[26] => avs_s1_writedata[26]~5.IN1
avs_s1_writedata[27] => avs_s1_writedata[27]~4.IN1
avs_s1_writedata[28] => avs_s1_writedata[28]~3.IN1
avs_s1_writedata[29] => avs_s1_writedata[29]~2.IN1
avs_s1_writedata[30] => avs_s1_writedata[30]~1.IN1
avs_s1_writedata[31] => avs_s1_writedata[31]~0.IN1
avs_s1_write => avs_s1_write~0.IN1
avs_s1_export_clk <= CAMERA_IF:camera.avs_s1_export_clk
avs_s1_export_address[0] <= CAMERA_IF:camera.avs_s1_export_address
avs_s1_export_address[1] <= CAMERA_IF:camera.avs_s1_export_address
avs_s1_export_readdata[0] => avs_s1_export_readdata[0]~31.IN1
avs_s1_export_readdata[1] => avs_s1_export_readdata[1]~30.IN1
avs_s1_export_readdata[2] => avs_s1_export_readdata[2]~29.IN1
avs_s1_export_readdata[3] => avs_s1_export_readdata[3]~28.IN1
avs_s1_export_readdata[4] => avs_s1_export_readdata[4]~27.IN1
avs_s1_export_readdata[5] => avs_s1_export_readdata[5]~26.IN1
avs_s1_export_readdata[6] => avs_s1_export_readdata[6]~25.IN1
avs_s1_export_readdata[7] => avs_s1_export_readdata[7]~24.IN1
avs_s1_export_readdata[8] => avs_s1_export_readdata[8]~23.IN1
avs_s1_export_readdata[9] => avs_s1_export_readdata[9]~22.IN1
avs_s1_export_readdata[10] => avs_s1_export_readdata[10]~21.IN1
avs_s1_export_readdata[11] => avs_s1_export_readdata[11]~20.IN1
avs_s1_export_readdata[12] => avs_s1_export_readdata[12]~19.IN1
avs_s1_export_readdata[13] => avs_s1_export_readdata[13]~18.IN1
avs_s1_export_readdata[14] => avs_s1_export_readdata[14]~17.IN1
avs_s1_export_readdata[15] => avs_s1_export_readdata[15]~16.IN1
avs_s1_export_readdata[16] => avs_s1_export_readdata[16]~15.IN1
avs_s1_export_readdata[17] => avs_s1_export_readdata[17]~14.IN1
avs_s1_export_readdata[18] => avs_s1_export_readdata[18]~13.IN1
avs_s1_export_readdata[19] => avs_s1_export_readdata[19]~12.IN1
avs_s1_export_readdata[20] => avs_s1_export_readdata[20]~11.IN1
avs_s1_export_readdata[21] => avs_s1_export_readdata[21]~10.IN1
avs_s1_export_readdata[22] => avs_s1_export_readdata[22]~9.IN1
avs_s1_export_readdata[23] => avs_s1_export_readdata[23]~8.IN1
avs_s1_export_readdata[24] => avs_s1_export_readdata[24]~7.IN1
avs_s1_export_readdata[25] => avs_s1_export_readdata[25]~6.IN1
avs_s1_export_readdata[26] => avs_s1_export_readdata[26]~5.IN1
avs_s1_export_readdata[27] => avs_s1_export_readdata[27]~4.IN1
avs_s1_export_readdata[28] => avs_s1_export_readdata[28]~3.IN1
avs_s1_export_readdata[29] => avs_s1_export_readdata[29]~2.IN1
avs_s1_export_readdata[30] => avs_s1_export_readdata[30]~1.IN1
avs_s1_export_readdata[31] => avs_s1_export_readdata[31]~0.IN1
avs_s1_export_read <= CAMERA_IF:camera.avs_s1_export_read
avs_s1_export_writedata[0] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[1] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[2] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[3] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[4] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[5] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[6] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[7] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[8] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[9] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[10] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[11] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[12] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[13] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[14] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[15] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[16] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[17] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[18] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[19] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[20] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[21] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[22] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[23] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[24] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[25] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[26] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[27] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[28] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[29] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[30] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_writedata[31] <= CAMERA_IF:camera.avs_s1_export_writedata
avs_s1_export_write <= CAMERA_IF:camera.avs_s1_export_write
avs_s1_export_reset <= CAMERA_IF:camera.avs_s1_export_reset


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|camera:the_camera|CAMERA_IF:camera
avs_s1_clk => avs_s1_export_clk.DATAIN
avs_s1_address[0] => avs_s1_export_address[0].DATAIN
avs_s1_address[1] => avs_s1_export_address[1].DATAIN
avs_s1_readdata[0] <= avs_s1_export_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_export_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_export_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_export_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_export_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_export_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_export_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_export_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_export_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_export_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_export_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_export_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_export_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_export_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_export_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_export_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_export_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_export_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_export_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_export_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_export_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_export_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_export_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_export_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_export_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_export_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_export_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_export_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_export_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_export_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_export_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_export_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_read => avs_s1_export_read.DATAIN
avs_s1_writedata[0] => avs_s1_export_writedata[0].DATAIN
avs_s1_writedata[1] => avs_s1_export_writedata[1].DATAIN
avs_s1_writedata[2] => avs_s1_export_writedata[2].DATAIN
avs_s1_writedata[3] => avs_s1_export_writedata[3].DATAIN
avs_s1_writedata[4] => avs_s1_export_writedata[4].DATAIN
avs_s1_writedata[5] => avs_s1_export_writedata[5].DATAIN
avs_s1_writedata[6] => avs_s1_export_writedata[6].DATAIN
avs_s1_writedata[7] => avs_s1_export_writedata[7].DATAIN
avs_s1_writedata[8] => avs_s1_export_writedata[8].DATAIN
avs_s1_writedata[9] => avs_s1_export_writedata[9].DATAIN
avs_s1_writedata[10] => avs_s1_export_writedata[10].DATAIN
avs_s1_writedata[11] => avs_s1_export_writedata[11].DATAIN
avs_s1_writedata[12] => avs_s1_export_writedata[12].DATAIN
avs_s1_writedata[13] => avs_s1_export_writedata[13].DATAIN
avs_s1_writedata[14] => avs_s1_export_writedata[14].DATAIN
avs_s1_writedata[15] => avs_s1_export_writedata[15].DATAIN
avs_s1_writedata[16] => avs_s1_export_writedata[16].DATAIN
avs_s1_writedata[17] => avs_s1_export_writedata[17].DATAIN
avs_s1_writedata[18] => avs_s1_export_writedata[18].DATAIN
avs_s1_writedata[19] => avs_s1_export_writedata[19].DATAIN
avs_s1_writedata[20] => avs_s1_export_writedata[20].DATAIN
avs_s1_writedata[21] => avs_s1_export_writedata[21].DATAIN
avs_s1_writedata[22] => avs_s1_export_writedata[22].DATAIN
avs_s1_writedata[23] => avs_s1_export_writedata[23].DATAIN
avs_s1_writedata[24] => avs_s1_export_writedata[24].DATAIN
avs_s1_writedata[25] => avs_s1_export_writedata[25].DATAIN
avs_s1_writedata[26] => avs_s1_export_writedata[26].DATAIN
avs_s1_writedata[27] => avs_s1_export_writedata[27].DATAIN
avs_s1_writedata[28] => avs_s1_export_writedata[28].DATAIN
avs_s1_writedata[29] => avs_s1_export_writedata[29].DATAIN
avs_s1_writedata[30] => avs_s1_export_writedata[30].DATAIN
avs_s1_writedata[31] => avs_s1_export_writedata[31].DATAIN
avs_s1_write => avs_s1_export_write.DATAIN
avs_s1_reset => avs_s1_export_reset.DATAIN
avs_s1_export_clk <= avs_s1_clk.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_address[0] <= avs_s1_address[0].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_address[1] <= avs_s1_address[1].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_readdata[0] => avs_s1_readdata[0].DATAIN
avs_s1_export_readdata[1] => avs_s1_readdata[1].DATAIN
avs_s1_export_readdata[2] => avs_s1_readdata[2].DATAIN
avs_s1_export_readdata[3] => avs_s1_readdata[3].DATAIN
avs_s1_export_readdata[4] => avs_s1_readdata[4].DATAIN
avs_s1_export_readdata[5] => avs_s1_readdata[5].DATAIN
avs_s1_export_readdata[6] => avs_s1_readdata[6].DATAIN
avs_s1_export_readdata[7] => avs_s1_readdata[7].DATAIN
avs_s1_export_readdata[8] => avs_s1_readdata[8].DATAIN
avs_s1_export_readdata[9] => avs_s1_readdata[9].DATAIN
avs_s1_export_readdata[10] => avs_s1_readdata[10].DATAIN
avs_s1_export_readdata[11] => avs_s1_readdata[11].DATAIN
avs_s1_export_readdata[12] => avs_s1_readdata[12].DATAIN
avs_s1_export_readdata[13] => avs_s1_readdata[13].DATAIN
avs_s1_export_readdata[14] => avs_s1_readdata[14].DATAIN
avs_s1_export_readdata[15] => avs_s1_readdata[15].DATAIN
avs_s1_export_readdata[16] => avs_s1_readdata[16].DATAIN
avs_s1_export_readdata[17] => avs_s1_readdata[17].DATAIN
avs_s1_export_readdata[18] => avs_s1_readdata[18].DATAIN
avs_s1_export_readdata[19] => avs_s1_readdata[19].DATAIN
avs_s1_export_readdata[20] => avs_s1_readdata[20].DATAIN
avs_s1_export_readdata[21] => avs_s1_readdata[21].DATAIN
avs_s1_export_readdata[22] => avs_s1_readdata[22].DATAIN
avs_s1_export_readdata[23] => avs_s1_readdata[23].DATAIN
avs_s1_export_readdata[24] => avs_s1_readdata[24].DATAIN
avs_s1_export_readdata[25] => avs_s1_readdata[25].DATAIN
avs_s1_export_readdata[26] => avs_s1_readdata[26].DATAIN
avs_s1_export_readdata[27] => avs_s1_readdata[27].DATAIN
avs_s1_export_readdata[28] => avs_s1_readdata[28].DATAIN
avs_s1_export_readdata[29] => avs_s1_readdata[29].DATAIN
avs_s1_export_readdata[30] => avs_s1_readdata[30].DATAIN
avs_s1_export_readdata[31] => avs_s1_readdata[31].DATAIN
avs_s1_export_read <= avs_s1_read.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[0] <= avs_s1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[1] <= avs_s1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[2] <= avs_s1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[3] <= avs_s1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[4] <= avs_s1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[5] <= avs_s1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[6] <= avs_s1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[7] <= avs_s1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[8] <= avs_s1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[9] <= avs_s1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[10] <= avs_s1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[11] <= avs_s1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[12] <= avs_s1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[13] <= avs_s1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[14] <= avs_s1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[15] <= avs_s1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[16] <= avs_s1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[17] <= avs_s1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[18] <= avs_s1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[19] <= avs_s1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[20] <= avs_s1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[21] <= avs_s1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[22] <= avs_s1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[23] <= avs_s1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[24] <= avs_s1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[25] <= avs_s1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[26] <= avs_s1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[27] <= avs_s1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[28] <= avs_s1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[29] <= avs_s1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[30] <= avs_s1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_writedata[31] <= avs_s1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_write <= avs_s1_write.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_export_reset <= avs_s1_reset.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_jtag_debug_module_arb_share_counter.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => cpu_jtag_debug_module_address~8.DATAB
cpu_data_master_address_to_slave[3] => cpu_jtag_debug_module_address~7.DATAB
cpu_data_master_address_to_slave[4] => cpu_jtag_debug_module_address~6.DATAB
cpu_data_master_address_to_slave[5] => cpu_jtag_debug_module_address~5.DATAB
cpu_data_master_address_to_slave[6] => cpu_jtag_debug_module_address~4.DATAB
cpu_data_master_address_to_slave[7] => cpu_jtag_debug_module_address~3.DATAB
cpu_data_master_address_to_slave[8] => cpu_jtag_debug_module_address~2.DATAB
cpu_data_master_address_to_slave[9] => cpu_jtag_debug_module_address~1.DATAB
cpu_data_master_address_to_slave[10] => cpu_jtag_debug_module_address~0.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN33
cpu_data_master_address_to_slave[12] => Equal0.IN8
cpu_data_master_address_to_slave[13] => Equal0.IN7
cpu_data_master_address_to_slave[14] => Equal0.IN6
cpu_data_master_address_to_slave[15] => Equal0.IN5
cpu_data_master_address_to_slave[16] => Equal0.IN4
cpu_data_master_address_to_slave[17] => Equal0.IN3
cpu_data_master_address_to_slave[18] => Equal0.IN32
cpu_data_master_address_to_slave[19] => Equal0.IN2
cpu_data_master_address_to_slave[20] => Equal0.IN1
cpu_data_master_address_to_slave[21] => Equal0.IN0
cpu_data_master_address_to_slave[22] => Equal0.IN31
cpu_data_master_byteenable[0] => cpu_jtag_debug_module_byteenable~3.DATAB
cpu_data_master_byteenable[1] => cpu_jtag_debug_module_byteenable~2.DATAB
cpu_data_master_byteenable[2] => cpu_jtag_debug_module_byteenable~1.DATAB
cpu_data_master_byteenable[3] => cpu_jtag_debug_module_byteenable~0.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess~0.DATAB
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN29
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cpu_jtag_debug_module~0.IN1
cpu_data_master_read => cpu_data_master_requests_cpu_jtag_debug_module~0.IN0
cpu_data_master_write => cpu_jtag_debug_module_write~0.IN0
cpu_data_master_write => cpu_data_master_requests_cpu_jtag_debug_module~0.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => cpu_jtag_debug_module_address~8.DATAA
cpu_instruction_master_address_to_slave[3] => cpu_jtag_debug_module_address~7.DATAA
cpu_instruction_master_address_to_slave[4] => cpu_jtag_debug_module_address~6.DATAA
cpu_instruction_master_address_to_slave[5] => cpu_jtag_debug_module_address~5.DATAA
cpu_instruction_master_address_to_slave[6] => cpu_jtag_debug_module_address~4.DATAA
cpu_instruction_master_address_to_slave[7] => cpu_jtag_debug_module_address~3.DATAA
cpu_instruction_master_address_to_slave[8] => cpu_jtag_debug_module_address~2.DATAA
cpu_instruction_master_address_to_slave[9] => cpu_jtag_debug_module_address~1.DATAA
cpu_instruction_master_address_to_slave[10] => cpu_jtag_debug_module_address~0.DATAA
cpu_instruction_master_address_to_slave[11] => Equal2.IN33
cpu_instruction_master_address_to_slave[12] => Equal2.IN8
cpu_instruction_master_address_to_slave[13] => Equal2.IN7
cpu_instruction_master_address_to_slave[14] => Equal2.IN6
cpu_instruction_master_address_to_slave[15] => Equal2.IN5
cpu_instruction_master_address_to_slave[16] => Equal2.IN4
cpu_instruction_master_address_to_slave[17] => Equal2.IN3
cpu_instruction_master_address_to_slave[18] => Equal2.IN32
cpu_instruction_master_address_to_slave[19] => Equal2.IN2
cpu_instruction_master_address_to_slave[20] => Equal2.IN1
cpu_instruction_master_address_to_slave[21] => Equal2.IN0
cpu_instruction_master_address_to_slave[22] => Equal2.IN31
cpu_instruction_master_latency_counter[0] => Equal3.IN31
cpu_instruction_master_latency_counter[1] => Equal3.IN30
cpu_instruction_master_latency_counter[2] => Equal3.IN29
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle~1.IN0
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cpu_jtag_debug_module~0.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module~1.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module~0.IN0
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= cpu_data_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= cpu_data_master_read_data_valid_cpu_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_cpu_jtag_debug_module <= cpu_data_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= cpu_instruction_master_qualified_request_cpu_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= cpu_instruction_master_read_data_valid_cpu_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= cpu_instruction_master_requests_cpu_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= cpu_jtag_debug_module_address~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= cpu_jtag_debug_module_address~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= cpu_jtag_debug_module_address~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= cpu_jtag_debug_module_address~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= cpu_jtag_debug_module_address~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= cpu_jtag_debug_module_address~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= cpu_jtag_debug_module_address~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= cpu_jtag_debug_module_address~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= cpu_jtag_debug_module_address~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= cpu_jtag_debug_module_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= cpu_jtag_debug_module_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= cpu_jtag_debug_module_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= cpu_jtag_debug_module_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= cpu_jtag_debug_module_debugaccess~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master
DE2_70_SOPC_clock_0_in_readdata_from_sa[0] => cpu_data_master_readdata~1.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[1] => cpu_data_master_readdata~2.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[2] => cpu_data_master_readdata~3.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[3] => cpu_data_master_readdata~4.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[4] => cpu_data_master_readdata~5.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[5] => cpu_data_master_readdata~6.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[6] => cpu_data_master_readdata~7.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[7] => cpu_data_master_readdata~8.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[8] => cpu_data_master_readdata~9.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[9] => cpu_data_master_readdata~10.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[10] => cpu_data_master_readdata~11.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[11] => cpu_data_master_readdata~12.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[12] => cpu_data_master_readdata~13.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[13] => cpu_data_master_readdata~14.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[14] => cpu_data_master_readdata~15.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[15] => cpu_data_master_readdata~16.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[16] => cpu_data_master_readdata~17.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[17] => cpu_data_master_readdata~18.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[18] => cpu_data_master_readdata~19.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[19] => cpu_data_master_readdata~20.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[20] => cpu_data_master_readdata~21.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[21] => cpu_data_master_readdata~22.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[22] => cpu_data_master_readdata~23.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[23] => cpu_data_master_readdata~24.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[24] => cpu_data_master_readdata~25.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[25] => cpu_data_master_readdata~26.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[26] => cpu_data_master_readdata~27.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[27] => cpu_data_master_readdata~28.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[28] => cpu_data_master_readdata~29.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[29] => cpu_data_master_readdata~30.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[30] => cpu_data_master_readdata~31.IN1
DE2_70_SOPC_clock_0_in_readdata_from_sa[31] => cpu_data_master_readdata~32.IN1
DE2_70_SOPC_clock_0_in_waitrequest_from_sa => r_0~3.IN1
camera_s1_readdata_from_sa[0] => cpu_data_master_readdata~34.IN1
camera_s1_readdata_from_sa[1] => cpu_data_master_readdata~35.IN1
camera_s1_readdata_from_sa[2] => cpu_data_master_readdata~36.IN1
camera_s1_readdata_from_sa[3] => cpu_data_master_readdata~37.IN1
camera_s1_readdata_from_sa[4] => cpu_data_master_readdata~38.IN1
camera_s1_readdata_from_sa[5] => cpu_data_master_readdata~39.IN1
camera_s1_readdata_from_sa[6] => cpu_data_master_readdata~40.IN1
camera_s1_readdata_from_sa[7] => cpu_data_master_readdata~41.IN1
camera_s1_readdata_from_sa[8] => cpu_data_master_readdata~42.IN1
camera_s1_readdata_from_sa[9] => cpu_data_master_readdata~43.IN1
camera_s1_readdata_from_sa[10] => cpu_data_master_readdata~44.IN1
camera_s1_readdata_from_sa[11] => cpu_data_master_readdata~45.IN1
camera_s1_readdata_from_sa[12] => cpu_data_master_readdata~46.IN1
camera_s1_readdata_from_sa[13] => cpu_data_master_readdata~47.IN1
camera_s1_readdata_from_sa[14] => cpu_data_master_readdata~48.IN1
camera_s1_readdata_from_sa[15] => cpu_data_master_readdata~49.IN1
camera_s1_readdata_from_sa[16] => cpu_data_master_readdata~50.IN1
camera_s1_readdata_from_sa[17] => cpu_data_master_readdata~51.IN1
camera_s1_readdata_from_sa[18] => cpu_data_master_readdata~52.IN1
camera_s1_readdata_from_sa[19] => cpu_data_master_readdata~53.IN1
camera_s1_readdata_from_sa[20] => cpu_data_master_readdata~54.IN1
camera_s1_readdata_from_sa[21] => cpu_data_master_readdata~55.IN1
camera_s1_readdata_from_sa[22] => cpu_data_master_readdata~56.IN1
camera_s1_readdata_from_sa[23] => cpu_data_master_readdata~57.IN1
camera_s1_readdata_from_sa[24] => cpu_data_master_readdata~58.IN1
camera_s1_readdata_from_sa[25] => cpu_data_master_readdata~59.IN1
camera_s1_readdata_from_sa[26] => cpu_data_master_readdata~60.IN1
camera_s1_readdata_from_sa[27] => cpu_data_master_readdata~61.IN1
camera_s1_readdata_from_sa[28] => cpu_data_master_readdata~62.IN1
camera_s1_readdata_from_sa[29] => cpu_data_master_readdata~63.IN1
camera_s1_readdata_from_sa[30] => cpu_data_master_readdata~64.IN1
camera_s1_readdata_from_sa[31] => cpu_data_master_readdata~65.IN1
clk => cpu_data_master_read_but_no_slave_selected.CLK
clk => cpu_data_master_latency_counter[2]~reg0.CLK
clk => cpu_data_master_latency_counter[1]~reg0.CLK
clk => cpu_data_master_latency_counter[0]~reg0.CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_byteenable[0] => ~NO_FANOUT~
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_granted_DE2_70_SOPC_clock_0_in => cpu_data_master_is_granted_some_slave~0.IN0
cpu_data_master_granted_camera_s1 => cpu_data_master_is_granted_some_slave~0.IN1
cpu_data_master_granted_cpu_jtag_debug_module => cpu_data_master_is_granted_some_slave~1.IN1
cpu_data_master_granted_cpu_jtag_debug_module => r_0~14.IN0
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => cpu_data_master_is_granted_some_slave~2.IN1
cpu_data_master_granted_lcd_control_slave => cpu_data_master_is_granted_some_slave~3.IN1
cpu_data_master_granted_onchip_mem_s1 => cpu_data_master_is_granted_some_slave~4.IN1
cpu_data_master_granted_onchip_mem_s1 => r_1~6.IN0
cpu_data_master_granted_pio_led_s1 => cpu_data_master_is_granted_some_slave~5.IN1
cpu_data_master_granted_ssram_s1 => cpu_data_master_is_granted_some_slave~9.IN1
cpu_data_master_granted_ssram_s1 => r_2~8.IN0
cpu_data_master_granted_sysid_control_slave => cpu_data_master_is_granted_some_slave~6.IN1
cpu_data_master_granted_timer_s1 => cpu_data_master_is_granted_some_slave~7.IN1
cpu_data_master_granted_timer_stamp_s1 => cpu_data_master_is_granted_some_slave~8.IN1
cpu_data_master_granted_uart_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_qualified_request_DE2_70_SOPC_clock_0_in => cpu_data_master_readdata~0.IN1
cpu_data_master_qualified_request_DE2_70_SOPC_clock_0_in => r_0~0.IN0
cpu_data_master_qualified_request_DE2_70_SOPC_clock_0_in => r_0~2.IN1
cpu_data_master_qualified_request_camera_s1 => cpu_data_master_readdata~33.IN1
cpu_data_master_qualified_request_camera_s1 => r_0~6.IN0
cpu_data_master_qualified_request_camera_s1 => r_0~9.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => cpu_data_master_readdata~98.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~12.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~14.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~16.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0~20.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata~163.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~23.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0~26.IN1
cpu_data_master_qualified_request_lcd_control_slave => cpu_data_master_readdata~228.IN1
cpu_data_master_qualified_request_lcd_control_slave => r_0~30.IN1
cpu_data_master_qualified_request_lcd_control_slave => r_0~32.IN1
cpu_data_master_qualified_request_lcd_control_slave => r_1~0.IN1
cpu_data_master_qualified_request_onchip_mem_s1 => r_1~4.IN0
cpu_data_master_qualified_request_onchip_mem_s1 => r_1~6.IN1
cpu_data_master_qualified_request_onchip_mem_s1 => r_1~9.IN1
cpu_data_master_qualified_request_pio_led_s1 => cpu_data_master_readdata~333.IN1
cpu_data_master_qualified_request_pio_led_s1 => r_1~12.IN1
cpu_data_master_qualified_request_pio_led_s1 => r_1~14.IN1
cpu_data_master_qualified_request_pio_led_s1 => r_1~18.IN1
cpu_data_master_qualified_request_ssram_s1 => r_2~6.IN0
cpu_data_master_qualified_request_ssram_s1 => r_2~8.IN1
cpu_data_master_qualified_request_ssram_s1 => r_2~11.IN1
cpu_data_master_qualified_request_sysid_control_slave => cpu_data_master_readdata~372.IN1
cpu_data_master_qualified_request_sysid_control_slave => r_1~21.IN1
cpu_data_master_qualified_request_sysid_control_slave => r_1~23.IN1
cpu_data_master_qualified_request_sysid_control_slave => r_1~27.IN1
cpu_data_master_qualified_request_timer_s1 => cpu_data_master_readdata~437.IN1
cpu_data_master_qualified_request_timer_s1 => r_1~30.IN1
cpu_data_master_qualified_request_timer_s1 => r_1~32.IN1
cpu_data_master_qualified_request_timer_s1 => r_1~36.IN1
cpu_data_master_qualified_request_timer_stamp_s1 => cpu_data_master_readdata~486.IN1
cpu_data_master_qualified_request_timer_stamp_s1 => r_1~39.IN1
cpu_data_master_qualified_request_timer_stamp_s1 => r_2~0.IN1
cpu_data_master_qualified_request_timer_stamp_s1 => r_2~3.IN1
cpu_data_master_qualified_request_uart_s1 => cpu_data_master_readdata~599.IN1
cpu_data_master_qualified_request_uart_s1 => r_2~14.IN0
cpu_data_master_qualified_request_uart_s1 => r_2~17.IN1
cpu_data_master_read => p1_cpu_data_master_latency_counter~0.IN0
cpu_data_master_read => cpu_data_master_readdata~599.IN0
cpu_data_master_read => cpu_data_master_readdata~486.IN0
cpu_data_master_read => cpu_data_master_readdata~437.IN0
cpu_data_master_read => cpu_data_master_readdata~372.IN0
cpu_data_master_read => cpu_data_master_readdata~333.IN0
cpu_data_master_read => cpu_data_master_readdata~228.IN0
cpu_data_master_read => cpu_data_master_readdata~163.IN0
cpu_data_master_read => cpu_data_master_readdata~98.IN0
cpu_data_master_read => cpu_data_master_readdata~33.IN0
cpu_data_master_read => cpu_data_master_readdata~0.IN0
cpu_data_master_read => r_2~18.IN0
cpu_data_master_read => r_2~1.IN0
cpu_data_master_read => r_1~33.IN0
cpu_data_master_read => r_1~24.IN0
cpu_data_master_read => r_1~15.IN0
cpu_data_master_read => r_0~33.IN0
cpu_data_master_read => r_0~17.IN0
cpu_data_master_read => r_0~16.IN0
cpu_data_master_read => r_0~32.IN0
cpu_data_master_read => r_1~14.IN0
cpu_data_master_read => r_1~23.IN0
cpu_data_master_read => r_1~32.IN0
cpu_data_master_read => r_2~0.IN0
cpu_data_master_read_data_valid_DE2_70_SOPC_clock_0_in => cpu_data_master_readdatavalid~1.IN1
cpu_data_master_read_data_valid_camera_s1 => cpu_data_master_readdatavalid~4.IN1
cpu_data_master_read_data_valid_cpu_jtag_debug_module => cpu_data_master_readdatavalid~7.IN1
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => cpu_data_master_readdatavalid~10.IN1
cpu_data_master_read_data_valid_lcd_control_slave => cpu_data_master_readdatavalid~13.IN1
cpu_data_master_read_data_valid_onchip_mem_s1 => pre_flush_cpu_data_master_readdatavalid.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~300.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~299.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~298.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~297.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~296.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~295.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~294.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~293.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~292.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~291.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~290.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~289.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~288.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~287.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~286.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~285.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~284.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~283.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~282.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~281.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~280.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~279.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~278.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~277.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~276.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~275.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~274.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~273.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~272.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~271.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~270.IN0
cpu_data_master_read_data_valid_onchip_mem_s1 => cpu_data_master_readdata~269.IN0
cpu_data_master_read_data_valid_pio_led_s1 => cpu_data_master_readdatavalid~18.IN1
cpu_data_master_read_data_valid_ssram_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~566.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~565.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~564.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~563.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~562.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~561.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~560.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~559.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~558.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~557.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~556.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~555.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~554.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~553.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~552.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~551.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~550.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~549.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~548.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~547.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~546.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~545.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~544.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~543.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~542.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~541.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~540.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~539.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~538.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~537.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~536.IN0
cpu_data_master_read_data_valid_ssram_s1 => cpu_data_master_readdata~535.IN0
cpu_data_master_read_data_valid_sysid_control_slave => cpu_data_master_readdatavalid~21.IN1
cpu_data_master_read_data_valid_timer_s1 => cpu_data_master_readdatavalid~24.IN1
cpu_data_master_read_data_valid_timer_stamp_s1 => cpu_data_master_readdatavalid~27.IN1
cpu_data_master_read_data_valid_uart_s1 => cpu_data_master_readdatavalid~32.IN1
cpu_data_master_requests_DE2_70_SOPC_clock_0_in => r_0~0.IN1
cpu_data_master_requests_camera_s1 => r_0~6.IN1
cpu_data_master_requests_cpu_jtag_debug_module => r_0~12.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_0~23.IN1
cpu_data_master_requests_lcd_control_slave => r_0~30.IN0
cpu_data_master_requests_onchip_mem_s1 => p1_cpu_data_master_latency_counter[0].DATAB
cpu_data_master_requests_onchip_mem_s1 => r_1~4.IN1
cpu_data_master_requests_pio_led_s1 => r_1~12.IN0
cpu_data_master_requests_ssram_s1 => p1_cpu_data_master_latency_counter[2].DATAB
cpu_data_master_requests_ssram_s1 => r_2~6.IN1
cpu_data_master_requests_sysid_control_slave => r_1~21.IN0
cpu_data_master_requests_timer_s1 => r_1~30.IN0
cpu_data_master_requests_timer_stamp_s1 => r_1~39.IN0
cpu_data_master_requests_uart_s1 => r_2~14.IN1
cpu_data_master_write => r_2~18.IN1
cpu_data_master_write => r_2~4.IN0
cpu_data_master_write => r_1~37.IN0
cpu_data_master_write => r_1~28.IN0
cpu_data_master_write => r_1~19.IN0
cpu_data_master_write => r_1~2.IN0
cpu_data_master_write => r_0~21.IN0
cpu_data_master_write => r_0~20.IN0
cpu_data_master_write => r_1~0.IN0
cpu_data_master_write => r_1~18.IN0
cpu_data_master_write => r_1~27.IN0
cpu_data_master_write => r_1~36.IN0
cpu_data_master_write => r_2~3.IN0
cpu_data_master_writedata[0] => ~NO_FANOUT~
cpu_data_master_writedata[1] => ~NO_FANOUT~
cpu_data_master_writedata[2] => ~NO_FANOUT~
cpu_data_master_writedata[3] => ~NO_FANOUT~
cpu_data_master_writedata[4] => ~NO_FANOUT~
cpu_data_master_writedata[5] => ~NO_FANOUT~
cpu_data_master_writedata[6] => ~NO_FANOUT~
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata~99.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata~100.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata~101.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata~102.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata~103.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata~104.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata~105.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata~106.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata~107.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata~108.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata~109.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata~110.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata~111.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata~112.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata~113.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata~114.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata~115.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata~116.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata~117.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata~118.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata~119.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata~120.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata~121.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata~122.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata~123.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata~124.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata~125.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata~126.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata~127.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata~128.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata~129.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata~130.IN1
d1_DE2_70_SOPC_clock_0_in_end_xfer => ~NO_FANOUT~
d1_camera_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0~17.IN1
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_lcd_control_slave_end_xfer => r_1~1.IN0
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
d1_pio_led_s1_end_xfer => r_1~15.IN1
d1_sysid_control_slave_end_xfer => r_1~24.IN1
d1_timer_s1_end_xfer => r_1~33.IN1
d1_timer_stamp_s1_end_xfer => r_2~1.IN1
d1_tristate_bridge_avalon_slave_end_xfer => ~NO_FANOUT~
d1_uart_s1_end_xfer => r_2~19.IN1
incoming_data_to_and_from_the_ssram[0] => cpu_data_master_readdata~535.IN1
incoming_data_to_and_from_the_ssram[1] => cpu_data_master_readdata~536.IN1
incoming_data_to_and_from_the_ssram[2] => cpu_data_master_readdata~537.IN1
incoming_data_to_and_from_the_ssram[3] => cpu_data_master_readdata~538.IN1
incoming_data_to_and_from_the_ssram[4] => cpu_data_master_readdata~539.IN1
incoming_data_to_and_from_the_ssram[5] => cpu_data_master_readdata~540.IN1
incoming_data_to_and_from_the_ssram[6] => cpu_data_master_readdata~541.IN1
incoming_data_to_and_from_the_ssram[7] => cpu_data_master_readdata~542.IN1
incoming_data_to_and_from_the_ssram[8] => cpu_data_master_readdata~543.IN1
incoming_data_to_and_from_the_ssram[9] => cpu_data_master_readdata~544.IN1
incoming_data_to_and_from_the_ssram[10] => cpu_data_master_readdata~545.IN1
incoming_data_to_and_from_the_ssram[11] => cpu_data_master_readdata~546.IN1
incoming_data_to_and_from_the_ssram[12] => cpu_data_master_readdata~547.IN1
incoming_data_to_and_from_the_ssram[13] => cpu_data_master_readdata~548.IN1
incoming_data_to_and_from_the_ssram[14] => cpu_data_master_readdata~549.IN1
incoming_data_to_and_from_the_ssram[15] => cpu_data_master_readdata~550.IN1
incoming_data_to_and_from_the_ssram[16] => cpu_data_master_readdata~551.IN1
incoming_data_to_and_from_the_ssram[17] => cpu_data_master_readdata~552.IN1
incoming_data_to_and_from_the_ssram[18] => cpu_data_master_readdata~553.IN1
incoming_data_to_and_from_the_ssram[19] => cpu_data_master_readdata~554.IN1
incoming_data_to_and_from_the_ssram[20] => cpu_data_master_readdata~555.IN1
incoming_data_to_and_from_the_ssram[21] => cpu_data_master_readdata~556.IN1
incoming_data_to_and_from_the_ssram[22] => cpu_data_master_readdata~557.IN1
incoming_data_to_and_from_the_ssram[23] => cpu_data_master_readdata~558.IN1
incoming_data_to_and_from_the_ssram[24] => cpu_data_master_readdata~559.IN1
incoming_data_to_and_from_the_ssram[25] => cpu_data_master_readdata~560.IN1
incoming_data_to_and_from_the_ssram[26] => cpu_data_master_readdata~561.IN1
incoming_data_to_and_from_the_ssram[27] => cpu_data_master_readdata~562.IN1
incoming_data_to_and_from_the_ssram[28] => cpu_data_master_readdata~563.IN1
incoming_data_to_and_from_the_ssram[29] => cpu_data_master_readdata~564.IN1
incoming_data_to_and_from_the_ssram[30] => cpu_data_master_readdata~565.IN1
incoming_data_to_and_from_the_ssram[31] => cpu_data_master_readdata~566.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => cpu_data_master_readdata~164.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => cpu_data_master_readdata~165.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => cpu_data_master_readdata~166.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => cpu_data_master_readdata~167.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => cpu_data_master_readdata~168.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => cpu_data_master_readdata~169.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => cpu_data_master_readdata~170.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => cpu_data_master_readdata~171.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => cpu_data_master_readdata~172.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => cpu_data_master_readdata~173.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => cpu_data_master_readdata~174.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => cpu_data_master_readdata~175.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => cpu_data_master_readdata~176.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => cpu_data_master_readdata~177.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => cpu_data_master_readdata~178.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => cpu_data_master_readdata~179.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => cpu_data_master_readdata~180.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => cpu_data_master_readdata~181.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => cpu_data_master_readdata~182.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => cpu_data_master_readdata~183.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => cpu_data_master_readdata~184.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => cpu_data_master_readdata~185.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => cpu_data_master_readdata~186.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => cpu_data_master_readdata~187.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => cpu_data_master_readdata~188.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => cpu_data_master_readdata~189.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => cpu_data_master_readdata~190.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => cpu_data_master_readdata~191.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => cpu_data_master_readdata~192.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => cpu_data_master_readdata~193.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => cpu_data_master_readdata~194.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => cpu_data_master_readdata~195.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_0~27.IN1
lcd_control_slave_readdata_from_sa[0] => cpu_data_master_readdata~229.IN1
lcd_control_slave_readdata_from_sa[1] => cpu_data_master_readdata~230.IN1
lcd_control_slave_readdata_from_sa[2] => cpu_data_master_readdata~231.IN1
lcd_control_slave_readdata_from_sa[3] => cpu_data_master_readdata~232.IN1
lcd_control_slave_readdata_from_sa[4] => cpu_data_master_readdata~233.IN1
lcd_control_slave_readdata_from_sa[5] => cpu_data_master_readdata~234.IN1
lcd_control_slave_readdata_from_sa[6] => cpu_data_master_readdata~235.IN1
lcd_control_slave_readdata_from_sa[7] => cpu_data_master_readdata~236.IN1
lcd_control_slave_wait_counter_eq_0 => r_1~1.IN1
onchip_mem_s1_readdata_from_sa[0] => cpu_data_master_readdata~269.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_data_master_readdata~270.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_data_master_readdata~271.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_data_master_readdata~272.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_data_master_readdata~273.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_data_master_readdata~274.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_data_master_readdata~275.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_data_master_readdata~276.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_data_master_readdata~277.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_data_master_readdata~278.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_data_master_readdata~279.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_data_master_readdata~280.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_data_master_readdata~281.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_data_master_readdata~282.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_data_master_readdata~283.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_data_master_readdata~284.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_data_master_readdata~285.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_data_master_readdata~286.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_data_master_readdata~287.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_data_master_readdata~288.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_data_master_readdata~289.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_data_master_readdata~290.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_data_master_readdata~291.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_data_master_readdata~292.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_data_master_readdata~293.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_data_master_readdata~294.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_data_master_readdata~295.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_data_master_readdata~296.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_data_master_readdata~297.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_data_master_readdata~298.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_data_master_readdata~299.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_data_master_readdata~300.IN1
pio_led_s1_readdata_from_sa[0] => cpu_data_master_readdata~334.IN1
pio_led_s1_readdata_from_sa[1] => cpu_data_master_readdata~335.IN1
pio_led_s1_readdata_from_sa[2] => cpu_data_master_readdata~336.IN1
pio_led_s1_readdata_from_sa[3] => cpu_data_master_readdata~337.IN1
pio_led_s1_readdata_from_sa[4] => cpu_data_master_readdata~338.IN1
pio_led_s1_readdata_from_sa[5] => cpu_data_master_readdata~339.IN1
reset_n => cpu_data_master_read_but_no_slave_selected.ACLR
reset_n => cpu_data_master_latency_counter[2]~reg0.ACLR
reset_n => cpu_data_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_data_master_latency_counter[0]~reg0.ACLR
sysid_control_slave_readdata_from_sa[0] => cpu_data_master_readdata~373.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_data_master_readdata~374.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_data_master_readdata~375.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_data_master_readdata~376.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_data_master_readdata~377.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_data_master_readdata~378.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_data_master_readdata~379.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_data_master_readdata~380.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_data_master_readdata~381.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_data_master_readdata~382.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_data_master_readdata~383.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_data_master_readdata~384.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_data_master_readdata~385.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_data_master_readdata~386.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_data_master_readdata~387.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_data_master_readdata~388.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_data_master_readdata~389.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_data_master_readdata~390.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_data_master_readdata~391.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_data_master_readdata~392.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_data_master_readdata~393.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_data_master_readdata~394.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_data_master_readdata~395.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_data_master_readdata~396.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_data_master_readdata~397.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_data_master_readdata~398.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_data_master_readdata~399.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_data_master_readdata~400.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_data_master_readdata~401.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_data_master_readdata~402.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_data_master_readdata~403.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_data_master_readdata~404.IN1
timer_s1_irq_from_sa => cpu_data_master_irq[2].DATAIN
timer_s1_readdata_from_sa[0] => cpu_data_master_readdata~438.IN1
timer_s1_readdata_from_sa[1] => cpu_data_master_readdata~439.IN1
timer_s1_readdata_from_sa[2] => cpu_data_master_readdata~440.IN1
timer_s1_readdata_from_sa[3] => cpu_data_master_readdata~441.IN1
timer_s1_readdata_from_sa[4] => cpu_data_master_readdata~442.IN1
timer_s1_readdata_from_sa[5] => cpu_data_master_readdata~443.IN1
timer_s1_readdata_from_sa[6] => cpu_data_master_readdata~444.IN1
timer_s1_readdata_from_sa[7] => cpu_data_master_readdata~445.IN1
timer_s1_readdata_from_sa[8] => cpu_data_master_readdata~446.IN1
timer_s1_readdata_from_sa[9] => cpu_data_master_readdata~447.IN1
timer_s1_readdata_from_sa[10] => cpu_data_master_readdata~448.IN1
timer_s1_readdata_from_sa[11] => cpu_data_master_readdata~449.IN1
timer_s1_readdata_from_sa[12] => cpu_data_master_readdata~450.IN1
timer_s1_readdata_from_sa[13] => cpu_data_master_readdata~451.IN1
timer_s1_readdata_from_sa[14] => cpu_data_master_readdata~452.IN1
timer_s1_readdata_from_sa[15] => cpu_data_master_readdata~453.IN1
timer_stamp_s1_irq_from_sa => cpu_data_master_irq[3].DATAIN
timer_stamp_s1_readdata_from_sa[0] => cpu_data_master_readdata~487.IN1
timer_stamp_s1_readdata_from_sa[1] => cpu_data_master_readdata~488.IN1
timer_stamp_s1_readdata_from_sa[2] => cpu_data_master_readdata~489.IN1
timer_stamp_s1_readdata_from_sa[3] => cpu_data_master_readdata~490.IN1
timer_stamp_s1_readdata_from_sa[4] => cpu_data_master_readdata~491.IN1
timer_stamp_s1_readdata_from_sa[5] => cpu_data_master_readdata~492.IN1
timer_stamp_s1_readdata_from_sa[6] => cpu_data_master_readdata~493.IN1
timer_stamp_s1_readdata_from_sa[7] => cpu_data_master_readdata~494.IN1
timer_stamp_s1_readdata_from_sa[8] => cpu_data_master_readdata~495.IN1
timer_stamp_s1_readdata_from_sa[9] => cpu_data_master_readdata~496.IN1
timer_stamp_s1_readdata_from_sa[10] => cpu_data_master_readdata~497.IN1
timer_stamp_s1_readdata_from_sa[11] => cpu_data_master_readdata~498.IN1
timer_stamp_s1_readdata_from_sa[12] => cpu_data_master_readdata~499.IN1
timer_stamp_s1_readdata_from_sa[13] => cpu_data_master_readdata~500.IN1
timer_stamp_s1_readdata_from_sa[14] => cpu_data_master_readdata~501.IN1
timer_stamp_s1_readdata_from_sa[15] => cpu_data_master_readdata~502.IN1
uart_s1_irq_from_sa => cpu_data_master_irq[1].DATAIN
uart_s1_readdata_from_sa[0] => cpu_data_master_readdata~600.IN1
uart_s1_readdata_from_sa[1] => cpu_data_master_readdata~601.IN1
uart_s1_readdata_from_sa[2] => cpu_data_master_readdata~602.IN1
uart_s1_readdata_from_sa[3] => cpu_data_master_readdata~603.IN1
uart_s1_readdata_from_sa[4] => cpu_data_master_readdata~604.IN1
uart_s1_readdata_from_sa[5] => cpu_data_master_readdata~605.IN1
uart_s1_readdata_from_sa[6] => cpu_data_master_readdata~606.IN1
uart_s1_readdata_from_sa[7] => cpu_data_master_readdata~607.IN1
uart_s1_readdata_from_sa[8] => cpu_data_master_readdata~608.IN1
uart_s1_readdata_from_sa[9] => cpu_data_master_readdata~609.IN1
uart_s1_readdata_from_sa[10] => cpu_data_master_readdata~610.IN1
uart_s1_readdata_from_sa[11] => cpu_data_master_readdata~611.IN1
uart_s1_readdata_from_sa[12] => cpu_data_master_readdata~612.IN1
uart_s1_readdata_from_sa[13] => cpu_data_master_readdata~613.IN1
uart_s1_readdata_from_sa[14] => cpu_data_master_readdata~614.IN1
uart_s1_readdata_from_sa[15] => cpu_data_master_readdata~615.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[21] <= cpu_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[22] <= cpu_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= uart_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[2] <= timer_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[3] <= timer_stamp_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_latency_counter[0] <= cpu_data_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_latency_counter[1] <= cpu_data_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_latency_counter[2] <= cpu_data_master_latency_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata~616.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata~617.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata~618.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata~619.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata~620.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata~621.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata~622.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata~623.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata~624.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata~625.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata~626.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata~627.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata~628.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata~629.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata~630.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata~631.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata~632.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata~633.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata~634.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata~635.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata~636.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata~637.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata~638.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata~639.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata~640.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata~641.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata~642.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata~643.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata~644.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata~645.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata~646.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata~647.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdatavalid <= cpu_data_master_readdatavalid~32.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= cpu_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
clk => cpu_instruction_master_latency_counter[2]~reg0.CLK
clk => cpu_instruction_master_latency_counter[1]~reg0.CLK
clk => cpu_instruction_master_latency_counter[0]~reg0.CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave~0.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0~1.IN0
cpu_instruction_master_granted_onchip_mem_s1 => cpu_instruction_master_is_granted_some_slave~0.IN1
cpu_instruction_master_granted_onchip_mem_s1 => r_1~1.IN0
cpu_instruction_master_granted_ssram_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_ssram_s1 => r_2~1.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~1.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0~3.IN1
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1~0.IN1
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1~1.IN1
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_1~3.IN1
cpu_instruction_master_qualified_request_ssram_s1 => r_2~0.IN1
cpu_instruction_master_qualified_request_ssram_s1 => r_2~1.IN1
cpu_instruction_master_qualified_request_ssram_s1 => r_2~3.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter~0.IN0
cpu_instruction_master_read => cpu_instruction_master_readdata~0.IN0
cpu_instruction_master_read => r_2~4.IN0
cpu_instruction_master_read => r_1~4.IN0
cpu_instruction_master_read => r_0~4.IN0
cpu_instruction_master_read => r_0~3.IN0
cpu_instruction_master_read => r_1~3.IN0
cpu_instruction_master_read => r_2~3.IN0
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid~1.IN1
cpu_instruction_master_read_data_valid_onchip_mem_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~64.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~63.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~62.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~61.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~60.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~59.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~58.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~57.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~56.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~55.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~54.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~53.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~52.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~51.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~50.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~49.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~48.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~47.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~46.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~45.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~44.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~43.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~42.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~41.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~40.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~39.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~38.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~37.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~36.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~35.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~34.IN0
cpu_instruction_master_read_data_valid_onchip_mem_s1 => cpu_instruction_master_readdata~33.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~128.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~127.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~126.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~125.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~124.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~123.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~122.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~121.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~120.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~119.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~118.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~117.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~116.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~115.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~114.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~113.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~112.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~111.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~110.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~109.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~108.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~107.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~106.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~105.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~104.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~103.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~102.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~101.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~100.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~99.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~98.IN0
cpu_instruction_master_read_data_valid_ssram_s1 => cpu_instruction_master_readdata~97.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0~0.IN0
cpu_instruction_master_requests_onchip_mem_s1 => p1_cpu_instruction_master_latency_counter[0].DATAB
cpu_instruction_master_requests_onchip_mem_s1 => r_1~0.IN0
cpu_instruction_master_requests_ssram_s1 => p1_cpu_instruction_master_latency_counter[2].DATAB
cpu_instruction_master_requests_ssram_s1 => r_2~0.IN0
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata~1.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata~2.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata~3.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata~4.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata~5.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata~6.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata~7.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata~8.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata~9.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata~10.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata~11.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata~12.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata~13.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata~14.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata~15.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata~16.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata~17.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata~18.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata~19.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata~20.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata~21.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata~22.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata~23.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata~24.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata~25.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata~26.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata~27.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata~28.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata~29.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata~30.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata~31.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata~32.IN1
d1_cpu_jtag_debug_module_end_xfer => r_0~4.IN1
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
d1_tristate_bridge_avalon_slave_end_xfer => ~NO_FANOUT~
incoming_data_to_and_from_the_ssram[0] => cpu_instruction_master_readdata~97.IN1
incoming_data_to_and_from_the_ssram[1] => cpu_instruction_master_readdata~98.IN1
incoming_data_to_and_from_the_ssram[2] => cpu_instruction_master_readdata~99.IN1
incoming_data_to_and_from_the_ssram[3] => cpu_instruction_master_readdata~100.IN1
incoming_data_to_and_from_the_ssram[4] => cpu_instruction_master_readdata~101.IN1
incoming_data_to_and_from_the_ssram[5] => cpu_instruction_master_readdata~102.IN1
incoming_data_to_and_from_the_ssram[6] => cpu_instruction_master_readdata~103.IN1
incoming_data_to_and_from_the_ssram[7] => cpu_instruction_master_readdata~104.IN1
incoming_data_to_and_from_the_ssram[8] => cpu_instruction_master_readdata~105.IN1
incoming_data_to_and_from_the_ssram[9] => cpu_instruction_master_readdata~106.IN1
incoming_data_to_and_from_the_ssram[10] => cpu_instruction_master_readdata~107.IN1
incoming_data_to_and_from_the_ssram[11] => cpu_instruction_master_readdata~108.IN1
incoming_data_to_and_from_the_ssram[12] => cpu_instruction_master_readdata~109.IN1
incoming_data_to_and_from_the_ssram[13] => cpu_instruction_master_readdata~110.IN1
incoming_data_to_and_from_the_ssram[14] => cpu_instruction_master_readdata~111.IN1
incoming_data_to_and_from_the_ssram[15] => cpu_instruction_master_readdata~112.IN1
incoming_data_to_and_from_the_ssram[16] => cpu_instruction_master_readdata~113.IN1
incoming_data_to_and_from_the_ssram[17] => cpu_instruction_master_readdata~114.IN1
incoming_data_to_and_from_the_ssram[18] => cpu_instruction_master_readdata~115.IN1
incoming_data_to_and_from_the_ssram[19] => cpu_instruction_master_readdata~116.IN1
incoming_data_to_and_from_the_ssram[20] => cpu_instruction_master_readdata~117.IN1
incoming_data_to_and_from_the_ssram[21] => cpu_instruction_master_readdata~118.IN1
incoming_data_to_and_from_the_ssram[22] => cpu_instruction_master_readdata~119.IN1
incoming_data_to_and_from_the_ssram[23] => cpu_instruction_master_readdata~120.IN1
incoming_data_to_and_from_the_ssram[24] => cpu_instruction_master_readdata~121.IN1
incoming_data_to_and_from_the_ssram[25] => cpu_instruction_master_readdata~122.IN1
incoming_data_to_and_from_the_ssram[26] => cpu_instruction_master_readdata~123.IN1
incoming_data_to_and_from_the_ssram[27] => cpu_instruction_master_readdata~124.IN1
incoming_data_to_and_from_the_ssram[28] => cpu_instruction_master_readdata~125.IN1
incoming_data_to_and_from_the_ssram[29] => cpu_instruction_master_readdata~126.IN1
incoming_data_to_and_from_the_ssram[30] => cpu_instruction_master_readdata~127.IN1
incoming_data_to_and_from_the_ssram[31] => cpu_instruction_master_readdata~128.IN1
onchip_mem_s1_readdata_from_sa[0] => cpu_instruction_master_readdata~33.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_instruction_master_readdata~34.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_instruction_master_readdata~35.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_instruction_master_readdata~36.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_instruction_master_readdata~37.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_instruction_master_readdata~38.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_instruction_master_readdata~39.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_instruction_master_readdata~40.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_instruction_master_readdata~41.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_instruction_master_readdata~42.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_instruction_master_readdata~43.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_instruction_master_readdata~44.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_instruction_master_readdata~45.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_instruction_master_readdata~46.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_instruction_master_readdata~47.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_instruction_master_readdata~48.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_instruction_master_readdata~49.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_instruction_master_readdata~50.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_instruction_master_readdata~51.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_instruction_master_readdata~52.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_instruction_master_readdata~53.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_instruction_master_readdata~54.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_instruction_master_readdata~55.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_instruction_master_readdata~56.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_instruction_master_readdata~57.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_instruction_master_readdata~58.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_instruction_master_readdata~59.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_instruction_master_readdata~60.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_instruction_master_readdata~61.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_instruction_master_readdata~62.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_instruction_master_readdata~63.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_instruction_master_readdata~64.IN1
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
reset_n => cpu_instruction_master_latency_counter[2]~reg0.ACLR
reset_n => cpu_instruction_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_instruction_master_latency_counter[0]~reg0.ACLR
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[21] <= cpu_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[22] <= cpu_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[0] <= cpu_instruction_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[1] <= cpu_instruction_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[2] <= cpu_instruction_master_latency_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata~129.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata~130.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata~131.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata~132.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata~133.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata~134.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata~135.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata~136.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata~137.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata~138.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata~139.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata~140.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata~141.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata~142.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata~143.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata~144.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata~145.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata~146.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata~147.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata~148.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata~149.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata~150.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata~151.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata~152.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata~153.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata~154.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata~155.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata~156.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata~157.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata~158.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata~159.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata~160.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= cpu_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu
clk => clk~0.IN11
clkx2 => clkx2~0.IN1
d_irq[0] => A_ipending_reg_irq0_nxt~0.IN1
d_irq[1] => A_ipending_reg_irq1_nxt~0.IN1
d_irq[2] => A_ipending_reg_irq2_nxt~0.IN1
d_irq[3] => A_ipending_reg_irq3_nxt~0.IN1
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_read_nxt~7.IN1
d_waitrequest => d_write_nxt~7.IN1
d_waitrequest => av_addr_accepted.IN0
d_waitrequest => av_rd_addr_accepted.IN1
d_waitrequest => av_wr_data_transfer.IN1
d_waitrequest => A_dc_wr_last_transfer.IN0
d_waitrequest => A_dc_wb_update_av_writedata~1.IN0
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid~0.IN1
i_waitrequest => i_read_nxt~1.IN0
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0]~8.IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1]~7.IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2]~6.IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3]~5.IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4]~4.IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5]~3.IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6]~2.IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7]~1.IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8]~0.IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer~0.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0]~3.IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1]~2.IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2]~1.IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3]~0.IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess~0.IN1
jtag_debug_module_select => jtag_debug_module_select~0.IN1
jtag_debug_module_write => jtag_debug_module_write~0.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0]~31.IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1]~30.IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2]~29.IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3]~28.IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4]~27.IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5]~26.IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6]~25.IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7]~24.IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8]~23.IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9]~22.IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10]~21.IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11]~20.IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12]~19.IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13]~18.IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14]~17.IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15]~16.IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16]~15.IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17]~14.IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18]~13.IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19]~12.IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20]~11.IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21]~10.IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22]~9.IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23]~8.IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24]~7.IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25]~6.IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26]~5.IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27]~4.IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28]~3.IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29]~2.IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30]~1.IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31]~0.IN1
reset_n => reset_n~0.IN3
d_address[0] <= d_address[0]~19.DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1]~18.DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2]~22.DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3]~21.DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4]~20.DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5]~17.DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6]~16.DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7]~15.DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8]~14.DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9]~13.DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10]~12.DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11]~11.DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12]~10.DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13]~9.DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14]~8.DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15]~7.DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16]~6.DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17]~5.DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18]~4.DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19]~3.DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20]~2.DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21]~1.DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22]~0.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0]~3.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1]~2.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2]~1.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3]~0.DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read~0.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write~0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0]~6.DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1]~5.DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12]~15.DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13]~14.DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14]~13.DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15]~12.DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16]~11.DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17]~10.DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18]~9.DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19]~8.DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20]~7.DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21]~6.DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22]~5.DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read~0.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest
jtag_debug_offchip_trace_clk <= cpu_nios2_oci:the_cpu_nios2_oci.tr_clk
jtag_debug_offchip_trace_data[0] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[1] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[2] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[3] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[4] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[5] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[6] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[7] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[8] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[9] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[10] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[11] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[12] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[13] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[14] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[15] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[16] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_offchip_trace_data[17] <= cpu_nios2_oci:the_cpu_nios2_oci.tr_data
jtag_debug_trigout <= cpu_nios2_oci:the_cpu_nios2_oci.trigout


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~9.IN1
rdaddress[1] => rdaddress[1]~8.IN1
rdaddress[2] => rdaddress[2]~7.IN1
rdaddress[3] => rdaddress[3]~6.IN1
rdaddress[4] => rdaddress[4]~5.IN1
rdaddress[5] => rdaddress[5]~4.IN1
rdaddress[6] => rdaddress[6]~3.IN1
rdaddress[7] => rdaddress[7]~2.IN1
rdaddress[8] => rdaddress[8]~1.IN1
rdaddress[9] => rdaddress[9]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~9.IN1
wraddress[1] => wraddress[1]~8.IN1
wraddress[2] => wraddress[2]~7.IN1
wraddress[3] => wraddress[3]~6.IN1
wraddress[4] => wraddress[4]~5.IN1
wraddress[5] => wraddress[5]~4.IN1
wraddress[6] => wraddress[6]~3.IN1
wraddress[7] => wraddress[7]~2.IN1
wraddress[8] => wraddress[8]~1.IN1
wraddress[9] => wraddress[9]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => clock~0.IN1
data[0] => data[0]~18.IN1
data[1] => data[1]~17.IN1
data[2] => data[2]~16.IN1
data[3] => data[3]~15.IN1
data[4] => data[4]~14.IN1
data[5] => data[5]~13.IN1
data[6] => data[6]~12.IN1
data[7] => data[7]~11.IN1
data[8] => data[8]~10.IN1
data[9] => data[9]~9.IN1
data[10] => data[10]~8.IN1
data[11] => data[11]~7.IN1
data[12] => data[12]~6.IN1
data[13] => data[13]~5.IN1
data[14] => data[14]~4.IN1
data[15] => data[15]~3.IN1
data[16] => data[16]~2.IN1
data[17] => data[17]~1.IN1
data[18] => data[18]~0.IN1
rdaddress[0] => rdaddress[0]~6.IN1
rdaddress[1] => rdaddress[1]~5.IN1
rdaddress[2] => rdaddress[2]~4.IN1
rdaddress[3] => rdaddress[3]~3.IN1
rdaddress[4] => rdaddress[4]~2.IN1
rdaddress[5] => rdaddress[5]~1.IN1
rdaddress[6] => rdaddress[6]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~6.IN1
wraddress[1] => wraddress[1]~5.IN1
wraddress[2] => wraddress[2]~4.IN1
wraddress[3] => wraddress[3]~3.IN1
wraddress[4] => wraddress[4]~2.IN1
wraddress[5] => wraddress[5]~1.IN1
wraddress[6] => wraddress[6]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_c1g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_c1g1:auto_generated.rden_b
data_a[0] => altsyncram_c1g1:auto_generated.data_a[0]
data_a[1] => altsyncram_c1g1:auto_generated.data_a[1]
data_a[2] => altsyncram_c1g1:auto_generated.data_a[2]
data_a[3] => altsyncram_c1g1:auto_generated.data_a[3]
data_a[4] => altsyncram_c1g1:auto_generated.data_a[4]
data_a[5] => altsyncram_c1g1:auto_generated.data_a[5]
data_a[6] => altsyncram_c1g1:auto_generated.data_a[6]
data_a[7] => altsyncram_c1g1:auto_generated.data_a[7]
data_a[8] => altsyncram_c1g1:auto_generated.data_a[8]
data_a[9] => altsyncram_c1g1:auto_generated.data_a[9]
data_a[10] => altsyncram_c1g1:auto_generated.data_a[10]
data_a[11] => altsyncram_c1g1:auto_generated.data_a[11]
data_a[12] => altsyncram_c1g1:auto_generated.data_a[12]
data_a[13] => altsyncram_c1g1:auto_generated.data_a[13]
data_a[14] => altsyncram_c1g1:auto_generated.data_a[14]
data_a[15] => altsyncram_c1g1:auto_generated.data_a[15]
data_a[16] => altsyncram_c1g1:auto_generated.data_a[16]
data_a[17] => altsyncram_c1g1:auto_generated.data_a[17]
data_a[18] => altsyncram_c1g1:auto_generated.data_a[18]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
address_a[0] => altsyncram_c1g1:auto_generated.address_a[0]
address_a[1] => altsyncram_c1g1:auto_generated.address_a[1]
address_a[2] => altsyncram_c1g1:auto_generated.address_a[2]
address_a[3] => altsyncram_c1g1:auto_generated.address_a[3]
address_a[4] => altsyncram_c1g1:auto_generated.address_a[4]
address_a[5] => altsyncram_c1g1:auto_generated.address_a[5]
address_a[6] => altsyncram_c1g1:auto_generated.address_a[6]
address_b[0] => altsyncram_c1g1:auto_generated.address_b[0]
address_b[1] => altsyncram_c1g1:auto_generated.address_b[1]
address_b[2] => altsyncram_c1g1:auto_generated.address_b[2]
address_b[3] => altsyncram_c1g1:auto_generated.address_b[3]
address_b[4] => altsyncram_c1g1:auto_generated.address_b[4]
address_b[5] => altsyncram_c1g1:auto_generated.address_b[5]
address_b[6] => altsyncram_c1g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c1g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_b[0] <= altsyncram_c1g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c1g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c1g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c1g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c1g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c1g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c1g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c1g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c1g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c1g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c1g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c1g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c1g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c1g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c1g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c1g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c1g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c1g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c1g1:auto_generated.q_b[18]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c1g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht
clock => clock~0.IN1
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
wren_a => altsyncram_pkf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_pkf1:auto_generated.rden_b
data_a[0] => altsyncram_pkf1:auto_generated.data_a[0]
data_a[1] => altsyncram_pkf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_pkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_pkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_pkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_pkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_pkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_pkf1:auto_generated.address_a[5]
address_a[6] => altsyncram_pkf1:auto_generated.address_a[6]
address_a[7] => altsyncram_pkf1:auto_generated.address_a[7]
address_b[0] => altsyncram_pkf1:auto_generated.address_b[0]
address_b[1] => altsyncram_pkf1:auto_generated.address_b[1]
address_b[2] => altsyncram_pkf1:auto_generated.address_b[2]
address_b[3] => altsyncram_pkf1:auto_generated.address_b[3]
address_b[4] => altsyncram_pkf1:auto_generated.address_b[4]
address_b[5] => altsyncram_pkf1:auto_generated.address_b[5]
address_b[6] => altsyncram_pkf1:auto_generated.address_b[6]
address_b[7] => altsyncram_pkf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_pkf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pkf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_p2f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p2f1:auto_generated.data_a[0]
data_a[1] => altsyncram_p2f1:auto_generated.data_a[1]
data_a[2] => altsyncram_p2f1:auto_generated.data_a[2]
data_a[3] => altsyncram_p2f1:auto_generated.data_a[3]
data_a[4] => altsyncram_p2f1:auto_generated.data_a[4]
data_a[5] => altsyncram_p2f1:auto_generated.data_a[5]
data_a[6] => altsyncram_p2f1:auto_generated.data_a[6]
data_a[7] => altsyncram_p2f1:auto_generated.data_a[7]
data_a[8] => altsyncram_p2f1:auto_generated.data_a[8]
data_a[9] => altsyncram_p2f1:auto_generated.data_a[9]
data_a[10] => altsyncram_p2f1:auto_generated.data_a[10]
data_a[11] => altsyncram_p2f1:auto_generated.data_a[11]
data_a[12] => altsyncram_p2f1:auto_generated.data_a[12]
data_a[13] => altsyncram_p2f1:auto_generated.data_a[13]
data_a[14] => altsyncram_p2f1:auto_generated.data_a[14]
data_a[15] => altsyncram_p2f1:auto_generated.data_a[15]
data_a[16] => altsyncram_p2f1:auto_generated.data_a[16]
data_a[17] => altsyncram_p2f1:auto_generated.data_a[17]
data_a[18] => altsyncram_p2f1:auto_generated.data_a[18]
data_a[19] => altsyncram_p2f1:auto_generated.data_a[19]
data_a[20] => altsyncram_p2f1:auto_generated.data_a[20]
data_a[21] => altsyncram_p2f1:auto_generated.data_a[21]
data_a[22] => altsyncram_p2f1:auto_generated.data_a[22]
data_a[23] => altsyncram_p2f1:auto_generated.data_a[23]
data_a[24] => altsyncram_p2f1:auto_generated.data_a[24]
data_a[25] => altsyncram_p2f1:auto_generated.data_a[25]
data_a[26] => altsyncram_p2f1:auto_generated.data_a[26]
data_a[27] => altsyncram_p2f1:auto_generated.data_a[27]
data_a[28] => altsyncram_p2f1:auto_generated.data_a[28]
data_a[29] => altsyncram_p2f1:auto_generated.data_a[29]
data_a[30] => altsyncram_p2f1:auto_generated.data_a[30]
data_a[31] => altsyncram_p2f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_p2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_p2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_p2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_p2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_p2f1:auto_generated.address_a[4]
address_b[0] => altsyncram_p2f1:auto_generated.address_b[0]
address_b[1] => altsyncram_p2f1:auto_generated.address_b[1]
address_b[2] => altsyncram_p2f1:auto_generated.address_b[2]
address_b[3] => altsyncram_p2f1:auto_generated.address_b[3]
address_b[4] => altsyncram_p2f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_p2f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_p2f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_p2f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_p2f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_p2f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_p2f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_p2f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_p2f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_p2f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_p2f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_p2f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_p2f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_p2f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_p2f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_p2f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_p2f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_p2f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_p2f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_p2f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_p2f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_p2f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_p2f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_p2f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_p2f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_p2f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_p2f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_p2f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_p2f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_p2f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_p2f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_p2f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_p2f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_q2f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q2f1:auto_generated.data_a[0]
data_a[1] => altsyncram_q2f1:auto_generated.data_a[1]
data_a[2] => altsyncram_q2f1:auto_generated.data_a[2]
data_a[3] => altsyncram_q2f1:auto_generated.data_a[3]
data_a[4] => altsyncram_q2f1:auto_generated.data_a[4]
data_a[5] => altsyncram_q2f1:auto_generated.data_a[5]
data_a[6] => altsyncram_q2f1:auto_generated.data_a[6]
data_a[7] => altsyncram_q2f1:auto_generated.data_a[7]
data_a[8] => altsyncram_q2f1:auto_generated.data_a[8]
data_a[9] => altsyncram_q2f1:auto_generated.data_a[9]
data_a[10] => altsyncram_q2f1:auto_generated.data_a[10]
data_a[11] => altsyncram_q2f1:auto_generated.data_a[11]
data_a[12] => altsyncram_q2f1:auto_generated.data_a[12]
data_a[13] => altsyncram_q2f1:auto_generated.data_a[13]
data_a[14] => altsyncram_q2f1:auto_generated.data_a[14]
data_a[15] => altsyncram_q2f1:auto_generated.data_a[15]
data_a[16] => altsyncram_q2f1:auto_generated.data_a[16]
data_a[17] => altsyncram_q2f1:auto_generated.data_a[17]
data_a[18] => altsyncram_q2f1:auto_generated.data_a[18]
data_a[19] => altsyncram_q2f1:auto_generated.data_a[19]
data_a[20] => altsyncram_q2f1:auto_generated.data_a[20]
data_a[21] => altsyncram_q2f1:auto_generated.data_a[21]
data_a[22] => altsyncram_q2f1:auto_generated.data_a[22]
data_a[23] => altsyncram_q2f1:auto_generated.data_a[23]
data_a[24] => altsyncram_q2f1:auto_generated.data_a[24]
data_a[25] => altsyncram_q2f1:auto_generated.data_a[25]
data_a[26] => altsyncram_q2f1:auto_generated.data_a[26]
data_a[27] => altsyncram_q2f1:auto_generated.data_a[27]
data_a[28] => altsyncram_q2f1:auto_generated.data_a[28]
data_a[29] => altsyncram_q2f1:auto_generated.data_a[29]
data_a[30] => altsyncram_q2f1:auto_generated.data_a[30]
data_a[31] => altsyncram_q2f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_q2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_q2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_q2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_q2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_q2f1:auto_generated.address_a[4]
address_b[0] => altsyncram_q2f1:auto_generated.address_b[0]
address_b[1] => altsyncram_q2f1:auto_generated.address_b[1]
address_b[2] => altsyncram_q2f1:auto_generated.address_b[2]
address_b[3] => altsyncram_q2f1:auto_generated.address_b[3]
address_b[4] => altsyncram_q2f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_q2f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_q2f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_q2f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_q2f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_q2f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_q2f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_q2f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_q2f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_q2f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_q2f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_q2f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_q2f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_q2f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_q2f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_q2f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_q2f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_q2f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_q2f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_q2f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_q2f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_q2f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_q2f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_q2f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_q2f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_q2f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_q2f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_q2f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_q2f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_q2f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_q2f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_q2f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_q2f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
clock => clock~0.IN1
data[0] => data[0]~13.IN1
data[1] => data[1]~12.IN1
data[2] => data[2]~11.IN1
data[3] => data[3]~10.IN1
data[4] => data[4]~9.IN1
data[5] => data[5]~8.IN1
data[6] => data[6]~7.IN1
data[7] => data[7]~6.IN1
data[8] => data[8]~5.IN1
data[9] => data[9]~4.IN1
data[10] => data[10]~3.IN1
data[11] => data[11]~2.IN1
data[12] => data[12]~1.IN1
data[13] => data[13]~0.IN1
rdaddress[0] => rdaddress[0]~5.IN1
rdaddress[1] => rdaddress[1]~4.IN1
rdaddress[2] => rdaddress[2]~3.IN1
rdaddress[3] => rdaddress[3]~2.IN1
rdaddress[4] => rdaddress[4]~1.IN1
rdaddress[5] => rdaddress[5]~0.IN1
wraddress[0] => wraddress[0]~5.IN1
wraddress[1] => wraddress[1]~4.IN1
wraddress[2] => wraddress[2]~3.IN1
wraddress[3] => wraddress[3]~2.IN1
wraddress[4] => wraddress[4]~1.IN1
wraddress[5] => wraddress[5]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_f9f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f9f1:auto_generated.data_a[0]
data_a[1] => altsyncram_f9f1:auto_generated.data_a[1]
data_a[2] => altsyncram_f9f1:auto_generated.data_a[2]
data_a[3] => altsyncram_f9f1:auto_generated.data_a[3]
data_a[4] => altsyncram_f9f1:auto_generated.data_a[4]
data_a[5] => altsyncram_f9f1:auto_generated.data_a[5]
data_a[6] => altsyncram_f9f1:auto_generated.data_a[6]
data_a[7] => altsyncram_f9f1:auto_generated.data_a[7]
data_a[8] => altsyncram_f9f1:auto_generated.data_a[8]
data_a[9] => altsyncram_f9f1:auto_generated.data_a[9]
data_a[10] => altsyncram_f9f1:auto_generated.data_a[10]
data_a[11] => altsyncram_f9f1:auto_generated.data_a[11]
data_a[12] => altsyncram_f9f1:auto_generated.data_a[12]
data_a[13] => altsyncram_f9f1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
address_a[0] => altsyncram_f9f1:auto_generated.address_a[0]
address_a[1] => altsyncram_f9f1:auto_generated.address_a[1]
address_a[2] => altsyncram_f9f1:auto_generated.address_a[2]
address_a[3] => altsyncram_f9f1:auto_generated.address_a[3]
address_a[4] => altsyncram_f9f1:auto_generated.address_a[4]
address_a[5] => altsyncram_f9f1:auto_generated.address_a[5]
address_b[0] => altsyncram_f9f1:auto_generated.address_b[0]
address_b[1] => altsyncram_f9f1:auto_generated.address_b[1]
address_b[2] => altsyncram_f9f1:auto_generated.address_b[2]
address_b[3] => altsyncram_f9f1:auto_generated.address_b[3]
address_b[4] => altsyncram_f9f1:auto_generated.address_b[4]
address_b[5] => altsyncram_f9f1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f9f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_b[0] <= altsyncram_f9f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_f9f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_f9f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_f9f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_f9f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_f9f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_f9f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_f9f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_f9f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_f9f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_f9f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_f9f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_f9f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_f9f1:auto_generated.q_b[13]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~8.IN1
rdaddress[1] => rdaddress[1]~7.IN1
rdaddress[2] => rdaddress[2]~6.IN1
rdaddress[3] => rdaddress[3]~5.IN1
rdaddress[4] => rdaddress[4]~4.IN1
rdaddress[5] => rdaddress[5]~3.IN1
rdaddress[6] => rdaddress[6]~2.IN1
rdaddress[7] => rdaddress[7]~1.IN1
rdaddress[8] => rdaddress[8]~0.IN1
wraddress[0] => wraddress[0]~8.IN1
wraddress[1] => wraddress[1]~7.IN1
wraddress[2] => wraddress[2]~6.IN1
wraddress[3] => wraddress[3]~5.IN1
wraddress[4] => wraddress[4]~4.IN1
wraddress[5] => wraddress[5]~3.IN1
wraddress[6] => wraddress[6]~2.IN1
wraddress[7] => wraddress[7]~1.IN1
wraddress[8] => wraddress[8]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_29f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_29f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_29f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_29f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_29f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_29f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_29f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_29f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_29f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_29f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_29f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_29f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_29f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_29f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_29f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_29f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_29f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_29f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_29f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_29f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_29f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_29f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_29f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_29f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_29f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_29f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_29f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_29f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_29f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_29f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_29f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_29f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_9vc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_9vc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_9vc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_9vc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_9vc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_9vc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_9vc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_9vc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_9vc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_9vc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_9vc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_9vc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_9vc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_9vc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_9vc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_9vc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_9vc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_9vc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_9vc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_9vc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_9vc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_9vc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_9vc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_9vc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_9vc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
A_mul_src1[0] => A_mul_src1[0]~31.IN1
A_mul_src1[1] => A_mul_src1[1]~30.IN1
A_mul_src1[2] => A_mul_src1[2]~29.IN1
A_mul_src1[3] => A_mul_src1[3]~28.IN1
A_mul_src1[4] => A_mul_src1[4]~27.IN1
A_mul_src1[5] => A_mul_src1[5]~26.IN1
A_mul_src1[6] => A_mul_src1[6]~25.IN1
A_mul_src1[7] => A_mul_src1[7]~24.IN1
A_mul_src1[8] => A_mul_src1[8]~23.IN1
A_mul_src1[9] => A_mul_src1[9]~22.IN1
A_mul_src1[10] => A_mul_src1[10]~21.IN1
A_mul_src1[11] => A_mul_src1[11]~20.IN1
A_mul_src1[12] => A_mul_src1[12]~19.IN1
A_mul_src1[13] => A_mul_src1[13]~18.IN1
A_mul_src1[14] => A_mul_src1[14]~17.IN1
A_mul_src1[15] => A_mul_src1[15]~16.IN1
A_mul_src1[16] => A_mul_src1[16]~15.IN1
A_mul_src1[17] => A_mul_src1[17]~14.IN1
A_mul_src1[18] => A_mul_src1[18]~13.IN1
A_mul_src1[19] => A_mul_src1[19]~12.IN1
A_mul_src1[20] => A_mul_src1[20]~11.IN1
A_mul_src1[21] => A_mul_src1[21]~10.IN1
A_mul_src1[22] => A_mul_src1[22]~9.IN1
A_mul_src1[23] => A_mul_src1[23]~8.IN1
A_mul_src1[24] => A_mul_src1[24]~7.IN1
A_mul_src1[25] => A_mul_src1[25]~6.IN1
A_mul_src1[26] => A_mul_src1[26]~5.IN1
A_mul_src1[27] => A_mul_src1[27]~4.IN1
A_mul_src1[28] => A_mul_src1[28]~3.IN1
A_mul_src1[29] => A_mul_src1[29]~2.IN1
A_mul_src1[30] => A_mul_src1[30]~1.IN1
A_mul_src1[31] => A_mul_src1[31]~0.IN1
A_mul_src2[0] => A_mul_src2[0]~15.IN2
A_mul_src2[1] => A_mul_src2[1]~14.IN2
A_mul_src2[2] => A_mul_src2[2]~13.IN2
A_mul_src2[3] => A_mul_src2[3]~12.IN2
A_mul_src2[4] => A_mul_src2[4]~11.IN2
A_mul_src2[5] => A_mul_src2[5]~10.IN2
A_mul_src2[6] => A_mul_src2[6]~9.IN2
A_mul_src2[7] => A_mul_src2[7]~8.IN2
A_mul_src2[8] => A_mul_src2[8]~7.IN2
A_mul_src2[9] => A_mul_src2[9]~6.IN2
A_mul_src2[10] => A_mul_src2[10]~5.IN2
A_mul_src2[11] => A_mul_src2[11]~4.IN2
A_mul_src2[12] => A_mul_src2[12]~3.IN2
A_mul_src2[13] => A_mul_src2[13]~2.IN2
A_mul_src2[14] => A_mul_src2[14]~1.IN2
A_mul_src2[15] => A_mul_src2[15]~0.IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk~0.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4cr2:auto_generated.result[0]
result[1] <= mult_add_4cr2:auto_generated.result[1]
result[2] <= mult_add_4cr2:auto_generated.result[2]
result[3] <= mult_add_4cr2:auto_generated.result[3]
result[4] <= mult_add_4cr2:auto_generated.result[4]
result[5] <= mult_add_4cr2:auto_generated.result[5]
result[6] <= mult_add_4cr2:auto_generated.result[6]
result[7] <= mult_add_4cr2:auto_generated.result[7]
result[8] <= mult_add_4cr2:auto_generated.result[8]
result[9] <= mult_add_4cr2:auto_generated.result[9]
result[10] <= mult_add_4cr2:auto_generated.result[10]
result[11] <= mult_add_4cr2:auto_generated.result[11]
result[12] <= mult_add_4cr2:auto_generated.result[12]
result[13] <= mult_add_4cr2:auto_generated.result[13]
result[14] <= mult_add_4cr2:auto_generated.result[14]
result[15] <= mult_add_4cr2:auto_generated.result[15]
result[16] <= mult_add_4cr2:auto_generated.result[16]
result[17] <= mult_add_4cr2:auto_generated.result[17]
result[18] <= mult_add_4cr2:auto_generated.result[18]
result[19] <= mult_add_4cr2:auto_generated.result[19]
result[20] <= mult_add_4cr2:auto_generated.result[20]
result[21] <= mult_add_4cr2:auto_generated.result[21]
result[22] <= mult_add_4cr2:auto_generated.result[22]
result[23] <= mult_add_4cr2:auto_generated.result[23]
result[24] <= mult_add_4cr2:auto_generated.result[24]
result[25] <= mult_add_4cr2:auto_generated.result[25]
result[26] <= mult_add_4cr2:auto_generated.result[26]
result[27] <= mult_add_4cr2:auto_generated.result[27]
result[28] <= mult_add_4cr2:auto_generated.result[28]
result[29] <= mult_add_4cr2:auto_generated.result[29]
result[30] <= mult_add_4cr2:auto_generated.result[30]
result[31] <= mult_add_4cr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6cr2:auto_generated.result[0]
result[1] <= mult_add_6cr2:auto_generated.result[1]
result[2] <= mult_add_6cr2:auto_generated.result[2]
result[3] <= mult_add_6cr2:auto_generated.result[3]
result[4] <= mult_add_6cr2:auto_generated.result[4]
result[5] <= mult_add_6cr2:auto_generated.result[5]
result[6] <= mult_add_6cr2:auto_generated.result[6]
result[7] <= mult_add_6cr2:auto_generated.result[7]
result[8] <= mult_add_6cr2:auto_generated.result[8]
result[9] <= mult_add_6cr2:auto_generated.result[9]
result[10] <= mult_add_6cr2:auto_generated.result[10]
result[11] <= mult_add_6cr2:auto_generated.result[11]
result[12] <= mult_add_6cr2:auto_generated.result[12]
result[13] <= mult_add_6cr2:auto_generated.result[13]
result[14] <= mult_add_6cr2:auto_generated.result[14]
result[15] <= mult_add_6cr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
A_cmp_result => A_cmp_result~0.IN1
A_ctrl_exception => A_ctrl_exception~0.IN1
A_ctrl_ld => A_ctrl_ld~0.IN1
A_ctrl_st => A_ctrl_st~0.IN1
A_en => A_en~0.IN2
A_mem_baddr[0] => A_mem_baddr[0]~22.IN1
A_mem_baddr[1] => A_mem_baddr[1]~21.IN1
A_mem_baddr[2] => A_mem_baddr[2]~20.IN1
A_mem_baddr[3] => A_mem_baddr[3]~19.IN1
A_mem_baddr[4] => A_mem_baddr[4]~18.IN1
A_mem_baddr[5] => A_mem_baddr[5]~17.IN1
A_mem_baddr[6] => A_mem_baddr[6]~16.IN1
A_mem_baddr[7] => A_mem_baddr[7]~15.IN1
A_mem_baddr[8] => A_mem_baddr[8]~14.IN1
A_mem_baddr[9] => A_mem_baddr[9]~13.IN1
A_mem_baddr[10] => A_mem_baddr[10]~12.IN1
A_mem_baddr[11] => A_mem_baddr[11]~11.IN1
A_mem_baddr[12] => A_mem_baddr[12]~10.IN1
A_mem_baddr[13] => A_mem_baddr[13]~9.IN1
A_mem_baddr[14] => A_mem_baddr[14]~8.IN1
A_mem_baddr[15] => A_mem_baddr[15]~7.IN1
A_mem_baddr[16] => A_mem_baddr[16]~6.IN1
A_mem_baddr[17] => A_mem_baddr[17]~5.IN1
A_mem_baddr[18] => A_mem_baddr[18]~4.IN1
A_mem_baddr[19] => A_mem_baddr[19]~3.IN1
A_mem_baddr[20] => A_mem_baddr[20]~2.IN1
A_mem_baddr[21] => A_mem_baddr[21]~1.IN1
A_mem_baddr[22] => A_mem_baddr[22]~0.IN1
A_op_beq => A_op_beq~0.IN1
A_op_bge => A_op_bge~0.IN1
A_op_bgeu => A_op_bgeu~0.IN1
A_op_blt => A_op_blt~0.IN1
A_op_bltu => A_op_bltu~0.IN1
A_op_bne => A_op_bne~0.IN1
A_op_br => A_op_br~0.IN1
A_op_bret => A_op_bret~0.IN1
A_op_call => A_op_call~0.IN1
A_op_callr => A_op_callr~0.IN1
A_op_eret => A_op_eret~0.IN1
A_op_jmp => A_op_jmp~0.IN1
A_op_jmpi => A_op_jmpi~0.IN1
A_op_ret => A_op_ret~0.IN1
A_pcb[0] => A_pcb[0]~22.IN1
A_pcb[1] => A_pcb[1]~21.IN1
A_pcb[2] => A_pcb[2]~20.IN1
A_pcb[3] => A_pcb[3]~19.IN1
A_pcb[4] => A_pcb[4]~18.IN1
A_pcb[5] => A_pcb[5]~17.IN1
A_pcb[6] => A_pcb[6]~16.IN1
A_pcb[7] => A_pcb[7]~15.IN1
A_pcb[8] => A_pcb[8]~14.IN1
A_pcb[9] => A_pcb[9]~13.IN1
A_pcb[10] => A_pcb[10]~12.IN1
A_pcb[11] => A_pcb[11]~11.IN1
A_pcb[12] => A_pcb[12]~10.IN1
A_pcb[13] => A_pcb[13]~9.IN1
A_pcb[14] => A_pcb[14]~8.IN1
A_pcb[15] => A_pcb[15]~7.IN1
A_pcb[16] => A_pcb[16]~6.IN1
A_pcb[17] => A_pcb[17]~5.IN1
A_pcb[18] => A_pcb[18]~4.IN1
A_pcb[19] => A_pcb[19]~3.IN1
A_pcb[20] => A_pcb[20]~2.IN1
A_pcb[21] => A_pcb[21]~1.IN1
A_pcb[22] => A_pcb[22]~0.IN1
A_st_data[0] => A_st_data[0]~31.IN1
A_st_data[1] => A_st_data[1]~30.IN1
A_st_data[2] => A_st_data[2]~29.IN1
A_st_data[3] => A_st_data[3]~28.IN1
A_st_data[4] => A_st_data[4]~27.IN1
A_st_data[5] => A_st_data[5]~26.IN1
A_st_data[6] => A_st_data[6]~25.IN1
A_st_data[7] => A_st_data[7]~24.IN1
A_st_data[8] => A_st_data[8]~23.IN1
A_st_data[9] => A_st_data[9]~22.IN1
A_st_data[10] => A_st_data[10]~21.IN1
A_st_data[11] => A_st_data[11]~20.IN1
A_st_data[12] => A_st_data[12]~19.IN1
A_st_data[13] => A_st_data[13]~18.IN1
A_st_data[14] => A_st_data[14]~17.IN1
A_st_data[15] => A_st_data[15]~16.IN1
A_st_data[16] => A_st_data[16]~15.IN1
A_st_data[17] => A_st_data[17]~14.IN1
A_st_data[18] => A_st_data[18]~13.IN1
A_st_data[19] => A_st_data[19]~12.IN1
A_st_data[20] => A_st_data[20]~11.IN1
A_st_data[21] => A_st_data[21]~10.IN1
A_st_data[22] => A_st_data[22]~9.IN1
A_st_data[23] => A_st_data[23]~8.IN1
A_st_data[24] => A_st_data[24]~7.IN1
A_st_data[25] => A_st_data[25]~6.IN1
A_st_data[26] => A_st_data[26]~5.IN1
A_st_data[27] => A_st_data[27]~4.IN1
A_st_data[28] => A_st_data[28]~3.IN1
A_st_data[29] => A_st_data[29]~2.IN1
A_st_data[30] => A_st_data[30]~1.IN1
A_st_data[31] => A_st_data[31]~0.IN1
A_valid => A_valid~0.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0]~31.IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1]~30.IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2]~29.IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3]~28.IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4]~27.IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5]~26.IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6]~25.IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7]~24.IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8]~23.IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9]~22.IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10]~21.IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11]~20.IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12]~19.IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13]~18.IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14]~17.IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15]~16.IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16]~15.IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17]~14.IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18]~13.IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19]~12.IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20]~11.IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21]~10.IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22]~9.IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23]~8.IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24]~7.IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25]~6.IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26]~5.IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27]~4.IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28]~3.IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29]~2.IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30]~1.IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31]~0.IN2
D_en => D_en~0.IN1
E_en => E_en~0.IN1
E_valid => E_valid~0.IN1
F_pc[0] => F_pc[0]~20.IN1
F_pc[1] => F_pc[1]~19.IN1
F_pc[2] => F_pc[2]~18.IN1
F_pc[3] => F_pc[3]~17.IN1
F_pc[4] => F_pc[4]~16.IN1
F_pc[5] => F_pc[5]~15.IN1
F_pc[6] => F_pc[6]~14.IN1
F_pc[7] => F_pc[7]~13.IN1
F_pc[8] => F_pc[8]~12.IN1
F_pc[9] => F_pc[9]~11.IN1
F_pc[10] => F_pc[10]~10.IN1
F_pc[11] => F_pc[11]~9.IN1
F_pc[12] => F_pc[12]~8.IN1
F_pc[13] => F_pc[13]~7.IN1
F_pc[14] => F_pc[14]~6.IN1
F_pc[15] => F_pc[15]~5.IN1
F_pc[16] => F_pc[16]~4.IN1
F_pc[17] => F_pc[17]~3.IN1
F_pc[18] => F_pc[18]~2.IN1
F_pc[19] => F_pc[19]~1.IN1
F_pc[20] => F_pc[20]~0.IN1
M_en => M_en~0.IN1
address[0] => address[0]~8.IN2
address[1] => address[1]~7.IN2
address[2] => address[2]~6.IN2
address[3] => address[3]~5.IN2
address[4] => address[4]~4.IN2
address[5] => address[5]~3.IN2
address[6] => address[6]~2.IN2
address[7] => address[7]~1.IN2
address[8] => address[8]~0.IN2
begintransfer => begintransfer~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => chipselect~0.IN2
clk => clk~0.IN12
clkx2 => clkx2~0.IN1
debugaccess => debugaccess~0.IN2
hbreak_enabled => hbreak_enabled~0.IN1
reset => reset~0.IN1
reset_n => reset_n~0.IN8
test_ending => test_ending~0.IN1
test_has_ended => test_has_ended~0.IN1
write => write~0.IN2
writedata[0] => writedata[0]~31.IN2
writedata[1] => writedata[1]~30.IN2
writedata[2] => writedata[2]~29.IN2
writedata[3] => writedata[3]~28.IN2
writedata[4] => writedata[4]~27.IN2
writedata[5] => writedata[5]~26.IN2
writedata[6] => writedata[6]~25.IN2
writedata[7] => writedata[7]~24.IN2
writedata[8] => writedata[8]~23.IN2
writedata[9] => writedata[9]~22.IN2
writedata[10] => writedata[10]~21.IN2
writedata[11] => writedata[11]~20.IN2
writedata[12] => writedata[12]~19.IN2
writedata[13] => writedata[13]~18.IN2
writedata[14] => writedata[14]~17.IN2
writedata[15] => writedata[15]~16.IN2
writedata[16] => writedata[16]~15.IN2
writedata[17] => writedata[17]~14.IN2
writedata[18] => writedata[18]~13.IN2
writedata[19] => writedata[19]~12.IN2
writedata[20] => writedata[20]~11.IN2
writedata[21] => writedata[21]~10.IN2
writedata[22] => writedata[22]~9.IN2
writedata[23] => writedata[23]~8.IN2
writedata[24] => writedata[24]~7.IN2
writedata[25] => writedata[25]~6.IN2
writedata[26] => writedata[26]~5.IN2
writedata[27] => writedata[27]~4.IN2
writedata[28] => writedata[28]~3.IN2
writedata[29] => writedata[29]~2.IN2
writedata[30] => writedata[30]~1.IN2
writedata[31] => writedata[31]~0.IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~0.DB_MAX_OUTPUT_PORT_TYPE
tr_clk <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_clk
tr_data[0] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[1] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[2] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[3] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[4] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[5] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[6] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[7] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[8] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[9] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[10] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[11] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[12] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[13] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[14] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[15] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[16] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
tr_data[17] <= cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.tr_data
trigout <= trigout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => resetlatch~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_go~reg0.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => always0~0.IN0
hbreak_enabled => always0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent~0.OUTPUTSELECT
jdo[19] => probepresent~1.OUTPUTSELECT
jdo[20] => jtag_break~0.OUTPUTSELECT
jdo[21] => jtag_break~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1~3.IN0
jdo[24] => resetlatch~0.OUTPUTSELECT
jdo[25] => always1~1.IN1
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_go~reg0.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1~2.IN1
ocireg_mrs => always1~0.IN0
reset => resetlatch~1.OUTPUTSELECT
reset => jtag_break~3.OUTPUTSELECT
st_ready_test_idle => monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => always1~3.IN1
take_action_ocimem_a => always1~1.IN0
take_action_ocimem_a => resetlatch~2.OUTPUTSELECT
take_action_ocimem_a => jtag_break~4.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1~2.IN0
take_action_ocireg => always1~0.IN1
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
address[8] => comb~2.IN1
begintransfer => avalon.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => comb~0.IN0
clk => clk~0.IN2
debugaccess => comb~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg~127.DATAB
jdo[4] => MonDReg~126.DATAB
jdo[5] => MonDReg~125.DATAB
jdo[6] => MonDReg~124.DATAB
jdo[7] => MonDReg~123.DATAB
jdo[8] => MonDReg~122.DATAB
jdo[9] => MonDReg~121.DATAB
jdo[10] => MonDReg~120.DATAB
jdo[11] => MonDReg~119.DATAB
jdo[12] => MonDReg~118.DATAB
jdo[13] => MonDReg~117.DATAB
jdo[14] => MonDReg~116.DATAB
jdo[15] => MonDReg~115.DATAB
jdo[16] => MonDReg~114.DATAB
jdo[17] => MonAReg~17.DATAB
jdo[17] => MonDReg~113.DATAB
jdo[18] => MonDReg~112.DATAB
jdo[19] => MonDReg~111.DATAB
jdo[20] => MonDReg~110.DATAB
jdo[21] => MonDReg~109.DATAB
jdo[22] => MonDReg~108.DATAB
jdo[23] => MonDReg~107.DATAB
jdo[24] => MonDReg~106.DATAB
jdo[25] => MonDReg~105.DATAB
jdo[26] => MonAReg~25.DATAB
jdo[26] => MonDReg~104.DATAB
jdo[27] => MonAReg~24.DATAB
jdo[27] => MonDReg~103.DATAB
jdo[28] => MonAReg~23.DATAB
jdo[28] => MonDReg~102.DATAB
jdo[29] => MonAReg~22.DATAB
jdo[29] => MonDReg~101.DATAB
jdo[30] => MonAReg~21.DATAB
jdo[30] => MonDReg~100.DATAB
jdo[31] => MonAReg~20.DATAB
jdo[31] => MonDReg~99.DATAB
jdo[32] => MonAReg~19.DATAB
jdo[32] => MonDReg~98.DATAB
jdo[33] => MonAReg~18.DATAB
jdo[33] => MonDReg~97.DATAB
jdo[34] => MonDReg~96.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[0]~reg0.ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => MonDReg~159.OUTPUTSELECT
take_action_ocimem_a => MonDReg~158.OUTPUTSELECT
take_action_ocimem_a => MonDReg~157.OUTPUTSELECT
take_action_ocimem_a => MonDReg~156.OUTPUTSELECT
take_action_ocimem_a => MonDReg~155.OUTPUTSELECT
take_action_ocimem_a => MonDReg~154.OUTPUTSELECT
take_action_ocimem_a => MonDReg~153.OUTPUTSELECT
take_action_ocimem_a => MonDReg~152.OUTPUTSELECT
take_action_ocimem_a => MonDReg~151.OUTPUTSELECT
take_action_ocimem_a => MonDReg~150.OUTPUTSELECT
take_action_ocimem_a => MonDReg~149.OUTPUTSELECT
take_action_ocimem_a => MonDReg~148.OUTPUTSELECT
take_action_ocimem_a => MonDReg~147.OUTPUTSELECT
take_action_ocimem_a => MonDReg~146.OUTPUTSELECT
take_action_ocimem_a => MonDReg~145.OUTPUTSELECT
take_action_ocimem_a => MonDReg~144.OUTPUTSELECT
take_action_ocimem_a => MonDReg~143.OUTPUTSELECT
take_action_ocimem_a => MonDReg~142.OUTPUTSELECT
take_action_ocimem_a => MonDReg~141.OUTPUTSELECT
take_action_ocimem_a => MonDReg~140.OUTPUTSELECT
take_action_ocimem_a => MonDReg~139.OUTPUTSELECT
take_action_ocimem_a => MonDReg~138.OUTPUTSELECT
take_action_ocimem_a => MonDReg~137.OUTPUTSELECT
take_action_ocimem_a => MonDReg~136.OUTPUTSELECT
take_action_ocimem_a => MonDReg~135.OUTPUTSELECT
take_action_ocimem_a => MonDReg~134.OUTPUTSELECT
take_action_ocimem_a => MonDReg~133.OUTPUTSELECT
take_action_ocimem_a => MonDReg~132.OUTPUTSELECT
take_action_ocimem_a => MonDReg~131.OUTPUTSELECT
take_action_ocimem_a => MonDReg~130.OUTPUTSELECT
take_action_ocimem_a => MonDReg~129.OUTPUTSELECT
take_action_ocimem_a => MonDReg~128.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => MonDReg~127.OUTPUTSELECT
take_action_ocimem_b => MonDReg~126.OUTPUTSELECT
take_action_ocimem_b => MonDReg~125.OUTPUTSELECT
take_action_ocimem_b => MonDReg~124.OUTPUTSELECT
take_action_ocimem_b => MonDReg~123.OUTPUTSELECT
take_action_ocimem_b => MonDReg~122.OUTPUTSELECT
take_action_ocimem_b => MonDReg~121.OUTPUTSELECT
take_action_ocimem_b => MonDReg~120.OUTPUTSELECT
take_action_ocimem_b => MonDReg~119.OUTPUTSELECT
take_action_ocimem_b => MonDReg~118.OUTPUTSELECT
take_action_ocimem_b => MonDReg~117.OUTPUTSELECT
take_action_ocimem_b => MonDReg~116.OUTPUTSELECT
take_action_ocimem_b => MonDReg~115.OUTPUTSELECT
take_action_ocimem_b => MonDReg~114.OUTPUTSELECT
take_action_ocimem_b => MonDReg~113.OUTPUTSELECT
take_action_ocimem_b => MonDReg~112.OUTPUTSELECT
take_action_ocimem_b => MonDReg~111.OUTPUTSELECT
take_action_ocimem_b => MonDReg~110.OUTPUTSELECT
take_action_ocimem_b => MonDReg~109.OUTPUTSELECT
take_action_ocimem_b => MonDReg~108.OUTPUTSELECT
take_action_ocimem_b => MonDReg~107.OUTPUTSELECT
take_action_ocimem_b => MonDReg~106.OUTPUTSELECT
take_action_ocimem_b => MonDReg~105.OUTPUTSELECT
take_action_ocimem_b => MonDReg~104.OUTPUTSELECT
take_action_ocimem_b => MonDReg~103.OUTPUTSELECT
take_action_ocimem_b => MonDReg~102.OUTPUTSELECT
take_action_ocimem_b => MonDReg~101.OUTPUTSELECT
take_action_ocimem_b => MonDReg~100.OUTPUTSELECT
take_action_ocimem_b => MonDReg~99.OUTPUTSELECT
take_action_ocimem_b => MonDReg~98.OUTPUTSELECT
take_action_ocimem_b => MonDReg~97.OUTPUTSELECT
take_action_ocimem_b => MonDReg~96.OUTPUTSELECT
take_action_ocimem_b => MonAReg~16.OUTPUTSELECT
take_action_ocimem_b => MonAReg~15.OUTPUTSELECT
take_action_ocimem_b => MonAReg~14.OUTPUTSELECT
take_action_ocimem_b => MonAReg~13.OUTPUTSELECT
take_action_ocimem_b => MonAReg~12.OUTPUTSELECT
take_action_ocimem_b => MonAReg~11.OUTPUTSELECT
take_action_ocimem_b => MonAReg~10.OUTPUTSELECT
take_action_ocimem_b => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_no_action_ocimem_a => MonWr~3.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~191.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~190.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~189.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~188.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~187.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~186.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~185.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~184.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~183.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~182.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~181.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~180.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~179.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~178.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~177.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~176.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~175.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~174.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~173.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~172.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~171.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~170.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~169.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~168.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~167.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~166.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~165.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~164.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~163.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~162.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~161.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~160.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~34.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~33.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~32.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~31.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~30.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~29.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~28.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~27.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
write => comb~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
MonDReg[0] <= MonDReg[0]~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1]~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2]~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3]~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4]~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5]~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6]~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7]~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8]~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9]~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10]~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11]~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12]~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13]~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14]~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15]~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16]~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17]~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18]~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19]~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20]~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21]~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22]~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23]~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24]~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25]~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26]~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27]~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28]~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29]~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30]~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31]~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0]~7.IN1
address_a[1] => address_a[1]~6.IN1
address_a[2] => address_a[2]~5.IN1
address_a[3] => address_a[3]~4.IN1
address_a[4] => address_a[4]~3.IN1
address_a[5] => address_a[5]~2.IN1
address_a[6] => address_a[6]~1.IN1
address_a[7] => address_a[7]~0.IN1
address_b[0] => address_b[0]~7.IN1
address_b[1] => address_b[1]~6.IN1
address_b[2] => address_b[2]~5.IN1
address_b[3] => address_b[3]~4.IN1
address_b[4] => address_b[4]~3.IN1
address_b[5] => address_b[5]~2.IN1
address_b[6] => address_b[6]~1.IN1
address_b[7] => address_b[7]~0.IN1
byteena_a[0] => byteena_a[0]~3.IN1
byteena_a[1] => byteena_a[1]~2.IN1
byteena_a[2] => byteena_a[2]~1.IN1
byteena_a[3] => byteena_a[3]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~31.IN1
data_a[1] => data_a[1]~30.IN1
data_a[2] => data_a[2]~29.IN1
data_a[3] => data_a[3]~28.IN1
data_a[4] => data_a[4]~27.IN1
data_a[5] => data_a[5]~26.IN1
data_a[6] => data_a[6]~25.IN1
data_a[7] => data_a[7]~24.IN1
data_a[8] => data_a[8]~23.IN1
data_a[9] => data_a[9]~22.IN1
data_a[10] => data_a[10]~21.IN1
data_a[11] => data_a[11]~20.IN1
data_a[12] => data_a[12]~19.IN1
data_a[13] => data_a[13]~18.IN1
data_a[14] => data_a[14]~17.IN1
data_a[15] => data_a[15]~16.IN1
data_a[16] => data_a[16]~15.IN1
data_a[17] => data_a[17]~14.IN1
data_a[18] => data_a[18]~13.IN1
data_a[19] => data_a[19]~12.IN1
data_a[20] => data_a[20]~11.IN1
data_a[21] => data_a[21]~10.IN1
data_a[22] => data_a[22]~9.IN1
data_a[23] => data_a[23]~8.IN1
data_a[24] => data_a[24]~7.IN1
data_a[25] => data_a[25]~6.IN1
data_a[26] => data_a[26]~5.IN1
data_a[27] => data_a[27]~4.IN1
data_a[28] => data_a[28]~3.IN1
data_a[29] => data_a[29]~2.IN1
data_a[30] => data_a[30]~1.IN1
data_a[31] => data_a[31]~0.IN1
data_b[0] => data_b[0]~31.IN1
data_b[1] => data_b[1]~30.IN1
data_b[2] => data_b[2]~29.IN1
data_b[3] => data_b[3]~28.IN1
data_b[4] => data_b[4]~27.IN1
data_b[5] => data_b[5]~26.IN1
data_b[6] => data_b[6]~25.IN1
data_b[7] => data_b[7]~24.IN1
data_b[8] => data_b[8]~23.IN1
data_b[9] => data_b[9]~22.IN1
data_b[10] => data_b[10]~21.IN1
data_b[11] => data_b[11]~20.IN1
data_b[12] => data_b[12]~19.IN1
data_b[13] => data_b[13]~18.IN1
data_b[14] => data_b[14]~17.IN1
data_b[15] => data_b[15]~16.IN1
data_b[16] => data_b[16]~15.IN1
data_b[17] => data_b[17]~14.IN1
data_b[18] => data_b[18]~13.IN1
data_b[19] => data_b[19]~12.IN1
data_b[20] => data_b[20]~11.IN1
data_b[21] => data_b[21]~10.IN1
data_b[22] => data_b[22]~9.IN1
data_b[23] => data_b[23]~8.IN1
data_b[24] => data_b[24]~7.IN1
data_b[25] => data_b[25]~6.IN1
data_b[26] => data_b[26]~5.IN1
data_b[27] => data_b[27]~4.IN1
data_b[28] => data_b[28]~3.IN1
data_b[29] => data_b[29]~2.IN1
data_b[30] => data_b[30]~1.IN1
data_b[31] => data_b[31]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_t072:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_t072:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t072:auto_generated.data_a[0]
data_a[1] => altsyncram_t072:auto_generated.data_a[1]
data_a[2] => altsyncram_t072:auto_generated.data_a[2]
data_a[3] => altsyncram_t072:auto_generated.data_a[3]
data_a[4] => altsyncram_t072:auto_generated.data_a[4]
data_a[5] => altsyncram_t072:auto_generated.data_a[5]
data_a[6] => altsyncram_t072:auto_generated.data_a[6]
data_a[7] => altsyncram_t072:auto_generated.data_a[7]
data_a[8] => altsyncram_t072:auto_generated.data_a[8]
data_a[9] => altsyncram_t072:auto_generated.data_a[9]
data_a[10] => altsyncram_t072:auto_generated.data_a[10]
data_a[11] => altsyncram_t072:auto_generated.data_a[11]
data_a[12] => altsyncram_t072:auto_generated.data_a[12]
data_a[13] => altsyncram_t072:auto_generated.data_a[13]
data_a[14] => altsyncram_t072:auto_generated.data_a[14]
data_a[15] => altsyncram_t072:auto_generated.data_a[15]
data_a[16] => altsyncram_t072:auto_generated.data_a[16]
data_a[17] => altsyncram_t072:auto_generated.data_a[17]
data_a[18] => altsyncram_t072:auto_generated.data_a[18]
data_a[19] => altsyncram_t072:auto_generated.data_a[19]
data_a[20] => altsyncram_t072:auto_generated.data_a[20]
data_a[21] => altsyncram_t072:auto_generated.data_a[21]
data_a[22] => altsyncram_t072:auto_generated.data_a[22]
data_a[23] => altsyncram_t072:auto_generated.data_a[23]
data_a[24] => altsyncram_t072:auto_generated.data_a[24]
data_a[25] => altsyncram_t072:auto_generated.data_a[25]
data_a[26] => altsyncram_t072:auto_generated.data_a[26]
data_a[27] => altsyncram_t072:auto_generated.data_a[27]
data_a[28] => altsyncram_t072:auto_generated.data_a[28]
data_a[29] => altsyncram_t072:auto_generated.data_a[29]
data_a[30] => altsyncram_t072:auto_generated.data_a[30]
data_a[31] => altsyncram_t072:auto_generated.data_a[31]
data_b[0] => altsyncram_t072:auto_generated.data_b[0]
data_b[1] => altsyncram_t072:auto_generated.data_b[1]
data_b[2] => altsyncram_t072:auto_generated.data_b[2]
data_b[3] => altsyncram_t072:auto_generated.data_b[3]
data_b[4] => altsyncram_t072:auto_generated.data_b[4]
data_b[5] => altsyncram_t072:auto_generated.data_b[5]
data_b[6] => altsyncram_t072:auto_generated.data_b[6]
data_b[7] => altsyncram_t072:auto_generated.data_b[7]
data_b[8] => altsyncram_t072:auto_generated.data_b[8]
data_b[9] => altsyncram_t072:auto_generated.data_b[9]
data_b[10] => altsyncram_t072:auto_generated.data_b[10]
data_b[11] => altsyncram_t072:auto_generated.data_b[11]
data_b[12] => altsyncram_t072:auto_generated.data_b[12]
data_b[13] => altsyncram_t072:auto_generated.data_b[13]
data_b[14] => altsyncram_t072:auto_generated.data_b[14]
data_b[15] => altsyncram_t072:auto_generated.data_b[15]
data_b[16] => altsyncram_t072:auto_generated.data_b[16]
data_b[17] => altsyncram_t072:auto_generated.data_b[17]
data_b[18] => altsyncram_t072:auto_generated.data_b[18]
data_b[19] => altsyncram_t072:auto_generated.data_b[19]
data_b[20] => altsyncram_t072:auto_generated.data_b[20]
data_b[21] => altsyncram_t072:auto_generated.data_b[21]
data_b[22] => altsyncram_t072:auto_generated.data_b[22]
data_b[23] => altsyncram_t072:auto_generated.data_b[23]
data_b[24] => altsyncram_t072:auto_generated.data_b[24]
data_b[25] => altsyncram_t072:auto_generated.data_b[25]
data_b[26] => altsyncram_t072:auto_generated.data_b[26]
data_b[27] => altsyncram_t072:auto_generated.data_b[27]
data_b[28] => altsyncram_t072:auto_generated.data_b[28]
data_b[29] => altsyncram_t072:auto_generated.data_b[29]
data_b[30] => altsyncram_t072:auto_generated.data_b[30]
data_b[31] => altsyncram_t072:auto_generated.data_b[31]
address_a[0] => altsyncram_t072:auto_generated.address_a[0]
address_a[1] => altsyncram_t072:auto_generated.address_a[1]
address_a[2] => altsyncram_t072:auto_generated.address_a[2]
address_a[3] => altsyncram_t072:auto_generated.address_a[3]
address_a[4] => altsyncram_t072:auto_generated.address_a[4]
address_a[5] => altsyncram_t072:auto_generated.address_a[5]
address_a[6] => altsyncram_t072:auto_generated.address_a[6]
address_a[7] => altsyncram_t072:auto_generated.address_a[7]
address_b[0] => altsyncram_t072:auto_generated.address_b[0]
address_b[1] => altsyncram_t072:auto_generated.address_b[1]
address_b[2] => altsyncram_t072:auto_generated.address_b[2]
address_b[3] => altsyncram_t072:auto_generated.address_b[3]
address_b[4] => altsyncram_t072:auto_generated.address_b[4]
address_b[5] => altsyncram_t072:auto_generated.address_b[5]
address_b[6] => altsyncram_t072:auto_generated.address_b[6]
address_b[7] => altsyncram_t072:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t072:auto_generated.clock0
clock1 => altsyncram_t072:auto_generated.clock1
clocken0 => altsyncram_t072:auto_generated.clocken0
clocken1 => altsyncram_t072:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t072:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t072:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t072:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t072:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t072:auto_generated.q_a[0]
q_a[1] <= altsyncram_t072:auto_generated.q_a[1]
q_a[2] <= altsyncram_t072:auto_generated.q_a[2]
q_a[3] <= altsyncram_t072:auto_generated.q_a[3]
q_a[4] <= altsyncram_t072:auto_generated.q_a[4]
q_a[5] <= altsyncram_t072:auto_generated.q_a[5]
q_a[6] <= altsyncram_t072:auto_generated.q_a[6]
q_a[7] <= altsyncram_t072:auto_generated.q_a[7]
q_a[8] <= altsyncram_t072:auto_generated.q_a[8]
q_a[9] <= altsyncram_t072:auto_generated.q_a[9]
q_a[10] <= altsyncram_t072:auto_generated.q_a[10]
q_a[11] <= altsyncram_t072:auto_generated.q_a[11]
q_a[12] <= altsyncram_t072:auto_generated.q_a[12]
q_a[13] <= altsyncram_t072:auto_generated.q_a[13]
q_a[14] <= altsyncram_t072:auto_generated.q_a[14]
q_a[15] <= altsyncram_t072:auto_generated.q_a[15]
q_a[16] <= altsyncram_t072:auto_generated.q_a[16]
q_a[17] <= altsyncram_t072:auto_generated.q_a[17]
q_a[18] <= altsyncram_t072:auto_generated.q_a[18]
q_a[19] <= altsyncram_t072:auto_generated.q_a[19]
q_a[20] <= altsyncram_t072:auto_generated.q_a[20]
q_a[21] <= altsyncram_t072:auto_generated.q_a[21]
q_a[22] <= altsyncram_t072:auto_generated.q_a[22]
q_a[23] <= altsyncram_t072:auto_generated.q_a[23]
q_a[24] <= altsyncram_t072:auto_generated.q_a[24]
q_a[25] <= altsyncram_t072:auto_generated.q_a[25]
q_a[26] <= altsyncram_t072:auto_generated.q_a[26]
q_a[27] <= altsyncram_t072:auto_generated.q_a[27]
q_a[28] <= altsyncram_t072:auto_generated.q_a[28]
q_a[29] <= altsyncram_t072:auto_generated.q_a[29]
q_a[30] <= altsyncram_t072:auto_generated.q_a[30]
q_a[31] <= altsyncram_t072:auto_generated.q_a[31]
q_b[0] <= altsyncram_t072:auto_generated.q_b[0]
q_b[1] <= altsyncram_t072:auto_generated.q_b[1]
q_b[2] <= altsyncram_t072:auto_generated.q_b[2]
q_b[3] <= altsyncram_t072:auto_generated.q_b[3]
q_b[4] <= altsyncram_t072:auto_generated.q_b[4]
q_b[5] <= altsyncram_t072:auto_generated.q_b[5]
q_b[6] <= altsyncram_t072:auto_generated.q_b[6]
q_b[7] <= altsyncram_t072:auto_generated.q_b[7]
q_b[8] <= altsyncram_t072:auto_generated.q_b[8]
q_b[9] <= altsyncram_t072:auto_generated.q_b[9]
q_b[10] <= altsyncram_t072:auto_generated.q_b[10]
q_b[11] <= altsyncram_t072:auto_generated.q_b[11]
q_b[12] <= altsyncram_t072:auto_generated.q_b[12]
q_b[13] <= altsyncram_t072:auto_generated.q_b[13]
q_b[14] <= altsyncram_t072:auto_generated.q_b[14]
q_b[15] <= altsyncram_t072:auto_generated.q_b[15]
q_b[16] <= altsyncram_t072:auto_generated.q_b[16]
q_b[17] <= altsyncram_t072:auto_generated.q_b[17]
q_b[18] <= altsyncram_t072:auto_generated.q_b[18]
q_b[19] <= altsyncram_t072:auto_generated.q_b[19]
q_b[20] <= altsyncram_t072:auto_generated.q_b[20]
q_b[21] <= altsyncram_t072:auto_generated.q_b[21]
q_b[22] <= altsyncram_t072:auto_generated.q_b[22]
q_b[23] <= altsyncram_t072:auto_generated.q_b[23]
q_b[24] <= altsyncram_t072:auto_generated.q_b[24]
q_b[25] <= altsyncram_t072:auto_generated.q_b[25]
q_b[26] <= altsyncram_t072:auto_generated.q_b[26]
q_b[27] <= altsyncram_t072:auto_generated.q_b[27]
q_b[28] <= altsyncram_t072:auto_generated.q_b[28]
q_b[29] <= altsyncram_t072:auto_generated.q_b[29]
q_b[30] <= altsyncram_t072:auto_generated.q_b[30]
q_b[31] <= altsyncram_t072:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[1] => Equal0.IN2
address[1] => Equal1.IN2
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[3] => Equal0.IN4
address[3] => Equal1.IN4
address[4] => Equal0.IN5
address[4] => Equal1.IN5
address[5] => Equal0.IN6
address[5] => Equal1.IN6
address[6] => Equal0.IN7
address[6] => Equal1.IN7
address[7] => Equal0.IN8
address[7] => Equal1.IN8
address[8] => Equal0.IN0
address[8] => Equal1.IN1
chipselect => write_strobe~0.IN0
clk => oci_single_step_mode~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[0]~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata~63.DATAB
monitor_go => oci_reg_readdata~61.DATAB
monitor_ready => oci_reg_readdata~62.DATAB
reset_n => oci_single_step_mode~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[0]~reg0.PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => xbrk_ctrl0[7]~reg0.CLK
clk => xbrk_ctrl0[6]~reg0.CLK
clk => xbrk_ctrl0[5]~reg0.CLK
clk => xbrk_ctrl0[4]~reg0.CLK
clk => xbrk_ctrl0[3]~reg0.CLK
clk => xbrk_ctrl0[2]~reg0.CLK
clk => xbrk_ctrl0[1]~reg0.CLK
clk => xbrk_ctrl0[0]~reg0.CLK
clk => xbrk_ctrl1[7]~reg0.CLK
clk => xbrk_ctrl1[6]~reg0.CLK
clk => xbrk_ctrl1[5]~reg0.CLK
clk => xbrk_ctrl1[4]~reg0.CLK
clk => xbrk_ctrl1[3]~reg0.CLK
clk => xbrk_ctrl1[2]~reg0.CLK
clk => xbrk_ctrl1[1]~reg0.CLK
clk => xbrk_ctrl1[0]~reg0.CLK
clk => xbrk_ctrl2[7]~reg0.CLK
clk => xbrk_ctrl2[6]~reg0.CLK
clk => xbrk_ctrl2[5]~reg0.CLK
clk => xbrk_ctrl2[4]~reg0.CLK
clk => xbrk_ctrl2[3]~reg0.CLK
clk => xbrk_ctrl2[2]~reg0.CLK
clk => xbrk_ctrl2[1]~reg0.CLK
clk => xbrk_ctrl2[0]~reg0.CLK
clk => xbrk_ctrl3[7]~reg0.CLK
clk => xbrk_ctrl3[6]~reg0.CLK
clk => xbrk_ctrl3[5]~reg0.CLK
clk => xbrk_ctrl3[4]~reg0.CLK
clk => xbrk_ctrl3[3]~reg0.CLK
clk => xbrk_ctrl3[2]~reg0.CLK
clk => xbrk_ctrl3[1]~reg0.CLK
clk => xbrk_ctrl3[0]~reg0.CLK
clk => trigbrktype~reg0.CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => dbrk0[77]~reg0.CLK
clk => dbrk0[76]~reg0.CLK
clk => dbrk0[75]~reg0.CLK
clk => dbrk0[74]~reg0.CLK
clk => dbrk0[73]~reg0.CLK
clk => dbrk0[72]~reg0.CLK
clk => dbrk0[71]~reg0.CLK
clk => dbrk0[70]~reg0.CLK
clk => dbrk0[69]~reg0.CLK
clk => dbrk0[68]~reg0.CLK
clk => dbrk0[67]~reg0.CLK
clk => dbrk0[66]~reg0.CLK
clk => dbrk0[65]~reg0.CLK
clk => dbrk0[64]~reg0.CLK
clk => dbrk0[63]~reg0.CLK
clk => dbrk0[62]~reg0.CLK
clk => dbrk0[61]~reg0.CLK
clk => dbrk0[60]~reg0.CLK
clk => dbrk0[59]~reg0.CLK
clk => dbrk0[58]~reg0.CLK
clk => dbrk0[57]~reg0.CLK
clk => dbrk0[56]~reg0.CLK
clk => dbrk0[55]~reg0.CLK
clk => dbrk0[54]~reg0.CLK
clk => dbrk0[53]~reg0.CLK
clk => dbrk0[52]~reg0.CLK
clk => dbrk0[51]~reg0.CLK
clk => dbrk0[50]~reg0.CLK
clk => dbrk0[49]~reg0.CLK
clk => dbrk0[48]~reg0.CLK
clk => dbrk0[47]~reg0.CLK
clk => dbrk0[46]~reg0.CLK
clk => dbrk0[45]~reg0.CLK
clk => dbrk0[44]~reg0.CLK
clk => dbrk0[43]~reg0.CLK
clk => dbrk0[42]~reg0.CLK
clk => dbrk0[41]~reg0.CLK
clk => dbrk0[40]~reg0.CLK
clk => dbrk0[39]~reg0.CLK
clk => dbrk0[38]~reg0.CLK
clk => dbrk0[37]~reg0.CLK
clk => dbrk0[36]~reg0.CLK
clk => dbrk0[35]~reg0.CLK
clk => dbrk0[34]~reg0.CLK
clk => dbrk0[33]~reg0.CLK
clk => dbrk0[32]~reg0.CLK
clk => dbrk0[22]~reg0.CLK
clk => dbrk0[21]~reg0.CLK
clk => dbrk0[20]~reg0.CLK
clk => dbrk0[19]~reg0.CLK
clk => dbrk0[18]~reg0.CLK
clk => dbrk0[17]~reg0.CLK
clk => dbrk0[16]~reg0.CLK
clk => dbrk0[15]~reg0.CLK
clk => dbrk0[14]~reg0.CLK
clk => dbrk0[13]~reg0.CLK
clk => dbrk0[12]~reg0.CLK
clk => dbrk0[11]~reg0.CLK
clk => dbrk0[10]~reg0.CLK
clk => dbrk0[9]~reg0.CLK
clk => dbrk0[8]~reg0.CLK
clk => dbrk0[7]~reg0.CLK
clk => dbrk0[6]~reg0.CLK
clk => dbrk0[5]~reg0.CLK
clk => dbrk0[4]~reg0.CLK
clk => dbrk0[3]~reg0.CLK
clk => dbrk0[2]~reg0.CLK
clk => dbrk0[1]~reg0.CLK
clk => dbrk0[0]~reg0.CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => dbrk1[77]~reg0.CLK
clk => dbrk1[76]~reg0.CLK
clk => dbrk1[75]~reg0.CLK
clk => dbrk1[74]~reg0.CLK
clk => dbrk1[73]~reg0.CLK
clk => dbrk1[72]~reg0.CLK
clk => dbrk1[71]~reg0.CLK
clk => dbrk1[70]~reg0.CLK
clk => dbrk1[69]~reg0.CLK
clk => dbrk1[68]~reg0.CLK
clk => dbrk1[67]~reg0.CLK
clk => dbrk1[66]~reg0.CLK
clk => dbrk1[65]~reg0.CLK
clk => dbrk1[64]~reg0.CLK
clk => dbrk1[63]~reg0.CLK
clk => dbrk1[62]~reg0.CLK
clk => dbrk1[61]~reg0.CLK
clk => dbrk1[60]~reg0.CLK
clk => dbrk1[59]~reg0.CLK
clk => dbrk1[58]~reg0.CLK
clk => dbrk1[57]~reg0.CLK
clk => dbrk1[56]~reg0.CLK
clk => dbrk1[55]~reg0.CLK
clk => dbrk1[54]~reg0.CLK
clk => dbrk1[53]~reg0.CLK
clk => dbrk1[52]~reg0.CLK
clk => dbrk1[51]~reg0.CLK
clk => dbrk1[50]~reg0.CLK
clk => dbrk1[49]~reg0.CLK
clk => dbrk1[48]~reg0.CLK
clk => dbrk1[47]~reg0.CLK
clk => dbrk1[46]~reg0.CLK
clk => dbrk1[45]~reg0.CLK
clk => dbrk1[44]~reg0.CLK
clk => dbrk1[43]~reg0.CLK
clk => dbrk1[42]~reg0.CLK
clk => dbrk1[41]~reg0.CLK
clk => dbrk1[40]~reg0.CLK
clk => dbrk1[39]~reg0.CLK
clk => dbrk1[38]~reg0.CLK
clk => dbrk1[37]~reg0.CLK
clk => dbrk1[36]~reg0.CLK
clk => dbrk1[35]~reg0.CLK
clk => dbrk1[34]~reg0.CLK
clk => dbrk1[33]~reg0.CLK
clk => dbrk1[32]~reg0.CLK
clk => dbrk1[22]~reg0.CLK
clk => dbrk1[21]~reg0.CLK
clk => dbrk1[20]~reg0.CLK
clk => dbrk1[19]~reg0.CLK
clk => dbrk1[18]~reg0.CLK
clk => dbrk1[17]~reg0.CLK
clk => dbrk1[16]~reg0.CLK
clk => dbrk1[15]~reg0.CLK
clk => dbrk1[14]~reg0.CLK
clk => dbrk1[13]~reg0.CLK
clk => dbrk1[12]~reg0.CLK
clk => dbrk1[11]~reg0.CLK
clk => dbrk1[10]~reg0.CLK
clk => dbrk1[9]~reg0.CLK
clk => dbrk1[8]~reg0.CLK
clk => dbrk1[7]~reg0.CLK
clk => dbrk1[6]~reg0.CLK
clk => dbrk1[5]~reg0.CLK
clk => dbrk1[4]~reg0.CLK
clk => dbrk1[3]~reg0.CLK
clk => dbrk1[2]~reg0.CLK
clk => dbrk1[1]~reg0.CLK
clk => dbrk1[0]~reg0.CLK
clk => dbrk_hit2_latch~reg0.CLK
clk => dbrk2[77]~reg0.CLK
clk => dbrk2[76]~reg0.CLK
clk => dbrk2[75]~reg0.CLK
clk => dbrk2[74]~reg0.CLK
clk => dbrk2[73]~reg0.CLK
clk => dbrk2[72]~reg0.CLK
clk => dbrk2[71]~reg0.CLK
clk => dbrk2[70]~reg0.CLK
clk => dbrk2[69]~reg0.CLK
clk => dbrk2[68]~reg0.CLK
clk => dbrk2[67]~reg0.CLK
clk => dbrk2[66]~reg0.CLK
clk => dbrk2[65]~reg0.CLK
clk => dbrk2[64]~reg0.CLK
clk => dbrk2[63]~reg0.CLK
clk => dbrk2[62]~reg0.CLK
clk => dbrk2[61]~reg0.CLK
clk => dbrk2[60]~reg0.CLK
clk => dbrk2[59]~reg0.CLK
clk => dbrk2[58]~reg0.CLK
clk => dbrk2[57]~reg0.CLK
clk => dbrk2[56]~reg0.CLK
clk => dbrk2[55]~reg0.CLK
clk => dbrk2[54]~reg0.CLK
clk => dbrk2[53]~reg0.CLK
clk => dbrk2[52]~reg0.CLK
clk => dbrk2[51]~reg0.CLK
clk => dbrk2[50]~reg0.CLK
clk => dbrk2[49]~reg0.CLK
clk => dbrk2[48]~reg0.CLK
clk => dbrk2[47]~reg0.CLK
clk => dbrk2[46]~reg0.CLK
clk => dbrk2[45]~reg0.CLK
clk => dbrk2[44]~reg0.CLK
clk => dbrk2[43]~reg0.CLK
clk => dbrk2[42]~reg0.CLK
clk => dbrk2[41]~reg0.CLK
clk => dbrk2[40]~reg0.CLK
clk => dbrk2[39]~reg0.CLK
clk => dbrk2[38]~reg0.CLK
clk => dbrk2[37]~reg0.CLK
clk => dbrk2[36]~reg0.CLK
clk => dbrk2[35]~reg0.CLK
clk => dbrk2[34]~reg0.CLK
clk => dbrk2[33]~reg0.CLK
clk => dbrk2[32]~reg0.CLK
clk => dbrk2[22]~reg0.CLK
clk => dbrk2[21]~reg0.CLK
clk => dbrk2[20]~reg0.CLK
clk => dbrk2[19]~reg0.CLK
clk => dbrk2[18]~reg0.CLK
clk => dbrk2[17]~reg0.CLK
clk => dbrk2[16]~reg0.CLK
clk => dbrk2[15]~reg0.CLK
clk => dbrk2[14]~reg0.CLK
clk => dbrk2[13]~reg0.CLK
clk => dbrk2[12]~reg0.CLK
clk => dbrk2[11]~reg0.CLK
clk => dbrk2[10]~reg0.CLK
clk => dbrk2[9]~reg0.CLK
clk => dbrk2[8]~reg0.CLK
clk => dbrk2[7]~reg0.CLK
clk => dbrk2[6]~reg0.CLK
clk => dbrk2[5]~reg0.CLK
clk => dbrk2[4]~reg0.CLK
clk => dbrk2[3]~reg0.CLK
clk => dbrk2[2]~reg0.CLK
clk => dbrk2[1]~reg0.CLK
clk => dbrk2[0]~reg0.CLK
clk => dbrk_hit3_latch~reg0.CLK
clk => dbrk3[77]~reg0.CLK
clk => dbrk3[76]~reg0.CLK
clk => dbrk3[75]~reg0.CLK
clk => dbrk3[74]~reg0.CLK
clk => dbrk3[73]~reg0.CLK
clk => dbrk3[72]~reg0.CLK
clk => dbrk3[71]~reg0.CLK
clk => dbrk3[70]~reg0.CLK
clk => dbrk3[69]~reg0.CLK
clk => dbrk3[68]~reg0.CLK
clk => dbrk3[67]~reg0.CLK
clk => dbrk3[66]~reg0.CLK
clk => dbrk3[65]~reg0.CLK
clk => dbrk3[64]~reg0.CLK
clk => dbrk3[63]~reg0.CLK
clk => dbrk3[62]~reg0.CLK
clk => dbrk3[61]~reg0.CLK
clk => dbrk3[60]~reg0.CLK
clk => dbrk3[59]~reg0.CLK
clk => dbrk3[58]~reg0.CLK
clk => dbrk3[57]~reg0.CLK
clk => dbrk3[56]~reg0.CLK
clk => dbrk3[55]~reg0.CLK
clk => dbrk3[54]~reg0.CLK
clk => dbrk3[53]~reg0.CLK
clk => dbrk3[52]~reg0.CLK
clk => dbrk3[51]~reg0.CLK
clk => dbrk3[50]~reg0.CLK
clk => dbrk3[49]~reg0.CLK
clk => dbrk3[48]~reg0.CLK
clk => dbrk3[47]~reg0.CLK
clk => dbrk3[46]~reg0.CLK
clk => dbrk3[45]~reg0.CLK
clk => dbrk3[44]~reg0.CLK
clk => dbrk3[43]~reg0.CLK
clk => dbrk3[42]~reg0.CLK
clk => dbrk3[41]~reg0.CLK
clk => dbrk3[40]~reg0.CLK
clk => dbrk3[39]~reg0.CLK
clk => dbrk3[38]~reg0.CLK
clk => dbrk3[37]~reg0.CLK
clk => dbrk3[36]~reg0.CLK
clk => dbrk3[35]~reg0.CLK
clk => dbrk3[34]~reg0.CLK
clk => dbrk3[33]~reg0.CLK
clk => dbrk3[32]~reg0.CLK
clk => dbrk3[22]~reg0.CLK
clk => dbrk3[21]~reg0.CLK
clk => dbrk3[20]~reg0.CLK
clk => dbrk3[19]~reg0.CLK
clk => dbrk3[18]~reg0.CLK
clk => dbrk3[17]~reg0.CLK
clk => dbrk3[16]~reg0.CLK
clk => dbrk3[15]~reg0.CLK
clk => dbrk3[14]~reg0.CLK
clk => dbrk3[13]~reg0.CLK
clk => dbrk3[12]~reg0.CLK
clk => dbrk3[11]~reg0.CLK
clk => dbrk3[10]~reg0.CLK
clk => dbrk3[9]~reg0.CLK
clk => dbrk3[8]~reg0.CLK
clk => dbrk3[7]~reg0.CLK
clk => dbrk3[6]~reg0.CLK
clk => dbrk3[5]~reg0.CLK
clk => dbrk3[4]~reg0.CLK
clk => dbrk3[3]~reg0.CLK
clk => dbrk3[2]~reg0.CLK
clk => dbrk3[1]~reg0.CLK
clk => dbrk3[0]~reg0.CLK
clk => xbrk0[22]~reg0.CLK
clk => xbrk0[21]~reg0.CLK
clk => xbrk0[20]~reg0.CLK
clk => xbrk0[19]~reg0.CLK
clk => xbrk0[18]~reg0.CLK
clk => xbrk0[17]~reg0.CLK
clk => xbrk0[16]~reg0.CLK
clk => xbrk0[15]~reg0.CLK
clk => xbrk0[14]~reg0.CLK
clk => xbrk0[13]~reg0.CLK
clk => xbrk0[12]~reg0.CLK
clk => xbrk0[11]~reg0.CLK
clk => xbrk0[10]~reg0.CLK
clk => xbrk0[9]~reg0.CLK
clk => xbrk0[8]~reg0.CLK
clk => xbrk0[7]~reg0.CLK
clk => xbrk0[6]~reg0.CLK
clk => xbrk0[5]~reg0.CLK
clk => xbrk0[4]~reg0.CLK
clk => xbrk0[3]~reg0.CLK
clk => xbrk0[2]~reg0.CLK
clk => xbrk0[1]~reg0.CLK
clk => xbrk0[0]~reg0.CLK
clk => xbrk1[22]~reg0.CLK
clk => xbrk1[21]~reg0.CLK
clk => xbrk1[20]~reg0.CLK
clk => xbrk1[19]~reg0.CLK
clk => xbrk1[18]~reg0.CLK
clk => xbrk1[17]~reg0.CLK
clk => xbrk1[16]~reg0.CLK
clk => xbrk1[15]~reg0.CLK
clk => xbrk1[14]~reg0.CLK
clk => xbrk1[13]~reg0.CLK
clk => xbrk1[12]~reg0.CLK
clk => xbrk1[11]~reg0.CLK
clk => xbrk1[10]~reg0.CLK
clk => xbrk1[9]~reg0.CLK
clk => xbrk1[8]~reg0.CLK
clk => xbrk1[7]~reg0.CLK
clk => xbrk1[6]~reg0.CLK
clk => xbrk1[5]~reg0.CLK
clk => xbrk1[4]~reg0.CLK
clk => xbrk1[3]~reg0.CLK
clk => xbrk1[2]~reg0.CLK
clk => xbrk1[1]~reg0.CLK
clk => xbrk1[0]~reg0.CLK
clk => xbrk2[22]~reg0.CLK
clk => xbrk2[21]~reg0.CLK
clk => xbrk2[20]~reg0.CLK
clk => xbrk2[19]~reg0.CLK
clk => xbrk2[18]~reg0.CLK
clk => xbrk2[17]~reg0.CLK
clk => xbrk2[16]~reg0.CLK
clk => xbrk2[15]~reg0.CLK
clk => xbrk2[14]~reg0.CLK
clk => xbrk2[13]~reg0.CLK
clk => xbrk2[12]~reg0.CLK
clk => xbrk2[11]~reg0.CLK
clk => xbrk2[10]~reg0.CLK
clk => xbrk2[9]~reg0.CLK
clk => xbrk2[8]~reg0.CLK
clk => xbrk2[7]~reg0.CLK
clk => xbrk2[6]~reg0.CLK
clk => xbrk2[5]~reg0.CLK
clk => xbrk2[4]~reg0.CLK
clk => xbrk2[3]~reg0.CLK
clk => xbrk2[2]~reg0.CLK
clk => xbrk2[1]~reg0.CLK
clk => xbrk2[0]~reg0.CLK
clk => xbrk3[22]~reg0.CLK
clk => xbrk3[21]~reg0.CLK
clk => xbrk3[20]~reg0.CLK
clk => xbrk3[19]~reg0.CLK
clk => xbrk3[18]~reg0.CLK
clk => xbrk3[17]~reg0.CLK
clk => xbrk3[16]~reg0.CLK
clk => xbrk3[15]~reg0.CLK
clk => xbrk3[14]~reg0.CLK
clk => xbrk3[13]~reg0.CLK
clk => xbrk3[12]~reg0.CLK
clk => xbrk3[11]~reg0.CLK
clk => xbrk3[10]~reg0.CLK
clk => xbrk3[9]~reg0.CLK
clk => xbrk3[8]~reg0.CLK
clk => xbrk3[7]~reg0.CLK
clk => xbrk3[6]~reg0.CLK
clk => xbrk3[5]~reg0.CLK
clk => xbrk3[4]~reg0.CLK
clk => xbrk3[3]~reg0.CLK
clk => xbrk3[2]~reg0.CLK
clk => xbrk3[1]~reg0.CLK
clk => xbrk3[0]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => always14~0.IN0
dbrk_goto1 => always14~2.IN0
dbrk_hit0 => always1~0.IN1
dbrk_hit1 => always3~0.IN1
dbrk_hit2 => always5~0.IN1
dbrk_hit3 => always7~0.IN1
jdo[0] => break_readreg~149.DATAB
jdo[0] => break_readreg~85.DATAB
jdo[0] => break_readreg~53.DATAB
jdo[0] => dbrk3~54.DATAB
jdo[0] => dbrk3~22.DATAB
jdo[0] => dbrk2~54.DATAB
jdo[0] => dbrk2~22.DATAB
jdo[0] => dbrk1~54.DATAB
jdo[0] => dbrk1~22.DATAB
jdo[0] => dbrk0~54.DATAB
jdo[0] => dbrk0~22.DATAB
jdo[0] => xbrk0[0]~reg0.DATAIN
jdo[0] => xbrk1[0]~reg0.DATAIN
jdo[0] => xbrk2[0]~reg0.DATAIN
jdo[0] => xbrk3[0]~reg0.DATAIN
jdo[1] => break_readreg~148.DATAB
jdo[1] => break_readreg~84.DATAB
jdo[1] => break_readreg~52.DATAB
jdo[1] => dbrk3~53.DATAB
jdo[1] => dbrk3~21.DATAB
jdo[1] => dbrk2~53.DATAB
jdo[1] => dbrk2~21.DATAB
jdo[1] => dbrk1~53.DATAB
jdo[1] => dbrk1~21.DATAB
jdo[1] => dbrk0~53.DATAB
jdo[1] => dbrk0~21.DATAB
jdo[1] => xbrk0[1]~reg0.DATAIN
jdo[1] => xbrk1[1]~reg0.DATAIN
jdo[1] => xbrk2[1]~reg0.DATAIN
jdo[1] => xbrk3[1]~reg0.DATAIN
jdo[2] => break_readreg~147.DATAB
jdo[2] => break_readreg~83.DATAB
jdo[2] => break_readreg~51.DATAB
jdo[2] => dbrk3~52.DATAB
jdo[2] => dbrk3~20.DATAB
jdo[2] => dbrk2~52.DATAB
jdo[2] => dbrk2~20.DATAB
jdo[2] => dbrk1~52.DATAB
jdo[2] => dbrk1~20.DATAB
jdo[2] => dbrk0~52.DATAB
jdo[2] => dbrk0~20.DATAB
jdo[2] => xbrk0[2]~reg0.DATAIN
jdo[2] => xbrk1[2]~reg0.DATAIN
jdo[2] => xbrk2[2]~reg0.DATAIN
jdo[2] => xbrk3[2]~reg0.DATAIN
jdo[3] => break_readreg~146.DATAB
jdo[3] => break_readreg~82.DATAB
jdo[3] => break_readreg~50.DATAB
jdo[3] => dbrk3~51.DATAB
jdo[3] => dbrk3~19.DATAB
jdo[3] => dbrk2~51.DATAB
jdo[3] => dbrk2~19.DATAB
jdo[3] => dbrk1~51.DATAB
jdo[3] => dbrk1~19.DATAB
jdo[3] => dbrk0~51.DATAB
jdo[3] => dbrk0~19.DATAB
jdo[3] => xbrk0[3]~reg0.DATAIN
jdo[3] => xbrk1[3]~reg0.DATAIN
jdo[3] => xbrk2[3]~reg0.DATAIN
jdo[3] => xbrk3[3]~reg0.DATAIN
jdo[4] => break_readreg~145.DATAB
jdo[4] => break_readreg~81.DATAB
jdo[4] => break_readreg~49.DATAB
jdo[4] => dbrk3~50.DATAB
jdo[4] => dbrk3~18.DATAB
jdo[4] => dbrk2~50.DATAB
jdo[4] => dbrk2~18.DATAB
jdo[4] => dbrk1~50.DATAB
jdo[4] => dbrk1~18.DATAB
jdo[4] => dbrk0~50.DATAB
jdo[4] => dbrk0~18.DATAB
jdo[4] => xbrk0[4]~reg0.DATAIN
jdo[4] => xbrk1[4]~reg0.DATAIN
jdo[4] => xbrk2[4]~reg0.DATAIN
jdo[4] => xbrk3[4]~reg0.DATAIN
jdo[5] => break_readreg~144.DATAB
jdo[5] => break_readreg~80.DATAB
jdo[5] => break_readreg~48.DATAB
jdo[5] => dbrk3~49.DATAB
jdo[5] => dbrk3~17.DATAB
jdo[5] => dbrk2~49.DATAB
jdo[5] => dbrk2~17.DATAB
jdo[5] => dbrk1~49.DATAB
jdo[5] => dbrk1~17.DATAB
jdo[5] => dbrk0~49.DATAB
jdo[5] => dbrk0~17.DATAB
jdo[5] => xbrk0[5]~reg0.DATAIN
jdo[5] => xbrk1[5]~reg0.DATAIN
jdo[5] => xbrk2[5]~reg0.DATAIN
jdo[5] => xbrk3[5]~reg0.DATAIN
jdo[6] => break_readreg~143.DATAB
jdo[6] => break_readreg~79.DATAB
jdo[6] => break_readreg~47.DATAB
jdo[6] => dbrk3~48.DATAB
jdo[6] => dbrk3~16.DATAB
jdo[6] => dbrk2~48.DATAB
jdo[6] => dbrk2~16.DATAB
jdo[6] => dbrk1~48.DATAB
jdo[6] => dbrk1~16.DATAB
jdo[6] => dbrk0~48.DATAB
jdo[6] => dbrk0~16.DATAB
jdo[6] => xbrk0[6]~reg0.DATAIN
jdo[6] => xbrk1[6]~reg0.DATAIN
jdo[6] => xbrk2[6]~reg0.DATAIN
jdo[6] => xbrk3[6]~reg0.DATAIN
jdo[7] => break_readreg~142.DATAB
jdo[7] => break_readreg~78.DATAB
jdo[7] => break_readreg~46.DATAB
jdo[7] => dbrk3~47.DATAB
jdo[7] => dbrk3~15.DATAB
jdo[7] => dbrk2~47.DATAB
jdo[7] => dbrk2~15.DATAB
jdo[7] => dbrk1~47.DATAB
jdo[7] => dbrk1~15.DATAB
jdo[7] => dbrk0~47.DATAB
jdo[7] => dbrk0~15.DATAB
jdo[7] => xbrk0[7]~reg0.DATAIN
jdo[7] => xbrk1[7]~reg0.DATAIN
jdo[7] => xbrk2[7]~reg0.DATAIN
jdo[7] => xbrk3[7]~reg0.DATAIN
jdo[8] => break_readreg~141.DATAB
jdo[8] => break_readreg~77.DATAB
jdo[8] => break_readreg~45.DATAB
jdo[8] => dbrk3~46.DATAB
jdo[8] => dbrk3~14.DATAB
jdo[8] => dbrk2~46.DATAB
jdo[8] => dbrk2~14.DATAB
jdo[8] => dbrk1~46.DATAB
jdo[8] => dbrk1~14.DATAB
jdo[8] => dbrk0~46.DATAB
jdo[8] => dbrk0~14.DATAB
jdo[8] => xbrk0[8]~reg0.DATAIN
jdo[8] => xbrk1[8]~reg0.DATAIN
jdo[8] => xbrk2[8]~reg0.DATAIN
jdo[8] => xbrk3[8]~reg0.DATAIN
jdo[9] => break_readreg~140.DATAB
jdo[9] => break_readreg~76.DATAB
jdo[9] => break_readreg~44.DATAB
jdo[9] => dbrk3~45.DATAB
jdo[9] => dbrk3~13.DATAB
jdo[9] => dbrk2~45.DATAB
jdo[9] => dbrk2~13.DATAB
jdo[9] => dbrk1~45.DATAB
jdo[9] => dbrk1~13.DATAB
jdo[9] => dbrk0~45.DATAB
jdo[9] => dbrk0~13.DATAB
jdo[9] => xbrk0[9]~reg0.DATAIN
jdo[9] => xbrk1[9]~reg0.DATAIN
jdo[9] => xbrk2[9]~reg0.DATAIN
jdo[9] => xbrk3[9]~reg0.DATAIN
jdo[10] => break_readreg~139.DATAB
jdo[10] => break_readreg~75.DATAB
jdo[10] => break_readreg~43.DATAB
jdo[10] => dbrk3~44.DATAB
jdo[10] => dbrk3~12.DATAB
jdo[10] => dbrk2~44.DATAB
jdo[10] => dbrk2~12.DATAB
jdo[10] => dbrk1~44.DATAB
jdo[10] => dbrk1~12.DATAB
jdo[10] => dbrk0~44.DATAB
jdo[10] => dbrk0~12.DATAB
jdo[10] => xbrk0[10]~reg0.DATAIN
jdo[10] => xbrk1[10]~reg0.DATAIN
jdo[10] => xbrk2[10]~reg0.DATAIN
jdo[10] => xbrk3[10]~reg0.DATAIN
jdo[11] => break_readreg~138.DATAB
jdo[11] => break_readreg~74.DATAB
jdo[11] => break_readreg~42.DATAB
jdo[11] => dbrk3~43.DATAB
jdo[11] => dbrk3~11.DATAB
jdo[11] => dbrk2~43.DATAB
jdo[11] => dbrk2~11.DATAB
jdo[11] => dbrk1~43.DATAB
jdo[11] => dbrk1~11.DATAB
jdo[11] => dbrk0~43.DATAB
jdo[11] => dbrk0~11.DATAB
jdo[11] => xbrk0[11]~reg0.DATAIN
jdo[11] => xbrk1[11]~reg0.DATAIN
jdo[11] => xbrk2[11]~reg0.DATAIN
jdo[11] => xbrk3[11]~reg0.DATAIN
jdo[12] => break_readreg~137.DATAB
jdo[12] => break_readreg~73.DATAB
jdo[12] => break_readreg~41.DATAB
jdo[12] => dbrk3~42.DATAB
jdo[12] => dbrk3~10.DATAB
jdo[12] => dbrk2~42.DATAB
jdo[12] => dbrk2~10.DATAB
jdo[12] => dbrk1~42.DATAB
jdo[12] => dbrk1~10.DATAB
jdo[12] => dbrk0~42.DATAB
jdo[12] => dbrk0~10.DATAB
jdo[12] => xbrk0[12]~reg0.DATAIN
jdo[12] => xbrk1[12]~reg0.DATAIN
jdo[12] => xbrk2[12]~reg0.DATAIN
jdo[12] => xbrk3[12]~reg0.DATAIN
jdo[13] => break_readreg~136.DATAB
jdo[13] => break_readreg~72.DATAB
jdo[13] => break_readreg~40.DATAB
jdo[13] => dbrk3~41.DATAB
jdo[13] => dbrk3~9.DATAB
jdo[13] => dbrk2~41.DATAB
jdo[13] => dbrk2~9.DATAB
jdo[13] => dbrk1~41.DATAB
jdo[13] => dbrk1~9.DATAB
jdo[13] => dbrk0~41.DATAB
jdo[13] => dbrk0~9.DATAB
jdo[13] => xbrk0[13]~reg0.DATAIN
jdo[13] => xbrk1[13]~reg0.DATAIN
jdo[13] => xbrk2[13]~reg0.DATAIN
jdo[13] => xbrk3[13]~reg0.DATAIN
jdo[14] => break_readreg~135.DATAB
jdo[14] => break_readreg~71.DATAB
jdo[14] => break_readreg~39.DATAB
jdo[14] => dbrk3~40.DATAB
jdo[14] => dbrk3~8.DATAB
jdo[14] => dbrk2~40.DATAB
jdo[14] => dbrk2~8.DATAB
jdo[14] => dbrk1~40.DATAB
jdo[14] => dbrk1~8.DATAB
jdo[14] => dbrk0~40.DATAB
jdo[14] => dbrk0~8.DATAB
jdo[14] => xbrk0[14]~reg0.DATAIN
jdo[14] => xbrk1[14]~reg0.DATAIN
jdo[14] => xbrk2[14]~reg0.DATAIN
jdo[14] => xbrk3[14]~reg0.DATAIN
jdo[15] => break_readreg~134.DATAB
jdo[15] => break_readreg~70.DATAB
jdo[15] => break_readreg~38.DATAB
jdo[15] => dbrk3~39.DATAB
jdo[15] => dbrk3~7.DATAB
jdo[15] => dbrk2~39.DATAB
jdo[15] => dbrk2~7.DATAB
jdo[15] => dbrk1~39.DATAB
jdo[15] => dbrk1~7.DATAB
jdo[15] => dbrk0~39.DATAB
jdo[15] => dbrk0~7.DATAB
jdo[15] => xbrk0[15]~reg0.DATAIN
jdo[15] => xbrk1[15]~reg0.DATAIN
jdo[15] => xbrk2[15]~reg0.DATAIN
jdo[15] => xbrk3[15]~reg0.DATAIN
jdo[16] => break_readreg~133.DATAB
jdo[16] => break_readreg~69.DATAB
jdo[16] => break_readreg~37.DATAB
jdo[16] => dbrk3~38.DATAB
jdo[16] => dbrk3~6.DATAB
jdo[16] => dbrk2~38.DATAB
jdo[16] => dbrk2~6.DATAB
jdo[16] => dbrk1~38.DATAB
jdo[16] => dbrk1~6.DATAB
jdo[16] => dbrk0~38.DATAB
jdo[16] => dbrk0~6.DATAB
jdo[16] => xbrk0[16]~reg0.DATAIN
jdo[16] => xbrk1[16]~reg0.DATAIN
jdo[16] => xbrk2[16]~reg0.DATAIN
jdo[16] => xbrk3[16]~reg0.DATAIN
jdo[17] => break_readreg~132.DATAB
jdo[17] => break_readreg~68.DATAB
jdo[17] => break_readreg~36.DATAB
jdo[17] => dbrk3~37.DATAB
jdo[17] => dbrk3~5.DATAB
jdo[17] => dbrk2~37.DATAB
jdo[17] => dbrk2~5.DATAB
jdo[17] => dbrk1~37.DATAB
jdo[17] => dbrk1~5.DATAB
jdo[17] => dbrk0~37.DATAB
jdo[17] => dbrk0~5.DATAB
jdo[17] => xbrk0[17]~reg0.DATAIN
jdo[17] => xbrk1[17]~reg0.DATAIN
jdo[17] => xbrk2[17]~reg0.DATAIN
jdo[17] => xbrk3[17]~reg0.DATAIN
jdo[18] => break_readreg~131.DATAB
jdo[18] => break_readreg~67.DATAB
jdo[18] => break_readreg~35.DATAB
jdo[18] => dbrk3~55.DATAB
jdo[18] => dbrk3~36.DATAB
jdo[18] => dbrk3~4.DATAB
jdo[18] => dbrk2~55.DATAB
jdo[18] => dbrk2~36.DATAB
jdo[18] => dbrk2~4.DATAB
jdo[18] => dbrk1~55.DATAB
jdo[18] => dbrk1~36.DATAB
jdo[18] => dbrk1~4.DATAB
jdo[18] => dbrk0~55.DATAB
jdo[18] => dbrk0~36.DATAB
jdo[18] => dbrk0~4.DATAB
jdo[18] => xbrk_ctrl3~0.DATAB
jdo[18] => xbrk_ctrl2~0.DATAB
jdo[18] => xbrk_ctrl1~0.DATAB
jdo[18] => xbrk_ctrl0~0.DATAB
jdo[18] => xbrk0[18]~reg0.DATAIN
jdo[18] => xbrk1[18]~reg0.DATAIN
jdo[18] => xbrk2[18]~reg0.DATAIN
jdo[18] => xbrk3[18]~reg0.DATAIN
jdo[19] => break_readreg~130.DATAB
jdo[19] => break_readreg~66.DATAB
jdo[19] => break_readreg~34.DATAB
jdo[19] => dbrk3~56.DATAB
jdo[19] => dbrk3~35.DATAB
jdo[19] => dbrk3~3.DATAB
jdo[19] => dbrk2~56.DATAB
jdo[19] => dbrk2~35.DATAB
jdo[19] => dbrk2~3.DATAB
jdo[19] => dbrk1~56.DATAB
jdo[19] => dbrk1~35.DATAB
jdo[19] => dbrk1~3.DATAB
jdo[19] => dbrk0~56.DATAB
jdo[19] => dbrk0~35.DATAB
jdo[19] => dbrk0~3.DATAB
jdo[19] => xbrk_ctrl3~1.DATAB
jdo[19] => xbrk_ctrl2~1.DATAB
jdo[19] => xbrk_ctrl1~1.DATAB
jdo[19] => xbrk_ctrl0~1.DATAB
jdo[19] => xbrk0[19]~reg0.DATAIN
jdo[19] => xbrk1[19]~reg0.DATAIN
jdo[19] => xbrk2[19]~reg0.DATAIN
jdo[19] => xbrk3[19]~reg0.DATAIN
jdo[20] => break_readreg~129.DATAB
jdo[20] => break_readreg~65.DATAB
jdo[20] => break_readreg~33.DATAB
jdo[20] => dbrk3~57.DATAB
jdo[20] => dbrk3~34.DATAB
jdo[20] => dbrk3~2.DATAB
jdo[20] => dbrk2~57.DATAB
jdo[20] => dbrk2~34.DATAB
jdo[20] => dbrk2~2.DATAB
jdo[20] => dbrk1~57.DATAB
jdo[20] => dbrk1~34.DATAB
jdo[20] => dbrk1~2.DATAB
jdo[20] => dbrk0~57.DATAB
jdo[20] => dbrk0~34.DATAB
jdo[20] => dbrk0~2.DATAB
jdo[20] => xbrk_ctrl3~2.DATAB
jdo[20] => xbrk_ctrl2~2.DATAB
jdo[20] => xbrk_ctrl1~2.DATAB
jdo[20] => xbrk_ctrl0~2.DATAB
jdo[20] => xbrk0[20]~reg0.DATAIN
jdo[20] => xbrk1[20]~reg0.DATAIN
jdo[20] => xbrk2[20]~reg0.DATAIN
jdo[20] => xbrk3[20]~reg0.DATAIN
jdo[21] => break_readreg~128.DATAB
jdo[21] => break_readreg~64.DATAB
jdo[21] => break_readreg~32.DATAB
jdo[21] => dbrk3~58.DATAB
jdo[21] => dbrk3~33.DATAB
jdo[21] => dbrk3~1.DATAB
jdo[21] => dbrk2~58.DATAB
jdo[21] => dbrk2~33.DATAB
jdo[21] => dbrk2~1.DATAB
jdo[21] => dbrk1~58.DATAB
jdo[21] => dbrk1~33.DATAB
jdo[21] => dbrk1~1.DATAB
jdo[21] => dbrk0~58.DATAB
jdo[21] => dbrk0~33.DATAB
jdo[21] => dbrk0~1.DATAB
jdo[21] => xbrk_ctrl3~3.DATAB
jdo[21] => xbrk_ctrl2~3.DATAB
jdo[21] => xbrk_ctrl1~3.DATAB
jdo[21] => xbrk_ctrl0~3.DATAB
jdo[21] => xbrk0[21]~reg0.DATAIN
jdo[21] => xbrk1[21]~reg0.DATAIN
jdo[21] => xbrk2[21]~reg0.DATAIN
jdo[21] => xbrk3[21]~reg0.DATAIN
jdo[22] => break_readreg~127.DATAB
jdo[22] => break_readreg~63.DATAB
jdo[22] => break_readreg~31.DATAB
jdo[22] => dbrk3~68.DATAB
jdo[22] => dbrk3~32.DATAB
jdo[22] => dbrk3~0.DATAB
jdo[22] => dbrk2~68.DATAB
jdo[22] => dbrk2~32.DATAB
jdo[22] => dbrk2~0.DATAB
jdo[22] => dbrk1~68.DATAB
jdo[22] => dbrk1~32.DATAB
jdo[22] => dbrk1~0.DATAB
jdo[22] => dbrk0~68.DATAB
jdo[22] => dbrk0~32.DATAB
jdo[22] => dbrk0~0.DATAB
jdo[22] => xbrk0[22]~reg0.DATAIN
jdo[22] => xbrk1[22]~reg0.DATAIN
jdo[22] => xbrk2[22]~reg0.DATAIN
jdo[22] => xbrk3[22]~reg0.DATAIN
jdo[23] => break_readreg~126.DATAB
jdo[23] => break_readreg~62.DATAB
jdo[23] => break_readreg~30.DATAB
jdo[23] => dbrk3~67.DATAB
jdo[23] => dbrk3~31.DATAB
jdo[23] => dbrk2~67.DATAB
jdo[23] => dbrk2~31.DATAB
jdo[23] => dbrk1~67.DATAB
jdo[23] => dbrk1~31.DATAB
jdo[23] => dbrk0~67.DATAB
jdo[23] => dbrk0~31.DATAB
jdo[24] => break_readreg~125.DATAB
jdo[24] => break_readreg~61.DATAB
jdo[24] => break_readreg~29.DATAB
jdo[24] => dbrk3~66.DATAB
jdo[24] => dbrk3~30.DATAB
jdo[24] => dbrk2~66.DATAB
jdo[24] => dbrk2~30.DATAB
jdo[24] => dbrk1~66.DATAB
jdo[24] => dbrk1~30.DATAB
jdo[24] => dbrk0~66.DATAB
jdo[24] => dbrk0~30.DATAB
jdo[25] => break_readreg~124.DATAB
jdo[25] => break_readreg~60.DATAB
jdo[25] => break_readreg~28.DATAB
jdo[25] => dbrk3~65.DATAB
jdo[25] => dbrk3~29.DATAB
jdo[25] => dbrk2~65.DATAB
jdo[25] => dbrk2~29.DATAB
jdo[25] => dbrk1~65.DATAB
jdo[25] => dbrk1~29.DATAB
jdo[25] => dbrk0~65.DATAB
jdo[25] => dbrk0~29.DATAB
jdo[26] => break_readreg~123.DATAB
jdo[26] => break_readreg~59.DATAB
jdo[26] => break_readreg~27.DATAB
jdo[26] => dbrk3~64.DATAB
jdo[26] => dbrk3~28.DATAB
jdo[26] => dbrk2~64.DATAB
jdo[26] => dbrk2~28.DATAB
jdo[26] => dbrk1~64.DATAB
jdo[26] => dbrk1~28.DATAB
jdo[26] => dbrk0~64.DATAB
jdo[26] => dbrk0~28.DATAB
jdo[27] => break_readreg~122.DATAB
jdo[27] => break_readreg~58.DATAB
jdo[27] => break_readreg~26.DATAB
jdo[27] => dbrk3~63.DATAB
jdo[27] => dbrk3~27.DATAB
jdo[27] => dbrk2~63.DATAB
jdo[27] => dbrk2~27.DATAB
jdo[27] => dbrk1~63.DATAB
jdo[27] => dbrk1~27.DATAB
jdo[27] => dbrk0~63.DATAB
jdo[27] => dbrk0~27.DATAB
jdo[27] => xbrk_ctrl3~7.DATAB
jdo[27] => xbrk_ctrl2~7.DATAB
jdo[27] => xbrk_ctrl1~7.DATAB
jdo[27] => xbrk_ctrl0~7.DATAB
jdo[28] => break_readreg~121.DATAB
jdo[28] => break_readreg~57.DATAB
jdo[28] => break_readreg~25.DATAB
jdo[28] => dbrk3~62.DATAB
jdo[28] => dbrk3~26.DATAB
jdo[28] => dbrk2~62.DATAB
jdo[28] => dbrk2~26.DATAB
jdo[28] => dbrk1~62.DATAB
jdo[28] => dbrk1~26.DATAB
jdo[28] => dbrk0~62.DATAB
jdo[28] => dbrk0~26.DATAB
jdo[28] => xbrk_ctrl3~6.DATAB
jdo[28] => xbrk_ctrl2~6.DATAB
jdo[28] => xbrk_ctrl1~6.DATAB
jdo[28] => xbrk_ctrl0~6.DATAB
jdo[29] => break_readreg~120.DATAB
jdo[29] => break_readreg~56.DATAB
jdo[29] => break_readreg~24.DATAB
jdo[29] => dbrk3~61.DATAB
jdo[29] => dbrk3~25.DATAB
jdo[29] => dbrk2~61.DATAB
jdo[29] => dbrk2~25.DATAB
jdo[29] => dbrk1~61.DATAB
jdo[29] => dbrk1~25.DATAB
jdo[29] => dbrk0~61.DATAB
jdo[29] => dbrk0~25.DATAB
jdo[29] => xbrk_ctrl3~5.DATAB
jdo[29] => xbrk_ctrl2~5.DATAB
jdo[29] => xbrk_ctrl1~5.DATAB
jdo[29] => xbrk_ctrl0~5.DATAB
jdo[30] => break_readreg~119.DATAB
jdo[30] => break_readreg~55.DATAB
jdo[30] => break_readreg~23.DATAB
jdo[30] => dbrk3~60.DATAB
jdo[30] => dbrk3~24.DATAB
jdo[30] => dbrk2~60.DATAB
jdo[30] => dbrk2~24.DATAB
jdo[30] => dbrk1~60.DATAB
jdo[30] => dbrk1~24.DATAB
jdo[30] => dbrk0~60.DATAB
jdo[30] => dbrk0~24.DATAB
jdo[30] => xbrk_ctrl3~4.DATAB
jdo[30] => xbrk_ctrl2~4.DATAB
jdo[30] => xbrk_ctrl1~4.DATAB
jdo[30] => xbrk_ctrl0~4.DATAB
jdo[31] => break_readreg~118.DATAB
jdo[31] => break_readreg~54.DATAB
jdo[31] => break_readreg~22.DATAB
jdo[31] => dbrk3~59.DATAB
jdo[31] => dbrk3~23.DATAB
jdo[31] => dbrk2~59.DATAB
jdo[31] => dbrk2~23.DATAB
jdo[31] => dbrk1~59.DATAB
jdo[31] => dbrk1~23.DATAB
jdo[31] => dbrk0~59.DATAB
jdo[31] => dbrk0~23.DATAB
jdo[32] => Mux24.IN1
jdo[32] => Mux23.IN1
jdo[32] => Mux22.IN1
jdo[32] => Mux21.IN1
jdo[32] => Mux20.IN1
jdo[32] => Mux19.IN1
jdo[32] => Mux18.IN1
jdo[32] => Mux17.IN1
jdo[32] => Mux16.IN1
jdo[32] => Mux15.IN1
jdo[32] => Mux14.IN1
jdo[32] => Mux13.IN1
jdo[32] => Mux12.IN1
jdo[32] => Mux11.IN1
jdo[32] => Mux10.IN1
jdo[32] => Mux9.IN1
jdo[32] => Mux8.IN1
jdo[32] => Mux7.IN1
jdo[32] => Mux6.IN1
jdo[32] => Mux5.IN1
jdo[32] => Mux4.IN1
jdo[32] => Mux3.IN1
jdo[32] => Mux2.IN1
jdo[32] => Mux1.IN1
jdo[32] => Mux0.IN1
jdo[32] => Equal2.IN1
jdo[32] => Equal3.IN0
jdo[32] => Equal4.IN1
jdo[32] => Equal5.IN0
jdo[33] => Mux24.IN0
jdo[33] => Mux23.IN0
jdo[33] => Mux22.IN0
jdo[33] => Mux21.IN0
jdo[33] => Mux20.IN0
jdo[33] => Mux19.IN0
jdo[33] => Mux18.IN0
jdo[33] => Mux17.IN0
jdo[33] => Mux16.IN0
jdo[33] => Mux15.IN0
jdo[33] => Mux14.IN0
jdo[33] => Mux13.IN0
jdo[33] => Mux12.IN0
jdo[33] => Mux11.IN0
jdo[33] => Mux10.IN0
jdo[33] => Mux9.IN0
jdo[33] => Mux8.IN0
jdo[33] => Mux7.IN0
jdo[33] => Mux6.IN0
jdo[33] => Mux5.IN0
jdo[33] => Mux4.IN0
jdo[33] => Mux3.IN0
jdo[33] => Mux2.IN0
jdo[33] => Mux1.IN0
jdo[33] => Mux0.IN0
jdo[33] => Equal2.IN0
jdo[33] => Equal3.IN1
jdo[33] => Equal4.IN0
jdo[33] => Equal5.IN1
jdo[34] => Mux25.IN5
jdo[34] => Decoder0.IN1
jdo[34] => Equal0.IN31
jdo[34] => Equal1.IN0
jdo[34] => Equal6.IN31
jdo[35] => Mux25.IN4
jdo[35] => Decoder0.IN0
jdo[35] => Equal0.IN0
jdo[35] => Equal1.IN1
jdo[35] => Equal6.IN30
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => xbrk3[0]~reg0.ACLR
jrst_n => xbrk3[1]~reg0.ACLR
jrst_n => xbrk3[2]~reg0.ACLR
jrst_n => xbrk3[3]~reg0.ACLR
jrst_n => xbrk3[4]~reg0.ACLR
jrst_n => xbrk3[5]~reg0.ACLR
jrst_n => xbrk3[6]~reg0.ACLR
jrst_n => xbrk3[7]~reg0.ACLR
jrst_n => xbrk3[8]~reg0.ACLR
jrst_n => xbrk3[9]~reg0.ACLR
jrst_n => xbrk3[10]~reg0.ACLR
jrst_n => xbrk3[11]~reg0.ACLR
jrst_n => xbrk3[12]~reg0.ACLR
jrst_n => xbrk3[13]~reg0.ACLR
jrst_n => xbrk3[14]~reg0.ACLR
jrst_n => xbrk3[15]~reg0.ACLR
jrst_n => xbrk3[16]~reg0.ACLR
jrst_n => xbrk3[17]~reg0.ACLR
jrst_n => xbrk3[18]~reg0.ACLR
jrst_n => xbrk3[19]~reg0.ACLR
jrst_n => xbrk3[20]~reg0.ACLR
jrst_n => xbrk3[21]~reg0.ACLR
jrst_n => xbrk3[22]~reg0.ACLR
jrst_n => xbrk2[0]~reg0.ACLR
jrst_n => xbrk2[1]~reg0.ACLR
jrst_n => xbrk2[2]~reg0.ACLR
jrst_n => xbrk2[3]~reg0.ACLR
jrst_n => xbrk2[4]~reg0.ACLR
jrst_n => xbrk2[5]~reg0.ACLR
jrst_n => xbrk2[6]~reg0.ACLR
jrst_n => xbrk2[7]~reg0.ACLR
jrst_n => xbrk2[8]~reg0.ACLR
jrst_n => xbrk2[9]~reg0.ACLR
jrst_n => xbrk2[10]~reg0.ACLR
jrst_n => xbrk2[11]~reg0.ACLR
jrst_n => xbrk2[12]~reg0.ACLR
jrst_n => xbrk2[13]~reg0.ACLR
jrst_n => xbrk2[14]~reg0.ACLR
jrst_n => xbrk2[15]~reg0.ACLR
jrst_n => xbrk2[16]~reg0.ACLR
jrst_n => xbrk2[17]~reg0.ACLR
jrst_n => xbrk2[18]~reg0.ACLR
jrst_n => xbrk2[19]~reg0.ACLR
jrst_n => xbrk2[20]~reg0.ACLR
jrst_n => xbrk2[21]~reg0.ACLR
jrst_n => xbrk2[22]~reg0.ACLR
jrst_n => xbrk1[0]~reg0.ACLR
jrst_n => xbrk1[1]~reg0.ACLR
jrst_n => xbrk1[2]~reg0.ACLR
jrst_n => xbrk1[3]~reg0.ACLR
jrst_n => xbrk1[4]~reg0.ACLR
jrst_n => xbrk1[5]~reg0.ACLR
jrst_n => xbrk1[6]~reg0.ACLR
jrst_n => xbrk1[7]~reg0.ACLR
jrst_n => xbrk1[8]~reg0.ACLR
jrst_n => xbrk1[9]~reg0.ACLR
jrst_n => xbrk1[10]~reg0.ACLR
jrst_n => xbrk1[11]~reg0.ACLR
jrst_n => xbrk1[12]~reg0.ACLR
jrst_n => xbrk1[13]~reg0.ACLR
jrst_n => xbrk1[14]~reg0.ACLR
jrst_n => xbrk1[15]~reg0.ACLR
jrst_n => xbrk1[16]~reg0.ACLR
jrst_n => xbrk1[17]~reg0.ACLR
jrst_n => xbrk1[18]~reg0.ACLR
jrst_n => xbrk1[19]~reg0.ACLR
jrst_n => xbrk1[20]~reg0.ACLR
jrst_n => xbrk1[21]~reg0.ACLR
jrst_n => xbrk1[22]~reg0.ACLR
jrst_n => xbrk0[0]~reg0.ACLR
jrst_n => xbrk0[1]~reg0.ACLR
jrst_n => xbrk0[2]~reg0.ACLR
jrst_n => xbrk0[3]~reg0.ACLR
jrst_n => xbrk0[4]~reg0.ACLR
jrst_n => xbrk0[5]~reg0.ACLR
jrst_n => xbrk0[6]~reg0.ACLR
jrst_n => xbrk0[7]~reg0.ACLR
jrst_n => xbrk0[8]~reg0.ACLR
jrst_n => xbrk0[9]~reg0.ACLR
jrst_n => xbrk0[10]~reg0.ACLR
jrst_n => xbrk0[11]~reg0.ACLR
jrst_n => xbrk0[12]~reg0.ACLR
jrst_n => xbrk0[13]~reg0.ACLR
jrst_n => xbrk0[14]~reg0.ACLR
jrst_n => xbrk0[15]~reg0.ACLR
jrst_n => xbrk0[16]~reg0.ACLR
jrst_n => xbrk0[17]~reg0.ACLR
jrst_n => xbrk0[18]~reg0.ACLR
jrst_n => xbrk0[19]~reg0.ACLR
jrst_n => xbrk0[20]~reg0.ACLR
jrst_n => xbrk0[21]~reg0.ACLR
jrst_n => xbrk0[22]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
jrst_n => xbrk_ctrl3[0]~reg0.ACLR
jrst_n => xbrk_ctrl3[1]~reg0.ACLR
jrst_n => xbrk_ctrl3[2]~reg0.ACLR
jrst_n => xbrk_ctrl3[3]~reg0.ACLR
jrst_n => xbrk_ctrl3[4]~reg0.ACLR
jrst_n => xbrk_ctrl3[5]~reg0.ACLR
jrst_n => xbrk_ctrl3[6]~reg0.ACLR
jrst_n => xbrk_ctrl3[7]~reg0.ACLR
jrst_n => xbrk_ctrl2[0]~reg0.ACLR
jrst_n => xbrk_ctrl2[1]~reg0.ACLR
jrst_n => xbrk_ctrl2[2]~reg0.ACLR
jrst_n => xbrk_ctrl2[3]~reg0.ACLR
jrst_n => xbrk_ctrl2[4]~reg0.ACLR
jrst_n => xbrk_ctrl2[5]~reg0.ACLR
jrst_n => xbrk_ctrl2[6]~reg0.ACLR
jrst_n => xbrk_ctrl2[7]~reg0.ACLR
jrst_n => xbrk_ctrl1[0]~reg0.ACLR
jrst_n => xbrk_ctrl1[1]~reg0.ACLR
jrst_n => xbrk_ctrl1[2]~reg0.ACLR
jrst_n => xbrk_ctrl1[3]~reg0.ACLR
jrst_n => xbrk_ctrl1[4]~reg0.ACLR
jrst_n => xbrk_ctrl1[5]~reg0.ACLR
jrst_n => xbrk_ctrl1[6]~reg0.ACLR
jrst_n => xbrk_ctrl1[7]~reg0.ACLR
jrst_n => xbrk_ctrl0[0]~reg0.ACLR
jrst_n => xbrk_ctrl0[1]~reg0.ACLR
jrst_n => xbrk_ctrl0[2]~reg0.ACLR
jrst_n => xbrk_ctrl0[3]~reg0.ACLR
jrst_n => xbrk_ctrl0[4]~reg0.ACLR
jrst_n => xbrk_ctrl0[5]~reg0.ACLR
jrst_n => xbrk_ctrl0[6]~reg0.ACLR
jrst_n => xbrk_ctrl0[7]~reg0.ACLR
jrst_n => dbrk3[0]~reg0.ACLR
jrst_n => dbrk3[1]~reg0.ACLR
jrst_n => dbrk3[2]~reg0.ACLR
jrst_n => dbrk3[3]~reg0.ACLR
jrst_n => dbrk3[4]~reg0.ACLR
jrst_n => dbrk3[5]~reg0.ACLR
jrst_n => dbrk3[6]~reg0.ACLR
jrst_n => dbrk3[7]~reg0.ACLR
jrst_n => dbrk3[8]~reg0.ACLR
jrst_n => dbrk3[9]~reg0.ACLR
jrst_n => dbrk3[10]~reg0.ACLR
jrst_n => dbrk3[11]~reg0.ACLR
jrst_n => dbrk3[12]~reg0.ACLR
jrst_n => dbrk3[13]~reg0.ACLR
jrst_n => dbrk3[14]~reg0.ACLR
jrst_n => dbrk3[15]~reg0.ACLR
jrst_n => dbrk3[16]~reg0.ACLR
jrst_n => dbrk3[17]~reg0.ACLR
jrst_n => dbrk3[18]~reg0.ACLR
jrst_n => dbrk3[19]~reg0.ACLR
jrst_n => dbrk3[20]~reg0.ACLR
jrst_n => dbrk3[21]~reg0.ACLR
jrst_n => dbrk3[22]~reg0.ACLR
jrst_n => dbrk3[32]~reg0.ACLR
jrst_n => dbrk3[33]~reg0.ACLR
jrst_n => dbrk3[34]~reg0.ACLR
jrst_n => dbrk3[35]~reg0.ACLR
jrst_n => dbrk3[36]~reg0.ACLR
jrst_n => dbrk3[37]~reg0.ACLR
jrst_n => dbrk3[38]~reg0.ACLR
jrst_n => dbrk3[39]~reg0.ACLR
jrst_n => dbrk3[40]~reg0.ACLR
jrst_n => dbrk3[41]~reg0.ACLR
jrst_n => dbrk3[42]~reg0.ACLR
jrst_n => dbrk3[43]~reg0.ACLR
jrst_n => dbrk3[44]~reg0.ACLR
jrst_n => dbrk3[45]~reg0.ACLR
jrst_n => dbrk3[46]~reg0.ACLR
jrst_n => dbrk3[47]~reg0.ACLR
jrst_n => dbrk3[48]~reg0.ACLR
jrst_n => dbrk3[49]~reg0.ACLR
jrst_n => dbrk3[50]~reg0.ACLR
jrst_n => dbrk3[51]~reg0.ACLR
jrst_n => dbrk3[52]~reg0.ACLR
jrst_n => dbrk3[53]~reg0.ACLR
jrst_n => dbrk3[54]~reg0.ACLR
jrst_n => dbrk3[55]~reg0.ACLR
jrst_n => dbrk3[56]~reg0.ACLR
jrst_n => dbrk3[57]~reg0.ACLR
jrst_n => dbrk3[58]~reg0.ACLR
jrst_n => dbrk3[59]~reg0.ACLR
jrst_n => dbrk3[60]~reg0.ACLR
jrst_n => dbrk3[61]~reg0.ACLR
jrst_n => dbrk3[62]~reg0.ACLR
jrst_n => dbrk3[63]~reg0.ACLR
jrst_n => dbrk3[64]~reg0.ACLR
jrst_n => dbrk3[65]~reg0.ACLR
jrst_n => dbrk3[66]~reg0.ACLR
jrst_n => dbrk3[67]~reg0.ACLR
jrst_n => dbrk3[68]~reg0.ACLR
jrst_n => dbrk3[69]~reg0.ACLR
jrst_n => dbrk3[70]~reg0.ACLR
jrst_n => dbrk3[71]~reg0.ACLR
jrst_n => dbrk3[72]~reg0.ACLR
jrst_n => dbrk3[73]~reg0.ACLR
jrst_n => dbrk3[74]~reg0.ACLR
jrst_n => dbrk3[75]~reg0.ACLR
jrst_n => dbrk3[76]~reg0.ACLR
jrst_n => dbrk3[77]~reg0.ACLR
jrst_n => dbrk2[0]~reg0.ACLR
jrst_n => dbrk2[1]~reg0.ACLR
jrst_n => dbrk2[2]~reg0.ACLR
jrst_n => dbrk2[3]~reg0.ACLR
jrst_n => dbrk2[4]~reg0.ACLR
jrst_n => dbrk2[5]~reg0.ACLR
jrst_n => dbrk2[6]~reg0.ACLR
jrst_n => dbrk2[7]~reg0.ACLR
jrst_n => dbrk2[8]~reg0.ACLR
jrst_n => dbrk2[9]~reg0.ACLR
jrst_n => dbrk2[10]~reg0.ACLR
jrst_n => dbrk2[11]~reg0.ACLR
jrst_n => dbrk2[12]~reg0.ACLR
jrst_n => dbrk2[13]~reg0.ACLR
jrst_n => dbrk2[14]~reg0.ACLR
jrst_n => dbrk2[15]~reg0.ACLR
jrst_n => dbrk2[16]~reg0.ACLR
jrst_n => dbrk2[17]~reg0.ACLR
jrst_n => dbrk2[18]~reg0.ACLR
jrst_n => dbrk2[19]~reg0.ACLR
jrst_n => dbrk2[20]~reg0.ACLR
jrst_n => dbrk2[21]~reg0.ACLR
jrst_n => dbrk2[22]~reg0.ACLR
jrst_n => dbrk2[32]~reg0.ACLR
jrst_n => dbrk2[33]~reg0.ACLR
jrst_n => dbrk2[34]~reg0.ACLR
jrst_n => dbrk2[35]~reg0.ACLR
jrst_n => dbrk2[36]~reg0.ACLR
jrst_n => dbrk2[37]~reg0.ACLR
jrst_n => dbrk2[38]~reg0.ACLR
jrst_n => dbrk2[39]~reg0.ACLR
jrst_n => dbrk2[40]~reg0.ACLR
jrst_n => dbrk2[41]~reg0.ACLR
jrst_n => dbrk2[42]~reg0.ACLR
jrst_n => dbrk2[43]~reg0.ACLR
jrst_n => dbrk2[44]~reg0.ACLR
jrst_n => dbrk2[45]~reg0.ACLR
jrst_n => dbrk2[46]~reg0.ACLR
jrst_n => dbrk2[47]~reg0.ACLR
jrst_n => dbrk2[48]~reg0.ACLR
jrst_n => dbrk2[49]~reg0.ACLR
jrst_n => dbrk2[50]~reg0.ACLR
jrst_n => dbrk2[51]~reg0.ACLR
jrst_n => dbrk2[52]~reg0.ACLR
jrst_n => dbrk2[53]~reg0.ACLR
jrst_n => dbrk2[54]~reg0.ACLR
jrst_n => dbrk2[55]~reg0.ACLR
jrst_n => dbrk2[56]~reg0.ACLR
jrst_n => dbrk2[57]~reg0.ACLR
jrst_n => dbrk2[58]~reg0.ACLR
jrst_n => dbrk2[59]~reg0.ACLR
jrst_n => dbrk2[60]~reg0.ACLR
jrst_n => dbrk2[61]~reg0.ACLR
jrst_n => dbrk2[62]~reg0.ACLR
jrst_n => dbrk2[63]~reg0.ACLR
jrst_n => dbrk2[64]~reg0.ACLR
jrst_n => dbrk2[65]~reg0.ACLR
jrst_n => dbrk2[66]~reg0.ACLR
jrst_n => dbrk2[67]~reg0.ACLR
jrst_n => dbrk2[68]~reg0.ACLR
jrst_n => dbrk2[69]~reg0.ACLR
jrst_n => dbrk2[70]~reg0.ACLR
jrst_n => dbrk2[71]~reg0.ACLR
jrst_n => dbrk2[72]~reg0.ACLR
jrst_n => dbrk2[73]~reg0.ACLR
jrst_n => dbrk2[74]~reg0.ACLR
jrst_n => dbrk2[75]~reg0.ACLR
jrst_n => dbrk2[76]~reg0.ACLR
jrst_n => dbrk2[77]~reg0.ACLR
jrst_n => dbrk1[0]~reg0.ACLR
jrst_n => dbrk1[1]~reg0.ACLR
jrst_n => dbrk1[2]~reg0.ACLR
jrst_n => dbrk1[3]~reg0.ACLR
jrst_n => dbrk1[4]~reg0.ACLR
jrst_n => dbrk1[5]~reg0.ACLR
jrst_n => dbrk1[6]~reg0.ACLR
jrst_n => dbrk1[7]~reg0.ACLR
jrst_n => dbrk1[8]~reg0.ACLR
jrst_n => dbrk1[9]~reg0.ACLR
jrst_n => dbrk1[10]~reg0.ACLR
jrst_n => dbrk1[11]~reg0.ACLR
jrst_n => dbrk1[12]~reg0.ACLR
jrst_n => dbrk1[13]~reg0.ACLR
jrst_n => dbrk1[14]~reg0.ACLR
jrst_n => dbrk1[15]~reg0.ACLR
jrst_n => dbrk1[16]~reg0.ACLR
jrst_n => dbrk1[17]~reg0.ACLR
jrst_n => dbrk1[18]~reg0.ACLR
jrst_n => dbrk1[19]~reg0.ACLR
jrst_n => dbrk1[20]~reg0.ACLR
jrst_n => dbrk1[21]~reg0.ACLR
jrst_n => dbrk1[22]~reg0.ACLR
jrst_n => dbrk1[32]~reg0.ACLR
jrst_n => dbrk1[33]~reg0.ACLR
jrst_n => dbrk1[34]~reg0.ACLR
jrst_n => dbrk1[35]~reg0.ACLR
jrst_n => dbrk1[36]~reg0.ACLR
jrst_n => dbrk1[37]~reg0.ACLR
jrst_n => dbrk1[38]~reg0.ACLR
jrst_n => dbrk1[39]~reg0.ACLR
jrst_n => dbrk1[40]~reg0.ACLR
jrst_n => dbrk1[41]~reg0.ACLR
jrst_n => dbrk1[42]~reg0.ACLR
jrst_n => dbrk1[43]~reg0.ACLR
jrst_n => dbrk1[44]~reg0.ACLR
jrst_n => dbrk1[45]~reg0.ACLR
jrst_n => dbrk1[46]~reg0.ACLR
jrst_n => dbrk1[47]~reg0.ACLR
jrst_n => dbrk1[48]~reg0.ACLR
jrst_n => dbrk1[49]~reg0.ACLR
jrst_n => dbrk1[50]~reg0.ACLR
jrst_n => dbrk1[51]~reg0.ACLR
jrst_n => dbrk1[52]~reg0.ACLR
jrst_n => dbrk1[53]~reg0.ACLR
jrst_n => dbrk1[54]~reg0.ACLR
jrst_n => dbrk1[55]~reg0.ACLR
jrst_n => dbrk1[56]~reg0.ACLR
jrst_n => dbrk1[57]~reg0.ACLR
jrst_n => dbrk1[58]~reg0.ACLR
jrst_n => dbrk1[59]~reg0.ACLR
jrst_n => dbrk1[60]~reg0.ACLR
jrst_n => dbrk1[61]~reg0.ACLR
jrst_n => dbrk1[62]~reg0.ACLR
jrst_n => dbrk1[63]~reg0.ACLR
jrst_n => dbrk1[64]~reg0.ACLR
jrst_n => dbrk1[65]~reg0.ACLR
jrst_n => dbrk1[66]~reg0.ACLR
jrst_n => dbrk1[67]~reg0.ACLR
jrst_n => dbrk1[68]~reg0.ACLR
jrst_n => dbrk1[69]~reg0.ACLR
jrst_n => dbrk1[70]~reg0.ACLR
jrst_n => dbrk1[71]~reg0.ACLR
jrst_n => dbrk1[72]~reg0.ACLR
jrst_n => dbrk1[73]~reg0.ACLR
jrst_n => dbrk1[74]~reg0.ACLR
jrst_n => dbrk1[75]~reg0.ACLR
jrst_n => dbrk1[76]~reg0.ACLR
jrst_n => dbrk1[77]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => dbrk0[77]~reg0.ACLR
jrst_n => dbrk0[76]~reg0.ACLR
jrst_n => dbrk0[75]~reg0.ACLR
jrst_n => dbrk0[74]~reg0.ACLR
jrst_n => dbrk0[73]~reg0.ACLR
jrst_n => dbrk0[72]~reg0.ACLR
jrst_n => dbrk0[71]~reg0.ACLR
jrst_n => dbrk0[70]~reg0.ACLR
jrst_n => dbrk0[69]~reg0.ACLR
jrst_n => dbrk0[68]~reg0.ACLR
jrst_n => dbrk0[67]~reg0.ACLR
jrst_n => dbrk0[66]~reg0.ACLR
jrst_n => dbrk0[65]~reg0.ACLR
jrst_n => dbrk0[64]~reg0.ACLR
jrst_n => dbrk0[63]~reg0.ACLR
jrst_n => dbrk0[62]~reg0.ACLR
jrst_n => dbrk0[61]~reg0.ACLR
jrst_n => dbrk0[60]~reg0.ACLR
jrst_n => dbrk0[59]~reg0.ACLR
jrst_n => dbrk0[58]~reg0.ACLR
jrst_n => dbrk0[57]~reg0.ACLR
jrst_n => dbrk0[56]~reg0.ACLR
jrst_n => dbrk0[55]~reg0.ACLR
jrst_n => dbrk0[54]~reg0.ACLR
jrst_n => dbrk0[53]~reg0.ACLR
jrst_n => dbrk0[52]~reg0.ACLR
jrst_n => dbrk0[51]~reg0.ACLR
jrst_n => dbrk0[50]~reg0.ACLR
jrst_n => dbrk0[49]~reg0.ACLR
jrst_n => dbrk0[48]~reg0.ACLR
jrst_n => dbrk0[47]~reg0.ACLR
jrst_n => dbrk0[46]~reg0.ACLR
jrst_n => dbrk0[45]~reg0.ACLR
jrst_n => dbrk0[44]~reg0.ACLR
jrst_n => dbrk0[43]~reg0.ACLR
jrst_n => dbrk0[42]~reg0.ACLR
jrst_n => dbrk0[41]~reg0.ACLR
jrst_n => dbrk0[40]~reg0.ACLR
jrst_n => dbrk0[39]~reg0.ACLR
jrst_n => dbrk0[38]~reg0.ACLR
jrst_n => dbrk0[37]~reg0.ACLR
jrst_n => dbrk0[36]~reg0.ACLR
jrst_n => dbrk0[35]~reg0.ACLR
jrst_n => dbrk0[34]~reg0.ACLR
jrst_n => dbrk0[33]~reg0.ACLR
jrst_n => dbrk0[32]~reg0.ACLR
jrst_n => dbrk0[22]~reg0.ACLR
jrst_n => dbrk0[21]~reg0.ACLR
jrst_n => dbrk0[20]~reg0.ACLR
jrst_n => dbrk0[19]~reg0.ACLR
jrst_n => dbrk0[18]~reg0.ACLR
jrst_n => dbrk0[17]~reg0.ACLR
jrst_n => dbrk0[16]~reg0.ACLR
jrst_n => dbrk0[15]~reg0.ACLR
jrst_n => dbrk0[14]~reg0.ACLR
jrst_n => dbrk0[13]~reg0.ACLR
jrst_n => dbrk0[12]~reg0.ACLR
jrst_n => dbrk0[11]~reg0.ACLR
jrst_n => dbrk0[10]~reg0.ACLR
jrst_n => dbrk0[9]~reg0.ACLR
jrst_n => dbrk0[8]~reg0.ACLR
jrst_n => dbrk0[7]~reg0.ACLR
jrst_n => dbrk0[6]~reg0.ACLR
jrst_n => dbrk0[5]~reg0.ACLR
jrst_n => dbrk0[4]~reg0.ACLR
jrst_n => dbrk0[3]~reg0.ACLR
jrst_n => dbrk0[2]~reg0.ACLR
jrst_n => dbrk0[1]~reg0.ACLR
jrst_n => dbrk0[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => always9~0.IN0
take_action_break_a => always8~0.IN1
take_action_break_a => always6~0.IN1
take_action_break_a => always4~0.IN1
take_action_break_a => always2~0.IN1
take_action_break_a => take_action_any_break~0.IN1
take_action_break_b => take_action_any_break~0.IN0
take_action_break_b => xbrk_ctrl0[7]~reg0.ENA
take_action_break_b => xbrk_ctrl0[6]~reg0.ENA
take_action_break_b => xbrk_ctrl0[5]~reg0.ENA
take_action_break_b => xbrk_ctrl0[4]~reg0.ENA
take_action_break_b => xbrk_ctrl0[3]~reg0.ENA
take_action_break_b => xbrk_ctrl0[2]~reg0.ENA
take_action_break_b => xbrk_ctrl0[1]~reg0.ENA
take_action_break_b => xbrk_ctrl0[0]~reg0.ENA
take_action_break_b => xbrk_ctrl1[7]~reg0.ENA
take_action_break_b => xbrk_ctrl1[6]~reg0.ENA
take_action_break_b => xbrk_ctrl1[5]~reg0.ENA
take_action_break_b => xbrk_ctrl1[4]~reg0.ENA
take_action_break_b => xbrk_ctrl1[3]~reg0.ENA
take_action_break_b => xbrk_ctrl1[2]~reg0.ENA
take_action_break_b => xbrk_ctrl1[1]~reg0.ENA
take_action_break_b => xbrk_ctrl1[0]~reg0.ENA
take_action_break_b => xbrk_ctrl2[7]~reg0.ENA
take_action_break_b => xbrk_ctrl2[6]~reg0.ENA
take_action_break_b => xbrk_ctrl2[5]~reg0.ENA
take_action_break_b => xbrk_ctrl2[4]~reg0.ENA
take_action_break_b => xbrk_ctrl2[3]~reg0.ENA
take_action_break_b => xbrk_ctrl2[2]~reg0.ENA
take_action_break_b => xbrk_ctrl2[1]~reg0.ENA
take_action_break_b => xbrk_ctrl2[0]~reg0.ENA
take_action_break_b => xbrk_ctrl3[7]~reg0.ENA
take_action_break_b => xbrk_ctrl3[6]~reg0.ENA
take_action_break_b => xbrk_ctrl3[5]~reg0.ENA
take_action_break_b => xbrk_ctrl3[4]~reg0.ENA
take_action_break_b => xbrk_ctrl3[3]~reg0.ENA
take_action_break_b => xbrk_ctrl3[2]~reg0.ENA
take_action_break_b => xbrk_ctrl3[1]~reg0.ENA
take_action_break_b => xbrk_ctrl3[0]~reg0.ENA
take_action_break_c => always8~1.IN1
take_action_break_c => always6~1.IN1
take_action_break_c => always4~1.IN1
take_action_break_c => always2~1.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~117.OUTPUTSELECT
take_no_action_break_a => break_readreg~116.OUTPUTSELECT
take_no_action_break_a => break_readreg~115.OUTPUTSELECT
take_no_action_break_a => break_readreg~114.OUTPUTSELECT
take_no_action_break_a => break_readreg~113.OUTPUTSELECT
take_no_action_break_a => break_readreg~112.OUTPUTSELECT
take_no_action_break_a => break_readreg~111.OUTPUTSELECT
take_no_action_break_a => break_readreg~110.OUTPUTSELECT
take_no_action_break_a => break_readreg~109.OUTPUTSELECT
take_no_action_break_a => break_readreg~108.OUTPUTSELECT
take_no_action_break_a => break_readreg~107.OUTPUTSELECT
take_no_action_break_a => break_readreg~106.OUTPUTSELECT
take_no_action_break_a => break_readreg~105.OUTPUTSELECT
take_no_action_break_a => break_readreg~104.OUTPUTSELECT
take_no_action_break_a => break_readreg~103.OUTPUTSELECT
take_no_action_break_a => break_readreg~102.OUTPUTSELECT
take_no_action_break_a => break_readreg~101.OUTPUTSELECT
take_no_action_break_a => break_readreg~100.OUTPUTSELECT
take_no_action_break_a => break_readreg~99.OUTPUTSELECT
take_no_action_break_a => break_readreg~98.OUTPUTSELECT
take_no_action_break_a => break_readreg~97.OUTPUTSELECT
take_no_action_break_a => break_readreg~96.OUTPUTSELECT
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_b => break_readreg~85.OUTPUTSELECT
take_no_action_break_b => break_readreg~84.OUTPUTSELECT
take_no_action_break_b => break_readreg~83.OUTPUTSELECT
take_no_action_break_b => break_readreg~82.OUTPUTSELECT
take_no_action_break_b => break_readreg~81.OUTPUTSELECT
take_no_action_break_b => break_readreg~80.OUTPUTSELECT
take_no_action_break_b => break_readreg~79.OUTPUTSELECT
take_no_action_break_b => break_readreg~78.OUTPUTSELECT
take_no_action_break_b => break_readreg~77.OUTPUTSELECT
take_no_action_break_b => break_readreg~76.OUTPUTSELECT
take_no_action_break_b => break_readreg~75.OUTPUTSELECT
take_no_action_break_b => break_readreg~74.OUTPUTSELECT
take_no_action_break_b => break_readreg~73.OUTPUTSELECT
take_no_action_break_b => break_readreg~72.OUTPUTSELECT
take_no_action_break_b => break_readreg~71.OUTPUTSELECT
take_no_action_break_b => break_readreg~70.OUTPUTSELECT
take_no_action_break_b => break_readreg~69.OUTPUTSELECT
take_no_action_break_b => break_readreg~68.OUTPUTSELECT
take_no_action_break_b => break_readreg~67.OUTPUTSELECT
take_no_action_break_b => break_readreg~66.OUTPUTSELECT
take_no_action_break_b => break_readreg~65.OUTPUTSELECT
take_no_action_break_b => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_c => break_readreg~53.OUTPUTSELECT
take_no_action_break_c => break_readreg~52.OUTPUTSELECT
take_no_action_break_c => break_readreg~51.OUTPUTSELECT
take_no_action_break_c => break_readreg~50.OUTPUTSELECT
take_no_action_break_c => break_readreg~49.OUTPUTSELECT
take_no_action_break_c => break_readreg~48.OUTPUTSELECT
take_no_action_break_c => break_readreg~47.OUTPUTSELECT
take_no_action_break_c => break_readreg~46.OUTPUTSELECT
take_no_action_break_c => break_readreg~45.OUTPUTSELECT
take_no_action_break_c => break_readreg~44.OUTPUTSELECT
take_no_action_break_c => break_readreg~43.OUTPUTSELECT
take_no_action_break_c => break_readreg~42.OUTPUTSELECT
take_no_action_break_c => break_readreg~41.OUTPUTSELECT
take_no_action_break_c => break_readreg~40.OUTPUTSELECT
take_no_action_break_c => break_readreg~39.OUTPUTSELECT
take_no_action_break_c => break_readreg~38.OUTPUTSELECT
take_no_action_break_c => break_readreg~37.OUTPUTSELECT
take_no_action_break_c => break_readreg~36.OUTPUTSELECT
take_no_action_break_c => break_readreg~35.OUTPUTSELECT
take_no_action_break_c => break_readreg~34.OUTPUTSELECT
take_no_action_break_c => break_readreg~33.OUTPUTSELECT
take_no_action_break_c => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
xbrk_goto0 => always14~0.IN1
xbrk_goto1 => always14~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[0] <= dbrk0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[1] <= dbrk0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[2] <= dbrk0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[3] <= dbrk0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[4] <= dbrk0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[5] <= dbrk0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[6] <= dbrk0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[7] <= dbrk0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[8] <= dbrk0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[9] <= dbrk0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[10] <= dbrk0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[11] <= dbrk0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[12] <= dbrk0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[13] <= dbrk0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[14] <= dbrk0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[15] <= dbrk0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[16] <= dbrk0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[17] <= dbrk0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[18] <= dbrk0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[19] <= dbrk0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[20] <= dbrk0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[21] <= dbrk0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[22] <= dbrk0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[23] <= <GND>
dbrk0[24] <= <GND>
dbrk0[25] <= <GND>
dbrk0[26] <= <GND>
dbrk0[27] <= <GND>
dbrk0[28] <= <GND>
dbrk0[29] <= <GND>
dbrk0[30] <= <GND>
dbrk0[31] <= <GND>
dbrk0[32] <= dbrk0[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[33] <= dbrk0[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[34] <= dbrk0[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[35] <= dbrk0[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[36] <= dbrk0[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[37] <= dbrk0[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[38] <= dbrk0[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[39] <= dbrk0[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[40] <= dbrk0[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[41] <= dbrk0[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[42] <= dbrk0[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[43] <= dbrk0[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[44] <= dbrk0[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[45] <= dbrk0[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[46] <= dbrk0[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[47] <= dbrk0[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[48] <= dbrk0[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[49] <= dbrk0[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[50] <= dbrk0[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[51] <= dbrk0[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[52] <= dbrk0[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[53] <= dbrk0[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[54] <= dbrk0[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[55] <= dbrk0[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[56] <= dbrk0[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[57] <= dbrk0[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[58] <= dbrk0[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[59] <= dbrk0[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[60] <= dbrk0[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[61] <= dbrk0[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[62] <= dbrk0[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[63] <= dbrk0[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[64] <= dbrk0[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[65] <= dbrk0[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[66] <= dbrk0[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[67] <= dbrk0[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[68] <= dbrk0[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[69] <= dbrk0[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[70] <= dbrk0[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[71] <= dbrk0[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[72] <= dbrk0[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[73] <= dbrk0[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[74] <= dbrk0[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[75] <= dbrk0[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[76] <= dbrk0[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[77] <= dbrk0[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[0] <= dbrk1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[1] <= dbrk1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[2] <= dbrk1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[3] <= dbrk1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[4] <= dbrk1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[5] <= dbrk1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[6] <= dbrk1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[7] <= dbrk1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[8] <= dbrk1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[9] <= dbrk1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[10] <= dbrk1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[11] <= dbrk1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[12] <= dbrk1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[13] <= dbrk1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[14] <= dbrk1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[15] <= dbrk1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[16] <= dbrk1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[17] <= dbrk1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[18] <= dbrk1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[19] <= dbrk1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[20] <= dbrk1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[21] <= dbrk1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[22] <= dbrk1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[23] <= <GND>
dbrk1[24] <= <GND>
dbrk1[25] <= <GND>
dbrk1[26] <= <GND>
dbrk1[27] <= <GND>
dbrk1[28] <= <GND>
dbrk1[29] <= <GND>
dbrk1[30] <= <GND>
dbrk1[31] <= <GND>
dbrk1[32] <= dbrk1[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[33] <= dbrk1[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[34] <= dbrk1[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[35] <= dbrk1[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[36] <= dbrk1[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[37] <= dbrk1[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[38] <= dbrk1[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[39] <= dbrk1[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[40] <= dbrk1[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[41] <= dbrk1[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[42] <= dbrk1[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[43] <= dbrk1[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[44] <= dbrk1[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[45] <= dbrk1[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[46] <= dbrk1[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[47] <= dbrk1[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[48] <= dbrk1[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[49] <= dbrk1[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[50] <= dbrk1[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[51] <= dbrk1[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[52] <= dbrk1[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[53] <= dbrk1[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[54] <= dbrk1[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[55] <= dbrk1[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[56] <= dbrk1[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[57] <= dbrk1[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[58] <= dbrk1[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[59] <= dbrk1[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[60] <= dbrk1[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[61] <= dbrk1[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[62] <= dbrk1[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[63] <= dbrk1[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[64] <= dbrk1[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[65] <= dbrk1[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[66] <= dbrk1[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[67] <= dbrk1[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[68] <= dbrk1[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[69] <= dbrk1[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[70] <= dbrk1[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[71] <= dbrk1[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[72] <= dbrk1[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[73] <= dbrk1[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[74] <= dbrk1[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[75] <= dbrk1[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[76] <= dbrk1[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[77] <= dbrk1[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[0] <= dbrk2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[1] <= dbrk2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[2] <= dbrk2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[3] <= dbrk2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[4] <= dbrk2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[5] <= dbrk2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[6] <= dbrk2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[7] <= dbrk2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[8] <= dbrk2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[9] <= dbrk2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[10] <= dbrk2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[11] <= dbrk2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[12] <= dbrk2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[13] <= dbrk2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[14] <= dbrk2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[15] <= dbrk2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[16] <= dbrk2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[17] <= dbrk2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[18] <= dbrk2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[19] <= dbrk2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[20] <= dbrk2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[21] <= dbrk2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[22] <= dbrk2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[23] <= <GND>
dbrk2[24] <= <GND>
dbrk2[25] <= <GND>
dbrk2[26] <= <GND>
dbrk2[27] <= <GND>
dbrk2[28] <= <GND>
dbrk2[29] <= <GND>
dbrk2[30] <= <GND>
dbrk2[31] <= <GND>
dbrk2[32] <= dbrk2[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[33] <= dbrk2[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[34] <= dbrk2[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[35] <= dbrk2[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[36] <= dbrk2[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[37] <= dbrk2[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[38] <= dbrk2[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[39] <= dbrk2[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[40] <= dbrk2[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[41] <= dbrk2[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[42] <= dbrk2[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[43] <= dbrk2[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[44] <= dbrk2[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[45] <= dbrk2[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[46] <= dbrk2[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[47] <= dbrk2[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[48] <= dbrk2[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[49] <= dbrk2[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[50] <= dbrk2[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[51] <= dbrk2[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[52] <= dbrk2[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[53] <= dbrk2[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[54] <= dbrk2[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[55] <= dbrk2[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[56] <= dbrk2[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[57] <= dbrk2[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[58] <= dbrk2[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[59] <= dbrk2[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[60] <= dbrk2[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[61] <= dbrk2[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[62] <= dbrk2[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[63] <= dbrk2[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[64] <= dbrk2[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[65] <= dbrk2[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[66] <= dbrk2[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[67] <= dbrk2[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[68] <= dbrk2[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[69] <= dbrk2[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[70] <= dbrk2[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[71] <= dbrk2[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[72] <= dbrk2[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[73] <= dbrk2[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[74] <= dbrk2[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[75] <= dbrk2[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[76] <= dbrk2[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk2[77] <= dbrk2[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[0] <= dbrk3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[1] <= dbrk3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[2] <= dbrk3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[3] <= dbrk3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[4] <= dbrk3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[5] <= dbrk3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[6] <= dbrk3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[7] <= dbrk3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[8] <= dbrk3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[9] <= dbrk3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[10] <= dbrk3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[11] <= dbrk3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[12] <= dbrk3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[13] <= dbrk3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[14] <= dbrk3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[15] <= dbrk3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[16] <= dbrk3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[17] <= dbrk3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[18] <= dbrk3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[19] <= dbrk3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[20] <= dbrk3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[21] <= dbrk3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[22] <= dbrk3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[23] <= <GND>
dbrk3[24] <= <GND>
dbrk3[25] <= <GND>
dbrk3[26] <= <GND>
dbrk3[27] <= <GND>
dbrk3[28] <= <GND>
dbrk3[29] <= <GND>
dbrk3[30] <= <GND>
dbrk3[31] <= <GND>
dbrk3[32] <= dbrk3[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[33] <= dbrk3[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[34] <= dbrk3[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[35] <= dbrk3[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[36] <= dbrk3[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[37] <= dbrk3[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[38] <= dbrk3[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[39] <= dbrk3[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[40] <= dbrk3[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[41] <= dbrk3[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[42] <= dbrk3[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[43] <= dbrk3[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[44] <= dbrk3[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[45] <= dbrk3[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[46] <= dbrk3[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[47] <= dbrk3[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[48] <= dbrk3[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[49] <= dbrk3[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[50] <= dbrk3[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[51] <= dbrk3[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[52] <= dbrk3[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[53] <= dbrk3[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[54] <= dbrk3[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[55] <= dbrk3[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[56] <= dbrk3[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[57] <= dbrk3[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[58] <= dbrk3[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[59] <= dbrk3[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[60] <= dbrk3[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[61] <= dbrk3[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[62] <= dbrk3[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[63] <= dbrk3[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[64] <= dbrk3[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[65] <= dbrk3[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[66] <= dbrk3[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[67] <= dbrk3[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[68] <= dbrk3[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[69] <= dbrk3[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[70] <= dbrk3[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[71] <= dbrk3[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[72] <= dbrk3[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[73] <= dbrk3[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[74] <= dbrk3[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[75] <= dbrk3[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[76] <= dbrk3[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk3[77] <= dbrk3[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= dbrk_hit0_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1_latch <= dbrk_hit1_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2_latch <= dbrk_hit2_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit3_latch <= dbrk_hit3_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[0] <= xbrk0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[1] <= xbrk0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[2] <= xbrk0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[3] <= xbrk0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[4] <= xbrk0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[5] <= xbrk0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[6] <= xbrk0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[7] <= xbrk0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[8] <= xbrk0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[9] <= xbrk0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[10] <= xbrk0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[11] <= xbrk0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[12] <= xbrk0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[13] <= xbrk0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[14] <= xbrk0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[15] <= xbrk0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[16] <= xbrk0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[17] <= xbrk0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[18] <= xbrk0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[19] <= xbrk0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[20] <= xbrk0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[21] <= xbrk0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[22] <= xbrk0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[0] <= xbrk1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[1] <= xbrk1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[2] <= xbrk1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[3] <= xbrk1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[4] <= xbrk1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[5] <= xbrk1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[6] <= xbrk1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[7] <= xbrk1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[8] <= xbrk1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[9] <= xbrk1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[10] <= xbrk1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[11] <= xbrk1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[12] <= xbrk1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[13] <= xbrk1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[14] <= xbrk1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[15] <= xbrk1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[16] <= xbrk1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[17] <= xbrk1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[18] <= xbrk1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[19] <= xbrk1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[20] <= xbrk1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[21] <= xbrk1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[22] <= xbrk1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[0] <= xbrk2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[1] <= xbrk2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[2] <= xbrk2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[3] <= xbrk2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[4] <= xbrk2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[5] <= xbrk2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[6] <= xbrk2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[7] <= xbrk2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[8] <= xbrk2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[9] <= xbrk2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[10] <= xbrk2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[11] <= xbrk2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[12] <= xbrk2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[13] <= xbrk2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[14] <= xbrk2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[15] <= xbrk2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[16] <= xbrk2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[17] <= xbrk2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[18] <= xbrk2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[19] <= xbrk2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[20] <= xbrk2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[21] <= xbrk2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk2[22] <= xbrk2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[0] <= xbrk3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[1] <= xbrk3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[2] <= xbrk3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[3] <= xbrk3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[4] <= xbrk3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[5] <= xbrk3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[6] <= xbrk3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[7] <= xbrk3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[8] <= xbrk3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[9] <= xbrk3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[10] <= xbrk3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[11] <= xbrk3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[12] <= xbrk3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[13] <= xbrk3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[14] <= xbrk3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[15] <= xbrk3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[16] <= xbrk3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[17] <= xbrk3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[18] <= xbrk3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[19] <= xbrk3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[20] <= xbrk3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[21] <= xbrk3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk3[22] <= xbrk3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= xbrk_ctrl0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[1] <= xbrk_ctrl0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[2] <= xbrk_ctrl0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[3] <= xbrk_ctrl0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[4] <= xbrk_ctrl0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[5] <= xbrk_ctrl0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[6] <= xbrk_ctrl0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[7] <= xbrk_ctrl0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[0] <= xbrk_ctrl1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[1] <= xbrk_ctrl1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[2] <= xbrk_ctrl1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[3] <= xbrk_ctrl1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[4] <= xbrk_ctrl1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[5] <= xbrk_ctrl1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[6] <= xbrk_ctrl1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[7] <= xbrk_ctrl1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[0] <= xbrk_ctrl2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[1] <= xbrk_ctrl2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[2] <= xbrk_ctrl2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[3] <= xbrk_ctrl2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[4] <= xbrk_ctrl2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[5] <= xbrk_ctrl2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[6] <= xbrk_ctrl2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[7] <= xbrk_ctrl2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[0] <= xbrk_ctrl3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[1] <= xbrk_ctrl3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[2] <= xbrk_ctrl3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[3] <= xbrk_ctrl3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[4] <= xbrk_ctrl3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[5] <= xbrk_ctrl3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[6] <= xbrk_ctrl3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl3[7] <= xbrk_ctrl3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => xbrk_hit0.ENA
D_en => xbrk_hit1.ENA
D_en => xbrk_hit2.ENA
D_en => xbrk_hit3.ENA
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_goto1~0.IN1
E_valid => M_xbrk_goto0~0.IN1
E_valid => M_xbrk_trigout~0.IN1
E_valid => M_xbrk_traceoff~0.IN1
E_valid => M_xbrk_traceon~0.IN1
F_pc[0] => Equal3.IN45
F_pc[0] => Equal2.IN45
F_pc[0] => Equal1.IN45
F_pc[0] => Equal0.IN45
F_pc[1] => Equal3.IN44
F_pc[1] => Equal2.IN44
F_pc[1] => Equal1.IN44
F_pc[1] => Equal0.IN44
F_pc[2] => Equal3.IN43
F_pc[2] => Equal2.IN43
F_pc[2] => Equal1.IN43
F_pc[2] => Equal0.IN43
F_pc[3] => Equal3.IN42
F_pc[3] => Equal2.IN42
F_pc[3] => Equal1.IN42
F_pc[3] => Equal0.IN42
F_pc[4] => Equal3.IN41
F_pc[4] => Equal2.IN41
F_pc[4] => Equal1.IN41
F_pc[4] => Equal0.IN41
F_pc[5] => Equal3.IN40
F_pc[5] => Equal2.IN40
F_pc[5] => Equal1.IN40
F_pc[5] => Equal0.IN40
F_pc[6] => Equal3.IN39
F_pc[6] => Equal2.IN39
F_pc[6] => Equal1.IN39
F_pc[6] => Equal0.IN39
F_pc[7] => Equal3.IN38
F_pc[7] => Equal2.IN38
F_pc[7] => Equal1.IN38
F_pc[7] => Equal0.IN38
F_pc[8] => Equal3.IN37
F_pc[8] => Equal2.IN37
F_pc[8] => Equal1.IN37
F_pc[8] => Equal0.IN37
F_pc[9] => Equal3.IN36
F_pc[9] => Equal2.IN36
F_pc[9] => Equal1.IN36
F_pc[9] => Equal0.IN36
F_pc[10] => Equal3.IN35
F_pc[10] => Equal2.IN35
F_pc[10] => Equal1.IN35
F_pc[10] => Equal0.IN35
F_pc[11] => Equal3.IN34
F_pc[11] => Equal2.IN34
F_pc[11] => Equal1.IN34
F_pc[11] => Equal0.IN34
F_pc[12] => Equal3.IN33
F_pc[12] => Equal2.IN33
F_pc[12] => Equal1.IN33
F_pc[12] => Equal0.IN33
F_pc[13] => Equal3.IN32
F_pc[13] => Equal2.IN32
F_pc[13] => Equal1.IN32
F_pc[13] => Equal0.IN32
F_pc[14] => Equal3.IN31
F_pc[14] => Equal2.IN31
F_pc[14] => Equal1.IN31
F_pc[14] => Equal0.IN31
F_pc[15] => Equal3.IN30
F_pc[15] => Equal2.IN30
F_pc[15] => Equal1.IN30
F_pc[15] => Equal0.IN30
F_pc[16] => Equal3.IN29
F_pc[16] => Equal2.IN29
F_pc[16] => Equal1.IN29
F_pc[16] => Equal0.IN29
F_pc[17] => Equal3.IN28
F_pc[17] => Equal2.IN28
F_pc[17] => Equal1.IN28
F_pc[17] => Equal0.IN28
F_pc[18] => Equal3.IN27
F_pc[18] => Equal2.IN27
F_pc[18] => Equal1.IN27
F_pc[18] => Equal0.IN27
F_pc[19] => Equal3.IN26
F_pc[19] => Equal2.IN26
F_pc[19] => Equal1.IN26
F_pc[19] => Equal0.IN26
F_pc[20] => Equal3.IN25
F_pc[20] => Equal2.IN25
F_pc[20] => Equal1.IN25
F_pc[20] => Equal0.IN25
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_goto1.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
clk => xbrk_hit0.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit2.CLK
clk => xbrk_hit3.CLK
clk => xbrk_break~reg0.CLK
clk => E_xbrk_traceon.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_goto1.CLK
clk => M_xbrk_traceon.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_goto1.CLK
reset_n => E_xbrk_goto1.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => xbrk_hit3.ACLR
reset_n => xbrk_hit2.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => xbrk3_armed~0.IN0
trigger_state_0 => xbrk2_armed~0.IN0
trigger_state_0 => xbrk1_armed~0.IN0
trigger_state_0 => xbrk0_armed~0.IN0
trigger_state_1 => xbrk3_armed~1.IN0
trigger_state_1 => xbrk2_armed~1.IN0
trigger_state_1 => xbrk1_armed~1.IN0
trigger_state_1 => xbrk0_armed~1.IN0
xbrk0[0] => Equal0.IN24
xbrk0[1] => Equal0.IN23
xbrk0[2] => Equal0.IN22
xbrk0[3] => Equal0.IN21
xbrk0[4] => Equal0.IN20
xbrk0[5] => Equal0.IN19
xbrk0[6] => Equal0.IN18
xbrk0[7] => Equal0.IN17
xbrk0[8] => Equal0.IN16
xbrk0[9] => Equal0.IN15
xbrk0[10] => Equal0.IN14
xbrk0[11] => Equal0.IN13
xbrk0[12] => Equal0.IN12
xbrk0[13] => Equal0.IN11
xbrk0[14] => Equal0.IN10
xbrk0[15] => Equal0.IN9
xbrk0[16] => Equal0.IN8
xbrk0[17] => Equal0.IN7
xbrk0[18] => Equal0.IN6
xbrk0[19] => Equal0.IN5
xbrk0[20] => Equal0.IN4
xbrk0[21] => Equal0.IN3
xbrk0[22] => Equal0.IN2
xbrk1[0] => Equal1.IN24
xbrk1[1] => Equal1.IN23
xbrk1[2] => Equal1.IN22
xbrk1[3] => Equal1.IN21
xbrk1[4] => Equal1.IN20
xbrk1[5] => Equal1.IN19
xbrk1[6] => Equal1.IN18
xbrk1[7] => Equal1.IN17
xbrk1[8] => Equal1.IN16
xbrk1[9] => Equal1.IN15
xbrk1[10] => Equal1.IN14
xbrk1[11] => Equal1.IN13
xbrk1[12] => Equal1.IN12
xbrk1[13] => Equal1.IN11
xbrk1[14] => Equal1.IN10
xbrk1[15] => Equal1.IN9
xbrk1[16] => Equal1.IN8
xbrk1[17] => Equal1.IN7
xbrk1[18] => Equal1.IN6
xbrk1[19] => Equal1.IN5
xbrk1[20] => Equal1.IN4
xbrk1[21] => Equal1.IN3
xbrk1[22] => Equal1.IN2
xbrk2[0] => Equal2.IN24
xbrk2[1] => Equal2.IN23
xbrk2[2] => Equal2.IN22
xbrk2[3] => Equal2.IN21
xbrk2[4] => Equal2.IN20
xbrk2[5] => Equal2.IN19
xbrk2[6] => Equal2.IN18
xbrk2[7] => Equal2.IN17
xbrk2[8] => Equal2.IN16
xbrk2[9] => Equal2.IN15
xbrk2[10] => Equal2.IN14
xbrk2[11] => Equal2.IN13
xbrk2[12] => Equal2.IN12
xbrk2[13] => Equal2.IN11
xbrk2[14] => Equal2.IN10
xbrk2[15] => Equal2.IN9
xbrk2[16] => Equal2.IN8
xbrk2[17] => Equal2.IN7
xbrk2[18] => Equal2.IN6
xbrk2[19] => Equal2.IN5
xbrk2[20] => Equal2.IN4
xbrk2[21] => Equal2.IN3
xbrk2[22] => Equal2.IN2
xbrk3[0] => Equal3.IN24
xbrk3[1] => Equal3.IN23
xbrk3[2] => Equal3.IN22
xbrk3[3] => Equal3.IN21
xbrk3[4] => Equal3.IN20
xbrk3[5] => Equal3.IN19
xbrk3[6] => Equal3.IN18
xbrk3[7] => Equal3.IN17
xbrk3[8] => Equal3.IN16
xbrk3[9] => Equal3.IN15
xbrk3[10] => Equal3.IN14
xbrk3[11] => Equal3.IN13
xbrk3[12] => Equal3.IN12
xbrk3[13] => Equal3.IN11
xbrk3[14] => Equal3.IN10
xbrk3[15] => Equal3.IN9
xbrk3[16] => Equal3.IN8
xbrk3[17] => Equal3.IN7
xbrk3[18] => Equal3.IN6
xbrk3[19] => Equal3.IN5
xbrk3[20] => Equal3.IN4
xbrk3[21] => Equal3.IN3
xbrk3[22] => Equal3.IN2
xbrk_ctrl0[0] => xbrk0_break_hit.IN1
xbrk_ctrl0[1] => xbrk0_tout_hit.IN1
xbrk_ctrl0[2] => xbrk0_toff_hit.IN1
xbrk_ctrl0[3] => xbrk0_ton_hit.IN1
xbrk_ctrl0[4] => xbrk0_armed~0.IN1
xbrk_ctrl0[5] => xbrk0_armed~1.IN1
xbrk_ctrl0[6] => xbrk0_goto0_hit.IN1
xbrk_ctrl0[7] => xbrk0_goto1_hit.IN1
xbrk_ctrl1[0] => xbrk1_break_hit.IN1
xbrk_ctrl1[1] => xbrk1_tout_hit.IN1
xbrk_ctrl1[2] => xbrk1_toff_hit.IN1
xbrk_ctrl1[3] => xbrk1_ton_hit.IN1
xbrk_ctrl1[4] => xbrk1_armed~0.IN1
xbrk_ctrl1[5] => xbrk1_armed~1.IN1
xbrk_ctrl1[6] => xbrk1_goto0_hit.IN1
xbrk_ctrl1[7] => xbrk1_goto1_hit.IN1
xbrk_ctrl2[0] => xbrk2_break_hit.IN1
xbrk_ctrl2[1] => xbrk2_tout_hit.IN1
xbrk_ctrl2[2] => xbrk2_toff_hit.IN1
xbrk_ctrl2[3] => xbrk2_ton_hit.IN1
xbrk_ctrl2[4] => xbrk2_armed~0.IN1
xbrk_ctrl2[5] => xbrk2_armed~1.IN1
xbrk_ctrl2[6] => xbrk2_goto0_hit.IN1
xbrk_ctrl2[7] => xbrk2_goto1_hit.IN1
xbrk_ctrl3[0] => xbrk3_break_hit.IN1
xbrk_ctrl3[1] => xbrk3_tout_hit.IN1
xbrk_ctrl3[2] => xbrk3_toff_hit.IN1
xbrk_ctrl3[3] => xbrk3_ton_hit.IN1
xbrk_ctrl3[4] => xbrk3_armed~0.IN1
xbrk_ctrl3[5] => xbrk3_armed~1.IN1
xbrk_ctrl3[6] => xbrk3_goto0_hit.IN1
xbrk_ctrl3[7] => xbrk3_goto1_hit.IN1
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read~0.IN0
A_ctrl_st => cpu_d_write~0.IN1
A_en => cpu_d_read_valid~0.IN1
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0]~22.IN6
A_mem_baddr[1] => cpu_d_address[1]~21.IN6
A_mem_baddr[2] => cpu_d_address[2]~20.IN6
A_mem_baddr[3] => cpu_d_address[3]~19.IN6
A_mem_baddr[4] => cpu_d_address[4]~18.IN6
A_mem_baddr[5] => cpu_d_address[5]~17.IN6
A_mem_baddr[6] => cpu_d_address[6]~16.IN6
A_mem_baddr[7] => cpu_d_address[7]~15.IN6
A_mem_baddr[8] => cpu_d_address[8]~14.IN6
A_mem_baddr[9] => cpu_d_address[9]~13.IN6
A_mem_baddr[10] => cpu_d_address[10]~12.IN6
A_mem_baddr[11] => cpu_d_address[11]~11.IN6
A_mem_baddr[12] => cpu_d_address[12]~10.IN6
A_mem_baddr[13] => cpu_d_address[13]~9.IN6
A_mem_baddr[14] => cpu_d_address[14]~8.IN6
A_mem_baddr[15] => cpu_d_address[15]~7.IN6
A_mem_baddr[16] => cpu_d_address[16]~6.IN6
A_mem_baddr[17] => cpu_d_address[17]~5.IN6
A_mem_baddr[18] => cpu_d_address[18]~4.IN6
A_mem_baddr[19] => cpu_d_address[19]~3.IN6
A_mem_baddr[20] => cpu_d_address[20]~2.IN6
A_mem_baddr[21] => cpu_d_address[21]~1.IN6
A_mem_baddr[22] => cpu_d_address[22]~0.IN6
A_st_data[0] => dbrk_data~31.DATAB
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => dbrk_data~30.DATAB
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => dbrk_data~29.DATAB
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => dbrk_data~28.DATAB
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => dbrk_data~27.DATAB
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => dbrk_data~26.DATAB
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => dbrk_data~25.DATAB
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => dbrk_data~24.DATAB
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => dbrk_data~23.DATAB
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => dbrk_data~22.DATAB
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => dbrk_data~21.DATAB
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => dbrk_data~20.DATAB
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => dbrk_data~19.DATAB
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => dbrk_data~18.DATAB
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => dbrk_data~17.DATAB
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => dbrk_data~16.DATAB
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => dbrk_data~15.DATAB
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => dbrk_data~14.DATAB
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => dbrk_data~13.DATAB
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => dbrk_data~12.DATAB
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => dbrk_data~11.DATAB
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => dbrk_data~10.DATAB
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => dbrk_data~9.DATAB
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => dbrk_data~8.DATAB
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => dbrk_data~7.DATAB
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => dbrk_data~6.DATAB
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => dbrk_data~5.DATAB
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => dbrk_data~4.DATAB
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => dbrk_data~3.DATAB
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => dbrk_data~2.DATAB
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => dbrk_data~1.DATAB
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => dbrk_data~0.DATAB
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_write~0.IN0
A_valid => cpu_d_read~0.IN1
A_wr_data_filtered[0] => dbrk_data~31.DATAA
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => dbrk_data~30.DATAA
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => dbrk_data~29.DATAA
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => dbrk_data~28.DATAA
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => dbrk_data~27.DATAA
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => dbrk_data~26.DATAA
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => dbrk_data~25.DATAA
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => dbrk_data~24.DATAA
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => dbrk_data~23.DATAA
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => dbrk_data~22.DATAA
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => dbrk_data~21.DATAA
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => dbrk_data~20.DATAA
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => dbrk_data~19.DATAA
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => dbrk_data~18.DATAA
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => dbrk_data~17.DATAA
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => dbrk_data~16.DATAA
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => dbrk_data~15.DATAA
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => dbrk_data~14.DATAA
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => dbrk_data~13.DATAA
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => dbrk_data~12.DATAA
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => dbrk_data~11.DATAA
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => dbrk_data~10.DATAA
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => dbrk_data~9.DATAA
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => dbrk_data~8.DATAA
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => dbrk_data~7.DATAA
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => dbrk_data~6.DATAA
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => dbrk_data~5.DATAA
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => dbrk_data~4.DATAA
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => dbrk_data~3.DATAA
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => dbrk_data~2.DATAA
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => dbrk_data~1.DATAA
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => dbrk_data~0.DATAA
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_break~reg0.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
dbrk0[0] => dbrk0[0]~73.IN2
dbrk0[1] => dbrk0[1]~72.IN2
dbrk0[2] => dbrk0[2]~71.IN2
dbrk0[3] => dbrk0[3]~70.IN2
dbrk0[4] => dbrk0[4]~69.IN2
dbrk0[5] => dbrk0[5]~68.IN2
dbrk0[6] => dbrk0[6]~67.IN2
dbrk0[7] => dbrk0[7]~66.IN2
dbrk0[8] => dbrk0[8]~65.IN2
dbrk0[9] => dbrk0[9]~64.IN2
dbrk0[10] => dbrk0[10]~63.IN2
dbrk0[11] => dbrk0[11]~62.IN2
dbrk0[12] => dbrk0[12]~61.IN2
dbrk0[13] => dbrk0[13]~60.IN2
dbrk0[14] => dbrk0[14]~59.IN2
dbrk0[15] => dbrk0[15]~58.IN2
dbrk0[16] => dbrk0[16]~57.IN2
dbrk0[17] => dbrk0[17]~56.IN2
dbrk0[18] => dbrk0[18]~55.IN2
dbrk0[19] => dbrk0[19]~54.IN2
dbrk0[20] => dbrk0[20]~53.IN2
dbrk0[21] => dbrk0[21]~52.IN2
dbrk0[22] => dbrk0[22]~51.IN2
dbrk0[23] => dbrk0[23]~50.IN2
dbrk0[24] => dbrk0[24]~49.IN2
dbrk0[25] => dbrk0[25]~48.IN2
dbrk0[26] => dbrk0[26]~47.IN2
dbrk0[27] => dbrk0[27]~46.IN2
dbrk0[28] => dbrk0[28]~45.IN2
dbrk0[29] => dbrk0[29]~44.IN2
dbrk0[30] => dbrk0[30]~43.IN2
dbrk0[31] => dbrk0[31]~42.IN2
dbrk0[32] => dbrk0[32]~41.IN2
dbrk0[33] => dbrk0[33]~40.IN2
dbrk0[34] => dbrk0[34]~39.IN2
dbrk0[35] => dbrk0[35]~38.IN2
dbrk0[36] => dbrk0[36]~37.IN2
dbrk0[37] => dbrk0[37]~36.IN2
dbrk0[38] => dbrk0[38]~35.IN2
dbrk0[39] => dbrk0[39]~34.IN2
dbrk0[40] => dbrk0[40]~33.IN2
dbrk0[41] => dbrk0[41]~32.IN2
dbrk0[42] => dbrk0[42]~31.IN2
dbrk0[43] => dbrk0[43]~30.IN2
dbrk0[44] => dbrk0[44]~29.IN2
dbrk0[45] => dbrk0[45]~28.IN2
dbrk0[46] => dbrk0[46]~27.IN2
dbrk0[47] => dbrk0[47]~26.IN2
dbrk0[48] => dbrk0[48]~25.IN2
dbrk0[49] => dbrk0[49]~24.IN2
dbrk0[50] => dbrk0[50]~23.IN2
dbrk0[51] => dbrk0[51]~22.IN2
dbrk0[52] => dbrk0[52]~21.IN2
dbrk0[53] => dbrk0[53]~20.IN2
dbrk0[54] => dbrk0[54]~19.IN2
dbrk0[55] => dbrk0[55]~18.IN2
dbrk0[56] => dbrk0[56]~17.IN2
dbrk0[57] => dbrk0[57]~16.IN2
dbrk0[58] => dbrk0[58]~15.IN2
dbrk0[59] => dbrk0[59]~14.IN2
dbrk0[60] => dbrk0[60]~13.IN2
dbrk0[61] => dbrk0[61]~12.IN2
dbrk0[62] => dbrk0[62]~11.IN2
dbrk0[63] => dbrk0[63]~10.IN2
dbrk0[64] => dbrk0[64]~9.IN2
dbrk0[65] => dbrk0[65]~8.IN2
dbrk0[66] => dbrk0[66]~7.IN2
dbrk0[67] => dbrk0[67]~6.IN2
dbrk0[68] => dbrk0[68]~5.IN2
dbrk0[69] => dbrk0[69]~4.IN2
dbrk0[70] => dbrk0[70]~3.IN2
dbrk0[71] => dbrk0[71]~2.IN2
dbrk0[72] => dbrk0[72]~1.IN2
dbrk0[73] => dbrk0[73]~0.IN2
dbrk0[74] => dbrk0_armed~0.IN0
dbrk0[75] => dbrk0_armed~1.IN0
dbrk0[76] => dbrk0_goto0.IN1
dbrk0[77] => dbrk0_goto1.IN1
dbrk1[0] => dbrk1[0]~73.IN2
dbrk1[1] => dbrk1[1]~72.IN2
dbrk1[2] => dbrk1[2]~71.IN2
dbrk1[3] => dbrk1[3]~70.IN2
dbrk1[4] => dbrk1[4]~69.IN2
dbrk1[5] => dbrk1[5]~68.IN2
dbrk1[6] => dbrk1[6]~67.IN2
dbrk1[7] => dbrk1[7]~66.IN2
dbrk1[8] => dbrk1[8]~65.IN2
dbrk1[9] => dbrk1[9]~64.IN2
dbrk1[10] => dbrk1[10]~63.IN2
dbrk1[11] => dbrk1[11]~62.IN2
dbrk1[12] => dbrk1[12]~61.IN2
dbrk1[13] => dbrk1[13]~60.IN2
dbrk1[14] => dbrk1[14]~59.IN2
dbrk1[15] => dbrk1[15]~58.IN2
dbrk1[16] => dbrk1[16]~57.IN2
dbrk1[17] => dbrk1[17]~56.IN2
dbrk1[18] => dbrk1[18]~55.IN2
dbrk1[19] => dbrk1[19]~54.IN2
dbrk1[20] => dbrk1[20]~53.IN2
dbrk1[21] => dbrk1[21]~52.IN2
dbrk1[22] => dbrk1[22]~51.IN2
dbrk1[23] => dbrk1[23]~50.IN2
dbrk1[24] => dbrk1[24]~49.IN2
dbrk1[25] => dbrk1[25]~48.IN2
dbrk1[26] => dbrk1[26]~47.IN2
dbrk1[27] => dbrk1[27]~46.IN2
dbrk1[28] => dbrk1[28]~45.IN2
dbrk1[29] => dbrk1[29]~44.IN2
dbrk1[30] => dbrk1[30]~43.IN2
dbrk1[31] => dbrk1[31]~42.IN2
dbrk1[32] => dbrk1[32]~41.IN2
dbrk1[33] => dbrk1[33]~40.IN2
dbrk1[34] => dbrk1[34]~39.IN2
dbrk1[35] => dbrk1[35]~38.IN2
dbrk1[36] => dbrk1[36]~37.IN2
dbrk1[37] => dbrk1[37]~36.IN2
dbrk1[38] => dbrk1[38]~35.IN2
dbrk1[39] => dbrk1[39]~34.IN2
dbrk1[40] => dbrk1[40]~33.IN2
dbrk1[41] => dbrk1[41]~32.IN2
dbrk1[42] => dbrk1[42]~31.IN2
dbrk1[43] => dbrk1[43]~30.IN2
dbrk1[44] => dbrk1[44]~29.IN2
dbrk1[45] => dbrk1[45]~28.IN2
dbrk1[46] => dbrk1[46]~27.IN2
dbrk1[47] => dbrk1[47]~26.IN2
dbrk1[48] => dbrk1[48]~25.IN2
dbrk1[49] => dbrk1[49]~24.IN2
dbrk1[50] => dbrk1[50]~23.IN2
dbrk1[51] => dbrk1[51]~22.IN2
dbrk1[52] => dbrk1[52]~21.IN2
dbrk1[53] => dbrk1[53]~20.IN2
dbrk1[54] => dbrk1[54]~19.IN2
dbrk1[55] => dbrk1[55]~18.IN2
dbrk1[56] => dbrk1[56]~17.IN2
dbrk1[57] => dbrk1[57]~16.IN2
dbrk1[58] => dbrk1[58]~15.IN2
dbrk1[59] => dbrk1[59]~14.IN2
dbrk1[60] => dbrk1[60]~13.IN2
dbrk1[61] => dbrk1[61]~12.IN2
dbrk1[62] => dbrk1[62]~11.IN2
dbrk1[63] => dbrk1[63]~10.IN2
dbrk1[64] => dbrk1[64]~9.IN2
dbrk1[65] => dbrk1[65]~8.IN2
dbrk1[66] => dbrk1[66]~7.IN2
dbrk1[67] => dbrk1[67]~6.IN2
dbrk1[68] => dbrk1[68]~5.IN2
dbrk1[69] => dbrk1[69]~4.IN2
dbrk1[70] => dbrk1[70]~3.IN2
dbrk1[71] => dbrk1[71]~2.IN2
dbrk1[72] => dbrk1[72]~1.IN2
dbrk1[73] => dbrk1[73]~0.IN2
dbrk1[74] => dbrk1_armed~0.IN1
dbrk1[75] => dbrk1_armed~1.IN1
dbrk1[76] => dbrk1_goto0.IN1
dbrk1[77] => dbrk1_goto1.IN1
dbrk2[0] => dbrk2[0]~73.IN2
dbrk2[1] => dbrk2[1]~72.IN2
dbrk2[2] => dbrk2[2]~71.IN2
dbrk2[3] => dbrk2[3]~70.IN2
dbrk2[4] => dbrk2[4]~69.IN2
dbrk2[5] => dbrk2[5]~68.IN2
dbrk2[6] => dbrk2[6]~67.IN2
dbrk2[7] => dbrk2[7]~66.IN2
dbrk2[8] => dbrk2[8]~65.IN2
dbrk2[9] => dbrk2[9]~64.IN2
dbrk2[10] => dbrk2[10]~63.IN2
dbrk2[11] => dbrk2[11]~62.IN2
dbrk2[12] => dbrk2[12]~61.IN2
dbrk2[13] => dbrk2[13]~60.IN2
dbrk2[14] => dbrk2[14]~59.IN2
dbrk2[15] => dbrk2[15]~58.IN2
dbrk2[16] => dbrk2[16]~57.IN2
dbrk2[17] => dbrk2[17]~56.IN2
dbrk2[18] => dbrk2[18]~55.IN2
dbrk2[19] => dbrk2[19]~54.IN2
dbrk2[20] => dbrk2[20]~53.IN2
dbrk2[21] => dbrk2[21]~52.IN2
dbrk2[22] => dbrk2[22]~51.IN2
dbrk2[23] => dbrk2[23]~50.IN2
dbrk2[24] => dbrk2[24]~49.IN2
dbrk2[25] => dbrk2[25]~48.IN2
dbrk2[26] => dbrk2[26]~47.IN2
dbrk2[27] => dbrk2[27]~46.IN2
dbrk2[28] => dbrk2[28]~45.IN2
dbrk2[29] => dbrk2[29]~44.IN2
dbrk2[30] => dbrk2[30]~43.IN2
dbrk2[31] => dbrk2[31]~42.IN2
dbrk2[32] => dbrk2[32]~41.IN2
dbrk2[33] => dbrk2[33]~40.IN2
dbrk2[34] => dbrk2[34]~39.IN2
dbrk2[35] => dbrk2[35]~38.IN2
dbrk2[36] => dbrk2[36]~37.IN2
dbrk2[37] => dbrk2[37]~36.IN2
dbrk2[38] => dbrk2[38]~35.IN2
dbrk2[39] => dbrk2[39]~34.IN2
dbrk2[40] => dbrk2[40]~33.IN2
dbrk2[41] => dbrk2[41]~32.IN2
dbrk2[42] => dbrk2[42]~31.IN2
dbrk2[43] => dbrk2[43]~30.IN2
dbrk2[44] => dbrk2[44]~29.IN2
dbrk2[45] => dbrk2[45]~28.IN2
dbrk2[46] => dbrk2[46]~27.IN2
dbrk2[47] => dbrk2[47]~26.IN2
dbrk2[48] => dbrk2[48]~25.IN2
dbrk2[49] => dbrk2[49]~24.IN2
dbrk2[50] => dbrk2[50]~23.IN2
dbrk2[51] => dbrk2[51]~22.IN2
dbrk2[52] => dbrk2[52]~21.IN2
dbrk2[53] => dbrk2[53]~20.IN2
dbrk2[54] => dbrk2[54]~19.IN2
dbrk2[55] => dbrk2[55]~18.IN2
dbrk2[56] => dbrk2[56]~17.IN2
dbrk2[57] => dbrk2[57]~16.IN2
dbrk2[58] => dbrk2[58]~15.IN2
dbrk2[59] => dbrk2[59]~14.IN2
dbrk2[60] => dbrk2[60]~13.IN2
dbrk2[61] => dbrk2[61]~12.IN2
dbrk2[62] => dbrk2[62]~11.IN2
dbrk2[63] => dbrk2[63]~10.IN2
dbrk2[64] => dbrk2[64]~9.IN2
dbrk2[65] => dbrk2[65]~8.IN2
dbrk2[66] => dbrk2[66]~7.IN2
dbrk2[67] => dbrk2[67]~6.IN2
dbrk2[68] => dbrk2[68]~5.IN2
dbrk2[69] => dbrk2[69]~4.IN2
dbrk2[70] => dbrk2[70]~3.IN2
dbrk2[71] => dbrk2[71]~2.IN2
dbrk2[72] => dbrk2[72]~1.IN2
dbrk2[73] => dbrk2[73]~0.IN2
dbrk2[74] => dbrk2_armed~0.IN1
dbrk2[75] => dbrk2_armed~1.IN1
dbrk2[76] => dbrk2_goto0.IN1
dbrk2[77] => dbrk2_goto1.IN1
dbrk3[0] => dbrk3[0]~73.IN2
dbrk3[1] => dbrk3[1]~72.IN2
dbrk3[2] => dbrk3[2]~71.IN2
dbrk3[3] => dbrk3[3]~70.IN2
dbrk3[4] => dbrk3[4]~69.IN2
dbrk3[5] => dbrk3[5]~68.IN2
dbrk3[6] => dbrk3[6]~67.IN2
dbrk3[7] => dbrk3[7]~66.IN2
dbrk3[8] => dbrk3[8]~65.IN2
dbrk3[9] => dbrk3[9]~64.IN2
dbrk3[10] => dbrk3[10]~63.IN2
dbrk3[11] => dbrk3[11]~62.IN2
dbrk3[12] => dbrk3[12]~61.IN2
dbrk3[13] => dbrk3[13]~60.IN2
dbrk3[14] => dbrk3[14]~59.IN2
dbrk3[15] => dbrk3[15]~58.IN2
dbrk3[16] => dbrk3[16]~57.IN2
dbrk3[17] => dbrk3[17]~56.IN2
dbrk3[18] => dbrk3[18]~55.IN2
dbrk3[19] => dbrk3[19]~54.IN2
dbrk3[20] => dbrk3[20]~53.IN2
dbrk3[21] => dbrk3[21]~52.IN2
dbrk3[22] => dbrk3[22]~51.IN2
dbrk3[23] => dbrk3[23]~50.IN2
dbrk3[24] => dbrk3[24]~49.IN2
dbrk3[25] => dbrk3[25]~48.IN2
dbrk3[26] => dbrk3[26]~47.IN2
dbrk3[27] => dbrk3[27]~46.IN2
dbrk3[28] => dbrk3[28]~45.IN2
dbrk3[29] => dbrk3[29]~44.IN2
dbrk3[30] => dbrk3[30]~43.IN2
dbrk3[31] => dbrk3[31]~42.IN2
dbrk3[32] => dbrk3[32]~41.IN2
dbrk3[33] => dbrk3[33]~40.IN2
dbrk3[34] => dbrk3[34]~39.IN2
dbrk3[35] => dbrk3[35]~38.IN2
dbrk3[36] => dbrk3[36]~37.IN2
dbrk3[37] => dbrk3[37]~36.IN2
dbrk3[38] => dbrk3[38]~35.IN2
dbrk3[39] => dbrk3[39]~34.IN2
dbrk3[40] => dbrk3[40]~33.IN2
dbrk3[41] => dbrk3[41]~32.IN2
dbrk3[42] => dbrk3[42]~31.IN2
dbrk3[43] => dbrk3[43]~30.IN2
dbrk3[44] => dbrk3[44]~29.IN2
dbrk3[45] => dbrk3[45]~28.IN2
dbrk3[46] => dbrk3[46]~27.IN2
dbrk3[47] => dbrk3[47]~26.IN2
dbrk3[48] => dbrk3[48]~25.IN2
dbrk3[49] => dbrk3[49]~24.IN2
dbrk3[50] => dbrk3[50]~23.IN2
dbrk3[51] => dbrk3[51]~22.IN2
dbrk3[52] => dbrk3[52]~21.IN2
dbrk3[53] => dbrk3[53]~20.IN2
dbrk3[54] => dbrk3[54]~19.IN2
dbrk3[55] => dbrk3[55]~18.IN2
dbrk3[56] => dbrk3[56]~17.IN2
dbrk3[57] => dbrk3[57]~16.IN2
dbrk3[58] => dbrk3[58]~15.IN2
dbrk3[59] => dbrk3[59]~14.IN2
dbrk3[60] => dbrk3[60]~13.IN2
dbrk3[61] => dbrk3[61]~12.IN2
dbrk3[62] => dbrk3[62]~11.IN2
dbrk3[63] => dbrk3[63]~10.IN2
dbrk3[64] => dbrk3[64]~9.IN2
dbrk3[65] => dbrk3[65]~8.IN2
dbrk3[66] => dbrk3[66]~7.IN2
dbrk3[67] => dbrk3[67]~6.IN2
dbrk3[68] => dbrk3[68]~5.IN2
dbrk3[69] => dbrk3[69]~4.IN2
dbrk3[70] => dbrk3[70]~3.IN2
dbrk3[71] => dbrk3[71]~2.IN2
dbrk3[72] => dbrk3[72]~1.IN2
dbrk3[73] => dbrk3[73]~0.IN2
dbrk3[74] => dbrk3_armed~0.IN1
dbrk3[75] => dbrk3_armed~1.IN1
dbrk3[76] => dbrk3_goto0.IN1
dbrk3[77] => dbrk3_goto1.IN1
debugack => dbrk_break~0.DATAB
reset_n => dbrk_break~reg0.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_goto1~reg0.ACLR
trigger_state_0 => dbrk3_armed~0.IN0
trigger_state_0 => dbrk2_armed~0.IN0
trigger_state_0 => dbrk1_armed~0.IN0
trigger_state_0 => dbrk0_armed~0.IN1
trigger_state_1 => dbrk3_armed~1.IN0
trigger_state_1 => dbrk2_armed~1.IN0
trigger_state_1 => dbrk1_armed~1.IN0
trigger_state_1 => dbrk0_armed~1.IN1
cpu_d_address[0] <= cpu_d_address[0]~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= cpu_d_address[1]~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= cpu_d_address[2]~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= cpu_d_address[3]~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= cpu_d_address[4]~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= cpu_d_address[5]~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= cpu_d_address[6]~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= cpu_d_address[7]~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= cpu_d_address[8]~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= cpu_d_address[9]~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= cpu_d_address[10]~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= cpu_d_address[11]~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= cpu_d_address[12]~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= cpu_d_address[13]~9.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= cpu_d_address[14]~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= cpu_d_address[15]~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= cpu_d_address[16]~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= cpu_d_address[17]~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= cpu_d_address[18]~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= cpu_d_address[19]~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= cpu_d_address[20]~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= cpu_d_address[21]~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= cpu_d_address[22]~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0 <= dbrk_hit0~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1 <= dbrk_hit1~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2 <= dbrk_hit2~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit3 <= dbrk_hit3~0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN22
addr[1] => Equal0.IN21
addr[2] => Equal0.IN20
addr[3] => Equal0.IN19
addr[4] => Equal0.IN18
addr[5] => Equal0.IN17
addr[6] => Equal0.IN16
addr[7] => Equal0.IN15
addr[8] => Equal0.IN14
addr[9] => Equal0.IN13
addr[10] => Equal0.IN12
addr[11] => Equal0.IN11
addr[12] => Equal0.IN10
addr[13] => Equal0.IN9
addr[14] => Equal0.IN8
addr[15] => Equal0.IN7
addr[16] => Equal0.IN6
addr[17] => Equal0.IN5
addr[18] => Equal0.IN4
addr[19] => Equal0.IN3
addr[20] => Equal0.IN2
addr[21] => Equal0.IN1
addr[22] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN45
dbrk[1] => Equal0.IN44
dbrk[2] => Equal0.IN43
dbrk[3] => Equal0.IN42
dbrk[4] => Equal0.IN41
dbrk[5] => Equal0.IN40
dbrk[6] => Equal0.IN39
dbrk[7] => Equal0.IN38
dbrk[8] => Equal0.IN37
dbrk[9] => Equal0.IN36
dbrk[10] => Equal0.IN35
dbrk[11] => Equal0.IN34
dbrk[12] => Equal0.IN33
dbrk[13] => Equal0.IN32
dbrk[14] => Equal0.IN31
dbrk[15] => Equal0.IN30
dbrk[16] => Equal0.IN29
dbrk[17] => Equal0.IN28
dbrk[18] => Equal0.IN27
dbrk[19] => Equal0.IN26
dbrk[20] => Equal0.IN25
dbrk[21] => Equal0.IN24
dbrk[22] => Equal0.IN23
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
dbrk[71] => ~NO_FANOUT~
dbrk[72] => ~NO_FANOUT~
dbrk[73] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN22
addr[1] => Equal0.IN21
addr[2] => Equal0.IN20
addr[3] => Equal0.IN19
addr[4] => Equal0.IN18
addr[5] => Equal0.IN17
addr[6] => Equal0.IN16
addr[7] => Equal0.IN15
addr[8] => Equal0.IN14
addr[9] => Equal0.IN13
addr[10] => Equal0.IN12
addr[11] => Equal0.IN11
addr[12] => Equal0.IN10
addr[13] => Equal0.IN9
addr[14] => Equal0.IN8
addr[15] => Equal0.IN7
addr[16] => Equal0.IN6
addr[17] => Equal0.IN5
addr[18] => Equal0.IN4
addr[19] => Equal0.IN3
addr[20] => Equal0.IN2
addr[21] => Equal0.IN1
addr[22] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN45
dbrk[1] => Equal0.IN44
dbrk[2] => Equal0.IN43
dbrk[3] => Equal0.IN42
dbrk[4] => Equal0.IN41
dbrk[5] => Equal0.IN40
dbrk[6] => Equal0.IN39
dbrk[7] => Equal0.IN38
dbrk[8] => Equal0.IN37
dbrk[9] => Equal0.IN36
dbrk[10] => Equal0.IN35
dbrk[11] => Equal0.IN34
dbrk[12] => Equal0.IN33
dbrk[13] => Equal0.IN32
dbrk[14] => Equal0.IN31
dbrk[15] => Equal0.IN30
dbrk[16] => Equal0.IN29
dbrk[17] => Equal0.IN28
dbrk[18] => Equal0.IN27
dbrk[19] => Equal0.IN26
dbrk[20] => Equal0.IN25
dbrk[21] => Equal0.IN24
dbrk[22] => Equal0.IN23
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
dbrk[71] => ~NO_FANOUT~
dbrk[72] => ~NO_FANOUT~
dbrk[73] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan1.IN23
addr[0] => LessThan0.IN23
addr[1] => LessThan1.IN22
addr[1] => LessThan0.IN22
addr[2] => LessThan1.IN21
addr[2] => LessThan0.IN21
addr[3] => LessThan1.IN20
addr[3] => LessThan0.IN20
addr[4] => LessThan1.IN19
addr[4] => LessThan0.IN19
addr[5] => LessThan1.IN18
addr[5] => LessThan0.IN18
addr[6] => LessThan1.IN17
addr[6] => LessThan0.IN17
addr[7] => LessThan1.IN16
addr[7] => LessThan0.IN16
addr[8] => LessThan1.IN15
addr[8] => LessThan0.IN15
addr[9] => LessThan1.IN14
addr[9] => LessThan0.IN14
addr[10] => LessThan1.IN13
addr[10] => LessThan0.IN13
addr[11] => LessThan1.IN12
addr[11] => LessThan0.IN12
addr[12] => LessThan1.IN11
addr[12] => LessThan0.IN11
addr[13] => LessThan1.IN10
addr[13] => LessThan0.IN10
addr[14] => LessThan1.IN9
addr[14] => LessThan0.IN9
addr[15] => LessThan1.IN8
addr[15] => LessThan0.IN8
addr[16] => LessThan1.IN7
addr[16] => LessThan0.IN7
addr[17] => LessThan1.IN6
addr[17] => LessThan0.IN6
addr[18] => LessThan1.IN5
addr[18] => LessThan0.IN5
addr[19] => LessThan1.IN4
addr[19] => LessThan0.IN4
addr[20] => LessThan1.IN3
addr[20] => LessThan0.IN3
addr[21] => LessThan1.IN2
addr[21] => LessThan0.IN2
addr[22] => LessThan1.IN1
addr[22] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN46
dbrka[1] => LessThan0.IN45
dbrka[2] => LessThan0.IN44
dbrka[3] => LessThan0.IN43
dbrka[4] => LessThan0.IN42
dbrka[5] => LessThan0.IN41
dbrka[6] => LessThan0.IN40
dbrka[7] => LessThan0.IN39
dbrka[8] => LessThan0.IN38
dbrka[9] => LessThan0.IN37
dbrka[10] => LessThan0.IN36
dbrka[11] => LessThan0.IN35
dbrka[12] => LessThan0.IN34
dbrka[13] => LessThan0.IN33
dbrka[14] => LessThan0.IN32
dbrka[15] => LessThan0.IN31
dbrka[16] => LessThan0.IN30
dbrka[17] => LessThan0.IN29
dbrka[18] => LessThan0.IN28
dbrka[19] => LessThan0.IN27
dbrka[20] => LessThan0.IN26
dbrka[21] => LessThan0.IN25
dbrka[22] => LessThan0.IN24
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrka[71] => ~NO_FANOUT~
dbrka[72] => ~NO_FANOUT~
dbrka[73] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN46
dbrkb[1] => LessThan1.IN45
dbrkb[2] => LessThan1.IN44
dbrkb[3] => LessThan1.IN43
dbrkb[4] => LessThan1.IN42
dbrkb[5] => LessThan1.IN41
dbrkb[6] => LessThan1.IN40
dbrkb[7] => LessThan1.IN39
dbrkb[8] => LessThan1.IN38
dbrkb[9] => LessThan1.IN37
dbrkb[10] => LessThan1.IN36
dbrkb[11] => LessThan1.IN35
dbrkb[12] => LessThan1.IN34
dbrkb[13] => LessThan1.IN33
dbrkb[14] => LessThan1.IN32
dbrkb[15] => LessThan1.IN31
dbrkb[16] => LessThan1.IN30
dbrkb[17] => LessThan1.IN29
dbrkb[18] => LessThan1.IN28
dbrkb[19] => LessThan1.IN27
dbrkb[20] => LessThan1.IN26
dbrkb[21] => LessThan1.IN25
dbrkb[22] => LessThan1.IN24
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
dbrkb[71] => ~NO_FANOUT~
dbrkb[72] => ~NO_FANOUT~
dbrkb[73] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single
addr[0] => Equal0.IN22
addr[1] => Equal0.IN21
addr[2] => Equal0.IN20
addr[3] => Equal0.IN19
addr[4] => Equal0.IN18
addr[5] => Equal0.IN17
addr[6] => Equal0.IN16
addr[7] => Equal0.IN15
addr[8] => Equal0.IN14
addr[9] => Equal0.IN13
addr[10] => Equal0.IN12
addr[11] => Equal0.IN11
addr[12] => Equal0.IN10
addr[13] => Equal0.IN9
addr[14] => Equal0.IN8
addr[15] => Equal0.IN7
addr[16] => Equal0.IN6
addr[17] => Equal0.IN5
addr[18] => Equal0.IN4
addr[19] => Equal0.IN3
addr[20] => Equal0.IN2
addr[21] => Equal0.IN1
addr[22] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN45
dbrk[1] => Equal0.IN44
dbrk[2] => Equal0.IN43
dbrk[3] => Equal0.IN42
dbrk[4] => Equal0.IN41
dbrk[5] => Equal0.IN40
dbrk[6] => Equal0.IN39
dbrk[7] => Equal0.IN38
dbrk[8] => Equal0.IN37
dbrk[9] => Equal0.IN36
dbrk[10] => Equal0.IN35
dbrk[11] => Equal0.IN34
dbrk[12] => Equal0.IN33
dbrk[13] => Equal0.IN32
dbrk[14] => Equal0.IN31
dbrk[15] => Equal0.IN30
dbrk[16] => Equal0.IN29
dbrk[17] => Equal0.IN28
dbrk[18] => Equal0.IN27
dbrk[19] => Equal0.IN26
dbrk[20] => Equal0.IN25
dbrk[21] => Equal0.IN24
dbrk[22] => Equal0.IN23
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
dbrk[71] => ~NO_FANOUT~
dbrk[72] => ~NO_FANOUT~
dbrk[73] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single
addr[0] => Equal0.IN22
addr[1] => Equal0.IN21
addr[2] => Equal0.IN20
addr[3] => Equal0.IN19
addr[4] => Equal0.IN18
addr[5] => Equal0.IN17
addr[6] => Equal0.IN16
addr[7] => Equal0.IN15
addr[8] => Equal0.IN14
addr[9] => Equal0.IN13
addr[10] => Equal0.IN12
addr[11] => Equal0.IN11
addr[12] => Equal0.IN10
addr[13] => Equal0.IN9
addr[14] => Equal0.IN8
addr[15] => Equal0.IN7
addr[16] => Equal0.IN6
addr[17] => Equal0.IN5
addr[18] => Equal0.IN4
addr[19] => Equal0.IN3
addr[20] => Equal0.IN2
addr[21] => Equal0.IN1
addr[22] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN45
dbrk[1] => Equal0.IN44
dbrk[2] => Equal0.IN43
dbrk[3] => Equal0.IN42
dbrk[4] => Equal0.IN41
dbrk[5] => Equal0.IN40
dbrk[6] => Equal0.IN39
dbrk[7] => Equal0.IN38
dbrk[8] => Equal0.IN37
dbrk[9] => Equal0.IN36
dbrk[10] => Equal0.IN35
dbrk[11] => Equal0.IN34
dbrk[12] => Equal0.IN33
dbrk[13] => Equal0.IN32
dbrk[14] => Equal0.IN31
dbrk[15] => Equal0.IN30
dbrk[16] => Equal0.IN29
dbrk[17] => Equal0.IN28
dbrk[18] => Equal0.IN27
dbrk[19] => Equal0.IN26
dbrk[20] => Equal0.IN25
dbrk[21] => Equal0.IN24
dbrk[22] => Equal0.IN23
dbrk[23] => ~NO_FANOUT~
dbrk[24] => ~NO_FANOUT~
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial~4.IN0
dbrk[66] => match_single_combinatorial~3.IN0
dbrk[67] => match_single_combinatorial~0.IN0
dbrk[68] => match_single_combinatorial~1.IN0
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
dbrk[71] => ~NO_FANOUT~
dbrk[72] => ~NO_FANOUT~
dbrk[73] => ~NO_FANOUT~
read => match_single_combinatorial~3.IN1
write => match_single_combinatorial~4.IN1
match_single <= match_single_combinatorial~6.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired
addr[0] => LessThan1.IN23
addr[0] => LessThan0.IN23
addr[1] => LessThan1.IN22
addr[1] => LessThan0.IN22
addr[2] => LessThan1.IN21
addr[2] => LessThan0.IN21
addr[3] => LessThan1.IN20
addr[3] => LessThan0.IN20
addr[4] => LessThan1.IN19
addr[4] => LessThan0.IN19
addr[5] => LessThan1.IN18
addr[5] => LessThan0.IN18
addr[6] => LessThan1.IN17
addr[6] => LessThan0.IN17
addr[7] => LessThan1.IN16
addr[7] => LessThan0.IN16
addr[8] => LessThan1.IN15
addr[8] => LessThan0.IN15
addr[9] => LessThan1.IN14
addr[9] => LessThan0.IN14
addr[10] => LessThan1.IN13
addr[10] => LessThan0.IN13
addr[11] => LessThan1.IN12
addr[11] => LessThan0.IN12
addr[12] => LessThan1.IN11
addr[12] => LessThan0.IN11
addr[13] => LessThan1.IN10
addr[13] => LessThan0.IN10
addr[14] => LessThan1.IN9
addr[14] => LessThan0.IN9
addr[15] => LessThan1.IN8
addr[15] => LessThan0.IN8
addr[16] => LessThan1.IN7
addr[16] => LessThan0.IN7
addr[17] => LessThan1.IN6
addr[17] => LessThan0.IN6
addr[18] => LessThan1.IN5
addr[18] => LessThan0.IN5
addr[19] => LessThan1.IN4
addr[19] => LessThan0.IN4
addr[20] => LessThan1.IN3
addr[20] => LessThan0.IN3
addr[21] => LessThan1.IN2
addr[21] => LessThan0.IN2
addr[22] => LessThan1.IN1
addr[22] => LessThan0.IN1
data[0] => match_paired_combinatorial~2.IN0
data[1] => match_paired_combinatorial~3.IN0
data[2] => match_paired_combinatorial~4.IN0
data[3] => match_paired_combinatorial~5.IN0
data[4] => match_paired_combinatorial~6.IN0
data[5] => match_paired_combinatorial~7.IN0
data[6] => match_paired_combinatorial~8.IN0
data[7] => match_paired_combinatorial~9.IN0
data[8] => match_paired_combinatorial~10.IN0
data[9] => match_paired_combinatorial~11.IN0
data[10] => match_paired_combinatorial~12.IN0
data[11] => match_paired_combinatorial~13.IN0
data[12] => match_paired_combinatorial~14.IN0
data[13] => match_paired_combinatorial~15.IN0
data[14] => match_paired_combinatorial~16.IN0
data[15] => match_paired_combinatorial~17.IN0
data[16] => match_paired_combinatorial~18.IN0
data[17] => match_paired_combinatorial~19.IN0
data[18] => match_paired_combinatorial~20.IN0
data[19] => match_paired_combinatorial~21.IN0
data[20] => match_paired_combinatorial~22.IN0
data[21] => match_paired_combinatorial~23.IN0
data[22] => match_paired_combinatorial~24.IN0
data[23] => match_paired_combinatorial~25.IN0
data[24] => match_paired_combinatorial~26.IN0
data[25] => match_paired_combinatorial~27.IN0
data[26] => match_paired_combinatorial~28.IN0
data[27] => match_paired_combinatorial~29.IN0
data[28] => match_paired_combinatorial~30.IN0
data[29] => match_paired_combinatorial~31.IN0
data[30] => match_paired_combinatorial~32.IN0
data[31] => match_paired_combinatorial~33.IN0
dbrka[0] => LessThan0.IN46
dbrka[1] => LessThan0.IN45
dbrka[2] => LessThan0.IN44
dbrka[3] => LessThan0.IN43
dbrka[4] => LessThan0.IN42
dbrka[5] => LessThan0.IN41
dbrka[6] => LessThan0.IN40
dbrka[7] => LessThan0.IN39
dbrka[8] => LessThan0.IN38
dbrka[9] => LessThan0.IN37
dbrka[10] => LessThan0.IN36
dbrka[11] => LessThan0.IN35
dbrka[12] => LessThan0.IN34
dbrka[13] => LessThan0.IN33
dbrka[14] => LessThan0.IN32
dbrka[15] => LessThan0.IN31
dbrka[16] => LessThan0.IN30
dbrka[17] => LessThan0.IN29
dbrka[18] => LessThan0.IN28
dbrka[19] => LessThan0.IN27
dbrka[20] => LessThan0.IN26
dbrka[21] => LessThan0.IN25
dbrka[22] => LessThan0.IN24
dbrka[23] => ~NO_FANOUT~
dbrka[24] => ~NO_FANOUT~
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial~2.IN1
dbrka[33] => match_paired_combinatorial~3.IN1
dbrka[34] => match_paired_combinatorial~4.IN1
dbrka[35] => match_paired_combinatorial~5.IN1
dbrka[36] => match_paired_combinatorial~6.IN1
dbrka[37] => match_paired_combinatorial~7.IN1
dbrka[38] => match_paired_combinatorial~8.IN1
dbrka[39] => match_paired_combinatorial~9.IN1
dbrka[40] => match_paired_combinatorial~10.IN1
dbrka[41] => match_paired_combinatorial~11.IN1
dbrka[42] => match_paired_combinatorial~12.IN1
dbrka[43] => match_paired_combinatorial~13.IN1
dbrka[44] => match_paired_combinatorial~14.IN1
dbrka[45] => match_paired_combinatorial~15.IN1
dbrka[46] => match_paired_combinatorial~16.IN1
dbrka[47] => match_paired_combinatorial~17.IN1
dbrka[48] => match_paired_combinatorial~18.IN1
dbrka[49] => match_paired_combinatorial~19.IN1
dbrka[50] => match_paired_combinatorial~20.IN1
dbrka[51] => match_paired_combinatorial~21.IN1
dbrka[52] => match_paired_combinatorial~22.IN1
dbrka[53] => match_paired_combinatorial~23.IN1
dbrka[54] => match_paired_combinatorial~24.IN1
dbrka[55] => match_paired_combinatorial~25.IN1
dbrka[56] => match_paired_combinatorial~26.IN1
dbrka[57] => match_paired_combinatorial~27.IN1
dbrka[58] => match_paired_combinatorial~28.IN1
dbrka[59] => match_paired_combinatorial~29.IN1
dbrka[60] => match_paired_combinatorial~30.IN1
dbrka[61] => match_paired_combinatorial~31.IN1
dbrka[62] => match_paired_combinatorial~32.IN1
dbrka[63] => match_paired_combinatorial~33.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial~69.IN0
dbrka[66] => match_paired_combinatorial~68.IN0
dbrka[67] => match_paired_combinatorial~1.IN0
dbrka[68] => match_paired_combinatorial~66.IN0
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrka[71] => ~NO_FANOUT~
dbrka[72] => ~NO_FANOUT~
dbrka[73] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN46
dbrkb[1] => LessThan1.IN45
dbrkb[2] => LessThan1.IN44
dbrkb[3] => LessThan1.IN43
dbrkb[4] => LessThan1.IN42
dbrkb[5] => LessThan1.IN41
dbrkb[6] => LessThan1.IN40
dbrkb[7] => LessThan1.IN39
dbrkb[8] => LessThan1.IN38
dbrkb[9] => LessThan1.IN37
dbrkb[10] => LessThan1.IN36
dbrkb[11] => LessThan1.IN35
dbrkb[12] => LessThan1.IN34
dbrkb[13] => LessThan1.IN33
dbrkb[14] => LessThan1.IN32
dbrkb[15] => LessThan1.IN31
dbrkb[16] => LessThan1.IN30
dbrkb[17] => LessThan1.IN29
dbrkb[18] => LessThan1.IN28
dbrkb[19] => LessThan1.IN27
dbrkb[20] => LessThan1.IN26
dbrkb[21] => LessThan1.IN25
dbrkb[22] => LessThan1.IN24
dbrkb[23] => ~NO_FANOUT~
dbrkb[24] => ~NO_FANOUT~
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial~34.IN1
dbrkb[33] => match_paired_combinatorial~35.IN1
dbrkb[34] => match_paired_combinatorial~36.IN1
dbrkb[35] => match_paired_combinatorial~37.IN1
dbrkb[36] => match_paired_combinatorial~38.IN1
dbrkb[37] => match_paired_combinatorial~39.IN1
dbrkb[38] => match_paired_combinatorial~40.IN1
dbrkb[39] => match_paired_combinatorial~41.IN1
dbrkb[40] => match_paired_combinatorial~42.IN1
dbrkb[41] => match_paired_combinatorial~43.IN1
dbrkb[42] => match_paired_combinatorial~44.IN1
dbrkb[43] => match_paired_combinatorial~45.IN1
dbrkb[44] => match_paired_combinatorial~46.IN1
dbrkb[45] => match_paired_combinatorial~47.IN1
dbrkb[46] => match_paired_combinatorial~48.IN1
dbrkb[47] => match_paired_combinatorial~49.IN1
dbrkb[48] => match_paired_combinatorial~50.IN1
dbrkb[49] => match_paired_combinatorial~51.IN1
dbrkb[50] => match_paired_combinatorial~52.IN1
dbrkb[51] => match_paired_combinatorial~53.IN1
dbrkb[52] => match_paired_combinatorial~54.IN1
dbrkb[53] => match_paired_combinatorial~55.IN1
dbrkb[54] => match_paired_combinatorial~56.IN1
dbrkb[55] => match_paired_combinatorial~57.IN1
dbrkb[56] => match_paired_combinatorial~58.IN1
dbrkb[57] => match_paired_combinatorial~59.IN1
dbrkb[58] => match_paired_combinatorial~60.IN1
dbrkb[59] => match_paired_combinatorial~61.IN1
dbrkb[60] => match_paired_combinatorial~62.IN1
dbrkb[61] => match_paired_combinatorial~63.IN1
dbrkb[62] => match_paired_combinatorial~64.IN1
dbrkb[63] => match_paired_combinatorial~65.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
dbrkb[71] => ~NO_FANOUT~
dbrkb[72] => ~NO_FANOUT~
dbrkb[73] => ~NO_FANOUT~
read => match_paired_combinatorial~68.IN1
write => match_paired_combinatorial~69.IN1
match_paired <= match_paired_combinatorial~71.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
A_cmp_result => dct_is_taken~0.IN0
A_ctrl_exception => pending_frametype~4.DATAA
A_ctrl_exception => always2~1.IN1
A_ctrl_exception => pending_exctype~0.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~30.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~29.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~28.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~27.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~26.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~25.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~24.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~23.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~22.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~21.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~20.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~19.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~18.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~17.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~16.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~15.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~14.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~13.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~12.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~11.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~10.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~9.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~8.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~7.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~6.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~5.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~4.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~3.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~2.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~1.OUTPUTSELECT
A_ctrl_exception => pending_excaddr~0.OUTPUTSELECT
A_ctrl_exception => pending_frametype~2.OUTPUTSELECT
A_ctrl_exception => pending_frametype~1.OUTPUTSELECT
A_en => instr_retired.IN0
A_op_beq => dct_code[1].IN1
A_op_bge => is_cond_dct~0.IN0
A_op_bgeu => is_cond_dct~2.IN1
A_op_blt => is_cond_dct~0.IN1
A_op_bltu => is_cond_dct~3.IN1
A_op_bne => is_cond_dct~1.IN1
A_op_br => is_uncond_dct~0.IN0
A_op_bret => is_idct.IN1
A_op_call => is_uncond_dct~0.IN1
A_op_callr => is_idct~0.IN0
A_op_eret => is_idct~2.IN1
A_op_jmp => is_idct~0.IN1
A_op_jmpi => is_uncond_dct.IN1
A_op_ret => is_idct~1.IN1
A_pcb[0] => itm~100.DATAB
A_pcb[1] => itm~99.DATAB
A_pcb[2] => itm~98.DATAB
A_pcb[3] => itm~97.DATAB
A_pcb[4] => itm~96.DATAB
A_pcb[5] => itm~95.DATAB
A_pcb[6] => itm~94.DATAB
A_pcb[7] => itm~93.DATAB
A_pcb[8] => itm~92.DATAB
A_pcb[9] => itm~91.DATAB
A_pcb[10] => itm~90.DATAB
A_pcb[11] => itm~89.DATAB
A_pcb[12] => itm~88.DATAB
A_pcb[13] => itm~87.DATAB
A_pcb[14] => itm~86.DATAB
A_pcb[15] => itm~85.DATAB
A_pcb[16] => itm~84.DATAB
A_pcb[17] => itm~83.DATAB
A_pcb[18] => itm~82.DATAB
A_pcb[19] => itm~81.DATAB
A_pcb[20] => itm~80.DATAB
A_pcb[21] => itm~79.DATAB
A_pcb[22] => itm~78.DATAB
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => pending_excaddr~30.DATAB
A_wr_data_filtered[2] => pending_excaddr~29.DATAB
A_wr_data_filtered[3] => pending_excaddr~28.DATAB
A_wr_data_filtered[4] => pending_excaddr~27.DATAB
A_wr_data_filtered[5] => pending_excaddr~26.DATAB
A_wr_data_filtered[6] => pending_excaddr~25.DATAB
A_wr_data_filtered[7] => pending_excaddr~24.DATAB
A_wr_data_filtered[8] => pending_excaddr~23.DATAB
A_wr_data_filtered[9] => pending_excaddr~22.DATAB
A_wr_data_filtered[10] => pending_excaddr~21.DATAB
A_wr_data_filtered[11] => pending_excaddr~20.DATAB
A_wr_data_filtered[12] => pending_excaddr~19.DATAB
A_wr_data_filtered[13] => pending_excaddr~18.DATAB
A_wr_data_filtered[14] => pending_excaddr~17.DATAB
A_wr_data_filtered[15] => pending_excaddr~16.DATAB
A_wr_data_filtered[16] => pending_excaddr~15.DATAB
A_wr_data_filtered[17] => pending_excaddr~14.DATAB
A_wr_data_filtered[18] => pending_excaddr~13.DATAB
A_wr_data_filtered[19] => pending_excaddr~12.DATAB
A_wr_data_filtered[20] => pending_excaddr~11.DATAB
A_wr_data_filtered[21] => pending_excaddr~10.DATAB
A_wr_data_filtered[22] => pending_excaddr~9.DATAB
A_wr_data_filtered[23] => pending_excaddr~8.DATAB
A_wr_data_filtered[24] => pending_excaddr~7.DATAB
A_wr_data_filtered[25] => pending_excaddr~6.DATAB
A_wr_data_filtered[26] => pending_excaddr~5.DATAB
A_wr_data_filtered[27] => pending_excaddr~4.DATAB
A_wr_data_filtered[28] => pending_excaddr~3.DATAB
A_wr_data_filtered[29] => pending_excaddr~2.DATAB
A_wr_data_filtered[30] => pending_excaddr~1.DATAB
A_wr_data_filtered[31] => pending_excaddr~0.DATAB
clk => d1_debugack.CLK
clk => trc_clear.CLK
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[0]~reg0.CLK
clk => sync_timer[6].CLK
clk => sync_timer[5].CLK
clk => sync_timer[4].CLK
clk => sync_timer[3].CLK
clk => sync_timer[2].CLK
clk => sync_timer[1].CLK
clk => sync_timer[0].CLK
clk => pending_frametype[3].CLK
clk => pending_frametype[2].CLK
clk => pending_frametype[1].CLK
clk => pending_frametype[0].CLK
clk => pending_exctype.CLK
clk => pending_excaddr[31].CLK
clk => pending_excaddr[30].CLK
clk => pending_excaddr[29].CLK
clk => pending_excaddr[28].CLK
clk => pending_excaddr[27].CLK
clk => pending_excaddr[26].CLK
clk => pending_excaddr[25].CLK
clk => pending_excaddr[24].CLK
clk => pending_excaddr[23].CLK
clk => pending_excaddr[22].CLK
clk => pending_excaddr[21].CLK
clk => pending_excaddr[20].CLK
clk => pending_excaddr[19].CLK
clk => pending_excaddr[18].CLK
clk => pending_excaddr[17].CLK
clk => pending_excaddr[16].CLK
clk => pending_excaddr[15].CLK
clk => pending_excaddr[14].CLK
clk => pending_excaddr[13].CLK
clk => pending_excaddr[12].CLK
clk => pending_excaddr[11].CLK
clk => pending_excaddr[10].CLK
clk => pending_excaddr[9].CLK
clk => pending_excaddr[8].CLK
clk => pending_excaddr[7].CLK
clk => pending_excaddr[6].CLK
clk => pending_excaddr[5].CLK
clk => pending_excaddr[4].CLK
clk => pending_excaddr[3].CLK
clk => pending_excaddr[2].CLK
clk => pending_excaddr[1].CLK
clk => trc_ctrl_reg[10].CLK
clk => trc_ctrl_reg[9].CLK
clk => trc_ctrl_reg[8].CLK
clk => trc_ctrl_reg[7].CLK
clk => trc_ctrl_reg[6].CLK
clk => trc_ctrl_reg[5].CLK
clk => trc_ctrl_reg[4].CLK
clk => trc_ctrl_reg[3].CLK
clk => trc_ctrl_reg[2].CLK
clk => trc_ctrl_reg[1].CLK
clk => trc_ctrl_reg[0].CLK
dbrk_traceoff => always3~0.IN0
dbrk_traceon => always3~1.IN0
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => trc_ctrl_reg[10].DATAIN
jdo[3] => ~NO_FANOUT~
jdo[4] => trc_clear~1.IN1
jdo[5] => trc_ctrl_reg~5.DATAB
jdo[6] => trc_ctrl_reg~4.DATAB
jdo[7] => trc_ctrl_reg[2].DATAIN
jdo[8] => trc_ctrl_reg[3].DATAIN
jdo[9] => trc_ctrl_reg[4].DATAIN
jdo[10] => trc_ctrl_reg[5].DATAIN
jdo[11] => trc_ctrl_reg[6].DATAIN
jdo[12] => trc_ctrl_reg[7].DATAIN
jdo[13] => trc_ctrl_reg[8].DATAIN
jdo[14] => trc_ctrl_reg[9].DATAIN
jdo[15] => ~NO_FANOUT~
jrst_n => trc_ctrl_reg[0].ACLR
jrst_n => trc_ctrl_reg[1].ACLR
jrst_n => trc_ctrl_reg[2].ACLR
jrst_n => trc_ctrl_reg[3].ACLR
jrst_n => trc_ctrl_reg[4].ACLR
jrst_n => trc_ctrl_reg[5].ACLR
jrst_n => trc_ctrl_reg[6].ACLR
jrst_n => trc_ctrl_reg[7].ACLR
jrst_n => trc_ctrl_reg[8].PRESET
jrst_n => trc_ctrl_reg[9].ACLR
jrst_n => trc_ctrl_reg[10].ACLR
jrst_n => trc_clear.ACLR
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => sync_timer[6].ACLR
jrst_n => sync_timer[5].ACLR
jrst_n => sync_timer[4].ACLR
jrst_n => sync_timer[3].ACLR
jrst_n => sync_timer[2].ACLR
jrst_n => sync_timer[1].ACLR
jrst_n => sync_timer[0].ACLR
jrst_n => pending_frametype[3].ACLR
jrst_n => pending_frametype[2].ACLR
jrst_n => pending_frametype[1].ACLR
jrst_n => pending_frametype[0].ACLR
jrst_n => pending_exctype.ACLR
jrst_n => pending_excaddr[31].ACLR
jrst_n => pending_excaddr[30].ACLR
jrst_n => pending_excaddr[29].ACLR
jrst_n => pending_excaddr[28].ACLR
jrst_n => pending_excaddr[27].ACLR
jrst_n => pending_excaddr[26].ACLR
jrst_n => pending_excaddr[25].ACLR
jrst_n => pending_excaddr[24].ACLR
jrst_n => pending_excaddr[23].ACLR
jrst_n => pending_excaddr[22].ACLR
jrst_n => pending_excaddr[21].ACLR
jrst_n => pending_excaddr[20].ACLR
jrst_n => pending_excaddr[19].ACLR
jrst_n => pending_excaddr[18].ACLR
jrst_n => pending_excaddr[17].ACLR
jrst_n => pending_excaddr[16].ACLR
jrst_n => pending_excaddr[15].ACLR
jrst_n => pending_excaddr[14].ACLR
jrst_n => pending_excaddr[13].ACLR
jrst_n => pending_excaddr[12].ACLR
jrst_n => pending_excaddr[11].ACLR
jrst_n => pending_excaddr[10].ACLR
jrst_n => pending_excaddr[9].ACLR
jrst_n => pending_excaddr[8].ACLR
jrst_n => pending_excaddr[7].ACLR
jrst_n => pending_excaddr[6].ACLR
jrst_n => pending_excaddr[5].ACLR
jrst_n => pending_excaddr[4].ACLR
jrst_n => pending_excaddr[3].ACLR
jrst_n => pending_excaddr[2].ACLR
jrst_n => pending_excaddr[1].ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => trc_ctrl_reg~5.OUTPUTSELECT
take_action_tracectrl => trc_ctrl_reg~4.OUTPUTSELECT
take_action_tracectrl => trc_clear~0.IN1
take_action_tracectrl => trc_ctrl_reg[10].ENA
take_action_tracectrl => trc_ctrl_reg[9].ENA
take_action_tracectrl => trc_ctrl_reg[8].ENA
take_action_tracectrl => trc_ctrl_reg[7].ENA
take_action_tracectrl => trc_ctrl_reg[6].ENA
take_action_tracectrl => trc_ctrl_reg[5].ENA
take_action_tracectrl => trc_ctrl_reg[4].ENA
take_action_tracectrl => trc_ctrl_reg[3].ENA
take_action_tracectrl => trc_ctrl_reg[2].ENA
trc_enb => trc_clear~0.IN0
xbrk_traceoff => always3~0.IN1
xbrk_traceon => always3~1.IN1
xbrk_wrap_traceoff => trc_ctrl_reg~3.OUTPUTSELECT
xbrk_wrap_traceoff => trc_ctrl_reg~2.OUTPUTSELECT
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= trc_ctrl~10.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[1] <= trc_ctrl~9.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[2] <= trc_ctrl~8.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[3] <= trc_ctrl~7.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[4] <= trc_ctrl~6.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[5] <= trc_ctrl~5.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[6] <= trc_ctrl~4.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[7] <= trc_ctrl~3.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[8] <= trc_ctrl~2.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[9] <= trc_ctrl~1.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[10] <= trc_ctrl~0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= trc_on~1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => atm[0]~reg0.DATAIN
cpu_d_address[1] => atm[1]~reg0.DATAIN
cpu_d_address[2] => atm[2]~reg0.DATAIN
cpu_d_address[3] => atm[3]~reg0.DATAIN
cpu_d_address[4] => atm[4]~reg0.DATAIN
cpu_d_address[5] => atm[5]~reg0.DATAIN
cpu_d_address[6] => atm[6]~reg0.DATAIN
cpu_d_address[7] => atm[7]~reg0.DATAIN
cpu_d_address[8] => atm[8]~reg0.DATAIN
cpu_d_address[9] => atm[9]~reg0.DATAIN
cpu_d_address[10] => atm[10]~reg0.DATAIN
cpu_d_address[11] => atm[11]~reg0.DATAIN
cpu_d_address[12] => atm[12]~reg0.DATAIN
cpu_d_address[13] => atm[13]~reg0.DATAIN
cpu_d_address[14] => atm[14]~reg0.DATAIN
cpu_d_address[15] => atm[15]~reg0.DATAIN
cpu_d_address[16] => atm[16]~reg0.DATAIN
cpu_d_address[17] => atm[17]~reg0.DATAIN
cpu_d_address[18] => atm[18]~reg0.DATAIN
cpu_d_address[19] => atm[19]~reg0.DATAIN
cpu_d_address[20] => atm[20]~reg0.DATAIN
cpu_d_address[21] => atm[21]~reg0.DATAIN
cpu_d_address[22] => atm[22]~reg0.DATAIN
cpu_d_read => always0~2.IN1
cpu_d_readdata[0] => dtm~32.DATAA
cpu_d_readdata[1] => dtm~31.DATAA
cpu_d_readdata[2] => dtm~30.DATAA
cpu_d_readdata[3] => dtm~29.DATAA
cpu_d_readdata[4] => dtm~28.DATAA
cpu_d_readdata[5] => dtm~27.DATAA
cpu_d_readdata[6] => dtm~26.DATAA
cpu_d_readdata[7] => dtm~25.DATAA
cpu_d_readdata[8] => dtm~24.DATAA
cpu_d_readdata[9] => dtm~23.DATAA
cpu_d_readdata[10] => dtm~22.DATAA
cpu_d_readdata[11] => dtm~21.DATAA
cpu_d_readdata[12] => dtm~20.DATAA
cpu_d_readdata[13] => dtm~19.DATAA
cpu_d_readdata[14] => dtm~18.DATAA
cpu_d_readdata[15] => dtm~17.DATAA
cpu_d_readdata[16] => dtm~16.DATAA
cpu_d_readdata[17] => dtm~15.DATAA
cpu_d_readdata[18] => dtm~14.DATAA
cpu_d_readdata[19] => dtm~13.DATAA
cpu_d_readdata[20] => dtm~12.DATAA
cpu_d_readdata[21] => dtm~11.DATAA
cpu_d_readdata[22] => dtm~10.DATAA
cpu_d_readdata[23] => dtm~9.DATAA
cpu_d_readdata[24] => dtm~8.DATAA
cpu_d_readdata[25] => dtm~7.DATAA
cpu_d_readdata[26] => dtm~6.DATAA
cpu_d_readdata[27] => dtm~5.DATAA
cpu_d_readdata[28] => dtm~4.DATAA
cpu_d_readdata[29] => dtm~3.DATAA
cpu_d_readdata[30] => dtm~2.DATAA
cpu_d_readdata[31] => dtm~1.DATAA
cpu_d_wait => always0~0.IN0
cpu_d_wait => always0~2.IN0
cpu_d_write => always0~0.IN1
cpu_d_writedata[0] => dtm~32.DATAB
cpu_d_writedata[1] => dtm~31.DATAB
cpu_d_writedata[2] => dtm~30.DATAB
cpu_d_writedata[3] => dtm~29.DATAB
cpu_d_writedata[4] => dtm~28.DATAB
cpu_d_writedata[5] => dtm~27.DATAB
cpu_d_writedata[6] => dtm~26.DATAB
cpu_d_writedata[7] => dtm~25.DATAB
cpu_d_writedata[8] => dtm~24.DATAB
cpu_d_writedata[9] => dtm~23.DATAB
cpu_d_writedata[10] => dtm~22.DATAB
cpu_d_writedata[11] => dtm~21.DATAB
cpu_d_writedata[12] => dtm~20.DATAB
cpu_d_writedata[13] => dtm~19.DATAB
cpu_d_writedata[14] => dtm~18.DATAB
cpu_d_writedata[15] => dtm~17.DATAB
cpu_d_writedata[16] => dtm~16.DATAB
cpu_d_writedata[17] => dtm~15.DATAB
cpu_d_writedata[18] => dtm~14.DATAB
cpu_d_writedata[19] => dtm~13.DATAB
cpu_d_writedata[20] => dtm~12.DATAB
cpu_d_writedata[21] => dtm~11.DATAB
cpu_d_writedata[22] => dtm~10.DATAB
cpu_d_writedata[23] => dtm~9.DATAB
cpu_d_writedata[24] => dtm~8.DATAB
cpu_d_writedata[25] => dtm~7.DATAB
cpu_d_writedata[26] => dtm~6.DATAB
cpu_d_writedata[27] => dtm~5.DATAB
cpu_d_writedata[28] => dtm~4.DATAB
cpu_d_writedata[29] => dtm~3.DATAB
cpu_d_writedata[30] => dtm~2.DATAB
cpu_d_writedata[31] => dtm~1.DATAB
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0]~8.IN1
trc_ctrl[1] => trc_ctrl[1]~7.IN1
trc_ctrl[2] => trc_ctrl[2]~6.IN1
trc_ctrl[3] => trc_ctrl[3]~5.IN1
trc_ctrl[4] => trc_ctrl[4]~4.IN1
trc_ctrl[5] => trc_ctrl[5]~3.IN1
trc_ctrl[6] => trc_ctrl[6]~2.IN1
trc_ctrl[7] => trc_ctrl[7]~1.IN1
trc_ctrl[8] => trc_ctrl[8]~0.IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder1.IN1
ctrl[6] => Decoder0.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder1.IN0
ctrl[7] => Decoder0.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => fifo_15_mux~111.DATAB
atm[0] => fifo_15_mux~39.DATAB
atm[0] => fifo_14_mux~111.DATAB
atm[0] => fifo_14_mux~39.DATAB
atm[0] => fifo_13_mux~111.DATAB
atm[0] => fifo_13_mux~39.DATAB
atm[0] => fifo_12_mux~111.DATAB
atm[0] => fifo_12_mux~39.DATAB
atm[0] => fifo_11_mux~111.DATAB
atm[0] => fifo_11_mux~39.DATAB
atm[0] => fifo_10_mux~111.DATAB
atm[0] => fifo_10_mux~39.DATAB
atm[0] => fifo_9_mux~111.DATAB
atm[0] => fifo_9_mux~39.DATAB
atm[0] => fifo_8_mux~111.DATAB
atm[0] => fifo_8_mux~39.DATAB
atm[0] => fifo_7_mux~111.DATAB
atm[0] => fifo_7_mux~39.DATAB
atm[0] => fifo_6_mux~111.DATAB
atm[0] => fifo_6_mux~39.DATAB
atm[0] => fifo_5_mux~111.DATAB
atm[0] => fifo_5_mux~39.DATAB
atm[0] => fifo_4_mux~111.DATAB
atm[0] => fifo_4_mux~39.DATAB
atm[0] => fifo_3_mux~111.DATAB
atm[0] => fifo_3_mux~39.DATAB
atm[0] => fifo_2_mux~111.DATAB
atm[0] => fifo_2_mux~39.DATAB
atm[0] => fifo_1_mux~111.DATAB
atm[0] => fifo_1_mux~39.DATAB
atm[0] => fifo_0_mux~113.DATAB
atm[0] => fifo_0_mux~41.DATAB
atm[1] => fifo_15_mux~110.DATAB
atm[1] => fifo_15_mux~38.DATAB
atm[1] => fifo_14_mux~110.DATAB
atm[1] => fifo_14_mux~38.DATAB
atm[1] => fifo_13_mux~110.DATAB
atm[1] => fifo_13_mux~38.DATAB
atm[1] => fifo_12_mux~110.DATAB
atm[1] => fifo_12_mux~38.DATAB
atm[1] => fifo_11_mux~110.DATAB
atm[1] => fifo_11_mux~38.DATAB
atm[1] => fifo_10_mux~110.DATAB
atm[1] => fifo_10_mux~38.DATAB
atm[1] => fifo_9_mux~110.DATAB
atm[1] => fifo_9_mux~38.DATAB
atm[1] => fifo_8_mux~110.DATAB
atm[1] => fifo_8_mux~38.DATAB
atm[1] => fifo_7_mux~110.DATAB
atm[1] => fifo_7_mux~38.DATAB
atm[1] => fifo_6_mux~110.DATAB
atm[1] => fifo_6_mux~38.DATAB
atm[1] => fifo_5_mux~110.DATAB
atm[1] => fifo_5_mux~38.DATAB
atm[1] => fifo_4_mux~110.DATAB
atm[1] => fifo_4_mux~38.DATAB
atm[1] => fifo_3_mux~110.DATAB
atm[1] => fifo_3_mux~38.DATAB
atm[1] => fifo_2_mux~110.DATAB
atm[1] => fifo_2_mux~38.DATAB
atm[1] => fifo_1_mux~110.DATAB
atm[1] => fifo_1_mux~38.DATAB
atm[1] => fifo_0_mux~112.DATAB
atm[1] => fifo_0_mux~40.DATAB
atm[2] => fifo_15_mux~109.DATAB
atm[2] => fifo_15_mux~37.DATAB
atm[2] => fifo_14_mux~109.DATAB
atm[2] => fifo_14_mux~37.DATAB
atm[2] => fifo_13_mux~109.DATAB
atm[2] => fifo_13_mux~37.DATAB
atm[2] => fifo_12_mux~109.DATAB
atm[2] => fifo_12_mux~37.DATAB
atm[2] => fifo_11_mux~109.DATAB
atm[2] => fifo_11_mux~37.DATAB
atm[2] => fifo_10_mux~109.DATAB
atm[2] => fifo_10_mux~37.DATAB
atm[2] => fifo_9_mux~109.DATAB
atm[2] => fifo_9_mux~37.DATAB
atm[2] => fifo_8_mux~109.DATAB
atm[2] => fifo_8_mux~37.DATAB
atm[2] => fifo_7_mux~109.DATAB
atm[2] => fifo_7_mux~37.DATAB
atm[2] => fifo_6_mux~109.DATAB
atm[2] => fifo_6_mux~37.DATAB
atm[2] => fifo_5_mux~109.DATAB
atm[2] => fifo_5_mux~37.DATAB
atm[2] => fifo_4_mux~109.DATAB
atm[2] => fifo_4_mux~37.DATAB
atm[2] => fifo_3_mux~109.DATAB
atm[2] => fifo_3_mux~37.DATAB
atm[2] => fifo_2_mux~109.DATAB
atm[2] => fifo_2_mux~37.DATAB
atm[2] => fifo_1_mux~109.DATAB
atm[2] => fifo_1_mux~37.DATAB
atm[2] => fifo_0_mux~111.DATAB
atm[2] => fifo_0_mux~39.DATAB
atm[3] => fifo_15_mux~108.DATAB
atm[3] => fifo_15_mux~36.DATAB
atm[3] => fifo_14_mux~108.DATAB
atm[3] => fifo_14_mux~36.DATAB
atm[3] => fifo_13_mux~108.DATAB
atm[3] => fifo_13_mux~36.DATAB
atm[3] => fifo_12_mux~108.DATAB
atm[3] => fifo_12_mux~36.DATAB
atm[3] => fifo_11_mux~108.DATAB
atm[3] => fifo_11_mux~36.DATAB
atm[3] => fifo_10_mux~108.DATAB
atm[3] => fifo_10_mux~36.DATAB
atm[3] => fifo_9_mux~108.DATAB
atm[3] => fifo_9_mux~36.DATAB
atm[3] => fifo_8_mux~108.DATAB
atm[3] => fifo_8_mux~36.DATAB
atm[3] => fifo_7_mux~108.DATAB
atm[3] => fifo_7_mux~36.DATAB
atm[3] => fifo_6_mux~108.DATAB
atm[3] => fifo_6_mux~36.DATAB
atm[3] => fifo_5_mux~108.DATAB
atm[3] => fifo_5_mux~36.DATAB
atm[3] => fifo_4_mux~108.DATAB
atm[3] => fifo_4_mux~36.DATAB
atm[3] => fifo_3_mux~108.DATAB
atm[3] => fifo_3_mux~36.DATAB
atm[3] => fifo_2_mux~108.DATAB
atm[3] => fifo_2_mux~36.DATAB
atm[3] => fifo_1_mux~108.DATAB
atm[3] => fifo_1_mux~36.DATAB
atm[3] => fifo_0_mux~110.DATAB
atm[3] => fifo_0_mux~38.DATAB
atm[4] => fifo_15_mux~107.DATAB
atm[4] => fifo_15_mux~35.DATAB
atm[4] => fifo_14_mux~107.DATAB
atm[4] => fifo_14_mux~35.DATAB
atm[4] => fifo_13_mux~107.DATAB
atm[4] => fifo_13_mux~35.DATAB
atm[4] => fifo_12_mux~107.DATAB
atm[4] => fifo_12_mux~35.DATAB
atm[4] => fifo_11_mux~107.DATAB
atm[4] => fifo_11_mux~35.DATAB
atm[4] => fifo_10_mux~107.DATAB
atm[4] => fifo_10_mux~35.DATAB
atm[4] => fifo_9_mux~107.DATAB
atm[4] => fifo_9_mux~35.DATAB
atm[4] => fifo_8_mux~107.DATAB
atm[4] => fifo_8_mux~35.DATAB
atm[4] => fifo_7_mux~107.DATAB
atm[4] => fifo_7_mux~35.DATAB
atm[4] => fifo_6_mux~107.DATAB
atm[4] => fifo_6_mux~35.DATAB
atm[4] => fifo_5_mux~107.DATAB
atm[4] => fifo_5_mux~35.DATAB
atm[4] => fifo_4_mux~107.DATAB
atm[4] => fifo_4_mux~35.DATAB
atm[4] => fifo_3_mux~107.DATAB
atm[4] => fifo_3_mux~35.DATAB
atm[4] => fifo_2_mux~107.DATAB
atm[4] => fifo_2_mux~35.DATAB
atm[4] => fifo_1_mux~107.DATAB
atm[4] => fifo_1_mux~35.DATAB
atm[4] => fifo_0_mux~109.DATAB
atm[4] => fifo_0_mux~37.DATAB
atm[5] => fifo_15_mux~106.DATAB
atm[5] => fifo_15_mux~34.DATAB
atm[5] => fifo_14_mux~106.DATAB
atm[5] => fifo_14_mux~34.DATAB
atm[5] => fifo_13_mux~106.DATAB
atm[5] => fifo_13_mux~34.DATAB
atm[5] => fifo_12_mux~106.DATAB
atm[5] => fifo_12_mux~34.DATAB
atm[5] => fifo_11_mux~106.DATAB
atm[5] => fifo_11_mux~34.DATAB
atm[5] => fifo_10_mux~106.DATAB
atm[5] => fifo_10_mux~34.DATAB
atm[5] => fifo_9_mux~106.DATAB
atm[5] => fifo_9_mux~34.DATAB
atm[5] => fifo_8_mux~106.DATAB
atm[5] => fifo_8_mux~34.DATAB
atm[5] => fifo_7_mux~106.DATAB
atm[5] => fifo_7_mux~34.DATAB
atm[5] => fifo_6_mux~106.DATAB
atm[5] => fifo_6_mux~34.DATAB
atm[5] => fifo_5_mux~106.DATAB
atm[5] => fifo_5_mux~34.DATAB
atm[5] => fifo_4_mux~106.DATAB
atm[5] => fifo_4_mux~34.DATAB
atm[5] => fifo_3_mux~106.DATAB
atm[5] => fifo_3_mux~34.DATAB
atm[5] => fifo_2_mux~106.DATAB
atm[5] => fifo_2_mux~34.DATAB
atm[5] => fifo_1_mux~106.DATAB
atm[5] => fifo_1_mux~34.DATAB
atm[5] => fifo_0_mux~108.DATAB
atm[5] => fifo_0_mux~36.DATAB
atm[6] => fifo_15_mux~105.DATAB
atm[6] => fifo_15_mux~33.DATAB
atm[6] => fifo_14_mux~105.DATAB
atm[6] => fifo_14_mux~33.DATAB
atm[6] => fifo_13_mux~105.DATAB
atm[6] => fifo_13_mux~33.DATAB
atm[6] => fifo_12_mux~105.DATAB
atm[6] => fifo_12_mux~33.DATAB
atm[6] => fifo_11_mux~105.DATAB
atm[6] => fifo_11_mux~33.DATAB
atm[6] => fifo_10_mux~105.DATAB
atm[6] => fifo_10_mux~33.DATAB
atm[6] => fifo_9_mux~105.DATAB
atm[6] => fifo_9_mux~33.DATAB
atm[6] => fifo_8_mux~105.DATAB
atm[6] => fifo_8_mux~33.DATAB
atm[6] => fifo_7_mux~105.DATAB
atm[6] => fifo_7_mux~33.DATAB
atm[6] => fifo_6_mux~105.DATAB
atm[6] => fifo_6_mux~33.DATAB
atm[6] => fifo_5_mux~105.DATAB
atm[6] => fifo_5_mux~33.DATAB
atm[6] => fifo_4_mux~105.DATAB
atm[6] => fifo_4_mux~33.DATAB
atm[6] => fifo_3_mux~105.DATAB
atm[6] => fifo_3_mux~33.DATAB
atm[6] => fifo_2_mux~105.DATAB
atm[6] => fifo_2_mux~33.DATAB
atm[6] => fifo_1_mux~105.DATAB
atm[6] => fifo_1_mux~33.DATAB
atm[6] => fifo_0_mux~107.DATAB
atm[6] => fifo_0_mux~35.DATAB
atm[7] => fifo_15_mux~104.DATAB
atm[7] => fifo_15_mux~32.DATAB
atm[7] => fifo_14_mux~104.DATAB
atm[7] => fifo_14_mux~32.DATAB
atm[7] => fifo_13_mux~104.DATAB
atm[7] => fifo_13_mux~32.DATAB
atm[7] => fifo_12_mux~104.DATAB
atm[7] => fifo_12_mux~32.DATAB
atm[7] => fifo_11_mux~104.DATAB
atm[7] => fifo_11_mux~32.DATAB
atm[7] => fifo_10_mux~104.DATAB
atm[7] => fifo_10_mux~32.DATAB
atm[7] => fifo_9_mux~104.DATAB
atm[7] => fifo_9_mux~32.DATAB
atm[7] => fifo_8_mux~104.DATAB
atm[7] => fifo_8_mux~32.DATAB
atm[7] => fifo_7_mux~104.DATAB
atm[7] => fifo_7_mux~32.DATAB
atm[7] => fifo_6_mux~104.DATAB
atm[7] => fifo_6_mux~32.DATAB
atm[7] => fifo_5_mux~104.DATAB
atm[7] => fifo_5_mux~32.DATAB
atm[7] => fifo_4_mux~104.DATAB
atm[7] => fifo_4_mux~32.DATAB
atm[7] => fifo_3_mux~104.DATAB
atm[7] => fifo_3_mux~32.DATAB
atm[7] => fifo_2_mux~104.DATAB
atm[7] => fifo_2_mux~32.DATAB
atm[7] => fifo_1_mux~104.DATAB
atm[7] => fifo_1_mux~32.DATAB
atm[7] => fifo_0_mux~106.DATAB
atm[7] => fifo_0_mux~34.DATAB
atm[8] => fifo_15_mux~103.DATAB
atm[8] => fifo_15_mux~31.DATAB
atm[8] => fifo_14_mux~103.DATAB
atm[8] => fifo_14_mux~31.DATAB
atm[8] => fifo_13_mux~103.DATAB
atm[8] => fifo_13_mux~31.DATAB
atm[8] => fifo_12_mux~103.DATAB
atm[8] => fifo_12_mux~31.DATAB
atm[8] => fifo_11_mux~103.DATAB
atm[8] => fifo_11_mux~31.DATAB
atm[8] => fifo_10_mux~103.DATAB
atm[8] => fifo_10_mux~31.DATAB
atm[8] => fifo_9_mux~103.DATAB
atm[8] => fifo_9_mux~31.DATAB
atm[8] => fifo_8_mux~103.DATAB
atm[8] => fifo_8_mux~31.DATAB
atm[8] => fifo_7_mux~103.DATAB
atm[8] => fifo_7_mux~31.DATAB
atm[8] => fifo_6_mux~103.DATAB
atm[8] => fifo_6_mux~31.DATAB
atm[8] => fifo_5_mux~103.DATAB
atm[8] => fifo_5_mux~31.DATAB
atm[8] => fifo_4_mux~103.DATAB
atm[8] => fifo_4_mux~31.DATAB
atm[8] => fifo_3_mux~103.DATAB
atm[8] => fifo_3_mux~31.DATAB
atm[8] => fifo_2_mux~103.DATAB
atm[8] => fifo_2_mux~31.DATAB
atm[8] => fifo_1_mux~103.DATAB
atm[8] => fifo_1_mux~31.DATAB
atm[8] => fifo_0_mux~105.DATAB
atm[8] => fifo_0_mux~33.DATAB
atm[9] => fifo_15_mux~102.DATAB
atm[9] => fifo_15_mux~30.DATAB
atm[9] => fifo_14_mux~102.DATAB
atm[9] => fifo_14_mux~30.DATAB
atm[9] => fifo_13_mux~102.DATAB
atm[9] => fifo_13_mux~30.DATAB
atm[9] => fifo_12_mux~102.DATAB
atm[9] => fifo_12_mux~30.DATAB
atm[9] => fifo_11_mux~102.DATAB
atm[9] => fifo_11_mux~30.DATAB
atm[9] => fifo_10_mux~102.DATAB
atm[9] => fifo_10_mux~30.DATAB
atm[9] => fifo_9_mux~102.DATAB
atm[9] => fifo_9_mux~30.DATAB
atm[9] => fifo_8_mux~102.DATAB
atm[9] => fifo_8_mux~30.DATAB
atm[9] => fifo_7_mux~102.DATAB
atm[9] => fifo_7_mux~30.DATAB
atm[9] => fifo_6_mux~102.DATAB
atm[9] => fifo_6_mux~30.DATAB
atm[9] => fifo_5_mux~102.DATAB
atm[9] => fifo_5_mux~30.DATAB
atm[9] => fifo_4_mux~102.DATAB
atm[9] => fifo_4_mux~30.DATAB
atm[9] => fifo_3_mux~102.DATAB
atm[9] => fifo_3_mux~30.DATAB
atm[9] => fifo_2_mux~102.DATAB
atm[9] => fifo_2_mux~30.DATAB
atm[9] => fifo_1_mux~102.DATAB
atm[9] => fifo_1_mux~30.DATAB
atm[9] => fifo_0_mux~104.DATAB
atm[9] => fifo_0_mux~32.DATAB
atm[10] => fifo_15_mux~101.DATAB
atm[10] => fifo_15_mux~29.DATAB
atm[10] => fifo_14_mux~101.DATAB
atm[10] => fifo_14_mux~29.DATAB
atm[10] => fifo_13_mux~101.DATAB
atm[10] => fifo_13_mux~29.DATAB
atm[10] => fifo_12_mux~101.DATAB
atm[10] => fifo_12_mux~29.DATAB
atm[10] => fifo_11_mux~101.DATAB
atm[10] => fifo_11_mux~29.DATAB
atm[10] => fifo_10_mux~101.DATAB
atm[10] => fifo_10_mux~29.DATAB
atm[10] => fifo_9_mux~101.DATAB
atm[10] => fifo_9_mux~29.DATAB
atm[10] => fifo_8_mux~101.DATAB
atm[10] => fifo_8_mux~29.DATAB
atm[10] => fifo_7_mux~101.DATAB
atm[10] => fifo_7_mux~29.DATAB
atm[10] => fifo_6_mux~101.DATAB
atm[10] => fifo_6_mux~29.DATAB
atm[10] => fifo_5_mux~101.DATAB
atm[10] => fifo_5_mux~29.DATAB
atm[10] => fifo_4_mux~101.DATAB
atm[10] => fifo_4_mux~29.DATAB
atm[10] => fifo_3_mux~101.DATAB
atm[10] => fifo_3_mux~29.DATAB
atm[10] => fifo_2_mux~101.DATAB
atm[10] => fifo_2_mux~29.DATAB
atm[10] => fifo_1_mux~101.DATAB
atm[10] => fifo_1_mux~29.DATAB
atm[10] => fifo_0_mux~103.DATAB
atm[10] => fifo_0_mux~31.DATAB
atm[11] => fifo_15_mux~100.DATAB
atm[11] => fifo_15_mux~28.DATAB
atm[11] => fifo_14_mux~100.DATAB
atm[11] => fifo_14_mux~28.DATAB
atm[11] => fifo_13_mux~100.DATAB
atm[11] => fifo_13_mux~28.DATAB
atm[11] => fifo_12_mux~100.DATAB
atm[11] => fifo_12_mux~28.DATAB
atm[11] => fifo_11_mux~100.DATAB
atm[11] => fifo_11_mux~28.DATAB
atm[11] => fifo_10_mux~100.DATAB
atm[11] => fifo_10_mux~28.DATAB
atm[11] => fifo_9_mux~100.DATAB
atm[11] => fifo_9_mux~28.DATAB
atm[11] => fifo_8_mux~100.DATAB
atm[11] => fifo_8_mux~28.DATAB
atm[11] => fifo_7_mux~100.DATAB
atm[11] => fifo_7_mux~28.DATAB
atm[11] => fifo_6_mux~100.DATAB
atm[11] => fifo_6_mux~28.DATAB
atm[11] => fifo_5_mux~100.DATAB
atm[11] => fifo_5_mux~28.DATAB
atm[11] => fifo_4_mux~100.DATAB
atm[11] => fifo_4_mux~28.DATAB
atm[11] => fifo_3_mux~100.DATAB
atm[11] => fifo_3_mux~28.DATAB
atm[11] => fifo_2_mux~100.DATAB
atm[11] => fifo_2_mux~28.DATAB
atm[11] => fifo_1_mux~100.DATAB
atm[11] => fifo_1_mux~28.DATAB
atm[11] => fifo_0_mux~102.DATAB
atm[11] => fifo_0_mux~30.DATAB
atm[12] => fifo_15_mux~99.DATAB
atm[12] => fifo_15_mux~27.DATAB
atm[12] => fifo_14_mux~99.DATAB
atm[12] => fifo_14_mux~27.DATAB
atm[12] => fifo_13_mux~99.DATAB
atm[12] => fifo_13_mux~27.DATAB
atm[12] => fifo_12_mux~99.DATAB
atm[12] => fifo_12_mux~27.DATAB
atm[12] => fifo_11_mux~99.DATAB
atm[12] => fifo_11_mux~27.DATAB
atm[12] => fifo_10_mux~99.DATAB
atm[12] => fifo_10_mux~27.DATAB
atm[12] => fifo_9_mux~99.DATAB
atm[12] => fifo_9_mux~27.DATAB
atm[12] => fifo_8_mux~99.DATAB
atm[12] => fifo_8_mux~27.DATAB
atm[12] => fifo_7_mux~99.DATAB
atm[12] => fifo_7_mux~27.DATAB
atm[12] => fifo_6_mux~99.DATAB
atm[12] => fifo_6_mux~27.DATAB
atm[12] => fifo_5_mux~99.DATAB
atm[12] => fifo_5_mux~27.DATAB
atm[12] => fifo_4_mux~99.DATAB
atm[12] => fifo_4_mux~27.DATAB
atm[12] => fifo_3_mux~99.DATAB
atm[12] => fifo_3_mux~27.DATAB
atm[12] => fifo_2_mux~99.DATAB
atm[12] => fifo_2_mux~27.DATAB
atm[12] => fifo_1_mux~99.DATAB
atm[12] => fifo_1_mux~27.DATAB
atm[12] => fifo_0_mux~101.DATAB
atm[12] => fifo_0_mux~29.DATAB
atm[13] => fifo_15_mux~98.DATAB
atm[13] => fifo_15_mux~26.DATAB
atm[13] => fifo_14_mux~98.DATAB
atm[13] => fifo_14_mux~26.DATAB
atm[13] => fifo_13_mux~98.DATAB
atm[13] => fifo_13_mux~26.DATAB
atm[13] => fifo_12_mux~98.DATAB
atm[13] => fifo_12_mux~26.DATAB
atm[13] => fifo_11_mux~98.DATAB
atm[13] => fifo_11_mux~26.DATAB
atm[13] => fifo_10_mux~98.DATAB
atm[13] => fifo_10_mux~26.DATAB
atm[13] => fifo_9_mux~98.DATAB
atm[13] => fifo_9_mux~26.DATAB
atm[13] => fifo_8_mux~98.DATAB
atm[13] => fifo_8_mux~26.DATAB
atm[13] => fifo_7_mux~98.DATAB
atm[13] => fifo_7_mux~26.DATAB
atm[13] => fifo_6_mux~98.DATAB
atm[13] => fifo_6_mux~26.DATAB
atm[13] => fifo_5_mux~98.DATAB
atm[13] => fifo_5_mux~26.DATAB
atm[13] => fifo_4_mux~98.DATAB
atm[13] => fifo_4_mux~26.DATAB
atm[13] => fifo_3_mux~98.DATAB
atm[13] => fifo_3_mux~26.DATAB
atm[13] => fifo_2_mux~98.DATAB
atm[13] => fifo_2_mux~26.DATAB
atm[13] => fifo_1_mux~98.DATAB
atm[13] => fifo_1_mux~26.DATAB
atm[13] => fifo_0_mux~100.DATAB
atm[13] => fifo_0_mux~28.DATAB
atm[14] => fifo_15_mux~97.DATAB
atm[14] => fifo_15_mux~25.DATAB
atm[14] => fifo_14_mux~97.DATAB
atm[14] => fifo_14_mux~25.DATAB
atm[14] => fifo_13_mux~97.DATAB
atm[14] => fifo_13_mux~25.DATAB
atm[14] => fifo_12_mux~97.DATAB
atm[14] => fifo_12_mux~25.DATAB
atm[14] => fifo_11_mux~97.DATAB
atm[14] => fifo_11_mux~25.DATAB
atm[14] => fifo_10_mux~97.DATAB
atm[14] => fifo_10_mux~25.DATAB
atm[14] => fifo_9_mux~97.DATAB
atm[14] => fifo_9_mux~25.DATAB
atm[14] => fifo_8_mux~97.DATAB
atm[14] => fifo_8_mux~25.DATAB
atm[14] => fifo_7_mux~97.DATAB
atm[14] => fifo_7_mux~25.DATAB
atm[14] => fifo_6_mux~97.DATAB
atm[14] => fifo_6_mux~25.DATAB
atm[14] => fifo_5_mux~97.DATAB
atm[14] => fifo_5_mux~25.DATAB
atm[14] => fifo_4_mux~97.DATAB
atm[14] => fifo_4_mux~25.DATAB
atm[14] => fifo_3_mux~97.DATAB
atm[14] => fifo_3_mux~25.DATAB
atm[14] => fifo_2_mux~97.DATAB
atm[14] => fifo_2_mux~25.DATAB
atm[14] => fifo_1_mux~97.DATAB
atm[14] => fifo_1_mux~25.DATAB
atm[14] => fifo_0_mux~99.DATAB
atm[14] => fifo_0_mux~27.DATAB
atm[15] => fifo_15_mux~96.DATAB
atm[15] => fifo_15_mux~24.DATAB
atm[15] => fifo_14_mux~96.DATAB
atm[15] => fifo_14_mux~24.DATAB
atm[15] => fifo_13_mux~96.DATAB
atm[15] => fifo_13_mux~24.DATAB
atm[15] => fifo_12_mux~96.DATAB
atm[15] => fifo_12_mux~24.DATAB
atm[15] => fifo_11_mux~96.DATAB
atm[15] => fifo_11_mux~24.DATAB
atm[15] => fifo_10_mux~96.DATAB
atm[15] => fifo_10_mux~24.DATAB
atm[15] => fifo_9_mux~96.DATAB
atm[15] => fifo_9_mux~24.DATAB
atm[15] => fifo_8_mux~96.DATAB
atm[15] => fifo_8_mux~24.DATAB
atm[15] => fifo_7_mux~96.DATAB
atm[15] => fifo_7_mux~24.DATAB
atm[15] => fifo_6_mux~96.DATAB
atm[15] => fifo_6_mux~24.DATAB
atm[15] => fifo_5_mux~96.DATAB
atm[15] => fifo_5_mux~24.DATAB
atm[15] => fifo_4_mux~96.DATAB
atm[15] => fifo_4_mux~24.DATAB
atm[15] => fifo_3_mux~96.DATAB
atm[15] => fifo_3_mux~24.DATAB
atm[15] => fifo_2_mux~96.DATAB
atm[15] => fifo_2_mux~24.DATAB
atm[15] => fifo_1_mux~96.DATAB
atm[15] => fifo_1_mux~24.DATAB
atm[15] => fifo_0_mux~98.DATAB
atm[15] => fifo_0_mux~26.DATAB
atm[16] => fifo_15_mux~95.DATAB
atm[16] => fifo_15_mux~23.DATAB
atm[16] => fifo_14_mux~95.DATAB
atm[16] => fifo_14_mux~23.DATAB
atm[16] => fifo_13_mux~95.DATAB
atm[16] => fifo_13_mux~23.DATAB
atm[16] => fifo_12_mux~95.DATAB
atm[16] => fifo_12_mux~23.DATAB
atm[16] => fifo_11_mux~95.DATAB
atm[16] => fifo_11_mux~23.DATAB
atm[16] => fifo_10_mux~95.DATAB
atm[16] => fifo_10_mux~23.DATAB
atm[16] => fifo_9_mux~95.DATAB
atm[16] => fifo_9_mux~23.DATAB
atm[16] => fifo_8_mux~95.DATAB
atm[16] => fifo_8_mux~23.DATAB
atm[16] => fifo_7_mux~95.DATAB
atm[16] => fifo_7_mux~23.DATAB
atm[16] => fifo_6_mux~95.DATAB
atm[16] => fifo_6_mux~23.DATAB
atm[16] => fifo_5_mux~95.DATAB
atm[16] => fifo_5_mux~23.DATAB
atm[16] => fifo_4_mux~95.DATAB
atm[16] => fifo_4_mux~23.DATAB
atm[16] => fifo_3_mux~95.DATAB
atm[16] => fifo_3_mux~23.DATAB
atm[16] => fifo_2_mux~95.DATAB
atm[16] => fifo_2_mux~23.DATAB
atm[16] => fifo_1_mux~95.DATAB
atm[16] => fifo_1_mux~23.DATAB
atm[16] => fifo_0_mux~97.DATAB
atm[16] => fifo_0_mux~25.DATAB
atm[17] => fifo_15_mux~94.DATAB
atm[17] => fifo_15_mux~22.DATAB
atm[17] => fifo_14_mux~94.DATAB
atm[17] => fifo_14_mux~22.DATAB
atm[17] => fifo_13_mux~94.DATAB
atm[17] => fifo_13_mux~22.DATAB
atm[17] => fifo_12_mux~94.DATAB
atm[17] => fifo_12_mux~22.DATAB
atm[17] => fifo_11_mux~94.DATAB
atm[17] => fifo_11_mux~22.DATAB
atm[17] => fifo_10_mux~94.DATAB
atm[17] => fifo_10_mux~22.DATAB
atm[17] => fifo_9_mux~94.DATAB
atm[17] => fifo_9_mux~22.DATAB
atm[17] => fifo_8_mux~94.DATAB
atm[17] => fifo_8_mux~22.DATAB
atm[17] => fifo_7_mux~94.DATAB
atm[17] => fifo_7_mux~22.DATAB
atm[17] => fifo_6_mux~94.DATAB
atm[17] => fifo_6_mux~22.DATAB
atm[17] => fifo_5_mux~94.DATAB
atm[17] => fifo_5_mux~22.DATAB
atm[17] => fifo_4_mux~94.DATAB
atm[17] => fifo_4_mux~22.DATAB
atm[17] => fifo_3_mux~94.DATAB
atm[17] => fifo_3_mux~22.DATAB
atm[17] => fifo_2_mux~94.DATAB
atm[17] => fifo_2_mux~22.DATAB
atm[17] => fifo_1_mux~94.DATAB
atm[17] => fifo_1_mux~22.DATAB
atm[17] => fifo_0_mux~96.DATAB
atm[17] => fifo_0_mux~24.DATAB
atm[18] => fifo_15_mux~93.DATAB
atm[18] => fifo_15_mux~21.DATAB
atm[18] => fifo_14_mux~93.DATAB
atm[18] => fifo_14_mux~21.DATAB
atm[18] => fifo_13_mux~93.DATAB
atm[18] => fifo_13_mux~21.DATAB
atm[18] => fifo_12_mux~93.DATAB
atm[18] => fifo_12_mux~21.DATAB
atm[18] => fifo_11_mux~93.DATAB
atm[18] => fifo_11_mux~21.DATAB
atm[18] => fifo_10_mux~93.DATAB
atm[18] => fifo_10_mux~21.DATAB
atm[18] => fifo_9_mux~93.DATAB
atm[18] => fifo_9_mux~21.DATAB
atm[18] => fifo_8_mux~93.DATAB
atm[18] => fifo_8_mux~21.DATAB
atm[18] => fifo_7_mux~93.DATAB
atm[18] => fifo_7_mux~21.DATAB
atm[18] => fifo_6_mux~93.DATAB
atm[18] => fifo_6_mux~21.DATAB
atm[18] => fifo_5_mux~93.DATAB
atm[18] => fifo_5_mux~21.DATAB
atm[18] => fifo_4_mux~93.DATAB
atm[18] => fifo_4_mux~21.DATAB
atm[18] => fifo_3_mux~93.DATAB
atm[18] => fifo_3_mux~21.DATAB
atm[18] => fifo_2_mux~93.DATAB
atm[18] => fifo_2_mux~21.DATAB
atm[18] => fifo_1_mux~93.DATAB
atm[18] => fifo_1_mux~21.DATAB
atm[18] => fifo_0_mux~95.DATAB
atm[18] => fifo_0_mux~23.DATAB
atm[19] => fifo_15_mux~92.DATAB
atm[19] => fifo_15_mux~20.DATAB
atm[19] => fifo_14_mux~92.DATAB
atm[19] => fifo_14_mux~20.DATAB
atm[19] => fifo_13_mux~92.DATAB
atm[19] => fifo_13_mux~20.DATAB
atm[19] => fifo_12_mux~92.DATAB
atm[19] => fifo_12_mux~20.DATAB
atm[19] => fifo_11_mux~92.DATAB
atm[19] => fifo_11_mux~20.DATAB
atm[19] => fifo_10_mux~92.DATAB
atm[19] => fifo_10_mux~20.DATAB
atm[19] => fifo_9_mux~92.DATAB
atm[19] => fifo_9_mux~20.DATAB
atm[19] => fifo_8_mux~92.DATAB
atm[19] => fifo_8_mux~20.DATAB
atm[19] => fifo_7_mux~92.DATAB
atm[19] => fifo_7_mux~20.DATAB
atm[19] => fifo_6_mux~92.DATAB
atm[19] => fifo_6_mux~20.DATAB
atm[19] => fifo_5_mux~92.DATAB
atm[19] => fifo_5_mux~20.DATAB
atm[19] => fifo_4_mux~92.DATAB
atm[19] => fifo_4_mux~20.DATAB
atm[19] => fifo_3_mux~92.DATAB
atm[19] => fifo_3_mux~20.DATAB
atm[19] => fifo_2_mux~92.DATAB
atm[19] => fifo_2_mux~20.DATAB
atm[19] => fifo_1_mux~92.DATAB
atm[19] => fifo_1_mux~20.DATAB
atm[19] => fifo_0_mux~94.DATAB
atm[19] => fifo_0_mux~22.DATAB
atm[20] => fifo_15_mux~91.DATAB
atm[20] => fifo_15_mux~19.DATAB
atm[20] => fifo_14_mux~91.DATAB
atm[20] => fifo_14_mux~19.DATAB
atm[20] => fifo_13_mux~91.DATAB
atm[20] => fifo_13_mux~19.DATAB
atm[20] => fifo_12_mux~91.DATAB
atm[20] => fifo_12_mux~19.DATAB
atm[20] => fifo_11_mux~91.DATAB
atm[20] => fifo_11_mux~19.DATAB
atm[20] => fifo_10_mux~91.DATAB
atm[20] => fifo_10_mux~19.DATAB
atm[20] => fifo_9_mux~91.DATAB
atm[20] => fifo_9_mux~19.DATAB
atm[20] => fifo_8_mux~91.DATAB
atm[20] => fifo_8_mux~19.DATAB
atm[20] => fifo_7_mux~91.DATAB
atm[20] => fifo_7_mux~19.DATAB
atm[20] => fifo_6_mux~91.DATAB
atm[20] => fifo_6_mux~19.DATAB
atm[20] => fifo_5_mux~91.DATAB
atm[20] => fifo_5_mux~19.DATAB
atm[20] => fifo_4_mux~91.DATAB
atm[20] => fifo_4_mux~19.DATAB
atm[20] => fifo_3_mux~91.DATAB
atm[20] => fifo_3_mux~19.DATAB
atm[20] => fifo_2_mux~91.DATAB
atm[20] => fifo_2_mux~19.DATAB
atm[20] => fifo_1_mux~91.DATAB
atm[20] => fifo_1_mux~19.DATAB
atm[20] => fifo_0_mux~93.DATAB
atm[20] => fifo_0_mux~21.DATAB
atm[21] => fifo_15_mux~90.DATAB
atm[21] => fifo_15_mux~18.DATAB
atm[21] => fifo_14_mux~90.DATAB
atm[21] => fifo_14_mux~18.DATAB
atm[21] => fifo_13_mux~90.DATAB
atm[21] => fifo_13_mux~18.DATAB
atm[21] => fifo_12_mux~90.DATAB
atm[21] => fifo_12_mux~18.DATAB
atm[21] => fifo_11_mux~90.DATAB
atm[21] => fifo_11_mux~18.DATAB
atm[21] => fifo_10_mux~90.DATAB
atm[21] => fifo_10_mux~18.DATAB
atm[21] => fifo_9_mux~90.DATAB
atm[21] => fifo_9_mux~18.DATAB
atm[21] => fifo_8_mux~90.DATAB
atm[21] => fifo_8_mux~18.DATAB
atm[21] => fifo_7_mux~90.DATAB
atm[21] => fifo_7_mux~18.DATAB
atm[21] => fifo_6_mux~90.DATAB
atm[21] => fifo_6_mux~18.DATAB
atm[21] => fifo_5_mux~90.DATAB
atm[21] => fifo_5_mux~18.DATAB
atm[21] => fifo_4_mux~90.DATAB
atm[21] => fifo_4_mux~18.DATAB
atm[21] => fifo_3_mux~90.DATAB
atm[21] => fifo_3_mux~18.DATAB
atm[21] => fifo_2_mux~90.DATAB
atm[21] => fifo_2_mux~18.DATAB
atm[21] => fifo_1_mux~90.DATAB
atm[21] => fifo_1_mux~18.DATAB
atm[21] => fifo_0_mux~92.DATAB
atm[21] => fifo_0_mux~20.DATAB
atm[22] => fifo_15_mux~89.DATAB
atm[22] => fifo_15_mux~17.DATAB
atm[22] => fifo_14_mux~89.DATAB
atm[22] => fifo_14_mux~17.DATAB
atm[22] => fifo_13_mux~89.DATAB
atm[22] => fifo_13_mux~17.DATAB
atm[22] => fifo_12_mux~89.DATAB
atm[22] => fifo_12_mux~17.DATAB
atm[22] => fifo_11_mux~89.DATAB
atm[22] => fifo_11_mux~17.DATAB
atm[22] => fifo_10_mux~89.DATAB
atm[22] => fifo_10_mux~17.DATAB
atm[22] => fifo_9_mux~89.DATAB
atm[22] => fifo_9_mux~17.DATAB
atm[22] => fifo_8_mux~89.DATAB
atm[22] => fifo_8_mux~17.DATAB
atm[22] => fifo_7_mux~89.DATAB
atm[22] => fifo_7_mux~17.DATAB
atm[22] => fifo_6_mux~89.DATAB
atm[22] => fifo_6_mux~17.DATAB
atm[22] => fifo_5_mux~89.DATAB
atm[22] => fifo_5_mux~17.DATAB
atm[22] => fifo_4_mux~89.DATAB
atm[22] => fifo_4_mux~17.DATAB
atm[22] => fifo_3_mux~89.DATAB
atm[22] => fifo_3_mux~17.DATAB
atm[22] => fifo_2_mux~89.DATAB
atm[22] => fifo_2_mux~17.DATAB
atm[22] => fifo_1_mux~89.DATAB
atm[22] => fifo_1_mux~17.DATAB
atm[22] => fifo_0_mux~91.DATAB
atm[22] => fifo_0_mux~19.DATAB
atm[23] => fifo_15_mux~88.DATAB
atm[23] => fifo_15_mux~16.DATAB
atm[23] => fifo_14_mux~88.DATAB
atm[23] => fifo_14_mux~16.DATAB
atm[23] => fifo_13_mux~88.DATAB
atm[23] => fifo_13_mux~16.DATAB
atm[23] => fifo_12_mux~88.DATAB
atm[23] => fifo_12_mux~16.DATAB
atm[23] => fifo_11_mux~88.DATAB
atm[23] => fifo_11_mux~16.DATAB
atm[23] => fifo_10_mux~88.DATAB
atm[23] => fifo_10_mux~16.DATAB
atm[23] => fifo_9_mux~88.DATAB
atm[23] => fifo_9_mux~16.DATAB
atm[23] => fifo_8_mux~88.DATAB
atm[23] => fifo_8_mux~16.DATAB
atm[23] => fifo_7_mux~88.DATAB
atm[23] => fifo_7_mux~16.DATAB
atm[23] => fifo_6_mux~88.DATAB
atm[23] => fifo_6_mux~16.DATAB
atm[23] => fifo_5_mux~88.DATAB
atm[23] => fifo_5_mux~16.DATAB
atm[23] => fifo_4_mux~88.DATAB
atm[23] => fifo_4_mux~16.DATAB
atm[23] => fifo_3_mux~88.DATAB
atm[23] => fifo_3_mux~16.DATAB
atm[23] => fifo_2_mux~88.DATAB
atm[23] => fifo_2_mux~16.DATAB
atm[23] => fifo_1_mux~88.DATAB
atm[23] => fifo_1_mux~16.DATAB
atm[23] => fifo_0_mux~90.DATAB
atm[23] => fifo_0_mux~18.DATAB
atm[24] => fifo_15_mux~87.DATAB
atm[24] => fifo_15_mux~15.DATAB
atm[24] => fifo_14_mux~87.DATAB
atm[24] => fifo_14_mux~15.DATAB
atm[24] => fifo_13_mux~87.DATAB
atm[24] => fifo_13_mux~15.DATAB
atm[24] => fifo_12_mux~87.DATAB
atm[24] => fifo_12_mux~15.DATAB
atm[24] => fifo_11_mux~87.DATAB
atm[24] => fifo_11_mux~15.DATAB
atm[24] => fifo_10_mux~87.DATAB
atm[24] => fifo_10_mux~15.DATAB
atm[24] => fifo_9_mux~87.DATAB
atm[24] => fifo_9_mux~15.DATAB
atm[24] => fifo_8_mux~87.DATAB
atm[24] => fifo_8_mux~15.DATAB
atm[24] => fifo_7_mux~87.DATAB
atm[24] => fifo_7_mux~15.DATAB
atm[24] => fifo_6_mux~87.DATAB
atm[24] => fifo_6_mux~15.DATAB
atm[24] => fifo_5_mux~87.DATAB
atm[24] => fifo_5_mux~15.DATAB
atm[24] => fifo_4_mux~87.DATAB
atm[24] => fifo_4_mux~15.DATAB
atm[24] => fifo_3_mux~87.DATAB
atm[24] => fifo_3_mux~15.DATAB
atm[24] => fifo_2_mux~87.DATAB
atm[24] => fifo_2_mux~15.DATAB
atm[24] => fifo_1_mux~87.DATAB
atm[24] => fifo_1_mux~15.DATAB
atm[24] => fifo_0_mux~89.DATAB
atm[24] => fifo_0_mux~17.DATAB
atm[25] => fifo_15_mux~86.DATAB
atm[25] => fifo_15_mux~14.DATAB
atm[25] => fifo_14_mux~86.DATAB
atm[25] => fifo_14_mux~14.DATAB
atm[25] => fifo_13_mux~86.DATAB
atm[25] => fifo_13_mux~14.DATAB
atm[25] => fifo_12_mux~86.DATAB
atm[25] => fifo_12_mux~14.DATAB
atm[25] => fifo_11_mux~86.DATAB
atm[25] => fifo_11_mux~14.DATAB
atm[25] => fifo_10_mux~86.DATAB
atm[25] => fifo_10_mux~14.DATAB
atm[25] => fifo_9_mux~86.DATAB
atm[25] => fifo_9_mux~14.DATAB
atm[25] => fifo_8_mux~86.DATAB
atm[25] => fifo_8_mux~14.DATAB
atm[25] => fifo_7_mux~86.DATAB
atm[25] => fifo_7_mux~14.DATAB
atm[25] => fifo_6_mux~86.DATAB
atm[25] => fifo_6_mux~14.DATAB
atm[25] => fifo_5_mux~86.DATAB
atm[25] => fifo_5_mux~14.DATAB
atm[25] => fifo_4_mux~86.DATAB
atm[25] => fifo_4_mux~14.DATAB
atm[25] => fifo_3_mux~86.DATAB
atm[25] => fifo_3_mux~14.DATAB
atm[25] => fifo_2_mux~86.DATAB
atm[25] => fifo_2_mux~14.DATAB
atm[25] => fifo_1_mux~86.DATAB
atm[25] => fifo_1_mux~14.DATAB
atm[25] => fifo_0_mux~88.DATAB
atm[25] => fifo_0_mux~16.DATAB
atm[26] => fifo_15_mux~85.DATAB
atm[26] => fifo_15_mux~13.DATAB
atm[26] => fifo_14_mux~85.DATAB
atm[26] => fifo_14_mux~13.DATAB
atm[26] => fifo_13_mux~85.DATAB
atm[26] => fifo_13_mux~13.DATAB
atm[26] => fifo_12_mux~85.DATAB
atm[26] => fifo_12_mux~13.DATAB
atm[26] => fifo_11_mux~85.DATAB
atm[26] => fifo_11_mux~13.DATAB
atm[26] => fifo_10_mux~85.DATAB
atm[26] => fifo_10_mux~13.DATAB
atm[26] => fifo_9_mux~85.DATAB
atm[26] => fifo_9_mux~13.DATAB
atm[26] => fifo_8_mux~85.DATAB
atm[26] => fifo_8_mux~13.DATAB
atm[26] => fifo_7_mux~85.DATAB
atm[26] => fifo_7_mux~13.DATAB
atm[26] => fifo_6_mux~85.DATAB
atm[26] => fifo_6_mux~13.DATAB
atm[26] => fifo_5_mux~85.DATAB
atm[26] => fifo_5_mux~13.DATAB
atm[26] => fifo_4_mux~85.DATAB
atm[26] => fifo_4_mux~13.DATAB
atm[26] => fifo_3_mux~85.DATAB
atm[26] => fifo_3_mux~13.DATAB
atm[26] => fifo_2_mux~85.DATAB
atm[26] => fifo_2_mux~13.DATAB
atm[26] => fifo_1_mux~85.DATAB
atm[26] => fifo_1_mux~13.DATAB
atm[26] => fifo_0_mux~87.DATAB
atm[26] => fifo_0_mux~15.DATAB
atm[27] => fifo_15_mux~84.DATAB
atm[27] => fifo_15_mux~12.DATAB
atm[27] => fifo_14_mux~84.DATAB
atm[27] => fifo_14_mux~12.DATAB
atm[27] => fifo_13_mux~84.DATAB
atm[27] => fifo_13_mux~12.DATAB
atm[27] => fifo_12_mux~84.DATAB
atm[27] => fifo_12_mux~12.DATAB
atm[27] => fifo_11_mux~84.DATAB
atm[27] => fifo_11_mux~12.DATAB
atm[27] => fifo_10_mux~84.DATAB
atm[27] => fifo_10_mux~12.DATAB
atm[27] => fifo_9_mux~84.DATAB
atm[27] => fifo_9_mux~12.DATAB
atm[27] => fifo_8_mux~84.DATAB
atm[27] => fifo_8_mux~12.DATAB
atm[27] => fifo_7_mux~84.DATAB
atm[27] => fifo_7_mux~12.DATAB
atm[27] => fifo_6_mux~84.DATAB
atm[27] => fifo_6_mux~12.DATAB
atm[27] => fifo_5_mux~84.DATAB
atm[27] => fifo_5_mux~12.DATAB
atm[27] => fifo_4_mux~84.DATAB
atm[27] => fifo_4_mux~12.DATAB
atm[27] => fifo_3_mux~84.DATAB
atm[27] => fifo_3_mux~12.DATAB
atm[27] => fifo_2_mux~84.DATAB
atm[27] => fifo_2_mux~12.DATAB
atm[27] => fifo_1_mux~84.DATAB
atm[27] => fifo_1_mux~12.DATAB
atm[27] => fifo_0_mux~86.DATAB
atm[27] => fifo_0_mux~14.DATAB
atm[28] => fifo_15_mux~83.DATAB
atm[28] => fifo_15_mux~11.DATAB
atm[28] => fifo_14_mux~83.DATAB
atm[28] => fifo_14_mux~11.DATAB
atm[28] => fifo_13_mux~83.DATAB
atm[28] => fifo_13_mux~11.DATAB
atm[28] => fifo_12_mux~83.DATAB
atm[28] => fifo_12_mux~11.DATAB
atm[28] => fifo_11_mux~83.DATAB
atm[28] => fifo_11_mux~11.DATAB
atm[28] => fifo_10_mux~83.DATAB
atm[28] => fifo_10_mux~11.DATAB
atm[28] => fifo_9_mux~83.DATAB
atm[28] => fifo_9_mux~11.DATAB
atm[28] => fifo_8_mux~83.DATAB
atm[28] => fifo_8_mux~11.DATAB
atm[28] => fifo_7_mux~83.DATAB
atm[28] => fifo_7_mux~11.DATAB
atm[28] => fifo_6_mux~83.DATAB
atm[28] => fifo_6_mux~11.DATAB
atm[28] => fifo_5_mux~83.DATAB
atm[28] => fifo_5_mux~11.DATAB
atm[28] => fifo_4_mux~83.DATAB
atm[28] => fifo_4_mux~11.DATAB
atm[28] => fifo_3_mux~83.DATAB
atm[28] => fifo_3_mux~11.DATAB
atm[28] => fifo_2_mux~83.DATAB
atm[28] => fifo_2_mux~11.DATAB
atm[28] => fifo_1_mux~83.DATAB
atm[28] => fifo_1_mux~11.DATAB
atm[28] => fifo_0_mux~85.DATAB
atm[28] => fifo_0_mux~13.DATAB
atm[29] => fifo_15_mux~82.DATAB
atm[29] => fifo_15_mux~10.DATAB
atm[29] => fifo_14_mux~82.DATAB
atm[29] => fifo_14_mux~10.DATAB
atm[29] => fifo_13_mux~82.DATAB
atm[29] => fifo_13_mux~10.DATAB
atm[29] => fifo_12_mux~82.DATAB
atm[29] => fifo_12_mux~10.DATAB
atm[29] => fifo_11_mux~82.DATAB
atm[29] => fifo_11_mux~10.DATAB
atm[29] => fifo_10_mux~82.DATAB
atm[29] => fifo_10_mux~10.DATAB
atm[29] => fifo_9_mux~82.DATAB
atm[29] => fifo_9_mux~10.DATAB
atm[29] => fifo_8_mux~82.DATAB
atm[29] => fifo_8_mux~10.DATAB
atm[29] => fifo_7_mux~82.DATAB
atm[29] => fifo_7_mux~10.DATAB
atm[29] => fifo_6_mux~82.DATAB
atm[29] => fifo_6_mux~10.DATAB
atm[29] => fifo_5_mux~82.DATAB
atm[29] => fifo_5_mux~10.DATAB
atm[29] => fifo_4_mux~82.DATAB
atm[29] => fifo_4_mux~10.DATAB
atm[29] => fifo_3_mux~82.DATAB
atm[29] => fifo_3_mux~10.DATAB
atm[29] => fifo_2_mux~82.DATAB
atm[29] => fifo_2_mux~10.DATAB
atm[29] => fifo_1_mux~82.DATAB
atm[29] => fifo_1_mux~10.DATAB
atm[29] => fifo_0_mux~84.DATAB
atm[29] => fifo_0_mux~12.DATAB
atm[30] => fifo_15_mux~81.DATAB
atm[30] => fifo_15_mux~9.DATAB
atm[30] => fifo_14_mux~81.DATAB
atm[30] => fifo_14_mux~9.DATAB
atm[30] => fifo_13_mux~81.DATAB
atm[30] => fifo_13_mux~9.DATAB
atm[30] => fifo_12_mux~81.DATAB
atm[30] => fifo_12_mux~9.DATAB
atm[30] => fifo_11_mux~81.DATAB
atm[30] => fifo_11_mux~9.DATAB
atm[30] => fifo_10_mux~81.DATAB
atm[30] => fifo_10_mux~9.DATAB
atm[30] => fifo_9_mux~81.DATAB
atm[30] => fifo_9_mux~9.DATAB
atm[30] => fifo_8_mux~81.DATAB
atm[30] => fifo_8_mux~9.DATAB
atm[30] => fifo_7_mux~81.DATAB
atm[30] => fifo_7_mux~9.DATAB
atm[30] => fifo_6_mux~81.DATAB
atm[30] => fifo_6_mux~9.DATAB
atm[30] => fifo_5_mux~81.DATAB
atm[30] => fifo_5_mux~9.DATAB
atm[30] => fifo_4_mux~81.DATAB
atm[30] => fifo_4_mux~9.DATAB
atm[30] => fifo_3_mux~81.DATAB
atm[30] => fifo_3_mux~9.DATAB
atm[30] => fifo_2_mux~81.DATAB
atm[30] => fifo_2_mux~9.DATAB
atm[30] => fifo_1_mux~81.DATAB
atm[30] => fifo_1_mux~9.DATAB
atm[30] => fifo_0_mux~83.DATAB
atm[30] => fifo_0_mux~11.DATAB
atm[31] => fifo_15_mux~80.DATAB
atm[31] => fifo_15_mux~8.DATAB
atm[31] => fifo_14_mux~80.DATAB
atm[31] => fifo_14_mux~8.DATAB
atm[31] => fifo_13_mux~80.DATAB
atm[31] => fifo_13_mux~8.DATAB
atm[31] => fifo_12_mux~80.DATAB
atm[31] => fifo_12_mux~8.DATAB
atm[31] => fifo_11_mux~80.DATAB
atm[31] => fifo_11_mux~8.DATAB
atm[31] => fifo_10_mux~80.DATAB
atm[31] => fifo_10_mux~8.DATAB
atm[31] => fifo_9_mux~80.DATAB
atm[31] => fifo_9_mux~8.DATAB
atm[31] => fifo_8_mux~80.DATAB
atm[31] => fifo_8_mux~8.DATAB
atm[31] => fifo_7_mux~80.DATAB
atm[31] => fifo_7_mux~8.DATAB
atm[31] => fifo_6_mux~80.DATAB
atm[31] => fifo_6_mux~8.DATAB
atm[31] => fifo_5_mux~80.DATAB
atm[31] => fifo_5_mux~8.DATAB
atm[31] => fifo_4_mux~80.DATAB
atm[31] => fifo_4_mux~8.DATAB
atm[31] => fifo_3_mux~80.DATAB
atm[31] => fifo_3_mux~8.DATAB
atm[31] => fifo_2_mux~80.DATAB
atm[31] => fifo_2_mux~8.DATAB
atm[31] => fifo_1_mux~80.DATAB
atm[31] => fifo_1_mux~8.DATAB
atm[31] => fifo_0_mux~82.DATAB
atm[31] => fifo_0_mux~10.DATAB
atm[32] => WideOr1.IN2
atm[32] => fifo_15_mux~79.DATAB
atm[32] => fifo_15_mux~7.DATAB
atm[32] => fifo_14_mux~79.DATAB
atm[32] => fifo_14_mux~7.DATAB
atm[32] => fifo_13_mux~79.DATAB
atm[32] => fifo_13_mux~7.DATAB
atm[32] => fifo_12_mux~79.DATAB
atm[32] => fifo_12_mux~7.DATAB
atm[32] => fifo_11_mux~79.DATAB
atm[32] => fifo_11_mux~7.DATAB
atm[32] => fifo_10_mux~79.DATAB
atm[32] => fifo_10_mux~7.DATAB
atm[32] => fifo_9_mux~79.DATAB
atm[32] => fifo_9_mux~7.DATAB
atm[32] => fifo_8_mux~79.DATAB
atm[32] => fifo_8_mux~7.DATAB
atm[32] => fifo_7_mux~79.DATAB
atm[32] => fifo_7_mux~7.DATAB
atm[32] => fifo_6_mux~79.DATAB
atm[32] => fifo_6_mux~7.DATAB
atm[32] => fifo_5_mux~79.DATAB
atm[32] => fifo_5_mux~7.DATAB
atm[32] => fifo_4_mux~79.DATAB
atm[32] => fifo_4_mux~7.DATAB
atm[32] => fifo_3_mux~79.DATAB
atm[32] => fifo_3_mux~7.DATAB
atm[32] => fifo_2_mux~79.DATAB
atm[32] => fifo_2_mux~7.DATAB
atm[32] => fifo_1_mux~79.DATAB
atm[32] => fifo_1_mux~7.DATAB
atm[32] => fifo_0_mux~81.DATAB
atm[32] => fifo_0_mux~9.DATAB
atm[33] => WideOr1.IN1
atm[33] => fifo_15_mux~78.DATAB
atm[33] => fifo_15_mux~6.DATAB
atm[33] => fifo_14_mux~78.DATAB
atm[33] => fifo_14_mux~6.DATAB
atm[33] => fifo_13_mux~78.DATAB
atm[33] => fifo_13_mux~6.DATAB
atm[33] => fifo_12_mux~78.DATAB
atm[33] => fifo_12_mux~6.DATAB
atm[33] => fifo_11_mux~78.DATAB
atm[33] => fifo_11_mux~6.DATAB
atm[33] => fifo_10_mux~78.DATAB
atm[33] => fifo_10_mux~6.DATAB
atm[33] => fifo_9_mux~78.DATAB
atm[33] => fifo_9_mux~6.DATAB
atm[33] => fifo_8_mux~78.DATAB
atm[33] => fifo_8_mux~6.DATAB
atm[33] => fifo_7_mux~78.DATAB
atm[33] => fifo_7_mux~6.DATAB
atm[33] => fifo_6_mux~78.DATAB
atm[33] => fifo_6_mux~6.DATAB
atm[33] => fifo_5_mux~78.DATAB
atm[33] => fifo_5_mux~6.DATAB
atm[33] => fifo_4_mux~78.DATAB
atm[33] => fifo_4_mux~6.DATAB
atm[33] => fifo_3_mux~78.DATAB
atm[33] => fifo_3_mux~6.DATAB
atm[33] => fifo_2_mux~78.DATAB
atm[33] => fifo_2_mux~6.DATAB
atm[33] => fifo_1_mux~78.DATAB
atm[33] => fifo_1_mux~6.DATAB
atm[33] => fifo_0_mux~80.DATAB
atm[33] => fifo_0_mux~8.DATAB
atm[34] => WideOr1.IN0
atm[34] => fifo_15_mux~77.DATAB
atm[34] => fifo_15_mux~5.DATAB
atm[34] => fifo_14_mux~77.DATAB
atm[34] => fifo_14_mux~5.DATAB
atm[34] => fifo_13_mux~77.DATAB
atm[34] => fifo_13_mux~5.DATAB
atm[34] => fifo_12_mux~77.DATAB
atm[34] => fifo_12_mux~5.DATAB
atm[34] => fifo_11_mux~77.DATAB
atm[34] => fifo_11_mux~5.DATAB
atm[34] => fifo_10_mux~77.DATAB
atm[34] => fifo_10_mux~5.DATAB
atm[34] => fifo_9_mux~77.DATAB
atm[34] => fifo_9_mux~5.DATAB
atm[34] => fifo_8_mux~77.DATAB
atm[34] => fifo_8_mux~5.DATAB
atm[34] => fifo_7_mux~77.DATAB
atm[34] => fifo_7_mux~5.DATAB
atm[34] => fifo_6_mux~77.DATAB
atm[34] => fifo_6_mux~5.DATAB
atm[34] => fifo_5_mux~77.DATAB
atm[34] => fifo_5_mux~5.DATAB
atm[34] => fifo_4_mux~77.DATAB
atm[34] => fifo_4_mux~5.DATAB
atm[34] => fifo_3_mux~77.DATAB
atm[34] => fifo_3_mux~5.DATAB
atm[34] => fifo_2_mux~77.DATAB
atm[34] => fifo_2_mux~5.DATAB
atm[34] => fifo_1_mux~77.DATAB
atm[34] => fifo_1_mux~5.DATAB
atm[34] => fifo_0_mux~79.DATAB
atm[34] => fifo_0_mux~7.DATAB
atm[35] => WideOr1.IN3
clk => fiforp[3].CLK
clk => fiforp[2].CLK
clk => fiforp[1].CLK
clk => fiforp[0].CLK
clk => fifowp[3].CLK
clk => fifowp[2].CLK
clk => fifowp[1].CLK
clk => fifowp[0].CLK
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
clk => ovf_pending.CLK
clk => fifo_0[35].CLK
clk => fifo_0[34].CLK
clk => fifo_0[33].CLK
clk => fifo_0[32].CLK
clk => fifo_0[31].CLK
clk => fifo_0[30].CLK
clk => fifo_0[29].CLK
clk => fifo_0[28].CLK
clk => fifo_0[27].CLK
clk => fifo_0[26].CLK
clk => fifo_0[25].CLK
clk => fifo_0[24].CLK
clk => fifo_0[23].CLK
clk => fifo_0[22].CLK
clk => fifo_0[21].CLK
clk => fifo_0[20].CLK
clk => fifo_0[19].CLK
clk => fifo_0[18].CLK
clk => fifo_0[17].CLK
clk => fifo_0[16].CLK
clk => fifo_0[15].CLK
clk => fifo_0[14].CLK
clk => fifo_0[13].CLK
clk => fifo_0[12].CLK
clk => fifo_0[11].CLK
clk => fifo_0[10].CLK
clk => fifo_0[9].CLK
clk => fifo_0[8].CLK
clk => fifo_0[7].CLK
clk => fifo_0[6].CLK
clk => fifo_0[5].CLK
clk => fifo_0[4].CLK
clk => fifo_0[3].CLK
clk => fifo_0[2].CLK
clk => fifo_0[1].CLK
clk => fifo_0[0].CLK
clk => fifo_1[35].CLK
clk => fifo_1[34].CLK
clk => fifo_1[33].CLK
clk => fifo_1[32].CLK
clk => fifo_1[31].CLK
clk => fifo_1[30].CLK
clk => fifo_1[29].CLK
clk => fifo_1[28].CLK
clk => fifo_1[27].CLK
clk => fifo_1[26].CLK
clk => fifo_1[25].CLK
clk => fifo_1[24].CLK
clk => fifo_1[23].CLK
clk => fifo_1[22].CLK
clk => fifo_1[21].CLK
clk => fifo_1[20].CLK
clk => fifo_1[19].CLK
clk => fifo_1[18].CLK
clk => fifo_1[17].CLK
clk => fifo_1[16].CLK
clk => fifo_1[15].CLK
clk => fifo_1[14].CLK
clk => fifo_1[13].CLK
clk => fifo_1[12].CLK
clk => fifo_1[11].CLK
clk => fifo_1[10].CLK
clk => fifo_1[9].CLK
clk => fifo_1[8].CLK
clk => fifo_1[7].CLK
clk => fifo_1[6].CLK
clk => fifo_1[5].CLK
clk => fifo_1[4].CLK
clk => fifo_1[3].CLK
clk => fifo_1[2].CLK
clk => fifo_1[1].CLK
clk => fifo_1[0].CLK
clk => fifo_2[35].CLK
clk => fifo_2[34].CLK
clk => fifo_2[33].CLK
clk => fifo_2[32].CLK
clk => fifo_2[31].CLK
clk => fifo_2[30].CLK
clk => fifo_2[29].CLK
clk => fifo_2[28].CLK
clk => fifo_2[27].CLK
clk => fifo_2[26].CLK
clk => fifo_2[25].CLK
clk => fifo_2[24].CLK
clk => fifo_2[23].CLK
clk => fifo_2[22].CLK
clk => fifo_2[21].CLK
clk => fifo_2[20].CLK
clk => fifo_2[19].CLK
clk => fifo_2[18].CLK
clk => fifo_2[17].CLK
clk => fifo_2[16].CLK
clk => fifo_2[15].CLK
clk => fifo_2[14].CLK
clk => fifo_2[13].CLK
clk => fifo_2[12].CLK
clk => fifo_2[11].CLK
clk => fifo_2[10].CLK
clk => fifo_2[9].CLK
clk => fifo_2[8].CLK
clk => fifo_2[7].CLK
clk => fifo_2[6].CLK
clk => fifo_2[5].CLK
clk => fifo_2[4].CLK
clk => fifo_2[3].CLK
clk => fifo_2[2].CLK
clk => fifo_2[1].CLK
clk => fifo_2[0].CLK
clk => fifo_3[35].CLK
clk => fifo_3[34].CLK
clk => fifo_3[33].CLK
clk => fifo_3[32].CLK
clk => fifo_3[31].CLK
clk => fifo_3[30].CLK
clk => fifo_3[29].CLK
clk => fifo_3[28].CLK
clk => fifo_3[27].CLK
clk => fifo_3[26].CLK
clk => fifo_3[25].CLK
clk => fifo_3[24].CLK
clk => fifo_3[23].CLK
clk => fifo_3[22].CLK
clk => fifo_3[21].CLK
clk => fifo_3[20].CLK
clk => fifo_3[19].CLK
clk => fifo_3[18].CLK
clk => fifo_3[17].CLK
clk => fifo_3[16].CLK
clk => fifo_3[15].CLK
clk => fifo_3[14].CLK
clk => fifo_3[13].CLK
clk => fifo_3[12].CLK
clk => fifo_3[11].CLK
clk => fifo_3[10].CLK
clk => fifo_3[9].CLK
clk => fifo_3[8].CLK
clk => fifo_3[7].CLK
clk => fifo_3[6].CLK
clk => fifo_3[5].CLK
clk => fifo_3[4].CLK
clk => fifo_3[3].CLK
clk => fifo_3[2].CLK
clk => fifo_3[1].CLK
clk => fifo_3[0].CLK
clk => fifo_4[35].CLK
clk => fifo_4[34].CLK
clk => fifo_4[33].CLK
clk => fifo_4[32].CLK
clk => fifo_4[31].CLK
clk => fifo_4[30].CLK
clk => fifo_4[29].CLK
clk => fifo_4[28].CLK
clk => fifo_4[27].CLK
clk => fifo_4[26].CLK
clk => fifo_4[25].CLK
clk => fifo_4[24].CLK
clk => fifo_4[23].CLK
clk => fifo_4[22].CLK
clk => fifo_4[21].CLK
clk => fifo_4[20].CLK
clk => fifo_4[19].CLK
clk => fifo_4[18].CLK
clk => fifo_4[17].CLK
clk => fifo_4[16].CLK
clk => fifo_4[15].CLK
clk => fifo_4[14].CLK
clk => fifo_4[13].CLK
clk => fifo_4[12].CLK
clk => fifo_4[11].CLK
clk => fifo_4[10].CLK
clk => fifo_4[9].CLK
clk => fifo_4[8].CLK
clk => fifo_4[7].CLK
clk => fifo_4[6].CLK
clk => fifo_4[5].CLK
clk => fifo_4[4].CLK
clk => fifo_4[3].CLK
clk => fifo_4[2].CLK
clk => fifo_4[1].CLK
clk => fifo_4[0].CLK
clk => fifo_5[35].CLK
clk => fifo_5[34].CLK
clk => fifo_5[33].CLK
clk => fifo_5[32].CLK
clk => fifo_5[31].CLK
clk => fifo_5[30].CLK
clk => fifo_5[29].CLK
clk => fifo_5[28].CLK
clk => fifo_5[27].CLK
clk => fifo_5[26].CLK
clk => fifo_5[25].CLK
clk => fifo_5[24].CLK
clk => fifo_5[23].CLK
clk => fifo_5[22].CLK
clk => fifo_5[21].CLK
clk => fifo_5[20].CLK
clk => fifo_5[19].CLK
clk => fifo_5[18].CLK
clk => fifo_5[17].CLK
clk => fifo_5[16].CLK
clk => fifo_5[15].CLK
clk => fifo_5[14].CLK
clk => fifo_5[13].CLK
clk => fifo_5[12].CLK
clk => fifo_5[11].CLK
clk => fifo_5[10].CLK
clk => fifo_5[9].CLK
clk => fifo_5[8].CLK
clk => fifo_5[7].CLK
clk => fifo_5[6].CLK
clk => fifo_5[5].CLK
clk => fifo_5[4].CLK
clk => fifo_5[3].CLK
clk => fifo_5[2].CLK
clk => fifo_5[1].CLK
clk => fifo_5[0].CLK
clk => fifo_6[35].CLK
clk => fifo_6[34].CLK
clk => fifo_6[33].CLK
clk => fifo_6[32].CLK
clk => fifo_6[31].CLK
clk => fifo_6[30].CLK
clk => fifo_6[29].CLK
clk => fifo_6[28].CLK
clk => fifo_6[27].CLK
clk => fifo_6[26].CLK
clk => fifo_6[25].CLK
clk => fifo_6[24].CLK
clk => fifo_6[23].CLK
clk => fifo_6[22].CLK
clk => fifo_6[21].CLK
clk => fifo_6[20].CLK
clk => fifo_6[19].CLK
clk => fifo_6[18].CLK
clk => fifo_6[17].CLK
clk => fifo_6[16].CLK
clk => fifo_6[15].CLK
clk => fifo_6[14].CLK
clk => fifo_6[13].CLK
clk => fifo_6[12].CLK
clk => fifo_6[11].CLK
clk => fifo_6[10].CLK
clk => fifo_6[9].CLK
clk => fifo_6[8].CLK
clk => fifo_6[7].CLK
clk => fifo_6[6].CLK
clk => fifo_6[5].CLK
clk => fifo_6[4].CLK
clk => fifo_6[3].CLK
clk => fifo_6[2].CLK
clk => fifo_6[1].CLK
clk => fifo_6[0].CLK
clk => fifo_7[35].CLK
clk => fifo_7[34].CLK
clk => fifo_7[33].CLK
clk => fifo_7[32].CLK
clk => fifo_7[31].CLK
clk => fifo_7[30].CLK
clk => fifo_7[29].CLK
clk => fifo_7[28].CLK
clk => fifo_7[27].CLK
clk => fifo_7[26].CLK
clk => fifo_7[25].CLK
clk => fifo_7[24].CLK
clk => fifo_7[23].CLK
clk => fifo_7[22].CLK
clk => fifo_7[21].CLK
clk => fifo_7[20].CLK
clk => fifo_7[19].CLK
clk => fifo_7[18].CLK
clk => fifo_7[17].CLK
clk => fifo_7[16].CLK
clk => fifo_7[15].CLK
clk => fifo_7[14].CLK
clk => fifo_7[13].CLK
clk => fifo_7[12].CLK
clk => fifo_7[11].CLK
clk => fifo_7[10].CLK
clk => fifo_7[9].CLK
clk => fifo_7[8].CLK
clk => fifo_7[7].CLK
clk => fifo_7[6].CLK
clk => fifo_7[5].CLK
clk => fifo_7[4].CLK
clk => fifo_7[3].CLK
clk => fifo_7[2].CLK
clk => fifo_7[1].CLK
clk => fifo_7[0].CLK
clk => fifo_8[35].CLK
clk => fifo_8[34].CLK
clk => fifo_8[33].CLK
clk => fifo_8[32].CLK
clk => fifo_8[31].CLK
clk => fifo_8[30].CLK
clk => fifo_8[29].CLK
clk => fifo_8[28].CLK
clk => fifo_8[27].CLK
clk => fifo_8[26].CLK
clk => fifo_8[25].CLK
clk => fifo_8[24].CLK
clk => fifo_8[23].CLK
clk => fifo_8[22].CLK
clk => fifo_8[21].CLK
clk => fifo_8[20].CLK
clk => fifo_8[19].CLK
clk => fifo_8[18].CLK
clk => fifo_8[17].CLK
clk => fifo_8[16].CLK
clk => fifo_8[15].CLK
clk => fifo_8[14].CLK
clk => fifo_8[13].CLK
clk => fifo_8[12].CLK
clk => fifo_8[11].CLK
clk => fifo_8[10].CLK
clk => fifo_8[9].CLK
clk => fifo_8[8].CLK
clk => fifo_8[7].CLK
clk => fifo_8[6].CLK
clk => fifo_8[5].CLK
clk => fifo_8[4].CLK
clk => fifo_8[3].CLK
clk => fifo_8[2].CLK
clk => fifo_8[1].CLK
clk => fifo_8[0].CLK
clk => fifo_9[35].CLK
clk => fifo_9[34].CLK
clk => fifo_9[33].CLK
clk => fifo_9[32].CLK
clk => fifo_9[31].CLK
clk => fifo_9[30].CLK
clk => fifo_9[29].CLK
clk => fifo_9[28].CLK
clk => fifo_9[27].CLK
clk => fifo_9[26].CLK
clk => fifo_9[25].CLK
clk => fifo_9[24].CLK
clk => fifo_9[23].CLK
clk => fifo_9[22].CLK
clk => fifo_9[21].CLK
clk => fifo_9[20].CLK
clk => fifo_9[19].CLK
clk => fifo_9[18].CLK
clk => fifo_9[17].CLK
clk => fifo_9[16].CLK
clk => fifo_9[15].CLK
clk => fifo_9[14].CLK
clk => fifo_9[13].CLK
clk => fifo_9[12].CLK
clk => fifo_9[11].CLK
clk => fifo_9[10].CLK
clk => fifo_9[9].CLK
clk => fifo_9[8].CLK
clk => fifo_9[7].CLK
clk => fifo_9[6].CLK
clk => fifo_9[5].CLK
clk => fifo_9[4].CLK
clk => fifo_9[3].CLK
clk => fifo_9[2].CLK
clk => fifo_9[1].CLK
clk => fifo_9[0].CLK
clk => fifo_10[35].CLK
clk => fifo_10[34].CLK
clk => fifo_10[33].CLK
clk => fifo_10[32].CLK
clk => fifo_10[31].CLK
clk => fifo_10[30].CLK
clk => fifo_10[29].CLK
clk => fifo_10[28].CLK
clk => fifo_10[27].CLK
clk => fifo_10[26].CLK
clk => fifo_10[25].CLK
clk => fifo_10[24].CLK
clk => fifo_10[23].CLK
clk => fifo_10[22].CLK
clk => fifo_10[21].CLK
clk => fifo_10[20].CLK
clk => fifo_10[19].CLK
clk => fifo_10[18].CLK
clk => fifo_10[17].CLK
clk => fifo_10[16].CLK
clk => fifo_10[15].CLK
clk => fifo_10[14].CLK
clk => fifo_10[13].CLK
clk => fifo_10[12].CLK
clk => fifo_10[11].CLK
clk => fifo_10[10].CLK
clk => fifo_10[9].CLK
clk => fifo_10[8].CLK
clk => fifo_10[7].CLK
clk => fifo_10[6].CLK
clk => fifo_10[5].CLK
clk => fifo_10[4].CLK
clk => fifo_10[3].CLK
clk => fifo_10[2].CLK
clk => fifo_10[1].CLK
clk => fifo_10[0].CLK
clk => fifo_11[35].CLK
clk => fifo_11[34].CLK
clk => fifo_11[33].CLK
clk => fifo_11[32].CLK
clk => fifo_11[31].CLK
clk => fifo_11[30].CLK
clk => fifo_11[29].CLK
clk => fifo_11[28].CLK
clk => fifo_11[27].CLK
clk => fifo_11[26].CLK
clk => fifo_11[25].CLK
clk => fifo_11[24].CLK
clk => fifo_11[23].CLK
clk => fifo_11[22].CLK
clk => fifo_11[21].CLK
clk => fifo_11[20].CLK
clk => fifo_11[19].CLK
clk => fifo_11[18].CLK
clk => fifo_11[17].CLK
clk => fifo_11[16].CLK
clk => fifo_11[15].CLK
clk => fifo_11[14].CLK
clk => fifo_11[13].CLK
clk => fifo_11[12].CLK
clk => fifo_11[11].CLK
clk => fifo_11[10].CLK
clk => fifo_11[9].CLK
clk => fifo_11[8].CLK
clk => fifo_11[7].CLK
clk => fifo_11[6].CLK
clk => fifo_11[5].CLK
clk => fifo_11[4].CLK
clk => fifo_11[3].CLK
clk => fifo_11[2].CLK
clk => fifo_11[1].CLK
clk => fifo_11[0].CLK
clk => fifo_12[35].CLK
clk => fifo_12[34].CLK
clk => fifo_12[33].CLK
clk => fifo_12[32].CLK
clk => fifo_12[31].CLK
clk => fifo_12[30].CLK
clk => fifo_12[29].CLK
clk => fifo_12[28].CLK
clk => fifo_12[27].CLK
clk => fifo_12[26].CLK
clk => fifo_12[25].CLK
clk => fifo_12[24].CLK
clk => fifo_12[23].CLK
clk => fifo_12[22].CLK
clk => fifo_12[21].CLK
clk => fifo_12[20].CLK
clk => fifo_12[19].CLK
clk => fifo_12[18].CLK
clk => fifo_12[17].CLK
clk => fifo_12[16].CLK
clk => fifo_12[15].CLK
clk => fifo_12[14].CLK
clk => fifo_12[13].CLK
clk => fifo_12[12].CLK
clk => fifo_12[11].CLK
clk => fifo_12[10].CLK
clk => fifo_12[9].CLK
clk => fifo_12[8].CLK
clk => fifo_12[7].CLK
clk => fifo_12[6].CLK
clk => fifo_12[5].CLK
clk => fifo_12[4].CLK
clk => fifo_12[3].CLK
clk => fifo_12[2].CLK
clk => fifo_12[1].CLK
clk => fifo_12[0].CLK
clk => fifo_13[35].CLK
clk => fifo_13[34].CLK
clk => fifo_13[33].CLK
clk => fifo_13[32].CLK
clk => fifo_13[31].CLK
clk => fifo_13[30].CLK
clk => fifo_13[29].CLK
clk => fifo_13[28].CLK
clk => fifo_13[27].CLK
clk => fifo_13[26].CLK
clk => fifo_13[25].CLK
clk => fifo_13[24].CLK
clk => fifo_13[23].CLK
clk => fifo_13[22].CLK
clk => fifo_13[21].CLK
clk => fifo_13[20].CLK
clk => fifo_13[19].CLK
clk => fifo_13[18].CLK
clk => fifo_13[17].CLK
clk => fifo_13[16].CLK
clk => fifo_13[15].CLK
clk => fifo_13[14].CLK
clk => fifo_13[13].CLK
clk => fifo_13[12].CLK
clk => fifo_13[11].CLK
clk => fifo_13[10].CLK
clk => fifo_13[9].CLK
clk => fifo_13[8].CLK
clk => fifo_13[7].CLK
clk => fifo_13[6].CLK
clk => fifo_13[5].CLK
clk => fifo_13[4].CLK
clk => fifo_13[3].CLK
clk => fifo_13[2].CLK
clk => fifo_13[1].CLK
clk => fifo_13[0].CLK
clk => fifo_14[35].CLK
clk => fifo_14[34].CLK
clk => fifo_14[33].CLK
clk => fifo_14[32].CLK
clk => fifo_14[31].CLK
clk => fifo_14[30].CLK
clk => fifo_14[29].CLK
clk => fifo_14[28].CLK
clk => fifo_14[27].CLK
clk => fifo_14[26].CLK
clk => fifo_14[25].CLK
clk => fifo_14[24].CLK
clk => fifo_14[23].CLK
clk => fifo_14[22].CLK
clk => fifo_14[21].CLK
clk => fifo_14[20].CLK
clk => fifo_14[19].CLK
clk => fifo_14[18].CLK
clk => fifo_14[17].CLK
clk => fifo_14[16].CLK
clk => fifo_14[15].CLK
clk => fifo_14[14].CLK
clk => fifo_14[13].CLK
clk => fifo_14[12].CLK
clk => fifo_14[11].CLK
clk => fifo_14[10].CLK
clk => fifo_14[9].CLK
clk => fifo_14[8].CLK
clk => fifo_14[7].CLK
clk => fifo_14[6].CLK
clk => fifo_14[5].CLK
clk => fifo_14[4].CLK
clk => fifo_14[3].CLK
clk => fifo_14[2].CLK
clk => fifo_14[1].CLK
clk => fifo_14[0].CLK
clk => fifo_15[35].CLK
clk => fifo_15[34].CLK
clk => fifo_15[33].CLK
clk => fifo_15[32].CLK
clk => fifo_15[31].CLK
clk => fifo_15[30].CLK
clk => fifo_15[29].CLK
clk => fifo_15[28].CLK
clk => fifo_15[27].CLK
clk => fifo_15[26].CLK
clk => fifo_15[25].CLK
clk => fifo_15[24].CLK
clk => fifo_15[23].CLK
clk => fifo_15[22].CLK
clk => fifo_15[21].CLK
clk => fifo_15[20].CLK
clk => fifo_15[19].CLK
clk => fifo_15[18].CLK
clk => fifo_15[17].CLK
clk => fifo_15[16].CLK
clk => fifo_15[15].CLK
clk => fifo_15[14].CLK
clk => fifo_15[13].CLK
clk => fifo_15[12].CLK
clk => fifo_15[11].CLK
clk => fifo_15[10].CLK
clk => fifo_15[9].CLK
clk => fifo_15[8].CLK
clk => fifo_15[7].CLK
clk => fifo_15[6].CLK
clk => fifo_15[5].CLK
clk => fifo_15[4].CLK
clk => fifo_15[3].CLK
clk => fifo_15[2].CLK
clk => fifo_15[1].CLK
clk => fifo_15[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dct_buffer[0] => dct_buffer[0]~29.IN1
dct_buffer[1] => dct_buffer[1]~28.IN1
dct_buffer[2] => dct_buffer[2]~27.IN1
dct_buffer[3] => dct_buffer[3]~26.IN1
dct_buffer[4] => dct_buffer[4]~25.IN1
dct_buffer[5] => dct_buffer[5]~24.IN1
dct_buffer[6] => dct_buffer[6]~23.IN1
dct_buffer[7] => dct_buffer[7]~22.IN1
dct_buffer[8] => dct_buffer[8]~21.IN1
dct_buffer[9] => dct_buffer[9]~20.IN1
dct_buffer[10] => dct_buffer[10]~19.IN1
dct_buffer[11] => dct_buffer[11]~18.IN1
dct_buffer[12] => dct_buffer[12]~17.IN1
dct_buffer[13] => dct_buffer[13]~16.IN1
dct_buffer[14] => dct_buffer[14]~15.IN1
dct_buffer[15] => dct_buffer[15]~14.IN1
dct_buffer[16] => dct_buffer[16]~13.IN1
dct_buffer[17] => dct_buffer[17]~12.IN1
dct_buffer[18] => dct_buffer[18]~11.IN1
dct_buffer[19] => dct_buffer[19]~10.IN1
dct_buffer[20] => dct_buffer[20]~9.IN1
dct_buffer[21] => dct_buffer[21]~8.IN1
dct_buffer[22] => dct_buffer[22]~7.IN1
dct_buffer[23] => dct_buffer[23]~6.IN1
dct_buffer[24] => dct_buffer[24]~5.IN1
dct_buffer[25] => dct_buffer[25]~4.IN1
dct_buffer[26] => dct_buffer[26]~3.IN1
dct_buffer[27] => dct_buffer[27]~2.IN1
dct_buffer[28] => dct_buffer[28]~1.IN1
dct_buffer[29] => dct_buffer[29]~0.IN1
dct_count[0] => dct_count[0]~3.IN1
dct_count[1] => dct_count[1]~2.IN1
dct_count[2] => dct_count[2]~1.IN1
dct_count[3] => dct_count[3]~0.IN1
dtm[0] => fifo_15_mux~75.DATAB
dtm[0] => fifo_15_mux~39.DATAA
dtm[0] => fifo_14_mux~75.DATAB
dtm[0] => fifo_14_mux~39.DATAA
dtm[0] => fifo_13_mux~75.DATAB
dtm[0] => fifo_13_mux~39.DATAA
dtm[0] => fifo_12_mux~75.DATAB
dtm[0] => fifo_12_mux~39.DATAA
dtm[0] => fifo_11_mux~75.DATAB
dtm[0] => fifo_11_mux~39.DATAA
dtm[0] => fifo_10_mux~75.DATAB
dtm[0] => fifo_10_mux~39.DATAA
dtm[0] => fifo_9_mux~75.DATAB
dtm[0] => fifo_9_mux~39.DATAA
dtm[0] => fifo_8_mux~75.DATAB
dtm[0] => fifo_8_mux~39.DATAA
dtm[0] => fifo_7_mux~75.DATAB
dtm[0] => fifo_7_mux~39.DATAA
dtm[0] => fifo_6_mux~75.DATAB
dtm[0] => fifo_6_mux~39.DATAA
dtm[0] => fifo_5_mux~75.DATAB
dtm[0] => fifo_5_mux~39.DATAA
dtm[0] => fifo_4_mux~75.DATAB
dtm[0] => fifo_4_mux~39.DATAA
dtm[0] => fifo_3_mux~75.DATAB
dtm[0] => fifo_3_mux~39.DATAA
dtm[0] => fifo_2_mux~75.DATAB
dtm[0] => fifo_2_mux~39.DATAA
dtm[0] => fifo_1_mux~75.DATAB
dtm[0] => fifo_1_mux~39.DATAA
dtm[0] => fifo_0_mux~77.DATAB
dtm[0] => fifo_0_mux~41.DATAA
dtm[1] => fifo_15_mux~74.DATAB
dtm[1] => fifo_15_mux~38.DATAA
dtm[1] => fifo_14_mux~74.DATAB
dtm[1] => fifo_14_mux~38.DATAA
dtm[1] => fifo_13_mux~74.DATAB
dtm[1] => fifo_13_mux~38.DATAA
dtm[1] => fifo_12_mux~74.DATAB
dtm[1] => fifo_12_mux~38.DATAA
dtm[1] => fifo_11_mux~74.DATAB
dtm[1] => fifo_11_mux~38.DATAA
dtm[1] => fifo_10_mux~74.DATAB
dtm[1] => fifo_10_mux~38.DATAA
dtm[1] => fifo_9_mux~74.DATAB
dtm[1] => fifo_9_mux~38.DATAA
dtm[1] => fifo_8_mux~74.DATAB
dtm[1] => fifo_8_mux~38.DATAA
dtm[1] => fifo_7_mux~74.DATAB
dtm[1] => fifo_7_mux~38.DATAA
dtm[1] => fifo_6_mux~74.DATAB
dtm[1] => fifo_6_mux~38.DATAA
dtm[1] => fifo_5_mux~74.DATAB
dtm[1] => fifo_5_mux~38.DATAA
dtm[1] => fifo_4_mux~74.DATAB
dtm[1] => fifo_4_mux~38.DATAA
dtm[1] => fifo_3_mux~74.DATAB
dtm[1] => fifo_3_mux~38.DATAA
dtm[1] => fifo_2_mux~74.DATAB
dtm[1] => fifo_2_mux~38.DATAA
dtm[1] => fifo_1_mux~74.DATAB
dtm[1] => fifo_1_mux~38.DATAA
dtm[1] => fifo_0_mux~76.DATAB
dtm[1] => fifo_0_mux~40.DATAA
dtm[2] => fifo_15_mux~73.DATAB
dtm[2] => fifo_15_mux~37.DATAA
dtm[2] => fifo_14_mux~73.DATAB
dtm[2] => fifo_14_mux~37.DATAA
dtm[2] => fifo_13_mux~73.DATAB
dtm[2] => fifo_13_mux~37.DATAA
dtm[2] => fifo_12_mux~73.DATAB
dtm[2] => fifo_12_mux~37.DATAA
dtm[2] => fifo_11_mux~73.DATAB
dtm[2] => fifo_11_mux~37.DATAA
dtm[2] => fifo_10_mux~73.DATAB
dtm[2] => fifo_10_mux~37.DATAA
dtm[2] => fifo_9_mux~73.DATAB
dtm[2] => fifo_9_mux~37.DATAA
dtm[2] => fifo_8_mux~73.DATAB
dtm[2] => fifo_8_mux~37.DATAA
dtm[2] => fifo_7_mux~73.DATAB
dtm[2] => fifo_7_mux~37.DATAA
dtm[2] => fifo_6_mux~73.DATAB
dtm[2] => fifo_6_mux~37.DATAA
dtm[2] => fifo_5_mux~73.DATAB
dtm[2] => fifo_5_mux~37.DATAA
dtm[2] => fifo_4_mux~73.DATAB
dtm[2] => fifo_4_mux~37.DATAA
dtm[2] => fifo_3_mux~73.DATAB
dtm[2] => fifo_3_mux~37.DATAA
dtm[2] => fifo_2_mux~73.DATAB
dtm[2] => fifo_2_mux~37.DATAA
dtm[2] => fifo_1_mux~73.DATAB
dtm[2] => fifo_1_mux~37.DATAA
dtm[2] => fifo_0_mux~75.DATAB
dtm[2] => fifo_0_mux~39.DATAA
dtm[3] => fifo_15_mux~72.DATAB
dtm[3] => fifo_15_mux~36.DATAA
dtm[3] => fifo_14_mux~72.DATAB
dtm[3] => fifo_14_mux~36.DATAA
dtm[3] => fifo_13_mux~72.DATAB
dtm[3] => fifo_13_mux~36.DATAA
dtm[3] => fifo_12_mux~72.DATAB
dtm[3] => fifo_12_mux~36.DATAA
dtm[3] => fifo_11_mux~72.DATAB
dtm[3] => fifo_11_mux~36.DATAA
dtm[3] => fifo_10_mux~72.DATAB
dtm[3] => fifo_10_mux~36.DATAA
dtm[3] => fifo_9_mux~72.DATAB
dtm[3] => fifo_9_mux~36.DATAA
dtm[3] => fifo_8_mux~72.DATAB
dtm[3] => fifo_8_mux~36.DATAA
dtm[3] => fifo_7_mux~72.DATAB
dtm[3] => fifo_7_mux~36.DATAA
dtm[3] => fifo_6_mux~72.DATAB
dtm[3] => fifo_6_mux~36.DATAA
dtm[3] => fifo_5_mux~72.DATAB
dtm[3] => fifo_5_mux~36.DATAA
dtm[3] => fifo_4_mux~72.DATAB
dtm[3] => fifo_4_mux~36.DATAA
dtm[3] => fifo_3_mux~72.DATAB
dtm[3] => fifo_3_mux~36.DATAA
dtm[3] => fifo_2_mux~72.DATAB
dtm[3] => fifo_2_mux~36.DATAA
dtm[3] => fifo_1_mux~72.DATAB
dtm[3] => fifo_1_mux~36.DATAA
dtm[3] => fifo_0_mux~74.DATAB
dtm[3] => fifo_0_mux~38.DATAA
dtm[4] => fifo_15_mux~71.DATAB
dtm[4] => fifo_15_mux~35.DATAA
dtm[4] => fifo_14_mux~71.DATAB
dtm[4] => fifo_14_mux~35.DATAA
dtm[4] => fifo_13_mux~71.DATAB
dtm[4] => fifo_13_mux~35.DATAA
dtm[4] => fifo_12_mux~71.DATAB
dtm[4] => fifo_12_mux~35.DATAA
dtm[4] => fifo_11_mux~71.DATAB
dtm[4] => fifo_11_mux~35.DATAA
dtm[4] => fifo_10_mux~71.DATAB
dtm[4] => fifo_10_mux~35.DATAA
dtm[4] => fifo_9_mux~71.DATAB
dtm[4] => fifo_9_mux~35.DATAA
dtm[4] => fifo_8_mux~71.DATAB
dtm[4] => fifo_8_mux~35.DATAA
dtm[4] => fifo_7_mux~71.DATAB
dtm[4] => fifo_7_mux~35.DATAA
dtm[4] => fifo_6_mux~71.DATAB
dtm[4] => fifo_6_mux~35.DATAA
dtm[4] => fifo_5_mux~71.DATAB
dtm[4] => fifo_5_mux~35.DATAA
dtm[4] => fifo_4_mux~71.DATAB
dtm[4] => fifo_4_mux~35.DATAA
dtm[4] => fifo_3_mux~71.DATAB
dtm[4] => fifo_3_mux~35.DATAA
dtm[4] => fifo_2_mux~71.DATAB
dtm[4] => fifo_2_mux~35.DATAA
dtm[4] => fifo_1_mux~71.DATAB
dtm[4] => fifo_1_mux~35.DATAA
dtm[4] => fifo_0_mux~73.DATAB
dtm[4] => fifo_0_mux~37.DATAA
dtm[5] => fifo_15_mux~70.DATAB
dtm[5] => fifo_15_mux~34.DATAA
dtm[5] => fifo_14_mux~70.DATAB
dtm[5] => fifo_14_mux~34.DATAA
dtm[5] => fifo_13_mux~70.DATAB
dtm[5] => fifo_13_mux~34.DATAA
dtm[5] => fifo_12_mux~70.DATAB
dtm[5] => fifo_12_mux~34.DATAA
dtm[5] => fifo_11_mux~70.DATAB
dtm[5] => fifo_11_mux~34.DATAA
dtm[5] => fifo_10_mux~70.DATAB
dtm[5] => fifo_10_mux~34.DATAA
dtm[5] => fifo_9_mux~70.DATAB
dtm[5] => fifo_9_mux~34.DATAA
dtm[5] => fifo_8_mux~70.DATAB
dtm[5] => fifo_8_mux~34.DATAA
dtm[5] => fifo_7_mux~70.DATAB
dtm[5] => fifo_7_mux~34.DATAA
dtm[5] => fifo_6_mux~70.DATAB
dtm[5] => fifo_6_mux~34.DATAA
dtm[5] => fifo_5_mux~70.DATAB
dtm[5] => fifo_5_mux~34.DATAA
dtm[5] => fifo_4_mux~70.DATAB
dtm[5] => fifo_4_mux~34.DATAA
dtm[5] => fifo_3_mux~70.DATAB
dtm[5] => fifo_3_mux~34.DATAA
dtm[5] => fifo_2_mux~70.DATAB
dtm[5] => fifo_2_mux~34.DATAA
dtm[5] => fifo_1_mux~70.DATAB
dtm[5] => fifo_1_mux~34.DATAA
dtm[5] => fifo_0_mux~72.DATAB
dtm[5] => fifo_0_mux~36.DATAA
dtm[6] => fifo_15_mux~69.DATAB
dtm[6] => fifo_15_mux~33.DATAA
dtm[6] => fifo_14_mux~69.DATAB
dtm[6] => fifo_14_mux~33.DATAA
dtm[6] => fifo_13_mux~69.DATAB
dtm[6] => fifo_13_mux~33.DATAA
dtm[6] => fifo_12_mux~69.DATAB
dtm[6] => fifo_12_mux~33.DATAA
dtm[6] => fifo_11_mux~69.DATAB
dtm[6] => fifo_11_mux~33.DATAA
dtm[6] => fifo_10_mux~69.DATAB
dtm[6] => fifo_10_mux~33.DATAA
dtm[6] => fifo_9_mux~69.DATAB
dtm[6] => fifo_9_mux~33.DATAA
dtm[6] => fifo_8_mux~69.DATAB
dtm[6] => fifo_8_mux~33.DATAA
dtm[6] => fifo_7_mux~69.DATAB
dtm[6] => fifo_7_mux~33.DATAA
dtm[6] => fifo_6_mux~69.DATAB
dtm[6] => fifo_6_mux~33.DATAA
dtm[6] => fifo_5_mux~69.DATAB
dtm[6] => fifo_5_mux~33.DATAA
dtm[6] => fifo_4_mux~69.DATAB
dtm[6] => fifo_4_mux~33.DATAA
dtm[6] => fifo_3_mux~69.DATAB
dtm[6] => fifo_3_mux~33.DATAA
dtm[6] => fifo_2_mux~69.DATAB
dtm[6] => fifo_2_mux~33.DATAA
dtm[6] => fifo_1_mux~69.DATAB
dtm[6] => fifo_1_mux~33.DATAA
dtm[6] => fifo_0_mux~71.DATAB
dtm[6] => fifo_0_mux~35.DATAA
dtm[7] => fifo_15_mux~68.DATAB
dtm[7] => fifo_15_mux~32.DATAA
dtm[7] => fifo_14_mux~68.DATAB
dtm[7] => fifo_14_mux~32.DATAA
dtm[7] => fifo_13_mux~68.DATAB
dtm[7] => fifo_13_mux~32.DATAA
dtm[7] => fifo_12_mux~68.DATAB
dtm[7] => fifo_12_mux~32.DATAA
dtm[7] => fifo_11_mux~68.DATAB
dtm[7] => fifo_11_mux~32.DATAA
dtm[7] => fifo_10_mux~68.DATAB
dtm[7] => fifo_10_mux~32.DATAA
dtm[7] => fifo_9_mux~68.DATAB
dtm[7] => fifo_9_mux~32.DATAA
dtm[7] => fifo_8_mux~68.DATAB
dtm[7] => fifo_8_mux~32.DATAA
dtm[7] => fifo_7_mux~68.DATAB
dtm[7] => fifo_7_mux~32.DATAA
dtm[7] => fifo_6_mux~68.DATAB
dtm[7] => fifo_6_mux~32.DATAA
dtm[7] => fifo_5_mux~68.DATAB
dtm[7] => fifo_5_mux~32.DATAA
dtm[7] => fifo_4_mux~68.DATAB
dtm[7] => fifo_4_mux~32.DATAA
dtm[7] => fifo_3_mux~68.DATAB
dtm[7] => fifo_3_mux~32.DATAA
dtm[7] => fifo_2_mux~68.DATAB
dtm[7] => fifo_2_mux~32.DATAA
dtm[7] => fifo_1_mux~68.DATAB
dtm[7] => fifo_1_mux~32.DATAA
dtm[7] => fifo_0_mux~70.DATAB
dtm[7] => fifo_0_mux~34.DATAA
dtm[8] => fifo_15_mux~67.DATAB
dtm[8] => fifo_15_mux~31.DATAA
dtm[8] => fifo_14_mux~67.DATAB
dtm[8] => fifo_14_mux~31.DATAA
dtm[8] => fifo_13_mux~67.DATAB
dtm[8] => fifo_13_mux~31.DATAA
dtm[8] => fifo_12_mux~67.DATAB
dtm[8] => fifo_12_mux~31.DATAA
dtm[8] => fifo_11_mux~67.DATAB
dtm[8] => fifo_11_mux~31.DATAA
dtm[8] => fifo_10_mux~67.DATAB
dtm[8] => fifo_10_mux~31.DATAA
dtm[8] => fifo_9_mux~67.DATAB
dtm[8] => fifo_9_mux~31.DATAA
dtm[8] => fifo_8_mux~67.DATAB
dtm[8] => fifo_8_mux~31.DATAA
dtm[8] => fifo_7_mux~67.DATAB
dtm[8] => fifo_7_mux~31.DATAA
dtm[8] => fifo_6_mux~67.DATAB
dtm[8] => fifo_6_mux~31.DATAA
dtm[8] => fifo_5_mux~67.DATAB
dtm[8] => fifo_5_mux~31.DATAA
dtm[8] => fifo_4_mux~67.DATAB
dtm[8] => fifo_4_mux~31.DATAA
dtm[8] => fifo_3_mux~67.DATAB
dtm[8] => fifo_3_mux~31.DATAA
dtm[8] => fifo_2_mux~67.DATAB
dtm[8] => fifo_2_mux~31.DATAA
dtm[8] => fifo_1_mux~67.DATAB
dtm[8] => fifo_1_mux~31.DATAA
dtm[8] => fifo_0_mux~69.DATAB
dtm[8] => fifo_0_mux~33.DATAA
dtm[9] => fifo_15_mux~66.DATAB
dtm[9] => fifo_15_mux~30.DATAA
dtm[9] => fifo_14_mux~66.DATAB
dtm[9] => fifo_14_mux~30.DATAA
dtm[9] => fifo_13_mux~66.DATAB
dtm[9] => fifo_13_mux~30.DATAA
dtm[9] => fifo_12_mux~66.DATAB
dtm[9] => fifo_12_mux~30.DATAA
dtm[9] => fifo_11_mux~66.DATAB
dtm[9] => fifo_11_mux~30.DATAA
dtm[9] => fifo_10_mux~66.DATAB
dtm[9] => fifo_10_mux~30.DATAA
dtm[9] => fifo_9_mux~66.DATAB
dtm[9] => fifo_9_mux~30.DATAA
dtm[9] => fifo_8_mux~66.DATAB
dtm[9] => fifo_8_mux~30.DATAA
dtm[9] => fifo_7_mux~66.DATAB
dtm[9] => fifo_7_mux~30.DATAA
dtm[9] => fifo_6_mux~66.DATAB
dtm[9] => fifo_6_mux~30.DATAA
dtm[9] => fifo_5_mux~66.DATAB
dtm[9] => fifo_5_mux~30.DATAA
dtm[9] => fifo_4_mux~66.DATAB
dtm[9] => fifo_4_mux~30.DATAA
dtm[9] => fifo_3_mux~66.DATAB
dtm[9] => fifo_3_mux~30.DATAA
dtm[9] => fifo_2_mux~66.DATAB
dtm[9] => fifo_2_mux~30.DATAA
dtm[9] => fifo_1_mux~66.DATAB
dtm[9] => fifo_1_mux~30.DATAA
dtm[9] => fifo_0_mux~68.DATAB
dtm[9] => fifo_0_mux~32.DATAA
dtm[10] => fifo_15_mux~65.DATAB
dtm[10] => fifo_15_mux~29.DATAA
dtm[10] => fifo_14_mux~65.DATAB
dtm[10] => fifo_14_mux~29.DATAA
dtm[10] => fifo_13_mux~65.DATAB
dtm[10] => fifo_13_mux~29.DATAA
dtm[10] => fifo_12_mux~65.DATAB
dtm[10] => fifo_12_mux~29.DATAA
dtm[10] => fifo_11_mux~65.DATAB
dtm[10] => fifo_11_mux~29.DATAA
dtm[10] => fifo_10_mux~65.DATAB
dtm[10] => fifo_10_mux~29.DATAA
dtm[10] => fifo_9_mux~65.DATAB
dtm[10] => fifo_9_mux~29.DATAA
dtm[10] => fifo_8_mux~65.DATAB
dtm[10] => fifo_8_mux~29.DATAA
dtm[10] => fifo_7_mux~65.DATAB
dtm[10] => fifo_7_mux~29.DATAA
dtm[10] => fifo_6_mux~65.DATAB
dtm[10] => fifo_6_mux~29.DATAA
dtm[10] => fifo_5_mux~65.DATAB
dtm[10] => fifo_5_mux~29.DATAA
dtm[10] => fifo_4_mux~65.DATAB
dtm[10] => fifo_4_mux~29.DATAA
dtm[10] => fifo_3_mux~65.DATAB
dtm[10] => fifo_3_mux~29.DATAA
dtm[10] => fifo_2_mux~65.DATAB
dtm[10] => fifo_2_mux~29.DATAA
dtm[10] => fifo_1_mux~65.DATAB
dtm[10] => fifo_1_mux~29.DATAA
dtm[10] => fifo_0_mux~67.DATAB
dtm[10] => fifo_0_mux~31.DATAA
dtm[11] => fifo_15_mux~64.DATAB
dtm[11] => fifo_15_mux~28.DATAA
dtm[11] => fifo_14_mux~64.DATAB
dtm[11] => fifo_14_mux~28.DATAA
dtm[11] => fifo_13_mux~64.DATAB
dtm[11] => fifo_13_mux~28.DATAA
dtm[11] => fifo_12_mux~64.DATAB
dtm[11] => fifo_12_mux~28.DATAA
dtm[11] => fifo_11_mux~64.DATAB
dtm[11] => fifo_11_mux~28.DATAA
dtm[11] => fifo_10_mux~64.DATAB
dtm[11] => fifo_10_mux~28.DATAA
dtm[11] => fifo_9_mux~64.DATAB
dtm[11] => fifo_9_mux~28.DATAA
dtm[11] => fifo_8_mux~64.DATAB
dtm[11] => fifo_8_mux~28.DATAA
dtm[11] => fifo_7_mux~64.DATAB
dtm[11] => fifo_7_mux~28.DATAA
dtm[11] => fifo_6_mux~64.DATAB
dtm[11] => fifo_6_mux~28.DATAA
dtm[11] => fifo_5_mux~64.DATAB
dtm[11] => fifo_5_mux~28.DATAA
dtm[11] => fifo_4_mux~64.DATAB
dtm[11] => fifo_4_mux~28.DATAA
dtm[11] => fifo_3_mux~64.DATAB
dtm[11] => fifo_3_mux~28.DATAA
dtm[11] => fifo_2_mux~64.DATAB
dtm[11] => fifo_2_mux~28.DATAA
dtm[11] => fifo_1_mux~64.DATAB
dtm[11] => fifo_1_mux~28.DATAA
dtm[11] => fifo_0_mux~66.DATAB
dtm[11] => fifo_0_mux~30.DATAA
dtm[12] => fifo_15_mux~63.DATAB
dtm[12] => fifo_15_mux~27.DATAA
dtm[12] => fifo_14_mux~63.DATAB
dtm[12] => fifo_14_mux~27.DATAA
dtm[12] => fifo_13_mux~63.DATAB
dtm[12] => fifo_13_mux~27.DATAA
dtm[12] => fifo_12_mux~63.DATAB
dtm[12] => fifo_12_mux~27.DATAA
dtm[12] => fifo_11_mux~63.DATAB
dtm[12] => fifo_11_mux~27.DATAA
dtm[12] => fifo_10_mux~63.DATAB
dtm[12] => fifo_10_mux~27.DATAA
dtm[12] => fifo_9_mux~63.DATAB
dtm[12] => fifo_9_mux~27.DATAA
dtm[12] => fifo_8_mux~63.DATAB
dtm[12] => fifo_8_mux~27.DATAA
dtm[12] => fifo_7_mux~63.DATAB
dtm[12] => fifo_7_mux~27.DATAA
dtm[12] => fifo_6_mux~63.DATAB
dtm[12] => fifo_6_mux~27.DATAA
dtm[12] => fifo_5_mux~63.DATAB
dtm[12] => fifo_5_mux~27.DATAA
dtm[12] => fifo_4_mux~63.DATAB
dtm[12] => fifo_4_mux~27.DATAA
dtm[12] => fifo_3_mux~63.DATAB
dtm[12] => fifo_3_mux~27.DATAA
dtm[12] => fifo_2_mux~63.DATAB
dtm[12] => fifo_2_mux~27.DATAA
dtm[12] => fifo_1_mux~63.DATAB
dtm[12] => fifo_1_mux~27.DATAA
dtm[12] => fifo_0_mux~65.DATAB
dtm[12] => fifo_0_mux~29.DATAA
dtm[13] => fifo_15_mux~62.DATAB
dtm[13] => fifo_15_mux~26.DATAA
dtm[13] => fifo_14_mux~62.DATAB
dtm[13] => fifo_14_mux~26.DATAA
dtm[13] => fifo_13_mux~62.DATAB
dtm[13] => fifo_13_mux~26.DATAA
dtm[13] => fifo_12_mux~62.DATAB
dtm[13] => fifo_12_mux~26.DATAA
dtm[13] => fifo_11_mux~62.DATAB
dtm[13] => fifo_11_mux~26.DATAA
dtm[13] => fifo_10_mux~62.DATAB
dtm[13] => fifo_10_mux~26.DATAA
dtm[13] => fifo_9_mux~62.DATAB
dtm[13] => fifo_9_mux~26.DATAA
dtm[13] => fifo_8_mux~62.DATAB
dtm[13] => fifo_8_mux~26.DATAA
dtm[13] => fifo_7_mux~62.DATAB
dtm[13] => fifo_7_mux~26.DATAA
dtm[13] => fifo_6_mux~62.DATAB
dtm[13] => fifo_6_mux~26.DATAA
dtm[13] => fifo_5_mux~62.DATAB
dtm[13] => fifo_5_mux~26.DATAA
dtm[13] => fifo_4_mux~62.DATAB
dtm[13] => fifo_4_mux~26.DATAA
dtm[13] => fifo_3_mux~62.DATAB
dtm[13] => fifo_3_mux~26.DATAA
dtm[13] => fifo_2_mux~62.DATAB
dtm[13] => fifo_2_mux~26.DATAA
dtm[13] => fifo_1_mux~62.DATAB
dtm[13] => fifo_1_mux~26.DATAA
dtm[13] => fifo_0_mux~64.DATAB
dtm[13] => fifo_0_mux~28.DATAA
dtm[14] => fifo_15_mux~61.DATAB
dtm[14] => fifo_15_mux~25.DATAA
dtm[14] => fifo_14_mux~61.DATAB
dtm[14] => fifo_14_mux~25.DATAA
dtm[14] => fifo_13_mux~61.DATAB
dtm[14] => fifo_13_mux~25.DATAA
dtm[14] => fifo_12_mux~61.DATAB
dtm[14] => fifo_12_mux~25.DATAA
dtm[14] => fifo_11_mux~61.DATAB
dtm[14] => fifo_11_mux~25.DATAA
dtm[14] => fifo_10_mux~61.DATAB
dtm[14] => fifo_10_mux~25.DATAA
dtm[14] => fifo_9_mux~61.DATAB
dtm[14] => fifo_9_mux~25.DATAA
dtm[14] => fifo_8_mux~61.DATAB
dtm[14] => fifo_8_mux~25.DATAA
dtm[14] => fifo_7_mux~61.DATAB
dtm[14] => fifo_7_mux~25.DATAA
dtm[14] => fifo_6_mux~61.DATAB
dtm[14] => fifo_6_mux~25.DATAA
dtm[14] => fifo_5_mux~61.DATAB
dtm[14] => fifo_5_mux~25.DATAA
dtm[14] => fifo_4_mux~61.DATAB
dtm[14] => fifo_4_mux~25.DATAA
dtm[14] => fifo_3_mux~61.DATAB
dtm[14] => fifo_3_mux~25.DATAA
dtm[14] => fifo_2_mux~61.DATAB
dtm[14] => fifo_2_mux~25.DATAA
dtm[14] => fifo_1_mux~61.DATAB
dtm[14] => fifo_1_mux~25.DATAA
dtm[14] => fifo_0_mux~63.DATAB
dtm[14] => fifo_0_mux~27.DATAA
dtm[15] => fifo_15_mux~60.DATAB
dtm[15] => fifo_15_mux~24.DATAA
dtm[15] => fifo_14_mux~60.DATAB
dtm[15] => fifo_14_mux~24.DATAA
dtm[15] => fifo_13_mux~60.DATAB
dtm[15] => fifo_13_mux~24.DATAA
dtm[15] => fifo_12_mux~60.DATAB
dtm[15] => fifo_12_mux~24.DATAA
dtm[15] => fifo_11_mux~60.DATAB
dtm[15] => fifo_11_mux~24.DATAA
dtm[15] => fifo_10_mux~60.DATAB
dtm[15] => fifo_10_mux~24.DATAA
dtm[15] => fifo_9_mux~60.DATAB
dtm[15] => fifo_9_mux~24.DATAA
dtm[15] => fifo_8_mux~60.DATAB
dtm[15] => fifo_8_mux~24.DATAA
dtm[15] => fifo_7_mux~60.DATAB
dtm[15] => fifo_7_mux~24.DATAA
dtm[15] => fifo_6_mux~60.DATAB
dtm[15] => fifo_6_mux~24.DATAA
dtm[15] => fifo_5_mux~60.DATAB
dtm[15] => fifo_5_mux~24.DATAA
dtm[15] => fifo_4_mux~60.DATAB
dtm[15] => fifo_4_mux~24.DATAA
dtm[15] => fifo_3_mux~60.DATAB
dtm[15] => fifo_3_mux~24.DATAA
dtm[15] => fifo_2_mux~60.DATAB
dtm[15] => fifo_2_mux~24.DATAA
dtm[15] => fifo_1_mux~60.DATAB
dtm[15] => fifo_1_mux~24.DATAA
dtm[15] => fifo_0_mux~62.DATAB
dtm[15] => fifo_0_mux~26.DATAA
dtm[16] => fifo_15_mux~59.DATAB
dtm[16] => fifo_15_mux~23.DATAA
dtm[16] => fifo_14_mux~59.DATAB
dtm[16] => fifo_14_mux~23.DATAA
dtm[16] => fifo_13_mux~59.DATAB
dtm[16] => fifo_13_mux~23.DATAA
dtm[16] => fifo_12_mux~59.DATAB
dtm[16] => fifo_12_mux~23.DATAA
dtm[16] => fifo_11_mux~59.DATAB
dtm[16] => fifo_11_mux~23.DATAA
dtm[16] => fifo_10_mux~59.DATAB
dtm[16] => fifo_10_mux~23.DATAA
dtm[16] => fifo_9_mux~59.DATAB
dtm[16] => fifo_9_mux~23.DATAA
dtm[16] => fifo_8_mux~59.DATAB
dtm[16] => fifo_8_mux~23.DATAA
dtm[16] => fifo_7_mux~59.DATAB
dtm[16] => fifo_7_mux~23.DATAA
dtm[16] => fifo_6_mux~59.DATAB
dtm[16] => fifo_6_mux~23.DATAA
dtm[16] => fifo_5_mux~59.DATAB
dtm[16] => fifo_5_mux~23.DATAA
dtm[16] => fifo_4_mux~59.DATAB
dtm[16] => fifo_4_mux~23.DATAA
dtm[16] => fifo_3_mux~59.DATAB
dtm[16] => fifo_3_mux~23.DATAA
dtm[16] => fifo_2_mux~59.DATAB
dtm[16] => fifo_2_mux~23.DATAA
dtm[16] => fifo_1_mux~59.DATAB
dtm[16] => fifo_1_mux~23.DATAA
dtm[16] => fifo_0_mux~61.DATAB
dtm[16] => fifo_0_mux~25.DATAA
dtm[17] => fifo_15_mux~58.DATAB
dtm[17] => fifo_15_mux~22.DATAA
dtm[17] => fifo_14_mux~58.DATAB
dtm[17] => fifo_14_mux~22.DATAA
dtm[17] => fifo_13_mux~58.DATAB
dtm[17] => fifo_13_mux~22.DATAA
dtm[17] => fifo_12_mux~58.DATAB
dtm[17] => fifo_12_mux~22.DATAA
dtm[17] => fifo_11_mux~58.DATAB
dtm[17] => fifo_11_mux~22.DATAA
dtm[17] => fifo_10_mux~58.DATAB
dtm[17] => fifo_10_mux~22.DATAA
dtm[17] => fifo_9_mux~58.DATAB
dtm[17] => fifo_9_mux~22.DATAA
dtm[17] => fifo_8_mux~58.DATAB
dtm[17] => fifo_8_mux~22.DATAA
dtm[17] => fifo_7_mux~58.DATAB
dtm[17] => fifo_7_mux~22.DATAA
dtm[17] => fifo_6_mux~58.DATAB
dtm[17] => fifo_6_mux~22.DATAA
dtm[17] => fifo_5_mux~58.DATAB
dtm[17] => fifo_5_mux~22.DATAA
dtm[17] => fifo_4_mux~58.DATAB
dtm[17] => fifo_4_mux~22.DATAA
dtm[17] => fifo_3_mux~58.DATAB
dtm[17] => fifo_3_mux~22.DATAA
dtm[17] => fifo_2_mux~58.DATAB
dtm[17] => fifo_2_mux~22.DATAA
dtm[17] => fifo_1_mux~58.DATAB
dtm[17] => fifo_1_mux~22.DATAA
dtm[17] => fifo_0_mux~60.DATAB
dtm[17] => fifo_0_mux~24.DATAA
dtm[18] => fifo_15_mux~57.DATAB
dtm[18] => fifo_15_mux~21.DATAA
dtm[18] => fifo_14_mux~57.DATAB
dtm[18] => fifo_14_mux~21.DATAA
dtm[18] => fifo_13_mux~57.DATAB
dtm[18] => fifo_13_mux~21.DATAA
dtm[18] => fifo_12_mux~57.DATAB
dtm[18] => fifo_12_mux~21.DATAA
dtm[18] => fifo_11_mux~57.DATAB
dtm[18] => fifo_11_mux~21.DATAA
dtm[18] => fifo_10_mux~57.DATAB
dtm[18] => fifo_10_mux~21.DATAA
dtm[18] => fifo_9_mux~57.DATAB
dtm[18] => fifo_9_mux~21.DATAA
dtm[18] => fifo_8_mux~57.DATAB
dtm[18] => fifo_8_mux~21.DATAA
dtm[18] => fifo_7_mux~57.DATAB
dtm[18] => fifo_7_mux~21.DATAA
dtm[18] => fifo_6_mux~57.DATAB
dtm[18] => fifo_6_mux~21.DATAA
dtm[18] => fifo_5_mux~57.DATAB
dtm[18] => fifo_5_mux~21.DATAA
dtm[18] => fifo_4_mux~57.DATAB
dtm[18] => fifo_4_mux~21.DATAA
dtm[18] => fifo_3_mux~57.DATAB
dtm[18] => fifo_3_mux~21.DATAA
dtm[18] => fifo_2_mux~57.DATAB
dtm[18] => fifo_2_mux~21.DATAA
dtm[18] => fifo_1_mux~57.DATAB
dtm[18] => fifo_1_mux~21.DATAA
dtm[18] => fifo_0_mux~59.DATAB
dtm[18] => fifo_0_mux~23.DATAA
dtm[19] => fifo_15_mux~56.DATAB
dtm[19] => fifo_15_mux~20.DATAA
dtm[19] => fifo_14_mux~56.DATAB
dtm[19] => fifo_14_mux~20.DATAA
dtm[19] => fifo_13_mux~56.DATAB
dtm[19] => fifo_13_mux~20.DATAA
dtm[19] => fifo_12_mux~56.DATAB
dtm[19] => fifo_12_mux~20.DATAA
dtm[19] => fifo_11_mux~56.DATAB
dtm[19] => fifo_11_mux~20.DATAA
dtm[19] => fifo_10_mux~56.DATAB
dtm[19] => fifo_10_mux~20.DATAA
dtm[19] => fifo_9_mux~56.DATAB
dtm[19] => fifo_9_mux~20.DATAA
dtm[19] => fifo_8_mux~56.DATAB
dtm[19] => fifo_8_mux~20.DATAA
dtm[19] => fifo_7_mux~56.DATAB
dtm[19] => fifo_7_mux~20.DATAA
dtm[19] => fifo_6_mux~56.DATAB
dtm[19] => fifo_6_mux~20.DATAA
dtm[19] => fifo_5_mux~56.DATAB
dtm[19] => fifo_5_mux~20.DATAA
dtm[19] => fifo_4_mux~56.DATAB
dtm[19] => fifo_4_mux~20.DATAA
dtm[19] => fifo_3_mux~56.DATAB
dtm[19] => fifo_3_mux~20.DATAA
dtm[19] => fifo_2_mux~56.DATAB
dtm[19] => fifo_2_mux~20.DATAA
dtm[19] => fifo_1_mux~56.DATAB
dtm[19] => fifo_1_mux~20.DATAA
dtm[19] => fifo_0_mux~58.DATAB
dtm[19] => fifo_0_mux~22.DATAA
dtm[20] => fifo_15_mux~55.DATAB
dtm[20] => fifo_15_mux~19.DATAA
dtm[20] => fifo_14_mux~55.DATAB
dtm[20] => fifo_14_mux~19.DATAA
dtm[20] => fifo_13_mux~55.DATAB
dtm[20] => fifo_13_mux~19.DATAA
dtm[20] => fifo_12_mux~55.DATAB
dtm[20] => fifo_12_mux~19.DATAA
dtm[20] => fifo_11_mux~55.DATAB
dtm[20] => fifo_11_mux~19.DATAA
dtm[20] => fifo_10_mux~55.DATAB
dtm[20] => fifo_10_mux~19.DATAA
dtm[20] => fifo_9_mux~55.DATAB
dtm[20] => fifo_9_mux~19.DATAA
dtm[20] => fifo_8_mux~55.DATAB
dtm[20] => fifo_8_mux~19.DATAA
dtm[20] => fifo_7_mux~55.DATAB
dtm[20] => fifo_7_mux~19.DATAA
dtm[20] => fifo_6_mux~55.DATAB
dtm[20] => fifo_6_mux~19.DATAA
dtm[20] => fifo_5_mux~55.DATAB
dtm[20] => fifo_5_mux~19.DATAA
dtm[20] => fifo_4_mux~55.DATAB
dtm[20] => fifo_4_mux~19.DATAA
dtm[20] => fifo_3_mux~55.DATAB
dtm[20] => fifo_3_mux~19.DATAA
dtm[20] => fifo_2_mux~55.DATAB
dtm[20] => fifo_2_mux~19.DATAA
dtm[20] => fifo_1_mux~55.DATAB
dtm[20] => fifo_1_mux~19.DATAA
dtm[20] => fifo_0_mux~57.DATAB
dtm[20] => fifo_0_mux~21.DATAA
dtm[21] => fifo_15_mux~54.DATAB
dtm[21] => fifo_15_mux~18.DATAA
dtm[21] => fifo_14_mux~54.DATAB
dtm[21] => fifo_14_mux~18.DATAA
dtm[21] => fifo_13_mux~54.DATAB
dtm[21] => fifo_13_mux~18.DATAA
dtm[21] => fifo_12_mux~54.DATAB
dtm[21] => fifo_12_mux~18.DATAA
dtm[21] => fifo_11_mux~54.DATAB
dtm[21] => fifo_11_mux~18.DATAA
dtm[21] => fifo_10_mux~54.DATAB
dtm[21] => fifo_10_mux~18.DATAA
dtm[21] => fifo_9_mux~54.DATAB
dtm[21] => fifo_9_mux~18.DATAA
dtm[21] => fifo_8_mux~54.DATAB
dtm[21] => fifo_8_mux~18.DATAA
dtm[21] => fifo_7_mux~54.DATAB
dtm[21] => fifo_7_mux~18.DATAA
dtm[21] => fifo_6_mux~54.DATAB
dtm[21] => fifo_6_mux~18.DATAA
dtm[21] => fifo_5_mux~54.DATAB
dtm[21] => fifo_5_mux~18.DATAA
dtm[21] => fifo_4_mux~54.DATAB
dtm[21] => fifo_4_mux~18.DATAA
dtm[21] => fifo_3_mux~54.DATAB
dtm[21] => fifo_3_mux~18.DATAA
dtm[21] => fifo_2_mux~54.DATAB
dtm[21] => fifo_2_mux~18.DATAA
dtm[21] => fifo_1_mux~54.DATAB
dtm[21] => fifo_1_mux~18.DATAA
dtm[21] => fifo_0_mux~56.DATAB
dtm[21] => fifo_0_mux~20.DATAA
dtm[22] => fifo_15_mux~53.DATAB
dtm[22] => fifo_15_mux~17.DATAA
dtm[22] => fifo_14_mux~53.DATAB
dtm[22] => fifo_14_mux~17.DATAA
dtm[22] => fifo_13_mux~53.DATAB
dtm[22] => fifo_13_mux~17.DATAA
dtm[22] => fifo_12_mux~53.DATAB
dtm[22] => fifo_12_mux~17.DATAA
dtm[22] => fifo_11_mux~53.DATAB
dtm[22] => fifo_11_mux~17.DATAA
dtm[22] => fifo_10_mux~53.DATAB
dtm[22] => fifo_10_mux~17.DATAA
dtm[22] => fifo_9_mux~53.DATAB
dtm[22] => fifo_9_mux~17.DATAA
dtm[22] => fifo_8_mux~53.DATAB
dtm[22] => fifo_8_mux~17.DATAA
dtm[22] => fifo_7_mux~53.DATAB
dtm[22] => fifo_7_mux~17.DATAA
dtm[22] => fifo_6_mux~53.DATAB
dtm[22] => fifo_6_mux~17.DATAA
dtm[22] => fifo_5_mux~53.DATAB
dtm[22] => fifo_5_mux~17.DATAA
dtm[22] => fifo_4_mux~53.DATAB
dtm[22] => fifo_4_mux~17.DATAA
dtm[22] => fifo_3_mux~53.DATAB
dtm[22] => fifo_3_mux~17.DATAA
dtm[22] => fifo_2_mux~53.DATAB
dtm[22] => fifo_2_mux~17.DATAA
dtm[22] => fifo_1_mux~53.DATAB
dtm[22] => fifo_1_mux~17.DATAA
dtm[22] => fifo_0_mux~55.DATAB
dtm[22] => fifo_0_mux~19.DATAA
dtm[23] => fifo_15_mux~52.DATAB
dtm[23] => fifo_15_mux~16.DATAA
dtm[23] => fifo_14_mux~52.DATAB
dtm[23] => fifo_14_mux~16.DATAA
dtm[23] => fifo_13_mux~52.DATAB
dtm[23] => fifo_13_mux~16.DATAA
dtm[23] => fifo_12_mux~52.DATAB
dtm[23] => fifo_12_mux~16.DATAA
dtm[23] => fifo_11_mux~52.DATAB
dtm[23] => fifo_11_mux~16.DATAA
dtm[23] => fifo_10_mux~52.DATAB
dtm[23] => fifo_10_mux~16.DATAA
dtm[23] => fifo_9_mux~52.DATAB
dtm[23] => fifo_9_mux~16.DATAA
dtm[23] => fifo_8_mux~52.DATAB
dtm[23] => fifo_8_mux~16.DATAA
dtm[23] => fifo_7_mux~52.DATAB
dtm[23] => fifo_7_mux~16.DATAA
dtm[23] => fifo_6_mux~52.DATAB
dtm[23] => fifo_6_mux~16.DATAA
dtm[23] => fifo_5_mux~52.DATAB
dtm[23] => fifo_5_mux~16.DATAA
dtm[23] => fifo_4_mux~52.DATAB
dtm[23] => fifo_4_mux~16.DATAA
dtm[23] => fifo_3_mux~52.DATAB
dtm[23] => fifo_3_mux~16.DATAA
dtm[23] => fifo_2_mux~52.DATAB
dtm[23] => fifo_2_mux~16.DATAA
dtm[23] => fifo_1_mux~52.DATAB
dtm[23] => fifo_1_mux~16.DATAA
dtm[23] => fifo_0_mux~54.DATAB
dtm[23] => fifo_0_mux~18.DATAA
dtm[24] => fifo_15_mux~51.DATAB
dtm[24] => fifo_15_mux~15.DATAA
dtm[24] => fifo_14_mux~51.DATAB
dtm[24] => fifo_14_mux~15.DATAA
dtm[24] => fifo_13_mux~51.DATAB
dtm[24] => fifo_13_mux~15.DATAA
dtm[24] => fifo_12_mux~51.DATAB
dtm[24] => fifo_12_mux~15.DATAA
dtm[24] => fifo_11_mux~51.DATAB
dtm[24] => fifo_11_mux~15.DATAA
dtm[24] => fifo_10_mux~51.DATAB
dtm[24] => fifo_10_mux~15.DATAA
dtm[24] => fifo_9_mux~51.DATAB
dtm[24] => fifo_9_mux~15.DATAA
dtm[24] => fifo_8_mux~51.DATAB
dtm[24] => fifo_8_mux~15.DATAA
dtm[24] => fifo_7_mux~51.DATAB
dtm[24] => fifo_7_mux~15.DATAA
dtm[24] => fifo_6_mux~51.DATAB
dtm[24] => fifo_6_mux~15.DATAA
dtm[24] => fifo_5_mux~51.DATAB
dtm[24] => fifo_5_mux~15.DATAA
dtm[24] => fifo_4_mux~51.DATAB
dtm[24] => fifo_4_mux~15.DATAA
dtm[24] => fifo_3_mux~51.DATAB
dtm[24] => fifo_3_mux~15.DATAA
dtm[24] => fifo_2_mux~51.DATAB
dtm[24] => fifo_2_mux~15.DATAA
dtm[24] => fifo_1_mux~51.DATAB
dtm[24] => fifo_1_mux~15.DATAA
dtm[24] => fifo_0_mux~53.DATAB
dtm[24] => fifo_0_mux~17.DATAA
dtm[25] => fifo_15_mux~50.DATAB
dtm[25] => fifo_15_mux~14.DATAA
dtm[25] => fifo_14_mux~50.DATAB
dtm[25] => fifo_14_mux~14.DATAA
dtm[25] => fifo_13_mux~50.DATAB
dtm[25] => fifo_13_mux~14.DATAA
dtm[25] => fifo_12_mux~50.DATAB
dtm[25] => fifo_12_mux~14.DATAA
dtm[25] => fifo_11_mux~50.DATAB
dtm[25] => fifo_11_mux~14.DATAA
dtm[25] => fifo_10_mux~50.DATAB
dtm[25] => fifo_10_mux~14.DATAA
dtm[25] => fifo_9_mux~50.DATAB
dtm[25] => fifo_9_mux~14.DATAA
dtm[25] => fifo_8_mux~50.DATAB
dtm[25] => fifo_8_mux~14.DATAA
dtm[25] => fifo_7_mux~50.DATAB
dtm[25] => fifo_7_mux~14.DATAA
dtm[25] => fifo_6_mux~50.DATAB
dtm[25] => fifo_6_mux~14.DATAA
dtm[25] => fifo_5_mux~50.DATAB
dtm[25] => fifo_5_mux~14.DATAA
dtm[25] => fifo_4_mux~50.DATAB
dtm[25] => fifo_4_mux~14.DATAA
dtm[25] => fifo_3_mux~50.DATAB
dtm[25] => fifo_3_mux~14.DATAA
dtm[25] => fifo_2_mux~50.DATAB
dtm[25] => fifo_2_mux~14.DATAA
dtm[25] => fifo_1_mux~50.DATAB
dtm[25] => fifo_1_mux~14.DATAA
dtm[25] => fifo_0_mux~52.DATAB
dtm[25] => fifo_0_mux~16.DATAA
dtm[26] => fifo_15_mux~49.DATAB
dtm[26] => fifo_15_mux~13.DATAA
dtm[26] => fifo_14_mux~49.DATAB
dtm[26] => fifo_14_mux~13.DATAA
dtm[26] => fifo_13_mux~49.DATAB
dtm[26] => fifo_13_mux~13.DATAA
dtm[26] => fifo_12_mux~49.DATAB
dtm[26] => fifo_12_mux~13.DATAA
dtm[26] => fifo_11_mux~49.DATAB
dtm[26] => fifo_11_mux~13.DATAA
dtm[26] => fifo_10_mux~49.DATAB
dtm[26] => fifo_10_mux~13.DATAA
dtm[26] => fifo_9_mux~49.DATAB
dtm[26] => fifo_9_mux~13.DATAA
dtm[26] => fifo_8_mux~49.DATAB
dtm[26] => fifo_8_mux~13.DATAA
dtm[26] => fifo_7_mux~49.DATAB
dtm[26] => fifo_7_mux~13.DATAA
dtm[26] => fifo_6_mux~49.DATAB
dtm[26] => fifo_6_mux~13.DATAA
dtm[26] => fifo_5_mux~49.DATAB
dtm[26] => fifo_5_mux~13.DATAA
dtm[26] => fifo_4_mux~49.DATAB
dtm[26] => fifo_4_mux~13.DATAA
dtm[26] => fifo_3_mux~49.DATAB
dtm[26] => fifo_3_mux~13.DATAA
dtm[26] => fifo_2_mux~49.DATAB
dtm[26] => fifo_2_mux~13.DATAA
dtm[26] => fifo_1_mux~49.DATAB
dtm[26] => fifo_1_mux~13.DATAA
dtm[26] => fifo_0_mux~51.DATAB
dtm[26] => fifo_0_mux~15.DATAA
dtm[27] => fifo_15_mux~48.DATAB
dtm[27] => fifo_15_mux~12.DATAA
dtm[27] => fifo_14_mux~48.DATAB
dtm[27] => fifo_14_mux~12.DATAA
dtm[27] => fifo_13_mux~48.DATAB
dtm[27] => fifo_13_mux~12.DATAA
dtm[27] => fifo_12_mux~48.DATAB
dtm[27] => fifo_12_mux~12.DATAA
dtm[27] => fifo_11_mux~48.DATAB
dtm[27] => fifo_11_mux~12.DATAA
dtm[27] => fifo_10_mux~48.DATAB
dtm[27] => fifo_10_mux~12.DATAA
dtm[27] => fifo_9_mux~48.DATAB
dtm[27] => fifo_9_mux~12.DATAA
dtm[27] => fifo_8_mux~48.DATAB
dtm[27] => fifo_8_mux~12.DATAA
dtm[27] => fifo_7_mux~48.DATAB
dtm[27] => fifo_7_mux~12.DATAA
dtm[27] => fifo_6_mux~48.DATAB
dtm[27] => fifo_6_mux~12.DATAA
dtm[27] => fifo_5_mux~48.DATAB
dtm[27] => fifo_5_mux~12.DATAA
dtm[27] => fifo_4_mux~48.DATAB
dtm[27] => fifo_4_mux~12.DATAA
dtm[27] => fifo_3_mux~48.DATAB
dtm[27] => fifo_3_mux~12.DATAA
dtm[27] => fifo_2_mux~48.DATAB
dtm[27] => fifo_2_mux~12.DATAA
dtm[27] => fifo_1_mux~48.DATAB
dtm[27] => fifo_1_mux~12.DATAA
dtm[27] => fifo_0_mux~50.DATAB
dtm[27] => fifo_0_mux~14.DATAA
dtm[28] => fifo_15_mux~47.DATAB
dtm[28] => fifo_15_mux~11.DATAA
dtm[28] => fifo_14_mux~47.DATAB
dtm[28] => fifo_14_mux~11.DATAA
dtm[28] => fifo_13_mux~47.DATAB
dtm[28] => fifo_13_mux~11.DATAA
dtm[28] => fifo_12_mux~47.DATAB
dtm[28] => fifo_12_mux~11.DATAA
dtm[28] => fifo_11_mux~47.DATAB
dtm[28] => fifo_11_mux~11.DATAA
dtm[28] => fifo_10_mux~47.DATAB
dtm[28] => fifo_10_mux~11.DATAA
dtm[28] => fifo_9_mux~47.DATAB
dtm[28] => fifo_9_mux~11.DATAA
dtm[28] => fifo_8_mux~47.DATAB
dtm[28] => fifo_8_mux~11.DATAA
dtm[28] => fifo_7_mux~47.DATAB
dtm[28] => fifo_7_mux~11.DATAA
dtm[28] => fifo_6_mux~47.DATAB
dtm[28] => fifo_6_mux~11.DATAA
dtm[28] => fifo_5_mux~47.DATAB
dtm[28] => fifo_5_mux~11.DATAA
dtm[28] => fifo_4_mux~47.DATAB
dtm[28] => fifo_4_mux~11.DATAA
dtm[28] => fifo_3_mux~47.DATAB
dtm[28] => fifo_3_mux~11.DATAA
dtm[28] => fifo_2_mux~47.DATAB
dtm[28] => fifo_2_mux~11.DATAA
dtm[28] => fifo_1_mux~47.DATAB
dtm[28] => fifo_1_mux~11.DATAA
dtm[28] => fifo_0_mux~49.DATAB
dtm[28] => fifo_0_mux~13.DATAA
dtm[29] => fifo_15_mux~46.DATAB
dtm[29] => fifo_15_mux~10.DATAA
dtm[29] => fifo_14_mux~46.DATAB
dtm[29] => fifo_14_mux~10.DATAA
dtm[29] => fifo_13_mux~46.DATAB
dtm[29] => fifo_13_mux~10.DATAA
dtm[29] => fifo_12_mux~46.DATAB
dtm[29] => fifo_12_mux~10.DATAA
dtm[29] => fifo_11_mux~46.DATAB
dtm[29] => fifo_11_mux~10.DATAA
dtm[29] => fifo_10_mux~46.DATAB
dtm[29] => fifo_10_mux~10.DATAA
dtm[29] => fifo_9_mux~46.DATAB
dtm[29] => fifo_9_mux~10.DATAA
dtm[29] => fifo_8_mux~46.DATAB
dtm[29] => fifo_8_mux~10.DATAA
dtm[29] => fifo_7_mux~46.DATAB
dtm[29] => fifo_7_mux~10.DATAA
dtm[29] => fifo_6_mux~46.DATAB
dtm[29] => fifo_6_mux~10.DATAA
dtm[29] => fifo_5_mux~46.DATAB
dtm[29] => fifo_5_mux~10.DATAA
dtm[29] => fifo_4_mux~46.DATAB
dtm[29] => fifo_4_mux~10.DATAA
dtm[29] => fifo_3_mux~46.DATAB
dtm[29] => fifo_3_mux~10.DATAA
dtm[29] => fifo_2_mux~46.DATAB
dtm[29] => fifo_2_mux~10.DATAA
dtm[29] => fifo_1_mux~46.DATAB
dtm[29] => fifo_1_mux~10.DATAA
dtm[29] => fifo_0_mux~48.DATAB
dtm[29] => fifo_0_mux~12.DATAA
dtm[30] => fifo_15_mux~45.DATAB
dtm[30] => fifo_15_mux~9.DATAA
dtm[30] => fifo_14_mux~45.DATAB
dtm[30] => fifo_14_mux~9.DATAA
dtm[30] => fifo_13_mux~45.DATAB
dtm[30] => fifo_13_mux~9.DATAA
dtm[30] => fifo_12_mux~45.DATAB
dtm[30] => fifo_12_mux~9.DATAA
dtm[30] => fifo_11_mux~45.DATAB
dtm[30] => fifo_11_mux~9.DATAA
dtm[30] => fifo_10_mux~45.DATAB
dtm[30] => fifo_10_mux~9.DATAA
dtm[30] => fifo_9_mux~45.DATAB
dtm[30] => fifo_9_mux~9.DATAA
dtm[30] => fifo_8_mux~45.DATAB
dtm[30] => fifo_8_mux~9.DATAA
dtm[30] => fifo_7_mux~45.DATAB
dtm[30] => fifo_7_mux~9.DATAA
dtm[30] => fifo_6_mux~45.DATAB
dtm[30] => fifo_6_mux~9.DATAA
dtm[30] => fifo_5_mux~45.DATAB
dtm[30] => fifo_5_mux~9.DATAA
dtm[30] => fifo_4_mux~45.DATAB
dtm[30] => fifo_4_mux~9.DATAA
dtm[30] => fifo_3_mux~45.DATAB
dtm[30] => fifo_3_mux~9.DATAA
dtm[30] => fifo_2_mux~45.DATAB
dtm[30] => fifo_2_mux~9.DATAA
dtm[30] => fifo_1_mux~45.DATAB
dtm[30] => fifo_1_mux~9.DATAA
dtm[30] => fifo_0_mux~47.DATAB
dtm[30] => fifo_0_mux~11.DATAA
dtm[31] => fifo_15_mux~44.DATAB
dtm[31] => fifo_15_mux~8.DATAA
dtm[31] => fifo_14_mux~44.DATAB
dtm[31] => fifo_14_mux~8.DATAA
dtm[31] => fifo_13_mux~44.DATAB
dtm[31] => fifo_13_mux~8.DATAA
dtm[31] => fifo_12_mux~44.DATAB
dtm[31] => fifo_12_mux~8.DATAA
dtm[31] => fifo_11_mux~44.DATAB
dtm[31] => fifo_11_mux~8.DATAA
dtm[31] => fifo_10_mux~44.DATAB
dtm[31] => fifo_10_mux~8.DATAA
dtm[31] => fifo_9_mux~44.DATAB
dtm[31] => fifo_9_mux~8.DATAA
dtm[31] => fifo_8_mux~44.DATAB
dtm[31] => fifo_8_mux~8.DATAA
dtm[31] => fifo_7_mux~44.DATAB
dtm[31] => fifo_7_mux~8.DATAA
dtm[31] => fifo_6_mux~44.DATAB
dtm[31] => fifo_6_mux~8.DATAA
dtm[31] => fifo_5_mux~44.DATAB
dtm[31] => fifo_5_mux~8.DATAA
dtm[31] => fifo_4_mux~44.DATAB
dtm[31] => fifo_4_mux~8.DATAA
dtm[31] => fifo_3_mux~44.DATAB
dtm[31] => fifo_3_mux~8.DATAA
dtm[31] => fifo_2_mux~44.DATAB
dtm[31] => fifo_2_mux~8.DATAA
dtm[31] => fifo_1_mux~44.DATAB
dtm[31] => fifo_1_mux~8.DATAA
dtm[31] => fifo_0_mux~46.DATAB
dtm[31] => fifo_0_mux~10.DATAA
dtm[32] => WideOr2.IN2
dtm[32] => fifo_15_mux~43.DATAB
dtm[32] => fifo_15_mux~7.DATAA
dtm[32] => fifo_14_mux~43.DATAB
dtm[32] => fifo_14_mux~7.DATAA
dtm[32] => fifo_13_mux~43.DATAB
dtm[32] => fifo_13_mux~7.DATAA
dtm[32] => fifo_12_mux~43.DATAB
dtm[32] => fifo_12_mux~7.DATAA
dtm[32] => fifo_11_mux~43.DATAB
dtm[32] => fifo_11_mux~7.DATAA
dtm[32] => fifo_10_mux~43.DATAB
dtm[32] => fifo_10_mux~7.DATAA
dtm[32] => fifo_9_mux~43.DATAB
dtm[32] => fifo_9_mux~7.DATAA
dtm[32] => fifo_8_mux~43.DATAB
dtm[32] => fifo_8_mux~7.DATAA
dtm[32] => fifo_7_mux~43.DATAB
dtm[32] => fifo_7_mux~7.DATAA
dtm[32] => fifo_6_mux~43.DATAB
dtm[32] => fifo_6_mux~7.DATAA
dtm[32] => fifo_5_mux~43.DATAB
dtm[32] => fifo_5_mux~7.DATAA
dtm[32] => fifo_4_mux~43.DATAB
dtm[32] => fifo_4_mux~7.DATAA
dtm[32] => fifo_3_mux~43.DATAB
dtm[32] => fifo_3_mux~7.DATAA
dtm[32] => fifo_2_mux~43.DATAB
dtm[32] => fifo_2_mux~7.DATAA
dtm[32] => fifo_1_mux~43.DATAB
dtm[32] => fifo_1_mux~7.DATAA
dtm[32] => fifo_0_mux~45.DATAB
dtm[32] => fifo_0_mux~9.DATAA
dtm[33] => WideOr2.IN1
dtm[33] => fifo_15_mux~42.DATAB
dtm[33] => fifo_15_mux~6.DATAA
dtm[33] => fifo_14_mux~42.DATAB
dtm[33] => fifo_14_mux~6.DATAA
dtm[33] => fifo_13_mux~42.DATAB
dtm[33] => fifo_13_mux~6.DATAA
dtm[33] => fifo_12_mux~42.DATAB
dtm[33] => fifo_12_mux~6.DATAA
dtm[33] => fifo_11_mux~42.DATAB
dtm[33] => fifo_11_mux~6.DATAA
dtm[33] => fifo_10_mux~42.DATAB
dtm[33] => fifo_10_mux~6.DATAA
dtm[33] => fifo_9_mux~42.DATAB
dtm[33] => fifo_9_mux~6.DATAA
dtm[33] => fifo_8_mux~42.DATAB
dtm[33] => fifo_8_mux~6.DATAA
dtm[33] => fifo_7_mux~42.DATAB
dtm[33] => fifo_7_mux~6.DATAA
dtm[33] => fifo_6_mux~42.DATAB
dtm[33] => fifo_6_mux~6.DATAA
dtm[33] => fifo_5_mux~42.DATAB
dtm[33] => fifo_5_mux~6.DATAA
dtm[33] => fifo_4_mux~42.DATAB
dtm[33] => fifo_4_mux~6.DATAA
dtm[33] => fifo_3_mux~42.DATAB
dtm[33] => fifo_3_mux~6.DATAA
dtm[33] => fifo_2_mux~42.DATAB
dtm[33] => fifo_2_mux~6.DATAA
dtm[33] => fifo_1_mux~42.DATAB
dtm[33] => fifo_1_mux~6.DATAA
dtm[33] => fifo_0_mux~44.DATAB
dtm[33] => fifo_0_mux~8.DATAA
dtm[34] => WideOr2.IN0
dtm[34] => fifo_15_mux~41.DATAB
dtm[34] => fifo_15_mux~5.DATAA
dtm[34] => fifo_14_mux~41.DATAB
dtm[34] => fifo_14_mux~5.DATAA
dtm[34] => fifo_13_mux~41.DATAB
dtm[34] => fifo_13_mux~5.DATAA
dtm[34] => fifo_12_mux~41.DATAB
dtm[34] => fifo_12_mux~5.DATAA
dtm[34] => fifo_11_mux~41.DATAB
dtm[34] => fifo_11_mux~5.DATAA
dtm[34] => fifo_10_mux~41.DATAB
dtm[34] => fifo_10_mux~5.DATAA
dtm[34] => fifo_9_mux~41.DATAB
dtm[34] => fifo_9_mux~5.DATAA
dtm[34] => fifo_8_mux~41.DATAB
dtm[34] => fifo_8_mux~5.DATAA
dtm[34] => fifo_7_mux~41.DATAB
dtm[34] => fifo_7_mux~5.DATAA
dtm[34] => fifo_6_mux~41.DATAB
dtm[34] => fifo_6_mux~5.DATAA
dtm[34] => fifo_5_mux~41.DATAB
dtm[34] => fifo_5_mux~5.DATAA
dtm[34] => fifo_4_mux~41.DATAB
dtm[34] => fifo_4_mux~5.DATAA
dtm[34] => fifo_3_mux~41.DATAB
dtm[34] => fifo_3_mux~5.DATAA
dtm[34] => fifo_2_mux~41.DATAB
dtm[34] => fifo_2_mux~5.DATAA
dtm[34] => fifo_1_mux~41.DATAB
dtm[34] => fifo_1_mux~5.DATAA
dtm[34] => fifo_0_mux~43.DATAB
dtm[34] => fifo_0_mux~7.DATAA
dtm[35] => WideOr2.IN3
itm[0] => fifo_15_mux[0].DATAB
itm[0] => fifo_14_mux[0].DATAB
itm[0] => fifo_13_mux[0].DATAB
itm[0] => fifo_12_mux[0].DATAB
itm[0] => fifo_11_mux[0].DATAB
itm[0] => fifo_10_mux[0].DATAB
itm[0] => fifo_9_mux[0].DATAB
itm[0] => fifo_8_mux[0].DATAB
itm[0] => fifo_7_mux[0].DATAB
itm[0] => fifo_6_mux[0].DATAB
itm[0] => fifo_5_mux[0].DATAB
itm[0] => fifo_4_mux[0].DATAB
itm[0] => fifo_3_mux[0].DATAB
itm[0] => fifo_2_mux[0].DATAB
itm[0] => fifo_1_mux[0].DATAB
itm[0] => fifo_0_mux[0].DATAB
itm[1] => fifo_15_mux[1].DATAB
itm[1] => fifo_14_mux[1].DATAB
itm[1] => fifo_13_mux[1].DATAB
itm[1] => fifo_12_mux[1].DATAB
itm[1] => fifo_11_mux[1].DATAB
itm[1] => fifo_10_mux[1].DATAB
itm[1] => fifo_9_mux[1].DATAB
itm[1] => fifo_8_mux[1].DATAB
itm[1] => fifo_7_mux[1].DATAB
itm[1] => fifo_6_mux[1].DATAB
itm[1] => fifo_5_mux[1].DATAB
itm[1] => fifo_4_mux[1].DATAB
itm[1] => fifo_3_mux[1].DATAB
itm[1] => fifo_2_mux[1].DATAB
itm[1] => fifo_1_mux[1].DATAB
itm[1] => fifo_0_mux[1].DATAB
itm[2] => fifo_15_mux[2].DATAB
itm[2] => fifo_14_mux[2].DATAB
itm[2] => fifo_13_mux[2].DATAB
itm[2] => fifo_12_mux[2].DATAB
itm[2] => fifo_11_mux[2].DATAB
itm[2] => fifo_10_mux[2].DATAB
itm[2] => fifo_9_mux[2].DATAB
itm[2] => fifo_8_mux[2].DATAB
itm[2] => fifo_7_mux[2].DATAB
itm[2] => fifo_6_mux[2].DATAB
itm[2] => fifo_5_mux[2].DATAB
itm[2] => fifo_4_mux[2].DATAB
itm[2] => fifo_3_mux[2].DATAB
itm[2] => fifo_2_mux[2].DATAB
itm[2] => fifo_1_mux[2].DATAB
itm[2] => fifo_0_mux[2].DATAB
itm[3] => fifo_15_mux[3].DATAB
itm[3] => fifo_14_mux[3].DATAB
itm[3] => fifo_13_mux[3].DATAB
itm[3] => fifo_12_mux[3].DATAB
itm[3] => fifo_11_mux[3].DATAB
itm[3] => fifo_10_mux[3].DATAB
itm[3] => fifo_9_mux[3].DATAB
itm[3] => fifo_8_mux[3].DATAB
itm[3] => fifo_7_mux[3].DATAB
itm[3] => fifo_6_mux[3].DATAB
itm[3] => fifo_5_mux[3].DATAB
itm[3] => fifo_4_mux[3].DATAB
itm[3] => fifo_3_mux[3].DATAB
itm[3] => fifo_2_mux[3].DATAB
itm[3] => fifo_1_mux[3].DATAB
itm[3] => fifo_0_mux[3].DATAB
itm[4] => fifo_15_mux[4].DATAB
itm[4] => fifo_14_mux[4].DATAB
itm[4] => fifo_13_mux[4].DATAB
itm[4] => fifo_12_mux[4].DATAB
itm[4] => fifo_11_mux[4].DATAB
itm[4] => fifo_10_mux[4].DATAB
itm[4] => fifo_9_mux[4].DATAB
itm[4] => fifo_8_mux[4].DATAB
itm[4] => fifo_7_mux[4].DATAB
itm[4] => fifo_6_mux[4].DATAB
itm[4] => fifo_5_mux[4].DATAB
itm[4] => fifo_4_mux[4].DATAB
itm[4] => fifo_3_mux[4].DATAB
itm[4] => fifo_2_mux[4].DATAB
itm[4] => fifo_1_mux[4].DATAB
itm[4] => fifo_0_mux[4].DATAB
itm[5] => fifo_15_mux[5].DATAB
itm[5] => fifo_14_mux[5].DATAB
itm[5] => fifo_13_mux[5].DATAB
itm[5] => fifo_12_mux[5].DATAB
itm[5] => fifo_11_mux[5].DATAB
itm[5] => fifo_10_mux[5].DATAB
itm[5] => fifo_9_mux[5].DATAB
itm[5] => fifo_8_mux[5].DATAB
itm[5] => fifo_7_mux[5].DATAB
itm[5] => fifo_6_mux[5].DATAB
itm[5] => fifo_5_mux[5].DATAB
itm[5] => fifo_4_mux[5].DATAB
itm[5] => fifo_3_mux[5].DATAB
itm[5] => fifo_2_mux[5].DATAB
itm[5] => fifo_1_mux[5].DATAB
itm[5] => fifo_0_mux[5].DATAB
itm[6] => fifo_15_mux[6].DATAB
itm[6] => fifo_14_mux[6].DATAB
itm[6] => fifo_13_mux[6].DATAB
itm[6] => fifo_12_mux[6].DATAB
itm[6] => fifo_11_mux[6].DATAB
itm[6] => fifo_10_mux[6].DATAB
itm[6] => fifo_9_mux[6].DATAB
itm[6] => fifo_8_mux[6].DATAB
itm[6] => fifo_7_mux[6].DATAB
itm[6] => fifo_6_mux[6].DATAB
itm[6] => fifo_5_mux[6].DATAB
itm[6] => fifo_4_mux[6].DATAB
itm[6] => fifo_3_mux[6].DATAB
itm[6] => fifo_2_mux[6].DATAB
itm[6] => fifo_1_mux[6].DATAB
itm[6] => fifo_0_mux[6].DATAB
itm[7] => fifo_15_mux[7].DATAB
itm[7] => fifo_14_mux[7].DATAB
itm[7] => fifo_13_mux[7].DATAB
itm[7] => fifo_12_mux[7].DATAB
itm[7] => fifo_11_mux[7].DATAB
itm[7] => fifo_10_mux[7].DATAB
itm[7] => fifo_9_mux[7].DATAB
itm[7] => fifo_8_mux[7].DATAB
itm[7] => fifo_7_mux[7].DATAB
itm[7] => fifo_6_mux[7].DATAB
itm[7] => fifo_5_mux[7].DATAB
itm[7] => fifo_4_mux[7].DATAB
itm[7] => fifo_3_mux[7].DATAB
itm[7] => fifo_2_mux[7].DATAB
itm[7] => fifo_1_mux[7].DATAB
itm[7] => fifo_0_mux[7].DATAB
itm[8] => fifo_15_mux[8].DATAB
itm[8] => fifo_14_mux[8].DATAB
itm[8] => fifo_13_mux[8].DATAB
itm[8] => fifo_12_mux[8].DATAB
itm[8] => fifo_11_mux[8].DATAB
itm[8] => fifo_10_mux[8].DATAB
itm[8] => fifo_9_mux[8].DATAB
itm[8] => fifo_8_mux[8].DATAB
itm[8] => fifo_7_mux[8].DATAB
itm[8] => fifo_6_mux[8].DATAB
itm[8] => fifo_5_mux[8].DATAB
itm[8] => fifo_4_mux[8].DATAB
itm[8] => fifo_3_mux[8].DATAB
itm[8] => fifo_2_mux[8].DATAB
itm[8] => fifo_1_mux[8].DATAB
itm[8] => fifo_0_mux[8].DATAB
itm[9] => fifo_15_mux[9].DATAB
itm[9] => fifo_14_mux[9].DATAB
itm[9] => fifo_13_mux[9].DATAB
itm[9] => fifo_12_mux[9].DATAB
itm[9] => fifo_11_mux[9].DATAB
itm[9] => fifo_10_mux[9].DATAB
itm[9] => fifo_9_mux[9].DATAB
itm[9] => fifo_8_mux[9].DATAB
itm[9] => fifo_7_mux[9].DATAB
itm[9] => fifo_6_mux[9].DATAB
itm[9] => fifo_5_mux[9].DATAB
itm[9] => fifo_4_mux[9].DATAB
itm[9] => fifo_3_mux[9].DATAB
itm[9] => fifo_2_mux[9].DATAB
itm[9] => fifo_1_mux[9].DATAB
itm[9] => fifo_0_mux[9].DATAB
itm[10] => fifo_15_mux[10].DATAB
itm[10] => fifo_14_mux[10].DATAB
itm[10] => fifo_13_mux[10].DATAB
itm[10] => fifo_12_mux[10].DATAB
itm[10] => fifo_11_mux[10].DATAB
itm[10] => fifo_10_mux[10].DATAB
itm[10] => fifo_9_mux[10].DATAB
itm[10] => fifo_8_mux[10].DATAB
itm[10] => fifo_7_mux[10].DATAB
itm[10] => fifo_6_mux[10].DATAB
itm[10] => fifo_5_mux[10].DATAB
itm[10] => fifo_4_mux[10].DATAB
itm[10] => fifo_3_mux[10].DATAB
itm[10] => fifo_2_mux[10].DATAB
itm[10] => fifo_1_mux[10].DATAB
itm[10] => fifo_0_mux[10].DATAB
itm[11] => fifo_15_mux[11].DATAB
itm[11] => fifo_14_mux[11].DATAB
itm[11] => fifo_13_mux[11].DATAB
itm[11] => fifo_12_mux[11].DATAB
itm[11] => fifo_11_mux[11].DATAB
itm[11] => fifo_10_mux[11].DATAB
itm[11] => fifo_9_mux[11].DATAB
itm[11] => fifo_8_mux[11].DATAB
itm[11] => fifo_7_mux[11].DATAB
itm[11] => fifo_6_mux[11].DATAB
itm[11] => fifo_5_mux[11].DATAB
itm[11] => fifo_4_mux[11].DATAB
itm[11] => fifo_3_mux[11].DATAB
itm[11] => fifo_2_mux[11].DATAB
itm[11] => fifo_1_mux[11].DATAB
itm[11] => fifo_0_mux[11].DATAB
itm[12] => fifo_15_mux[12].DATAB
itm[12] => fifo_14_mux[12].DATAB
itm[12] => fifo_13_mux[12].DATAB
itm[12] => fifo_12_mux[12].DATAB
itm[12] => fifo_11_mux[12].DATAB
itm[12] => fifo_10_mux[12].DATAB
itm[12] => fifo_9_mux[12].DATAB
itm[12] => fifo_8_mux[12].DATAB
itm[12] => fifo_7_mux[12].DATAB
itm[12] => fifo_6_mux[12].DATAB
itm[12] => fifo_5_mux[12].DATAB
itm[12] => fifo_4_mux[12].DATAB
itm[12] => fifo_3_mux[12].DATAB
itm[12] => fifo_2_mux[12].DATAB
itm[12] => fifo_1_mux[12].DATAB
itm[12] => fifo_0_mux[12].DATAB
itm[13] => fifo_15_mux[13].DATAB
itm[13] => fifo_14_mux[13].DATAB
itm[13] => fifo_13_mux[13].DATAB
itm[13] => fifo_12_mux[13].DATAB
itm[13] => fifo_11_mux[13].DATAB
itm[13] => fifo_10_mux[13].DATAB
itm[13] => fifo_9_mux[13].DATAB
itm[13] => fifo_8_mux[13].DATAB
itm[13] => fifo_7_mux[13].DATAB
itm[13] => fifo_6_mux[13].DATAB
itm[13] => fifo_5_mux[13].DATAB
itm[13] => fifo_4_mux[13].DATAB
itm[13] => fifo_3_mux[13].DATAB
itm[13] => fifo_2_mux[13].DATAB
itm[13] => fifo_1_mux[13].DATAB
itm[13] => fifo_0_mux[13].DATAB
itm[14] => fifo_15_mux[14].DATAB
itm[14] => fifo_14_mux[14].DATAB
itm[14] => fifo_13_mux[14].DATAB
itm[14] => fifo_12_mux[14].DATAB
itm[14] => fifo_11_mux[14].DATAB
itm[14] => fifo_10_mux[14].DATAB
itm[14] => fifo_9_mux[14].DATAB
itm[14] => fifo_8_mux[14].DATAB
itm[14] => fifo_7_mux[14].DATAB
itm[14] => fifo_6_mux[14].DATAB
itm[14] => fifo_5_mux[14].DATAB
itm[14] => fifo_4_mux[14].DATAB
itm[14] => fifo_3_mux[14].DATAB
itm[14] => fifo_2_mux[14].DATAB
itm[14] => fifo_1_mux[14].DATAB
itm[14] => fifo_0_mux[14].DATAB
itm[15] => fifo_15_mux[15].DATAB
itm[15] => fifo_14_mux[15].DATAB
itm[15] => fifo_13_mux[15].DATAB
itm[15] => fifo_12_mux[15].DATAB
itm[15] => fifo_11_mux[15].DATAB
itm[15] => fifo_10_mux[15].DATAB
itm[15] => fifo_9_mux[15].DATAB
itm[15] => fifo_8_mux[15].DATAB
itm[15] => fifo_7_mux[15].DATAB
itm[15] => fifo_6_mux[15].DATAB
itm[15] => fifo_5_mux[15].DATAB
itm[15] => fifo_4_mux[15].DATAB
itm[15] => fifo_3_mux[15].DATAB
itm[15] => fifo_2_mux[15].DATAB
itm[15] => fifo_1_mux[15].DATAB
itm[15] => fifo_0_mux[15].DATAB
itm[16] => fifo_15_mux[16].DATAB
itm[16] => fifo_14_mux[16].DATAB
itm[16] => fifo_13_mux[16].DATAB
itm[16] => fifo_12_mux[16].DATAB
itm[16] => fifo_11_mux[16].DATAB
itm[16] => fifo_10_mux[16].DATAB
itm[16] => fifo_9_mux[16].DATAB
itm[16] => fifo_8_mux[16].DATAB
itm[16] => fifo_7_mux[16].DATAB
itm[16] => fifo_6_mux[16].DATAB
itm[16] => fifo_5_mux[16].DATAB
itm[16] => fifo_4_mux[16].DATAB
itm[16] => fifo_3_mux[16].DATAB
itm[16] => fifo_2_mux[16].DATAB
itm[16] => fifo_1_mux[16].DATAB
itm[16] => fifo_0_mux[16].DATAB
itm[17] => fifo_15_mux[17].DATAB
itm[17] => fifo_14_mux[17].DATAB
itm[17] => fifo_13_mux[17].DATAB
itm[17] => fifo_12_mux[17].DATAB
itm[17] => fifo_11_mux[17].DATAB
itm[17] => fifo_10_mux[17].DATAB
itm[17] => fifo_9_mux[17].DATAB
itm[17] => fifo_8_mux[17].DATAB
itm[17] => fifo_7_mux[17].DATAB
itm[17] => fifo_6_mux[17].DATAB
itm[17] => fifo_5_mux[17].DATAB
itm[17] => fifo_4_mux[17].DATAB
itm[17] => fifo_3_mux[17].DATAB
itm[17] => fifo_2_mux[17].DATAB
itm[17] => fifo_1_mux[17].DATAB
itm[17] => fifo_0_mux[17].DATAB
itm[18] => fifo_15_mux[18].DATAB
itm[18] => fifo_14_mux[18].DATAB
itm[18] => fifo_13_mux[18].DATAB
itm[18] => fifo_12_mux[18].DATAB
itm[18] => fifo_11_mux[18].DATAB
itm[18] => fifo_10_mux[18].DATAB
itm[18] => fifo_9_mux[18].DATAB
itm[18] => fifo_8_mux[18].DATAB
itm[18] => fifo_7_mux[18].DATAB
itm[18] => fifo_6_mux[18].DATAB
itm[18] => fifo_5_mux[18].DATAB
itm[18] => fifo_4_mux[18].DATAB
itm[18] => fifo_3_mux[18].DATAB
itm[18] => fifo_2_mux[18].DATAB
itm[18] => fifo_1_mux[18].DATAB
itm[18] => fifo_0_mux[18].DATAB
itm[19] => fifo_15_mux[19].DATAB
itm[19] => fifo_14_mux[19].DATAB
itm[19] => fifo_13_mux[19].DATAB
itm[19] => fifo_12_mux[19].DATAB
itm[19] => fifo_11_mux[19].DATAB
itm[19] => fifo_10_mux[19].DATAB
itm[19] => fifo_9_mux[19].DATAB
itm[19] => fifo_8_mux[19].DATAB
itm[19] => fifo_7_mux[19].DATAB
itm[19] => fifo_6_mux[19].DATAB
itm[19] => fifo_5_mux[19].DATAB
itm[19] => fifo_4_mux[19].DATAB
itm[19] => fifo_3_mux[19].DATAB
itm[19] => fifo_2_mux[19].DATAB
itm[19] => fifo_1_mux[19].DATAB
itm[19] => fifo_0_mux[19].DATAB
itm[20] => fifo_15_mux[20].DATAB
itm[20] => fifo_14_mux[20].DATAB
itm[20] => fifo_13_mux[20].DATAB
itm[20] => fifo_12_mux[20].DATAB
itm[20] => fifo_11_mux[20].DATAB
itm[20] => fifo_10_mux[20].DATAB
itm[20] => fifo_9_mux[20].DATAB
itm[20] => fifo_8_mux[20].DATAB
itm[20] => fifo_7_mux[20].DATAB
itm[20] => fifo_6_mux[20].DATAB
itm[20] => fifo_5_mux[20].DATAB
itm[20] => fifo_4_mux[20].DATAB
itm[20] => fifo_3_mux[20].DATAB
itm[20] => fifo_2_mux[20].DATAB
itm[20] => fifo_1_mux[20].DATAB
itm[20] => fifo_0_mux[20].DATAB
itm[21] => fifo_15_mux[21].DATAB
itm[21] => fifo_14_mux[21].DATAB
itm[21] => fifo_13_mux[21].DATAB
itm[21] => fifo_12_mux[21].DATAB
itm[21] => fifo_11_mux[21].DATAB
itm[21] => fifo_10_mux[21].DATAB
itm[21] => fifo_9_mux[21].DATAB
itm[21] => fifo_8_mux[21].DATAB
itm[21] => fifo_7_mux[21].DATAB
itm[21] => fifo_6_mux[21].DATAB
itm[21] => fifo_5_mux[21].DATAB
itm[21] => fifo_4_mux[21].DATAB
itm[21] => fifo_3_mux[21].DATAB
itm[21] => fifo_2_mux[21].DATAB
itm[21] => fifo_1_mux[21].DATAB
itm[21] => fifo_0_mux[21].DATAB
itm[22] => fifo_15_mux[22].DATAB
itm[22] => fifo_14_mux[22].DATAB
itm[22] => fifo_13_mux[22].DATAB
itm[22] => fifo_12_mux[22].DATAB
itm[22] => fifo_11_mux[22].DATAB
itm[22] => fifo_10_mux[22].DATAB
itm[22] => fifo_9_mux[22].DATAB
itm[22] => fifo_8_mux[22].DATAB
itm[22] => fifo_7_mux[22].DATAB
itm[22] => fifo_6_mux[22].DATAB
itm[22] => fifo_5_mux[22].DATAB
itm[22] => fifo_4_mux[22].DATAB
itm[22] => fifo_3_mux[22].DATAB
itm[22] => fifo_2_mux[22].DATAB
itm[22] => fifo_1_mux[22].DATAB
itm[22] => fifo_0_mux[22].DATAB
itm[23] => fifo_15_mux[23].DATAB
itm[23] => fifo_14_mux[23].DATAB
itm[23] => fifo_13_mux[23].DATAB
itm[23] => fifo_12_mux[23].DATAB
itm[23] => fifo_11_mux[23].DATAB
itm[23] => fifo_10_mux[23].DATAB
itm[23] => fifo_9_mux[23].DATAB
itm[23] => fifo_8_mux[23].DATAB
itm[23] => fifo_7_mux[23].DATAB
itm[23] => fifo_6_mux[23].DATAB
itm[23] => fifo_5_mux[23].DATAB
itm[23] => fifo_4_mux[23].DATAB
itm[23] => fifo_3_mux[23].DATAB
itm[23] => fifo_2_mux[23].DATAB
itm[23] => fifo_1_mux[23].DATAB
itm[23] => fifo_0_mux[23].DATAB
itm[24] => fifo_15_mux[24].DATAB
itm[24] => fifo_14_mux[24].DATAB
itm[24] => fifo_13_mux[24].DATAB
itm[24] => fifo_12_mux[24].DATAB
itm[24] => fifo_11_mux[24].DATAB
itm[24] => fifo_10_mux[24].DATAB
itm[24] => fifo_9_mux[24].DATAB
itm[24] => fifo_8_mux[24].DATAB
itm[24] => fifo_7_mux[24].DATAB
itm[24] => fifo_6_mux[24].DATAB
itm[24] => fifo_5_mux[24].DATAB
itm[24] => fifo_4_mux[24].DATAB
itm[24] => fifo_3_mux[24].DATAB
itm[24] => fifo_2_mux[24].DATAB
itm[24] => fifo_1_mux[24].DATAB
itm[24] => fifo_0_mux[24].DATAB
itm[25] => fifo_15_mux[25].DATAB
itm[25] => fifo_14_mux[25].DATAB
itm[25] => fifo_13_mux[25].DATAB
itm[25] => fifo_12_mux[25].DATAB
itm[25] => fifo_11_mux[25].DATAB
itm[25] => fifo_10_mux[25].DATAB
itm[25] => fifo_9_mux[25].DATAB
itm[25] => fifo_8_mux[25].DATAB
itm[25] => fifo_7_mux[25].DATAB
itm[25] => fifo_6_mux[25].DATAB
itm[25] => fifo_5_mux[25].DATAB
itm[25] => fifo_4_mux[25].DATAB
itm[25] => fifo_3_mux[25].DATAB
itm[25] => fifo_2_mux[25].DATAB
itm[25] => fifo_1_mux[25].DATAB
itm[25] => fifo_0_mux[25].DATAB
itm[26] => fifo_15_mux[26].DATAB
itm[26] => fifo_14_mux[26].DATAB
itm[26] => fifo_13_mux[26].DATAB
itm[26] => fifo_12_mux[26].DATAB
itm[26] => fifo_11_mux[26].DATAB
itm[26] => fifo_10_mux[26].DATAB
itm[26] => fifo_9_mux[26].DATAB
itm[26] => fifo_8_mux[26].DATAB
itm[26] => fifo_7_mux[26].DATAB
itm[26] => fifo_6_mux[26].DATAB
itm[26] => fifo_5_mux[26].DATAB
itm[26] => fifo_4_mux[26].DATAB
itm[26] => fifo_3_mux[26].DATAB
itm[26] => fifo_2_mux[26].DATAB
itm[26] => fifo_1_mux[26].DATAB
itm[26] => fifo_0_mux[26].DATAB
itm[27] => fifo_15_mux[27].DATAB
itm[27] => fifo_14_mux[27].DATAB
itm[27] => fifo_13_mux[27].DATAB
itm[27] => fifo_12_mux[27].DATAB
itm[27] => fifo_11_mux[27].DATAB
itm[27] => fifo_10_mux[27].DATAB
itm[27] => fifo_9_mux[27].DATAB
itm[27] => fifo_8_mux[27].DATAB
itm[27] => fifo_7_mux[27].DATAB
itm[27] => fifo_6_mux[27].DATAB
itm[27] => fifo_5_mux[27].DATAB
itm[27] => fifo_4_mux[27].DATAB
itm[27] => fifo_3_mux[27].DATAB
itm[27] => fifo_2_mux[27].DATAB
itm[27] => fifo_1_mux[27].DATAB
itm[27] => fifo_0_mux[27].DATAB
itm[28] => fifo_15_mux[28].DATAB
itm[28] => fifo_14_mux[28].DATAB
itm[28] => fifo_13_mux[28].DATAB
itm[28] => fifo_12_mux[28].DATAB
itm[28] => fifo_11_mux[28].DATAB
itm[28] => fifo_10_mux[28].DATAB
itm[28] => fifo_9_mux[28].DATAB
itm[28] => fifo_8_mux[28].DATAB
itm[28] => fifo_7_mux[28].DATAB
itm[28] => fifo_6_mux[28].DATAB
itm[28] => fifo_5_mux[28].DATAB
itm[28] => fifo_4_mux[28].DATAB
itm[28] => fifo_3_mux[28].DATAB
itm[28] => fifo_2_mux[28].DATAB
itm[28] => fifo_1_mux[28].DATAB
itm[28] => fifo_0_mux[28].DATAB
itm[29] => fifo_15_mux[29].DATAB
itm[29] => fifo_14_mux[29].DATAB
itm[29] => fifo_13_mux[29].DATAB
itm[29] => fifo_12_mux[29].DATAB
itm[29] => fifo_11_mux[29].DATAB
itm[29] => fifo_10_mux[29].DATAB
itm[29] => fifo_9_mux[29].DATAB
itm[29] => fifo_8_mux[29].DATAB
itm[29] => fifo_7_mux[29].DATAB
itm[29] => fifo_6_mux[29].DATAB
itm[29] => fifo_5_mux[29].DATAB
itm[29] => fifo_4_mux[29].DATAB
itm[29] => fifo_3_mux[29].DATAB
itm[29] => fifo_2_mux[29].DATAB
itm[29] => fifo_1_mux[29].DATAB
itm[29] => fifo_0_mux[29].DATAB
itm[30] => fifo_15_mux[30].DATAB
itm[30] => fifo_14_mux[30].DATAB
itm[30] => fifo_13_mux[30].DATAB
itm[30] => fifo_12_mux[30].DATAB
itm[30] => fifo_11_mux[30].DATAB
itm[30] => fifo_10_mux[30].DATAB
itm[30] => fifo_9_mux[30].DATAB
itm[30] => fifo_8_mux[30].DATAB
itm[30] => fifo_7_mux[30].DATAB
itm[30] => fifo_6_mux[30].DATAB
itm[30] => fifo_5_mux[30].DATAB
itm[30] => fifo_4_mux[30].DATAB
itm[30] => fifo_3_mux[30].DATAB
itm[30] => fifo_2_mux[30].DATAB
itm[30] => fifo_1_mux[30].DATAB
itm[30] => fifo_0_mux[30].DATAB
itm[31] => fifo_15_mux[31].DATAB
itm[31] => fifo_14_mux[31].DATAB
itm[31] => fifo_13_mux[31].DATAB
itm[31] => fifo_12_mux[31].DATAB
itm[31] => fifo_11_mux[31].DATAB
itm[31] => fifo_10_mux[31].DATAB
itm[31] => fifo_9_mux[31].DATAB
itm[31] => fifo_8_mux[31].DATAB
itm[31] => fifo_7_mux[31].DATAB
itm[31] => fifo_6_mux[31].DATAB
itm[31] => fifo_5_mux[31].DATAB
itm[31] => fifo_4_mux[31].DATAB
itm[31] => fifo_3_mux[31].DATAB
itm[31] => fifo_2_mux[31].DATAB
itm[31] => fifo_1_mux[31].DATAB
itm[31] => fifo_0_mux[31].DATAB
itm[32] => fifo_15_mux[32].DATAB
itm[32] => fifo_14_mux[32].DATAB
itm[32] => fifo_13_mux[32].DATAB
itm[32] => fifo_12_mux[32].DATAB
itm[32] => fifo_11_mux[32].DATAB
itm[32] => fifo_10_mux[32].DATAB
itm[32] => fifo_9_mux[32].DATAB
itm[32] => fifo_8_mux[32].DATAB
itm[32] => fifo_7_mux[32].DATAB
itm[32] => fifo_6_mux[32].DATAB
itm[32] => fifo_5_mux[32].DATAB
itm[32] => fifo_4_mux[32].DATAB
itm[32] => fifo_3_mux[32].DATAB
itm[32] => fifo_2_mux[32].DATAB
itm[32] => fifo_1_mux[32].DATAB
itm[32] => fifo_0_mux[32].DATAB
itm[32] => WideOr0.IN3
itm[33] => fifo_15_mux[33].DATAB
itm[33] => fifo_14_mux[33].DATAB
itm[33] => fifo_13_mux[33].DATAB
itm[33] => fifo_12_mux[33].DATAB
itm[33] => fifo_11_mux[33].DATAB
itm[33] => fifo_10_mux[33].DATAB
itm[33] => fifo_9_mux[33].DATAB
itm[33] => fifo_8_mux[33].DATAB
itm[33] => fifo_7_mux[33].DATAB
itm[33] => fifo_6_mux[33].DATAB
itm[33] => fifo_5_mux[33].DATAB
itm[33] => fifo_4_mux[33].DATAB
itm[33] => fifo_3_mux[33].DATAB
itm[33] => fifo_2_mux[33].DATAB
itm[33] => fifo_1_mux[33].DATAB
itm[33] => fifo_0_mux[33].DATAB
itm[33] => WideOr0.IN2
itm[34] => fifo_15_mux[34].DATAB
itm[34] => fifo_14_mux[34].DATAB
itm[34] => fifo_13_mux[34].DATAB
itm[34] => fifo_12_mux[34].DATAB
itm[34] => fifo_11_mux[34].DATAB
itm[34] => fifo_10_mux[34].DATAB
itm[34] => fifo_9_mux[34].DATAB
itm[34] => fifo_8_mux[34].DATAB
itm[34] => fifo_7_mux[34].DATAB
itm[34] => fifo_6_mux[34].DATAB
itm[34] => fifo_5_mux[34].DATAB
itm[34] => fifo_4_mux[34].DATAB
itm[34] => fifo_3_mux[34].DATAB
itm[34] => fifo_2_mux[34].DATAB
itm[34] => fifo_1_mux[34].DATAB
itm[34] => fifo_0_mux[34].DATAB
itm[34] => WideOr0.IN1
itm[35] => fifo_15_mux[35].DATAB
itm[35] => fifo_14_mux[35].DATAB
itm[35] => fifo_13_mux[35].DATAB
itm[35] => fifo_12_mux[35].DATAB
itm[35] => fifo_11_mux[35].DATAB
itm[35] => fifo_10_mux[35].DATAB
itm[35] => fifo_9_mux[35].DATAB
itm[35] => fifo_8_mux[35].DATAB
itm[35] => fifo_7_mux[35].DATAB
itm[35] => fifo_6_mux[35].DATAB
itm[35] => fifo_5_mux[35].DATAB
itm[35] => fifo_4_mux[35].DATAB
itm[35] => fifo_3_mux[35].DATAB
itm[35] => fifo_2_mux[35].DATAB
itm[35] => fifo_1_mux[35].DATAB
itm[35] => fifo_0_mux[35].DATAB
itm[35] => WideOr0.IN0
jrst_n => fiforp[3].ACLR
jrst_n => fiforp[2].ACLR
jrst_n => fiforp[1].ACLR
jrst_n => fiforp[0].ACLR
jrst_n => fifowp[3].ACLR
jrst_n => fifowp[2].ACLR
jrst_n => fifowp[1].ACLR
jrst_n => fifowp[0].ACLR
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
jrst_n => ovf_pending.PRESET
reset_n => fifo_15[0].ACLR
reset_n => fifo_15[1].ACLR
reset_n => fifo_15[2].ACLR
reset_n => fifo_15[3].ACLR
reset_n => fifo_15[4].ACLR
reset_n => fifo_15[5].ACLR
reset_n => fifo_15[6].ACLR
reset_n => fifo_15[7].ACLR
reset_n => fifo_15[8].ACLR
reset_n => fifo_15[9].ACLR
reset_n => fifo_15[10].ACLR
reset_n => fifo_15[11].ACLR
reset_n => fifo_15[12].ACLR
reset_n => fifo_15[13].ACLR
reset_n => fifo_15[14].ACLR
reset_n => fifo_15[15].ACLR
reset_n => fifo_15[16].ACLR
reset_n => fifo_15[17].ACLR
reset_n => fifo_15[18].ACLR
reset_n => fifo_15[19].ACLR
reset_n => fifo_15[20].ACLR
reset_n => fifo_15[21].ACLR
reset_n => fifo_15[22].ACLR
reset_n => fifo_15[23].ACLR
reset_n => fifo_15[24].ACLR
reset_n => fifo_15[25].ACLR
reset_n => fifo_15[26].ACLR
reset_n => fifo_15[27].ACLR
reset_n => fifo_15[28].ACLR
reset_n => fifo_15[29].ACLR
reset_n => fifo_15[30].ACLR
reset_n => fifo_15[31].ACLR
reset_n => fifo_15[32].ACLR
reset_n => fifo_15[33].ACLR
reset_n => fifo_15[34].ACLR
reset_n => fifo_15[35].ACLR
reset_n => fifo_14[0].ACLR
reset_n => fifo_14[1].ACLR
reset_n => fifo_14[2].ACLR
reset_n => fifo_14[3].ACLR
reset_n => fifo_14[4].ACLR
reset_n => fifo_14[5].ACLR
reset_n => fifo_14[6].ACLR
reset_n => fifo_14[7].ACLR
reset_n => fifo_14[8].ACLR
reset_n => fifo_14[9].ACLR
reset_n => fifo_14[10].ACLR
reset_n => fifo_14[11].ACLR
reset_n => fifo_14[12].ACLR
reset_n => fifo_14[13].ACLR
reset_n => fifo_14[14].ACLR
reset_n => fifo_14[15].ACLR
reset_n => fifo_14[16].ACLR
reset_n => fifo_14[17].ACLR
reset_n => fifo_14[18].ACLR
reset_n => fifo_14[19].ACLR
reset_n => fifo_14[20].ACLR
reset_n => fifo_14[21].ACLR
reset_n => fifo_14[22].ACLR
reset_n => fifo_14[23].ACLR
reset_n => fifo_14[24].ACLR
reset_n => fifo_14[25].ACLR
reset_n => fifo_14[26].ACLR
reset_n => fifo_14[27].ACLR
reset_n => fifo_14[28].ACLR
reset_n => fifo_14[29].ACLR
reset_n => fifo_14[30].ACLR
reset_n => fifo_14[31].ACLR
reset_n => fifo_14[32].ACLR
reset_n => fifo_14[33].ACLR
reset_n => fifo_14[34].ACLR
reset_n => fifo_14[35].ACLR
reset_n => fifo_13[0].ACLR
reset_n => fifo_13[1].ACLR
reset_n => fifo_13[2].ACLR
reset_n => fifo_13[3].ACLR
reset_n => fifo_13[4].ACLR
reset_n => fifo_13[5].ACLR
reset_n => fifo_13[6].ACLR
reset_n => fifo_13[7].ACLR
reset_n => fifo_13[8].ACLR
reset_n => fifo_13[9].ACLR
reset_n => fifo_13[10].ACLR
reset_n => fifo_13[11].ACLR
reset_n => fifo_13[12].ACLR
reset_n => fifo_13[13].ACLR
reset_n => fifo_13[14].ACLR
reset_n => fifo_13[15].ACLR
reset_n => fifo_13[16].ACLR
reset_n => fifo_13[17].ACLR
reset_n => fifo_13[18].ACLR
reset_n => fifo_13[19].ACLR
reset_n => fifo_13[20].ACLR
reset_n => fifo_13[21].ACLR
reset_n => fifo_13[22].ACLR
reset_n => fifo_13[23].ACLR
reset_n => fifo_13[24].ACLR
reset_n => fifo_13[25].ACLR
reset_n => fifo_13[26].ACLR
reset_n => fifo_13[27].ACLR
reset_n => fifo_13[28].ACLR
reset_n => fifo_13[29].ACLR
reset_n => fifo_13[30].ACLR
reset_n => fifo_13[31].ACLR
reset_n => fifo_13[32].ACLR
reset_n => fifo_13[33].ACLR
reset_n => fifo_13[34].ACLR
reset_n => fifo_13[35].ACLR
reset_n => fifo_12[0].ACLR
reset_n => fifo_12[1].ACLR
reset_n => fifo_12[2].ACLR
reset_n => fifo_12[3].ACLR
reset_n => fifo_12[4].ACLR
reset_n => fifo_12[5].ACLR
reset_n => fifo_12[6].ACLR
reset_n => fifo_12[7].ACLR
reset_n => fifo_12[8].ACLR
reset_n => fifo_12[9].ACLR
reset_n => fifo_12[10].ACLR
reset_n => fifo_12[11].ACLR
reset_n => fifo_12[12].ACLR
reset_n => fifo_12[13].ACLR
reset_n => fifo_12[14].ACLR
reset_n => fifo_12[15].ACLR
reset_n => fifo_12[16].ACLR
reset_n => fifo_12[17].ACLR
reset_n => fifo_12[18].ACLR
reset_n => fifo_12[19].ACLR
reset_n => fifo_12[20].ACLR
reset_n => fifo_12[21].ACLR
reset_n => fifo_12[22].ACLR
reset_n => fifo_12[23].ACLR
reset_n => fifo_12[24].ACLR
reset_n => fifo_12[25].ACLR
reset_n => fifo_12[26].ACLR
reset_n => fifo_12[27].ACLR
reset_n => fifo_12[28].ACLR
reset_n => fifo_12[29].ACLR
reset_n => fifo_12[30].ACLR
reset_n => fifo_12[31].ACLR
reset_n => fifo_12[32].ACLR
reset_n => fifo_12[33].ACLR
reset_n => fifo_12[34].ACLR
reset_n => fifo_12[35].ACLR
reset_n => fifo_11[0].ACLR
reset_n => fifo_11[1].ACLR
reset_n => fifo_11[2].ACLR
reset_n => fifo_11[3].ACLR
reset_n => fifo_11[4].ACLR
reset_n => fifo_11[5].ACLR
reset_n => fifo_11[6].ACLR
reset_n => fifo_11[7].ACLR
reset_n => fifo_11[8].ACLR
reset_n => fifo_11[9].ACLR
reset_n => fifo_11[10].ACLR
reset_n => fifo_11[11].ACLR
reset_n => fifo_11[12].ACLR
reset_n => fifo_11[13].ACLR
reset_n => fifo_11[14].ACLR
reset_n => fifo_11[15].ACLR
reset_n => fifo_11[16].ACLR
reset_n => fifo_11[17].ACLR
reset_n => fifo_11[18].ACLR
reset_n => fifo_11[19].ACLR
reset_n => fifo_11[20].ACLR
reset_n => fifo_11[21].ACLR
reset_n => fifo_11[22].ACLR
reset_n => fifo_11[23].ACLR
reset_n => fifo_11[24].ACLR
reset_n => fifo_11[25].ACLR
reset_n => fifo_11[26].ACLR
reset_n => fifo_11[27].ACLR
reset_n => fifo_11[28].ACLR
reset_n => fifo_11[29].ACLR
reset_n => fifo_11[30].ACLR
reset_n => fifo_11[31].ACLR
reset_n => fifo_11[32].ACLR
reset_n => fifo_11[33].ACLR
reset_n => fifo_11[34].ACLR
reset_n => fifo_11[35].ACLR
reset_n => fifo_10[0].ACLR
reset_n => fifo_10[1].ACLR
reset_n => fifo_10[2].ACLR
reset_n => fifo_10[3].ACLR
reset_n => fifo_10[4].ACLR
reset_n => fifo_10[5].ACLR
reset_n => fifo_10[6].ACLR
reset_n => fifo_10[7].ACLR
reset_n => fifo_10[8].ACLR
reset_n => fifo_10[9].ACLR
reset_n => fifo_10[10].ACLR
reset_n => fifo_10[11].ACLR
reset_n => fifo_10[12].ACLR
reset_n => fifo_10[13].ACLR
reset_n => fifo_10[14].ACLR
reset_n => fifo_10[15].ACLR
reset_n => fifo_10[16].ACLR
reset_n => fifo_10[17].ACLR
reset_n => fifo_10[18].ACLR
reset_n => fifo_10[19].ACLR
reset_n => fifo_10[20].ACLR
reset_n => fifo_10[21].ACLR
reset_n => fifo_10[22].ACLR
reset_n => fifo_10[23].ACLR
reset_n => fifo_10[24].ACLR
reset_n => fifo_10[25].ACLR
reset_n => fifo_10[26].ACLR
reset_n => fifo_10[27].ACLR
reset_n => fifo_10[28].ACLR
reset_n => fifo_10[29].ACLR
reset_n => fifo_10[30].ACLR
reset_n => fifo_10[31].ACLR
reset_n => fifo_10[32].ACLR
reset_n => fifo_10[33].ACLR
reset_n => fifo_10[34].ACLR
reset_n => fifo_10[35].ACLR
reset_n => fifo_9[0].ACLR
reset_n => fifo_9[1].ACLR
reset_n => fifo_9[2].ACLR
reset_n => fifo_9[3].ACLR
reset_n => fifo_9[4].ACLR
reset_n => fifo_9[5].ACLR
reset_n => fifo_9[6].ACLR
reset_n => fifo_9[7].ACLR
reset_n => fifo_9[8].ACLR
reset_n => fifo_9[9].ACLR
reset_n => fifo_9[10].ACLR
reset_n => fifo_9[11].ACLR
reset_n => fifo_9[12].ACLR
reset_n => fifo_9[13].ACLR
reset_n => fifo_9[14].ACLR
reset_n => fifo_9[15].ACLR
reset_n => fifo_9[16].ACLR
reset_n => fifo_9[17].ACLR
reset_n => fifo_9[18].ACLR
reset_n => fifo_9[19].ACLR
reset_n => fifo_9[20].ACLR
reset_n => fifo_9[21].ACLR
reset_n => fifo_9[22].ACLR
reset_n => fifo_9[23].ACLR
reset_n => fifo_9[24].ACLR
reset_n => fifo_9[25].ACLR
reset_n => fifo_9[26].ACLR
reset_n => fifo_9[27].ACLR
reset_n => fifo_9[28].ACLR
reset_n => fifo_9[29].ACLR
reset_n => fifo_9[30].ACLR
reset_n => fifo_9[31].ACLR
reset_n => fifo_9[32].ACLR
reset_n => fifo_9[33].ACLR
reset_n => fifo_9[34].ACLR
reset_n => fifo_9[35].ACLR
reset_n => fifo_8[0].ACLR
reset_n => fifo_8[1].ACLR
reset_n => fifo_8[2].ACLR
reset_n => fifo_8[3].ACLR
reset_n => fifo_8[4].ACLR
reset_n => fifo_8[5].ACLR
reset_n => fifo_8[6].ACLR
reset_n => fifo_8[7].ACLR
reset_n => fifo_8[8].ACLR
reset_n => fifo_8[9].ACLR
reset_n => fifo_8[10].ACLR
reset_n => fifo_8[11].ACLR
reset_n => fifo_8[12].ACLR
reset_n => fifo_8[13].ACLR
reset_n => fifo_8[14].ACLR
reset_n => fifo_8[15].ACLR
reset_n => fifo_8[16].ACLR
reset_n => fifo_8[17].ACLR
reset_n => fifo_8[18].ACLR
reset_n => fifo_8[19].ACLR
reset_n => fifo_8[20].ACLR
reset_n => fifo_8[21].ACLR
reset_n => fifo_8[22].ACLR
reset_n => fifo_8[23].ACLR
reset_n => fifo_8[24].ACLR
reset_n => fifo_8[25].ACLR
reset_n => fifo_8[26].ACLR
reset_n => fifo_8[27].ACLR
reset_n => fifo_8[28].ACLR
reset_n => fifo_8[29].ACLR
reset_n => fifo_8[30].ACLR
reset_n => fifo_8[31].ACLR
reset_n => fifo_8[32].ACLR
reset_n => fifo_8[33].ACLR
reset_n => fifo_8[34].ACLR
reset_n => fifo_8[35].ACLR
reset_n => fifo_7[0].ACLR
reset_n => fifo_7[1].ACLR
reset_n => fifo_7[2].ACLR
reset_n => fifo_7[3].ACLR
reset_n => fifo_7[4].ACLR
reset_n => fifo_7[5].ACLR
reset_n => fifo_7[6].ACLR
reset_n => fifo_7[7].ACLR
reset_n => fifo_7[8].ACLR
reset_n => fifo_7[9].ACLR
reset_n => fifo_7[10].ACLR
reset_n => fifo_7[11].ACLR
reset_n => fifo_7[12].ACLR
reset_n => fifo_7[13].ACLR
reset_n => fifo_7[14].ACLR
reset_n => fifo_7[15].ACLR
reset_n => fifo_7[16].ACLR
reset_n => fifo_7[17].ACLR
reset_n => fifo_7[18].ACLR
reset_n => fifo_7[19].ACLR
reset_n => fifo_7[20].ACLR
reset_n => fifo_7[21].ACLR
reset_n => fifo_7[22].ACLR
reset_n => fifo_7[23].ACLR
reset_n => fifo_7[24].ACLR
reset_n => fifo_7[25].ACLR
reset_n => fifo_7[26].ACLR
reset_n => fifo_7[27].ACLR
reset_n => fifo_7[28].ACLR
reset_n => fifo_7[29].ACLR
reset_n => fifo_7[30].ACLR
reset_n => fifo_7[31].ACLR
reset_n => fifo_7[32].ACLR
reset_n => fifo_7[33].ACLR
reset_n => fifo_7[34].ACLR
reset_n => fifo_7[35].ACLR
reset_n => fifo_6[0].ACLR
reset_n => fifo_6[1].ACLR
reset_n => fifo_6[2].ACLR
reset_n => fifo_6[3].ACLR
reset_n => fifo_6[4].ACLR
reset_n => fifo_6[5].ACLR
reset_n => fifo_6[6].ACLR
reset_n => fifo_6[7].ACLR
reset_n => fifo_6[8].ACLR
reset_n => fifo_6[9].ACLR
reset_n => fifo_6[10].ACLR
reset_n => fifo_6[11].ACLR
reset_n => fifo_6[12].ACLR
reset_n => fifo_6[13].ACLR
reset_n => fifo_6[14].ACLR
reset_n => fifo_6[15].ACLR
reset_n => fifo_6[16].ACLR
reset_n => fifo_6[17].ACLR
reset_n => fifo_6[18].ACLR
reset_n => fifo_6[19].ACLR
reset_n => fifo_6[20].ACLR
reset_n => fifo_6[21].ACLR
reset_n => fifo_6[22].ACLR
reset_n => fifo_6[23].ACLR
reset_n => fifo_6[24].ACLR
reset_n => fifo_6[25].ACLR
reset_n => fifo_6[26].ACLR
reset_n => fifo_6[27].ACLR
reset_n => fifo_6[28].ACLR
reset_n => fifo_6[29].ACLR
reset_n => fifo_6[30].ACLR
reset_n => fifo_6[31].ACLR
reset_n => fifo_6[32].ACLR
reset_n => fifo_6[33].ACLR
reset_n => fifo_6[34].ACLR
reset_n => fifo_6[35].ACLR
reset_n => fifo_5[0].ACLR
reset_n => fifo_5[1].ACLR
reset_n => fifo_5[2].ACLR
reset_n => fifo_5[3].ACLR
reset_n => fifo_5[4].ACLR
reset_n => fifo_5[5].ACLR
reset_n => fifo_5[6].ACLR
reset_n => fifo_5[7].ACLR
reset_n => fifo_5[8].ACLR
reset_n => fifo_5[9].ACLR
reset_n => fifo_5[10].ACLR
reset_n => fifo_5[11].ACLR
reset_n => fifo_5[12].ACLR
reset_n => fifo_5[13].ACLR
reset_n => fifo_5[14].ACLR
reset_n => fifo_5[15].ACLR
reset_n => fifo_5[16].ACLR
reset_n => fifo_5[17].ACLR
reset_n => fifo_5[18].ACLR
reset_n => fifo_5[19].ACLR
reset_n => fifo_5[20].ACLR
reset_n => fifo_5[21].ACLR
reset_n => fifo_5[22].ACLR
reset_n => fifo_5[23].ACLR
reset_n => fifo_5[24].ACLR
reset_n => fifo_5[25].ACLR
reset_n => fifo_5[26].ACLR
reset_n => fifo_5[27].ACLR
reset_n => fifo_5[28].ACLR
reset_n => fifo_5[29].ACLR
reset_n => fifo_5[30].ACLR
reset_n => fifo_5[31].ACLR
reset_n => fifo_5[32].ACLR
reset_n => fifo_5[33].ACLR
reset_n => fifo_5[34].ACLR
reset_n => fifo_5[35].ACLR
reset_n => fifo_4[0].ACLR
reset_n => fifo_4[1].ACLR
reset_n => fifo_4[2].ACLR
reset_n => fifo_4[3].ACLR
reset_n => fifo_4[4].ACLR
reset_n => fifo_4[5].ACLR
reset_n => fifo_4[6].ACLR
reset_n => fifo_4[7].ACLR
reset_n => fifo_4[8].ACLR
reset_n => fifo_4[9].ACLR
reset_n => fifo_4[10].ACLR
reset_n => fifo_4[11].ACLR
reset_n => fifo_4[12].ACLR
reset_n => fifo_4[13].ACLR
reset_n => fifo_4[14].ACLR
reset_n => fifo_4[15].ACLR
reset_n => fifo_4[16].ACLR
reset_n => fifo_4[17].ACLR
reset_n => fifo_4[18].ACLR
reset_n => fifo_4[19].ACLR
reset_n => fifo_4[20].ACLR
reset_n => fifo_4[21].ACLR
reset_n => fifo_4[22].ACLR
reset_n => fifo_4[23].ACLR
reset_n => fifo_4[24].ACLR
reset_n => fifo_4[25].ACLR
reset_n => fifo_4[26].ACLR
reset_n => fifo_4[27].ACLR
reset_n => fifo_4[28].ACLR
reset_n => fifo_4[29].ACLR
reset_n => fifo_4[30].ACLR
reset_n => fifo_4[31].ACLR
reset_n => fifo_4[32].ACLR
reset_n => fifo_4[33].ACLR
reset_n => fifo_4[34].ACLR
reset_n => fifo_4[35].ACLR
reset_n => fifo_3[0].ACLR
reset_n => fifo_3[1].ACLR
reset_n => fifo_3[2].ACLR
reset_n => fifo_3[3].ACLR
reset_n => fifo_3[4].ACLR
reset_n => fifo_3[5].ACLR
reset_n => fifo_3[6].ACLR
reset_n => fifo_3[7].ACLR
reset_n => fifo_3[8].ACLR
reset_n => fifo_3[9].ACLR
reset_n => fifo_3[10].ACLR
reset_n => fifo_3[11].ACLR
reset_n => fifo_3[12].ACLR
reset_n => fifo_3[13].ACLR
reset_n => fifo_3[14].ACLR
reset_n => fifo_3[15].ACLR
reset_n => fifo_3[16].ACLR
reset_n => fifo_3[17].ACLR
reset_n => fifo_3[18].ACLR
reset_n => fifo_3[19].ACLR
reset_n => fifo_3[20].ACLR
reset_n => fifo_3[21].ACLR
reset_n => fifo_3[22].ACLR
reset_n => fifo_3[23].ACLR
reset_n => fifo_3[24].ACLR
reset_n => fifo_3[25].ACLR
reset_n => fifo_3[26].ACLR
reset_n => fifo_3[27].ACLR
reset_n => fifo_3[28].ACLR
reset_n => fifo_3[29].ACLR
reset_n => fifo_3[30].ACLR
reset_n => fifo_3[31].ACLR
reset_n => fifo_3[32].ACLR
reset_n => fifo_3[33].ACLR
reset_n => fifo_3[34].ACLR
reset_n => fifo_3[35].ACLR
reset_n => fifo_2[0].ACLR
reset_n => fifo_2[1].ACLR
reset_n => fifo_2[2].ACLR
reset_n => fifo_2[3].ACLR
reset_n => fifo_2[4].ACLR
reset_n => fifo_2[5].ACLR
reset_n => fifo_2[6].ACLR
reset_n => fifo_2[7].ACLR
reset_n => fifo_2[8].ACLR
reset_n => fifo_2[9].ACLR
reset_n => fifo_2[10].ACLR
reset_n => fifo_2[11].ACLR
reset_n => fifo_2[12].ACLR
reset_n => fifo_2[13].ACLR
reset_n => fifo_2[14].ACLR
reset_n => fifo_2[15].ACLR
reset_n => fifo_2[16].ACLR
reset_n => fifo_2[17].ACLR
reset_n => fifo_2[18].ACLR
reset_n => fifo_2[19].ACLR
reset_n => fifo_2[20].ACLR
reset_n => fifo_2[21].ACLR
reset_n => fifo_2[22].ACLR
reset_n => fifo_2[23].ACLR
reset_n => fifo_2[24].ACLR
reset_n => fifo_2[25].ACLR
reset_n => fifo_2[26].ACLR
reset_n => fifo_2[27].ACLR
reset_n => fifo_2[28].ACLR
reset_n => fifo_2[29].ACLR
reset_n => fifo_2[30].ACLR
reset_n => fifo_2[31].ACLR
reset_n => fifo_2[32].ACLR
reset_n => fifo_2[33].ACLR
reset_n => fifo_2[34].ACLR
reset_n => fifo_2[35].ACLR
reset_n => fifo_1[0].ACLR
reset_n => fifo_1[1].ACLR
reset_n => fifo_1[2].ACLR
reset_n => fifo_1[3].ACLR
reset_n => fifo_1[4].ACLR
reset_n => fifo_1[5].ACLR
reset_n => fifo_1[6].ACLR
reset_n => fifo_1[7].ACLR
reset_n => fifo_1[8].ACLR
reset_n => fifo_1[9].ACLR
reset_n => fifo_1[10].ACLR
reset_n => fifo_1[11].ACLR
reset_n => fifo_1[12].ACLR
reset_n => fifo_1[13].ACLR
reset_n => fifo_1[14].ACLR
reset_n => fifo_1[15].ACLR
reset_n => fifo_1[16].ACLR
reset_n => fifo_1[17].ACLR
reset_n => fifo_1[18].ACLR
reset_n => fifo_1[19].ACLR
reset_n => fifo_1[20].ACLR
reset_n => fifo_1[21].ACLR
reset_n => fifo_1[22].ACLR
reset_n => fifo_1[23].ACLR
reset_n => fifo_1[24].ACLR
reset_n => fifo_1[25].ACLR
reset_n => fifo_1[26].ACLR
reset_n => fifo_1[27].ACLR
reset_n => fifo_1[28].ACLR
reset_n => fifo_1[29].ACLR
reset_n => fifo_1[30].ACLR
reset_n => fifo_1[31].ACLR
reset_n => fifo_1[32].ACLR
reset_n => fifo_1[33].ACLR
reset_n => fifo_1[34].ACLR
reset_n => fifo_1[35].ACLR
reset_n => fifo_0[35].ACLR
reset_n => fifo_0[34].ACLR
reset_n => fifo_0[33].ACLR
reset_n => fifo_0[32].ACLR
reset_n => fifo_0[31].ACLR
reset_n => fifo_0[30].ACLR
reset_n => fifo_0[29].ACLR
reset_n => fifo_0[28].ACLR
reset_n => fifo_0[27].ACLR
reset_n => fifo_0[26].ACLR
reset_n => fifo_0[25].ACLR
reset_n => fifo_0[24].ACLR
reset_n => fifo_0[23].ACLR
reset_n => fifo_0[22].ACLR
reset_n => fifo_0[21].ACLR
reset_n => fifo_0[20].ACLR
reset_n => fifo_0[19].ACLR
reset_n => fifo_0[18].ACLR
reset_n => fifo_0[17].ACLR
reset_n => fifo_0[16].ACLR
reset_n => fifo_0[15].ACLR
reset_n => fifo_0[14].ACLR
reset_n => fifo_0[13].ACLR
reset_n => fifo_0[12].ACLR
reset_n => fifo_0[11].ACLR
reset_n => fifo_0[10].ACLR
reset_n => fifo_0[9].ACLR
reset_n => fifo_0[8].ACLR
reset_n => fifo_0[7].ACLR
reset_n => fifo_0[6].ACLR
reset_n => fifo_0[5].ACLR
reset_n => fifo_0[4].ACLR
reset_n => fifo_0[3].ACLR
reset_n => fifo_0[2].ACLR
reset_n => fifo_0[1].ACLR
reset_n => fifo_0[0].ACLR
test_ending => test_ending~0.IN1
test_has_ended => test_has_ended~0.IN1
trc_on => trc_this~1.IN1
tw[0] <= fifo_read_mux~535.DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= fifo_read_mux~534.DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= fifo_read_mux~533.DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= fifo_read_mux~532.DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= fifo_read_mux~531.DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= fifo_read_mux~530.DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= fifo_read_mux~529.DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= fifo_read_mux~528.DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= fifo_read_mux~527.DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= fifo_read_mux~526.DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= fifo_read_mux~525.DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= fifo_read_mux~524.DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= fifo_read_mux~523.DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= fifo_read_mux~522.DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= fifo_read_mux~521.DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= fifo_read_mux~520.DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= fifo_read_mux~519.DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= fifo_read_mux~518.DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= fifo_read_mux~517.DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= fifo_read_mux~516.DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= fifo_read_mux~515.DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= fifo_read_mux~514.DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= fifo_read_mux~513.DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= fifo_read_mux~512.DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= fifo_read_mux~511.DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= fifo_read_mux~510.DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= fifo_read_mux~509.DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= fifo_read_mux~508.DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= fifo_read_mux~507.DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= fifo_read_mux~506.DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= fifo_read_mux~505.DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= fifo_read_mux~504.DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= tw~3.DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= tw~2.DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= tw~1.DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= tw~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => x1.CLK
clkx2 => x2.CLK
clkx2 => tr_clk_reg.CLK
clkx2 => tr_data_reg[17].CLK
clkx2 => tr_data_reg[16].CLK
clkx2 => tr_data_reg[15].CLK
clkx2 => tr_data_reg[14].CLK
clkx2 => tr_data_reg[13].CLK
clkx2 => tr_data_reg[12].CLK
clkx2 => tr_data_reg[11].CLK
clkx2 => tr_data_reg[10].CLK
clkx2 => tr_data_reg[9].CLK
clkx2 => tr_data_reg[8].CLK
clkx2 => tr_data_reg[7].CLK
clkx2 => tr_data_reg[6].CLK
clkx2 => tr_data_reg[5].CLK
clkx2 => tr_data_reg[4].CLK
clkx2 => tr_data_reg[3].CLK
clkx2 => tr_data_reg[2].CLK
clkx2 => tr_data_reg[1].CLK
clkx2 => tr_data_reg[0].CLK
jrst_n => x1.ACLR
jrst_n => x2.ACLR
jrst_n => tr_clk_reg.ACLR
jrst_n => tr_data_reg[17].ACLR
jrst_n => tr_data_reg[16].ACLR
jrst_n => tr_data_reg[15].ACLR
jrst_n => tr_data_reg[14].ACLR
jrst_n => tr_data_reg[13].ACLR
jrst_n => tr_data_reg[12].ACLR
jrst_n => tr_data_reg[11].ACLR
jrst_n => tr_data_reg[10].ACLR
jrst_n => tr_data_reg[9].ACLR
jrst_n => tr_data_reg[8].ACLR
jrst_n => tr_data_reg[7].ACLR
jrst_n => tr_data_reg[6].ACLR
jrst_n => tr_data_reg[5].ACLR
jrst_n => tr_data_reg[4].ACLR
jrst_n => tr_data_reg[3].ACLR
jrst_n => tr_data_reg[2].ACLR
jrst_n => tr_data_reg[1].ACLR
jrst_n => tr_data_reg[0].ACLR
tw[0] => tr_data_reg~17.DATAB
tw[1] => tr_data_reg~16.DATAB
tw[2] => tr_data_reg~15.DATAB
tw[3] => tr_data_reg~14.DATAB
tw[4] => tr_data_reg~13.DATAB
tw[5] => tr_data_reg~12.DATAB
tw[6] => tr_data_reg~11.DATAB
tw[7] => tr_data_reg~10.DATAB
tw[8] => tr_data_reg~9.DATAB
tw[9] => tr_data_reg~8.DATAB
tw[10] => tr_data_reg~7.DATAB
tw[11] => tr_data_reg~6.DATAB
tw[12] => tr_data_reg~5.DATAB
tw[13] => tr_data_reg~4.DATAB
tw[14] => tr_data_reg~3.DATAB
tw[15] => tr_data_reg~2.DATAB
tw[16] => tr_data_reg~1.DATAB
tw[17] => tr_data_reg~0.DATAB
tw[18] => tr_data_reg~17.DATAA
tw[19] => tr_data_reg~16.DATAA
tw[20] => tr_data_reg~15.DATAA
tw[21] => tr_data_reg~14.DATAA
tw[22] => tr_data_reg~13.DATAA
tw[23] => tr_data_reg~12.DATAA
tw[24] => tr_data_reg~11.DATAA
tw[25] => tr_data_reg~10.DATAA
tw[26] => tr_data_reg~9.DATAA
tw[27] => tr_data_reg~8.DATAA
tw[28] => tr_data_reg~7.DATAA
tw[29] => tr_data_reg~6.DATAA
tw[30] => tr_data_reg~5.DATAA
tw[31] => tr_data_reg~4.DATAA
tw[32] => tr_data_reg~3.DATAA
tw[33] => tr_data_reg~2.DATAA
tw[34] => tr_data_reg~1.DATAA
tw[35] => tr_data_reg~0.DATAA
tr_clk <= tr_clk~0.DB_MAX_OUTPUT_PORT_TYPE
tr_data[0] <= tr_data~17.DB_MAX_OUTPUT_PORT_TYPE
tr_data[1] <= tr_data~16.DB_MAX_OUTPUT_PORT_TYPE
tr_data[2] <= tr_data~15.DB_MAX_OUTPUT_PORT_TYPE
tr_data[3] <= tr_data~14.DB_MAX_OUTPUT_PORT_TYPE
tr_data[4] <= tr_data~13.DB_MAX_OUTPUT_PORT_TYPE
tr_data[5] <= tr_data~12.DB_MAX_OUTPUT_PORT_TYPE
tr_data[6] <= tr_data~11.DB_MAX_OUTPUT_PORT_TYPE
tr_data[7] <= tr_data~10.DB_MAX_OUTPUT_PORT_TYPE
tr_data[8] <= tr_data~9.DB_MAX_OUTPUT_PORT_TYPE
tr_data[9] <= tr_data~8.DB_MAX_OUTPUT_PORT_TYPE
tr_data[10] <= tr_data~7.DB_MAX_OUTPUT_PORT_TYPE
tr_data[11] <= tr_data~6.DB_MAX_OUTPUT_PORT_TYPE
tr_data[12] <= tr_data~5.DB_MAX_OUTPUT_PORT_TYPE
tr_data[13] <= tr_data~4.DB_MAX_OUTPUT_PORT_TYPE
tr_data[14] <= tr_data~3.DB_MAX_OUTPUT_PORT_TYPE
tr_data[15] <= tr_data~2.DB_MAX_OUTPUT_PORT_TYPE
tr_data[16] <= tr_data~1.DB_MAX_OUTPUT_PORT_TYPE
tr_data[17] <= tr_data~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => clk~0.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1]~35.IN1
jdo[2] => jdo[2]~34.IN1
jdo[3] => jdo[3]~33.IN1
jdo[4] => jdo[4]~32.IN1
jdo[5] => jdo[5]~31.IN1
jdo[6] => jdo[6]~30.IN1
jdo[7] => jdo[7]~29.IN1
jdo[8] => jdo[8]~28.IN1
jdo[9] => jdo[9]~27.IN1
jdo[10] => jdo[10]~26.IN1
jdo[11] => jdo[11]~25.IN1
jdo[12] => jdo[12]~24.IN1
jdo[13] => jdo[13]~23.IN1
jdo[14] => jdo[14]~22.IN1
jdo[15] => jdo[15]~21.IN1
jdo[16] => jdo[16]~20.IN1
jdo[17] => jdo[17]~19.IN1
jdo[18] => jdo[18]~18.IN1
jdo[19] => jdo[19]~17.IN1
jdo[20] => jdo[20]~16.IN1
jdo[21] => jdo[21]~15.IN1
jdo[22] => jdo[22]~14.IN1
jdo[23] => jdo[23]~13.IN1
jdo[24] => jdo[24]~12.IN1
jdo[25] => jdo[25]~11.IN1
jdo[26] => jdo[26]~10.IN1
jdo[27] => jdo[27]~9.IN1
jdo[28] => jdo[28]~8.IN1
jdo[29] => jdo[29]~7.IN1
jdo[30] => jdo[30]~6.IN1
jdo[31] => jdo[31]~5.IN1
jdo[32] => jdo[32]~4.IN1
jdo[33] => jdo[33]~3.IN1
jdo[34] => jdo[34]~2.IN1
jdo[35] => jdo[35]~1.IN1
jdo[36] => jdo[36]~0.IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_im_addr[6]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_wrap~reg0.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => always0~1.IN1
take_action_tracemem_a => trc_jtag_addr~33.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~32.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~31.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~30.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~29.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~28.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~27.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~26.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~25.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~24.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~23.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~22.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~21.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~20.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~19.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~18.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~17.OUTPUTSELECT
take_action_tracemem_a => always1~0.IN0
take_action_tracemem_b => take_action_tracemem_b~0.IN1
take_no_action_tracemem_a => always1~0.IN1
trc_ctrl[0] => comb~0.IN0
trc_ctrl[0] => always0~2.IN0
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => always0~2.IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[1] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[2] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[3] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[4] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[5] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[6] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[7] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[8] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[9] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[10] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[11] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[12] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[13] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[14] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[15] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[16] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[17] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[18] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[19] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[20] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[21] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[22] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[23] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[24] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[25] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[26] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[27] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[28] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[29] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[30] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[31] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[32] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[33] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[34] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_trcdata[35] <= cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.q_b
tracemem_tw <= tracemem_tw~0.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0]~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1]~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2]~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3]~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4]~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5]~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6]~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0]~6.IN1
address_a[1] => address_a[1]~5.IN1
address_a[2] => address_a[2]~4.IN1
address_a[3] => address_a[3]~3.IN1
address_a[4] => address_a[4]~2.IN1
address_a[5] => address_a[5]~1.IN1
address_a[6] => address_a[6]~0.IN1
address_b[0] => address_b[0]~6.IN1
address_b[1] => address_b[1]~5.IN1
address_b[2] => address_b[2]~4.IN1
address_b[3] => address_b[3]~3.IN1
address_b[4] => address_b[4]~2.IN1
address_b[5] => address_b[5]~1.IN1
address_b[6] => address_b[6]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~35.IN1
data_a[1] => data_a[1]~34.IN1
data_a[2] => data_a[2]~33.IN1
data_a[3] => data_a[3]~32.IN1
data_a[4] => data_a[4]~31.IN1
data_a[5] => data_a[5]~30.IN1
data_a[6] => data_a[6]~29.IN1
data_a[7] => data_a[7]~28.IN1
data_a[8] => data_a[8]~27.IN1
data_a[9] => data_a[9]~26.IN1
data_a[10] => data_a[10]~25.IN1
data_a[11] => data_a[11]~24.IN1
data_a[12] => data_a[12]~23.IN1
data_a[13] => data_a[13]~22.IN1
data_a[14] => data_a[14]~21.IN1
data_a[15] => data_a[15]~20.IN1
data_a[16] => data_a[16]~19.IN1
data_a[17] => data_a[17]~18.IN1
data_a[18] => data_a[18]~17.IN1
data_a[19] => data_a[19]~16.IN1
data_a[20] => data_a[20]~15.IN1
data_a[21] => data_a[21]~14.IN1
data_a[22] => data_a[22]~13.IN1
data_a[23] => data_a[23]~12.IN1
data_a[24] => data_a[24]~11.IN1
data_a[25] => data_a[25]~10.IN1
data_a[26] => data_a[26]~9.IN1
data_a[27] => data_a[27]~8.IN1
data_a[28] => data_a[28]~7.IN1
data_a[29] => data_a[29]~6.IN1
data_a[30] => data_a[30]~5.IN1
data_a[31] => data_a[31]~4.IN1
data_a[32] => data_a[32]~3.IN1
data_a[33] => data_a[33]~2.IN1
data_a[34] => data_a[34]~1.IN1
data_a[35] => data_a[35]~0.IN1
data_b[0] => data_b[0]~35.IN1
data_b[1] => data_b[1]~34.IN1
data_b[2] => data_b[2]~33.IN1
data_b[3] => data_b[3]~32.IN1
data_b[4] => data_b[4]~31.IN1
data_b[5] => data_b[5]~30.IN1
data_b[6] => data_b[6]~29.IN1
data_b[7] => data_b[7]~28.IN1
data_b[8] => data_b[8]~27.IN1
data_b[9] => data_b[9]~26.IN1
data_b[10] => data_b[10]~25.IN1
data_b[11] => data_b[11]~24.IN1
data_b[12] => data_b[12]~23.IN1
data_b[13] => data_b[13]~22.IN1
data_b[14] => data_b[14]~21.IN1
data_b[15] => data_b[15]~20.IN1
data_b[16] => data_b[16]~19.IN1
data_b[17] => data_b[17]~18.IN1
data_b[18] => data_b[18]~17.IN1
data_b[19] => data_b[19]~16.IN1
data_b[20] => data_b[20]~15.IN1
data_b[21] => data_b[21]~14.IN1
data_b[22] => data_b[22]~13.IN1
data_b[23] => data_b[23]~12.IN1
data_b[24] => data_b[24]~11.IN1
data_b[25] => data_b[25]~10.IN1
data_b[26] => data_b[26]~9.IN1
data_b[27] => data_b[27]~8.IN1
data_b[28] => data_b[28]~7.IN1
data_b[29] => data_b[29]~6.IN1
data_b[30] => data_b[30]~5.IN1
data_b[31] => data_b[31]~4.IN1
data_b[32] => data_b[32]~3.IN1
data_b[33] => data_b[33]~2.IN1
data_b[34] => data_b[34]~1.IN1
data_b[35] => data_b[35]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0]~31.IN1
MonDReg[1] => MonDReg[1]~30.IN1
MonDReg[2] => MonDReg[2]~29.IN1
MonDReg[3] => MonDReg[3]~28.IN1
MonDReg[4] => MonDReg[4]~27.IN1
MonDReg[5] => MonDReg[5]~26.IN1
MonDReg[6] => MonDReg[6]~25.IN1
MonDReg[7] => MonDReg[7]~24.IN1
MonDReg[8] => MonDReg[8]~23.IN1
MonDReg[9] => MonDReg[9]~22.IN1
MonDReg[10] => MonDReg[10]~21.IN1
MonDReg[11] => MonDReg[11]~20.IN1
MonDReg[12] => MonDReg[12]~19.IN1
MonDReg[13] => MonDReg[13]~18.IN1
MonDReg[14] => MonDReg[14]~17.IN1
MonDReg[15] => MonDReg[15]~16.IN1
MonDReg[16] => MonDReg[16]~15.IN1
MonDReg[17] => MonDReg[17]~14.IN1
MonDReg[18] => MonDReg[18]~13.IN1
MonDReg[19] => MonDReg[19]~12.IN1
MonDReg[20] => MonDReg[20]~11.IN1
MonDReg[21] => MonDReg[21]~10.IN1
MonDReg[22] => MonDReg[22]~9.IN1
MonDReg[23] => MonDReg[23]~8.IN1
MonDReg[24] => MonDReg[24]~7.IN1
MonDReg[25] => MonDReg[25]~6.IN1
MonDReg[26] => MonDReg[26]~5.IN1
MonDReg[27] => MonDReg[27]~4.IN1
MonDReg[28] => MonDReg[28]~3.IN1
MonDReg[29] => MonDReg[29]~2.IN1
MonDReg[30] => MonDReg[30]~1.IN1
MonDReg[31] => MonDReg[31]~0.IN1
break_readreg[0] => break_readreg[0]~31.IN1
break_readreg[1] => break_readreg[1]~30.IN1
break_readreg[2] => break_readreg[2]~29.IN1
break_readreg[3] => break_readreg[3]~28.IN1
break_readreg[4] => break_readreg[4]~27.IN1
break_readreg[5] => break_readreg[5]~26.IN1
break_readreg[6] => break_readreg[6]~25.IN1
break_readreg[7] => break_readreg[7]~24.IN1
break_readreg[8] => break_readreg[8]~23.IN1
break_readreg[9] => break_readreg[9]~22.IN1
break_readreg[10] => break_readreg[10]~21.IN1
break_readreg[11] => break_readreg[11]~20.IN1
break_readreg[12] => break_readreg[12]~19.IN1
break_readreg[13] => break_readreg[13]~18.IN1
break_readreg[14] => break_readreg[14]~17.IN1
break_readreg[15] => break_readreg[15]~16.IN1
break_readreg[16] => break_readreg[16]~15.IN1
break_readreg[17] => break_readreg[17]~14.IN1
break_readreg[18] => break_readreg[18]~13.IN1
break_readreg[19] => break_readreg[19]~12.IN1
break_readreg[20] => break_readreg[20]~11.IN1
break_readreg[21] => break_readreg[21]~10.IN1
break_readreg[22] => break_readreg[22]~9.IN1
break_readreg[23] => break_readreg[23]~8.IN1
break_readreg[24] => break_readreg[24]~7.IN1
break_readreg[25] => break_readreg[25]~6.IN1
break_readreg[26] => break_readreg[26]~5.IN1
break_readreg[27] => break_readreg[27]~4.IN1
break_readreg[28] => break_readreg[28]~3.IN1
break_readreg[29] => break_readreg[29]~2.IN1
break_readreg[30] => break_readreg[30]~1.IN1
break_readreg[31] => break_readreg[31]~0.IN1
clk => clk~0.IN1
dbrk_hit0_latch => dbrk_hit0_latch~0.IN1
dbrk_hit1_latch => dbrk_hit1_latch~0.IN1
dbrk_hit2_latch => dbrk_hit2_latch~0.IN1
dbrk_hit3_latch => dbrk_hit3_latch~0.IN1
debugack => debugack~0.IN1
monitor_error => monitor_error~0.IN1
monitor_ready => monitor_ready~0.IN1
reset_n => reset_n~0.IN1
resetlatch => resetlatch~0.IN1
tracemem_on => tracemem_on~0.IN1
tracemem_trcdata[0] => tracemem_trcdata[0]~35.IN1
tracemem_trcdata[1] => tracemem_trcdata[1]~34.IN1
tracemem_trcdata[2] => tracemem_trcdata[2]~33.IN1
tracemem_trcdata[3] => tracemem_trcdata[3]~32.IN1
tracemem_trcdata[4] => tracemem_trcdata[4]~31.IN1
tracemem_trcdata[5] => tracemem_trcdata[5]~30.IN1
tracemem_trcdata[6] => tracemem_trcdata[6]~29.IN1
tracemem_trcdata[7] => tracemem_trcdata[7]~28.IN1
tracemem_trcdata[8] => tracemem_trcdata[8]~27.IN1
tracemem_trcdata[9] => tracemem_trcdata[9]~26.IN1
tracemem_trcdata[10] => tracemem_trcdata[10]~25.IN1
tracemem_trcdata[11] => tracemem_trcdata[11]~24.IN1
tracemem_trcdata[12] => tracemem_trcdata[12]~23.IN1
tracemem_trcdata[13] => tracemem_trcdata[13]~22.IN1
tracemem_trcdata[14] => tracemem_trcdata[14]~21.IN1
tracemem_trcdata[15] => tracemem_trcdata[15]~20.IN1
tracemem_trcdata[16] => tracemem_trcdata[16]~19.IN1
tracemem_trcdata[17] => tracemem_trcdata[17]~18.IN1
tracemem_trcdata[18] => tracemem_trcdata[18]~17.IN1
tracemem_trcdata[19] => tracemem_trcdata[19]~16.IN1
tracemem_trcdata[20] => tracemem_trcdata[20]~15.IN1
tracemem_trcdata[21] => tracemem_trcdata[21]~14.IN1
tracemem_trcdata[22] => tracemem_trcdata[22]~13.IN1
tracemem_trcdata[23] => tracemem_trcdata[23]~12.IN1
tracemem_trcdata[24] => tracemem_trcdata[24]~11.IN1
tracemem_trcdata[25] => tracemem_trcdata[25]~10.IN1
tracemem_trcdata[26] => tracemem_trcdata[26]~9.IN1
tracemem_trcdata[27] => tracemem_trcdata[27]~8.IN1
tracemem_trcdata[28] => tracemem_trcdata[28]~7.IN1
tracemem_trcdata[29] => tracemem_trcdata[29]~6.IN1
tracemem_trcdata[30] => tracemem_trcdata[30]~5.IN1
tracemem_trcdata[31] => tracemem_trcdata[31]~4.IN1
tracemem_trcdata[32] => tracemem_trcdata[32]~3.IN1
tracemem_trcdata[33] => tracemem_trcdata[33]~2.IN1
tracemem_trcdata[34] => tracemem_trcdata[34]~1.IN1
tracemem_trcdata[35] => tracemem_trcdata[35]~0.IN1
tracemem_tw => tracemem_tw~0.IN1
trc_im_addr[0] => trc_im_addr[0]~6.IN1
trc_im_addr[1] => trc_im_addr[1]~5.IN1
trc_im_addr[2] => trc_im_addr[2]~4.IN1
trc_im_addr[3] => trc_im_addr[3]~3.IN1
trc_im_addr[4] => trc_im_addr[4]~2.IN1
trc_im_addr[5] => trc_im_addr[5]~1.IN1
trc_im_addr[6] => trc_im_addr[6]~0.IN1
trc_on => trc_on~0.IN1
trc_wrap => trc_wrap~0.IN1
trigbrktype => trigbrktype~0.IN1
trigger_state_1 => trigger_state_1~0.IN1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack~0.IN1
ir_in[0] => Decoder0.IN1
ir_in[0] => Mux37.IN1
ir_in[0] => Mux36.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux29.IN3
ir_in[0] => Mux28.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux5.IN4
ir_in[0] => Mux4.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux2.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux0.IN3
ir_in[1] => Decoder0.IN0
ir_in[1] => Mux37.IN0
ir_in[1] => Mux36.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux29.IN2
ir_in[1] => Mux28.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux5.IN3
ir_in[1] => Mux4.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux2.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux0.IN2
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready~0.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck~0.IN2
tdi => sr~43.DATAB
tdi => sr~42.DATAB
tdi => sr~41.DATAB
tdi => sr~40.DATAB
tdi => sr~39.DATAB
tdi => sr~38.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr~37.OUTPUTSELECT
vs_cdr => sr~36.OUTPUTSELECT
vs_cdr => sr~35.OUTPUTSELECT
vs_cdr => sr~34.OUTPUTSELECT
vs_cdr => sr~33.OUTPUTSELECT
vs_cdr => sr~32.OUTPUTSELECT
vs_cdr => sr~31.OUTPUTSELECT
vs_cdr => sr~30.OUTPUTSELECT
vs_cdr => sr~29.OUTPUTSELECT
vs_cdr => sr~28.OUTPUTSELECT
vs_cdr => sr~27.OUTPUTSELECT
vs_cdr => sr~26.OUTPUTSELECT
vs_cdr => sr~25.OUTPUTSELECT
vs_cdr => sr~24.OUTPUTSELECT
vs_cdr => sr~23.OUTPUTSELECT
vs_cdr => sr~22.OUTPUTSELECT
vs_cdr => sr~21.OUTPUTSELECT
vs_cdr => sr~20.OUTPUTSELECT
vs_cdr => sr~19.OUTPUTSELECT
vs_cdr => sr~18.OUTPUTSELECT
vs_cdr => sr~17.OUTPUTSELECT
vs_cdr => sr~16.OUTPUTSELECT
vs_cdr => sr~15.OUTPUTSELECT
vs_cdr => sr~14.OUTPUTSELECT
vs_cdr => sr~13.OUTPUTSELECT
vs_cdr => sr~12.OUTPUTSELECT
vs_cdr => sr~11.OUTPUTSELECT
vs_cdr => sr~10.OUTPUTSELECT
vs_cdr => sr~9.OUTPUTSELECT
vs_cdr => sr~8.OUTPUTSELECT
vs_cdr => sr~7.OUTPUTSELECT
vs_cdr => sr~6.OUTPUTSELECT
vs_cdr => sr~5.OUTPUTSELECT
vs_cdr => sr~4.OUTPUTSELECT
vs_cdr => sr~3.OUTPUTSELECT
vs_cdr => sr~2.OUTPUTSELECT
vs_cdr => sr~1.OUTPUTSELECT
vs_cdr => sr~0.OUTPUTSELECT
vs_sdr => sr~80.OUTPUTSELECT
vs_sdr => sr~79.OUTPUTSELECT
vs_sdr => sr~78.OUTPUTSELECT
vs_sdr => sr~77.OUTPUTSELECT
vs_sdr => sr~76.OUTPUTSELECT
vs_sdr => sr~75.OUTPUTSELECT
vs_sdr => sr~74.OUTPUTSELECT
vs_sdr => sr~73.OUTPUTSELECT
vs_sdr => sr~72.OUTPUTSELECT
vs_sdr => sr~71.OUTPUTSELECT
vs_sdr => sr~70.OUTPUTSELECT
vs_sdr => sr~69.OUTPUTSELECT
vs_sdr => sr~68.OUTPUTSELECT
vs_sdr => sr~67.OUTPUTSELECT
vs_sdr => sr~66.OUTPUTSELECT
vs_sdr => sr~65.OUTPUTSELECT
vs_sdr => sr~64.OUTPUTSELECT
vs_sdr => sr~63.OUTPUTSELECT
vs_sdr => sr~62.OUTPUTSELECT
vs_sdr => sr~61.OUTPUTSELECT
vs_sdr => sr~60.OUTPUTSELECT
vs_sdr => sr~59.OUTPUTSELECT
vs_sdr => sr~58.OUTPUTSELECT
vs_sdr => sr~57.OUTPUTSELECT
vs_sdr => sr~56.OUTPUTSELECT
vs_sdr => sr~55.OUTPUTSELECT
vs_sdr => sr~54.OUTPUTSELECT
vs_sdr => sr~53.OUTPUTSELECT
vs_sdr => sr~52.OUTPUTSELECT
vs_sdr => sr~51.OUTPUTSELECT
vs_sdr => sr~50.OUTPUTSELECT
vs_sdr => sr~49.OUTPUTSELECT
vs_sdr => sr~48.OUTPUTSELECT
vs_sdr => sr~47.OUTPUTSELECT
vs_sdr => sr~46.OUTPUTSELECT
vs_sdr => sr~45.OUTPUTSELECT
vs_sdr => sr~44.OUTPUTSELECT
vs_sdr => sr~43.OUTPUTSELECT
vs_uir => DRsize~6.OUTPUTSELECT
vs_uir => DRsize~5.OUTPUTSELECT
vs_uir => DRsize~4.OUTPUTSELECT
vs_uir => DRsize~3.OUTPUTSELECT
vs_uir => DRsize~2.OUTPUTSELECT
vs_uir => DRsize~1.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => clk~0.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr~0.IN1
vs_uir => vs_uir~0.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo~0.IN1
ir_out[0] => ir_out[0]~1.IN1
ir_out[1] => ir_out[1]~0.IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir~0.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr~0.IN0
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr~0.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr~0.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr~0.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr~0.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_uir~0.IN0
jtag_state_udr => virtual_state_udr~0.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN1
usr1 => virtual_dr_scan.IN1
clr => ~NO_FANOUT~
ena => virtual_ir_scan.IN0
ena => virtual_dr_scan.IN0
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN11
cpu_data_master_address_to_slave[4] => Equal0.IN12
cpu_data_master_address_to_slave[5] => Equal0.IN0
cpu_data_master_address_to_slave[6] => Equal0.IN13
cpu_data_master_address_to_slave[7] => Equal0.IN1
cpu_data_master_address_to_slave[8] => Equal0.IN14
cpu_data_master_address_to_slave[9] => Equal0.IN15
cpu_data_master_address_to_slave[10] => Equal0.IN16
cpu_data_master_address_to_slave[11] => Equal0.IN17
cpu_data_master_address_to_slave[12] => Equal0.IN2
cpu_data_master_address_to_slave[13] => Equal0.IN18
cpu_data_master_address_to_slave[14] => Equal0.IN19
cpu_data_master_address_to_slave[15] => Equal0.IN20
cpu_data_master_address_to_slave[16] => Equal0.IN21
cpu_data_master_address_to_slave[17] => Equal0.IN22
cpu_data_master_address_to_slave[18] => Equal0.IN3
cpu_data_master_address_to_slave[19] => Equal0.IN23
cpu_data_master_address_to_slave[20] => Equal0.IN24
cpu_data_master_address_to_slave[21] => Equal0.IN25
cpu_data_master_address_to_slave[22] => Equal0.IN4
cpu_data_master_latency_counter[0] => Equal1.IN29
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN31
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN0
cpu_data_master_read => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_read => cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN0
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN0
cpu_data_master_write => cpu_data_master_requests_jtag_uart_avalon_jtag_slave~0.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN0
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= cpu_data_master_requests_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart
av_address => rvalid~0.OUTPUTSELECT
av_address => woverflow~0.OUTPUTSELECT
av_address => fifo_wr~0.OUTPUTSELECT
av_address => ac~2.OUTPUTSELECT
av_address => ien_AE~0.OUTPUTSELECT
av_address => ien_AF~0.OUTPUTSELECT
av_address => read_0~0.DATAB
av_address => fifo_rd~2.IN0
av_chipselect => fifo_rd~0.IN0
av_chipselect => always2~3.IN0
av_chipselect => always2~0.IN1
av_chipselect => av_waitrequest~1.IN0
av_read_n => av_waitrequest~0.IN1
av_read_n => always2~3.IN1
av_read_n => fifo_rd~0.IN1
av_write_n => av_waitrequest~0.IN0
av_write_n => always2~0.IN0
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2~2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk~0.IN3
rst_n => rst_n~0.IN2
av_irq <= av_irq~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata~14.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata~13.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata~12.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata~11.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata~10.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata~9.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata~8.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata~7.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata~6.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata~5.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata~4.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata~3.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata~2.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => clk~0.IN1
fifo_clear => fifo_clear~0.IN1
fifo_wdata[0] => fifo_wdata[0]~7.IN1
fifo_wdata[1] => fifo_wdata[1]~6.IN1
fifo_wdata[2] => fifo_wdata[2]~5.IN1
fifo_wdata[3] => fifo_wdata[3]~4.IN1
fifo_wdata[4] => fifo_wdata[4]~3.IN1
fifo_wdata[5] => fifo_wdata[5]~2.IN1
fifo_wdata[6] => fifo_wdata[6]~1.IN1
fifo_wdata[7] => fifo_wdata[7]~0.IN1
fifo_wr => fifo_wr~0.IN1
rd_wfifo => rd_wfifo~0.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => clk~0.IN1
fifo_clear => fifo_clear~0.IN1
fifo_rd => fifo_rd~0.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0]~7.IN1
t_dat[1] => t_dat[1]~6.IN1
t_dat[2] => t_dat[2]~5.IN1
t_dat[3] => t_dat[3]~4.IN1
t_dat[4] => t_dat[4]~3.IN1
t_dat[5] => t_dat[5]~2.IN1
t_dat[6] => t_dat[6]~1.IN1
t_dat[7] => t_dat[7]~0.IN1
wr_rfifo => wr_rfifo~0.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => cntr_rj7:count_usedw.updown


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => td_shift[10].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[0].CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => state.CLK
raw_tck => count[9].CLK
raw_tck => count[8].CLK
raw_tck => count[7].CLK
raw_tck => count[6].CLK
raw_tck => count[5].CLK
raw_tck => count[4].CLK
raw_tck => count[3].CLK
raw_tck => count[2].CLK
raw_tck => count[1].CLK
raw_tck => count[0].CLK
raw_tck => write_valid.CLK
raw_tck => read_req.CLK
raw_tck => read_write.CLK
raw_tck => wdata[7].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[0].CLK
raw_tck => write_stalled.CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift~54.DATAB
tdi => wdata~7.DATAB
tdi => always0~2.IN1
tdi => wdata~0.DATAB
tdi => state~1.OUTPUTSELECT
tdi => count~10.OUTPUTSELECT
tdi => td_shift~21.OUTPUTSELECT
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0~0.IN0
clrn => jupdate.ACLR
clrn => td_shift[10].ACLR
clrn => td_shift[9].ACLR
clrn => td_shift[8].ACLR
clrn => td_shift[7].ACLR
clrn => td_shift[6].ACLR
clrn => td_shift[5].ACLR
clrn => td_shift[4].ACLR
clrn => td_shift[3].ACLR
clrn => td_shift[2].ACLR
clrn => td_shift[1].ACLR
clrn => td_shift[0].ACLR
clrn => user_saw_rvalid.ACLR
clrn => state.ACLR
clrn => count[9].PRESET
clrn => count[8].ACLR
clrn => count[7].ACLR
clrn => count[6].ACLR
clrn => count[5].ACLR
clrn => count[4].ACLR
clrn => count[3].ACLR
clrn => count[2].ACLR
clrn => count[1].ACLR
clrn => count[0].ACLR
clrn => write_valid.ACLR
clrn => read_req.ACLR
clrn => read_write.ACLR
clrn => wdata[7].ACLR
clrn => wdata[6].ACLR
clrn => wdata[5].ACLR
clrn => wdata[4].ACLR
clrn => wdata[3].ACLR
clrn => wdata[2].ACLR
clrn => wdata[1].ACLR
clrn => wdata[0].ACLR
clrn => write_stalled.ACLR
ena => always0~0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => td_shift~10.OUTPUTSELECT
jtag_state_cdr => td_shift~9.OUTPUTSELECT
jtag_state_cdr => td_shift~8.OUTPUTSELECT
jtag_state_cdr => td_shift~7.OUTPUTSELECT
jtag_state_cdr => td_shift~6.OUTPUTSELECT
jtag_state_cdr => td_shift~5.OUTPUTSELECT
jtag_state_cdr => td_shift~4.OUTPUTSELECT
jtag_state_cdr => td_shift~3.OUTPUTSELECT
jtag_state_cdr => td_shift~2.OUTPUTSELECT
jtag_state_cdr => td_shift~1.OUTPUTSELECT
jtag_state_cdr => td_shift~0.OUTPUTSELECT
jtag_state_cdr => count~9.OUTPUTSELECT
jtag_state_cdr => count~8.OUTPUTSELECT
jtag_state_cdr => count~7.OUTPUTSELECT
jtag_state_cdr => count~6.OUTPUTSELECT
jtag_state_cdr => count~5.OUTPUTSELECT
jtag_state_cdr => count~4.OUTPUTSELECT
jtag_state_cdr => count~3.OUTPUTSELECT
jtag_state_cdr => count~2.OUTPUTSELECT
jtag_state_cdr => count~1.OUTPUTSELECT
jtag_state_cdr => count~0.OUTPUTSELECT
jtag_state_cdr => state~0.OUTPUTSELECT
jtag_state_sdr => state~4.OUTPUTSELECT
jtag_state_sdr => write_stalled~5.OUTPUTSELECT
jtag_state_sdr => read_req~3.OUTPUTSELECT
jtag_state_sdr => write_valid~3.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid~3.OUTPUTSELECT
jtag_state_sdr => wdata~31.OUTPUTSELECT
jtag_state_sdr => wdata~30.OUTPUTSELECT
jtag_state_sdr => wdata~29.OUTPUTSELECT
jtag_state_sdr => wdata~28.OUTPUTSELECT
jtag_state_sdr => wdata~27.OUTPUTSELECT
jtag_state_sdr => wdata~26.OUTPUTSELECT
jtag_state_sdr => wdata~25.OUTPUTSELECT
jtag_state_sdr => wdata~24.OUTPUTSELECT
jtag_state_sdr => read_write~3.OUTPUTSELECT
jtag_state_sdr => td_shift~64.OUTPUTSELECT
jtag_state_sdr => td_shift~63.OUTPUTSELECT
jtag_state_sdr => td_shift~62.OUTPUTSELECT
jtag_state_sdr => td_shift~61.OUTPUTSELECT
jtag_state_sdr => td_shift~60.OUTPUTSELECT
jtag_state_sdr => td_shift~59.OUTPUTSELECT
jtag_state_sdr => td_shift~58.OUTPUTSELECT
jtag_state_sdr => td_shift~57.OUTPUTSELECT
jtag_state_sdr => td_shift~56.OUTPUTSELECT
jtag_state_sdr => td_shift~55.OUTPUTSELECT
jtag_state_sdr => td_shift~54.OUTPUTSELECT
jtag_state_sdr => count~22.OUTPUTSELECT
jtag_state_sdr => count~21.OUTPUTSELECT
jtag_state_sdr => count~20.OUTPUTSELECT
jtag_state_sdr => count~19.OUTPUTSELECT
jtag_state_sdr => count~18.OUTPUTSELECT
jtag_state_sdr => count~17.OUTPUTSELECT
jtag_state_sdr => count~16.OUTPUTSELECT
jtag_state_sdr => count~15.OUTPUTSELECT
jtag_state_sdr => count~14.OUTPUTSELECT
jtag_state_sdr => count~13.OUTPUTSELECT
jtag_state_udr => jupdate~1.OUTPUTSELECT
clk => rst1.CLK
clk => rst2.CLK
clk => read_write1.CLK
clk => read_write2.CLK
clk => jupdate1.CLK
clk => jupdate2.CLK
clk => r_ena1.CLK
clk => rvalid0.CLK
clk => rvalid.CLK
clk => rdata[7].CLK
clk => rdata[6].CLK
clk => rdata[5].CLK
clk => rdata[4].CLK
clk => rdata[3].CLK
clk => rdata[2].CLK
clk => rdata[1].CLK
clk => rdata[0].CLK
clk => t_ena~reg0.CLK
clk => t_pause~reg0.CLK
rst_n => rst1.PRESET
rst_n => rst2.PRESET
rst_n => read_write1.ACLR
rst_n => read_write2.ACLR
rst_n => jupdate1.ACLR
rst_n => jupdate2.ACLR
rst_n => r_ena1.ACLR
rst_n => rvalid0.ACLR
rst_n => rvalid.ACLR
rst_n => rdata[7].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[0].ACLR
rst_n => t_ena~reg0.ACLR
rst_n => t_pause~reg0.ACLR
r_ena <= r_ena~1.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena~0.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2~5.IN1
t_dav => td_shift~29.DATAB
t_dav => always0~1.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat~7.DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat~6.DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat~5.DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat~4.DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat~3.DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat~2.DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat~1.DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat~0.DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|lcd_control_slave_arbitrator:the_lcd_control_slave
clk => d1_reasons_to_wait.CLK
clk => d1_lcd_control_slave_end_xfer~reg0.CLK
clk => lcd_control_slave_wait_counter[6].CLK
clk => lcd_control_slave_wait_counter[5].CLK
clk => lcd_control_slave_wait_counter[4].CLK
clk => lcd_control_slave_wait_counter[3].CLK
clk => lcd_control_slave_wait_counter[2].CLK
clk => lcd_control_slave_wait_counter[1].CLK
clk => lcd_control_slave_wait_counter[0].CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => lcd_control_slave_address[0].DATAIN
cpu_data_master_address_to_slave[3] => lcd_control_slave_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN12
cpu_data_master_address_to_slave[5] => Equal0.IN13
cpu_data_master_address_to_slave[6] => Equal0.IN14
cpu_data_master_address_to_slave[7] => Equal0.IN0
cpu_data_master_address_to_slave[8] => Equal0.IN15
cpu_data_master_address_to_slave[9] => Equal0.IN16
cpu_data_master_address_to_slave[10] => Equal0.IN17
cpu_data_master_address_to_slave[11] => Equal0.IN18
cpu_data_master_address_to_slave[12] => Equal0.IN1
cpu_data_master_address_to_slave[13] => Equal0.IN19
cpu_data_master_address_to_slave[14] => Equal0.IN20
cpu_data_master_address_to_slave[15] => Equal0.IN21
cpu_data_master_address_to_slave[16] => Equal0.IN22
cpu_data_master_address_to_slave[17] => Equal0.IN23
cpu_data_master_address_to_slave[18] => Equal0.IN2
cpu_data_master_address_to_slave[19] => Equal0.IN24
cpu_data_master_address_to_slave[20] => Equal0.IN25
cpu_data_master_address_to_slave[21] => Equal0.IN26
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_byteenable[0] => lcd_control_slave_pretend_byte_enable.DATAB
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_latency_counter[0] => Equal1.IN29
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN31
cpu_data_master_read => lcd_control_slave_in_a_read_cycle.IN0
cpu_data_master_read => cpu_data_master_qualified_request_lcd_control_slave~0.IN0
cpu_data_master_read => cpu_data_master_requests_lcd_control_slave~0.IN0
cpu_data_master_write => lcd_control_slave_in_a_write_cycle.IN0
cpu_data_master_write => cpu_data_master_requests_lcd_control_slave~0.IN1
cpu_data_master_writedata[0] => lcd_control_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => lcd_control_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => lcd_control_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => lcd_control_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => lcd_control_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => lcd_control_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => lcd_control_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => lcd_control_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
lcd_control_slave_readdata[0] => lcd_control_slave_readdata_from_sa[0].DATAIN
lcd_control_slave_readdata[1] => lcd_control_slave_readdata_from_sa[1].DATAIN
lcd_control_slave_readdata[2] => lcd_control_slave_readdata_from_sa[2].DATAIN
lcd_control_slave_readdata[3] => lcd_control_slave_readdata_from_sa[3].DATAIN
lcd_control_slave_readdata[4] => lcd_control_slave_readdata_from_sa[4].DATAIN
lcd_control_slave_readdata[5] => lcd_control_slave_readdata_from_sa[5].DATAIN
lcd_control_slave_readdata[6] => lcd_control_slave_readdata_from_sa[6].DATAIN
lcd_control_slave_readdata[7] => lcd_control_slave_readdata_from_sa[7].DATAIN
reset_n => d1_lcd_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => lcd_control_slave_wait_counter[6].ACLR
reset_n => lcd_control_slave_wait_counter[5].ACLR
reset_n => lcd_control_slave_wait_counter[4].ACLR
reset_n => lcd_control_slave_wait_counter[3].ACLR
reset_n => lcd_control_slave_wait_counter[2].ACLR
reset_n => lcd_control_slave_wait_counter[1].ACLR
reset_n => lcd_control_slave_wait_counter[0].ACLR
cpu_data_master_granted_lcd_control_slave <= cpu_data_master_qualified_request_lcd_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_lcd_control_slave <= cpu_data_master_qualified_request_lcd_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_lcd_control_slave <= cpu_data_master_read_data_valid_lcd_control_slave~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_lcd_control_slave <= cpu_data_master_requests_lcd_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_control_slave_end_xfer <= d1_lcd_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_begintransfer <= lcd_control_slave_begins_xfer~0.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_read <= lcd_control_slave_read~1.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[0] <= lcd_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[1] <= lcd_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[2] <= lcd_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[3] <= lcd_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[4] <= lcd_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[5] <= lcd_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[6] <= lcd_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[7] <= lcd_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_write <= lcd_control_slave_write~3.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|lcd:the_lcd
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[0]~0.OE
address[0] => LCD_data[1]~1.OE
address[0] => LCD_data[2]~2.OE
address[0] => LCD_data[3]~3.OE
address[0] => LCD_data[4]~4.OE
address[0] => LCD_data[5]~5.OE
address[0] => LCD_data[6]~6.OE
address[0] => LCD_data[7]~7.OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
read => LCD_E~0.IN0
write => LCD_E~0.IN1
writedata[0] => LCD_data[0]~0.DATAIN
writedata[1] => LCD_data[1]~1.DATAIN
writedata[2] => LCD_data[2]~2.DATAIN
writedata[3] => LCD_data[3]~3.DATAIN
writedata[4] => LCD_data[4]~4.DATAIN
writedata[5] => LCD_data[5]~5.DATAIN
writedata[6] => LCD_data[6]~6.DATAIN
writedata[7] => LCD_data[7]~7.DATAIN
LCD_E <= LCD_E~0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <= LCD_data[0]~0
LCD_data[1] <= LCD_data[1]~1
LCD_data[2] <= LCD_data[2]~2
LCD_data[3] <= LCD_data[3]~3
LCD_data[4] <= LCD_data[4]~4
LCD_data[5] <= LCD_data[5]~5
LCD_data[6] <= LCD_data[6]~6
LCD_data[7] <= LCD_data[7]~7
readdata[0] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|onchip_mem_s1_arbitrator:the_onchip_mem_s1
clk => d1_reasons_to_wait.CLK
clk => onchip_mem_s1_arb_share_counter.CLK
clk => onchip_mem_s1_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.CLK
clk => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.CLK
clk => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => onchip_mem_s1_saved_chosen_master_vector[1].CLK
clk => onchip_mem_s1_saved_chosen_master_vector[0].CLK
clk => onchip_mem_s1_arb_addend[1].CLK
clk => onchip_mem_s1_arb_addend[0].CLK
clk => onchip_mem_s1_reg_firsttransfer.CLK
clk => d1_onchip_mem_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => onchip_mem_s1_address~14.DATAB
cpu_data_master_address_to_slave[3] => onchip_mem_s1_address~13.DATAB
cpu_data_master_address_to_slave[4] => onchip_mem_s1_address~12.DATAB
cpu_data_master_address_to_slave[5] => onchip_mem_s1_address~11.DATAB
cpu_data_master_address_to_slave[6] => onchip_mem_s1_address~10.DATAB
cpu_data_master_address_to_slave[7] => onchip_mem_s1_address~9.DATAB
cpu_data_master_address_to_slave[8] => onchip_mem_s1_address~8.DATAB
cpu_data_master_address_to_slave[9] => onchip_mem_s1_address~7.DATAB
cpu_data_master_address_to_slave[10] => onchip_mem_s1_address~6.DATAB
cpu_data_master_address_to_slave[11] => onchip_mem_s1_address~5.DATAB
cpu_data_master_address_to_slave[12] => onchip_mem_s1_address~4.DATAB
cpu_data_master_address_to_slave[13] => onchip_mem_s1_address~3.DATAB
cpu_data_master_address_to_slave[14] => onchip_mem_s1_address~2.DATAB
cpu_data_master_address_to_slave[15] => onchip_mem_s1_address~1.DATAB
cpu_data_master_address_to_slave[16] => onchip_mem_s1_address~0.DATAB
cpu_data_master_address_to_slave[17] => Equal0.IN39
cpu_data_master_address_to_slave[18] => Equal0.IN3
cpu_data_master_address_to_slave[19] => Equal0.IN2
cpu_data_master_address_to_slave[20] => Equal0.IN1
cpu_data_master_address_to_slave[21] => Equal0.IN0
cpu_data_master_address_to_slave[22] => Equal0.IN38
cpu_data_master_byteenable[0] => onchip_mem_s1_byteenable~3.DATAB
cpu_data_master_byteenable[1] => onchip_mem_s1_byteenable~2.DATAB
cpu_data_master_byteenable[2] => onchip_mem_s1_byteenable~1.DATAB
cpu_data_master_byteenable[3] => onchip_mem_s1_byteenable~0.DATAB
cpu_data_master_latency_counter[0] => LessThan0.IN6
cpu_data_master_latency_counter[1] => LessThan0.IN5
cpu_data_master_latency_counter[2] => LessThan0.IN4
cpu_data_master_read => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register_in~0.IN0
cpu_data_master_read => cpu_data_master_qualified_request_onchip_mem_s1~0.IN0
cpu_data_master_read => cpu_data_master_requests_onchip_mem_s1~0.IN0
cpu_data_master_write => onchip_mem_s1_write~0.IN0
cpu_data_master_write => cpu_data_master_requests_onchip_mem_s1~0.IN1
cpu_data_master_writedata[0] => onchip_mem_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => onchip_mem_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => onchip_mem_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => onchip_mem_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => onchip_mem_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => onchip_mem_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => onchip_mem_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => onchip_mem_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => onchip_mem_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => onchip_mem_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => onchip_mem_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => onchip_mem_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => onchip_mem_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => onchip_mem_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => onchip_mem_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => onchip_mem_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => onchip_mem_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => onchip_mem_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => onchip_mem_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => onchip_mem_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => onchip_mem_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => onchip_mem_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => onchip_mem_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => onchip_mem_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => onchip_mem_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => onchip_mem_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => onchip_mem_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => onchip_mem_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => onchip_mem_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => onchip_mem_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => onchip_mem_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => onchip_mem_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => onchip_mem_s1_address~14.DATAA
cpu_instruction_master_address_to_slave[3] => onchip_mem_s1_address~13.DATAA
cpu_instruction_master_address_to_slave[4] => onchip_mem_s1_address~12.DATAA
cpu_instruction_master_address_to_slave[5] => onchip_mem_s1_address~11.DATAA
cpu_instruction_master_address_to_slave[6] => onchip_mem_s1_address~10.DATAA
cpu_instruction_master_address_to_slave[7] => onchip_mem_s1_address~9.DATAA
cpu_instruction_master_address_to_slave[8] => onchip_mem_s1_address~8.DATAA
cpu_instruction_master_address_to_slave[9] => onchip_mem_s1_address~7.DATAA
cpu_instruction_master_address_to_slave[10] => onchip_mem_s1_address~6.DATAA
cpu_instruction_master_address_to_slave[11] => onchip_mem_s1_address~5.DATAA
cpu_instruction_master_address_to_slave[12] => onchip_mem_s1_address~4.DATAA
cpu_instruction_master_address_to_slave[13] => onchip_mem_s1_address~3.DATAA
cpu_instruction_master_address_to_slave[14] => onchip_mem_s1_address~2.DATAA
cpu_instruction_master_address_to_slave[15] => onchip_mem_s1_address~1.DATAA
cpu_instruction_master_address_to_slave[16] => onchip_mem_s1_address~0.DATAA
cpu_instruction_master_address_to_slave[17] => Equal1.IN39
cpu_instruction_master_address_to_slave[18] => Equal1.IN3
cpu_instruction_master_address_to_slave[19] => Equal1.IN2
cpu_instruction_master_address_to_slave[20] => Equal1.IN1
cpu_instruction_master_address_to_slave[21] => Equal1.IN0
cpu_instruction_master_address_to_slave[22] => Equal1.IN38
cpu_instruction_master_latency_counter[0] => LessThan1.IN6
cpu_instruction_master_latency_counter[1] => LessThan1.IN5
cpu_instruction_master_latency_counter[2] => LessThan1.IN4
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register_in~0.IN0
cpu_instruction_master_read => cpu_instruction_master_qualified_request_onchip_mem_s1~0.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_onchip_mem_s1~1.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_onchip_mem_s1~0.IN0
onchip_mem_s1_readdata[0] => onchip_mem_s1_readdata_from_sa[0].DATAIN
onchip_mem_s1_readdata[1] => onchip_mem_s1_readdata_from_sa[1].DATAIN
onchip_mem_s1_readdata[2] => onchip_mem_s1_readdata_from_sa[2].DATAIN
onchip_mem_s1_readdata[3] => onchip_mem_s1_readdata_from_sa[3].DATAIN
onchip_mem_s1_readdata[4] => onchip_mem_s1_readdata_from_sa[4].DATAIN
onchip_mem_s1_readdata[5] => onchip_mem_s1_readdata_from_sa[5].DATAIN
onchip_mem_s1_readdata[6] => onchip_mem_s1_readdata_from_sa[6].DATAIN
onchip_mem_s1_readdata[7] => onchip_mem_s1_readdata_from_sa[7].DATAIN
onchip_mem_s1_readdata[8] => onchip_mem_s1_readdata_from_sa[8].DATAIN
onchip_mem_s1_readdata[9] => onchip_mem_s1_readdata_from_sa[9].DATAIN
onchip_mem_s1_readdata[10] => onchip_mem_s1_readdata_from_sa[10].DATAIN
onchip_mem_s1_readdata[11] => onchip_mem_s1_readdata_from_sa[11].DATAIN
onchip_mem_s1_readdata[12] => onchip_mem_s1_readdata_from_sa[12].DATAIN
onchip_mem_s1_readdata[13] => onchip_mem_s1_readdata_from_sa[13].DATAIN
onchip_mem_s1_readdata[14] => onchip_mem_s1_readdata_from_sa[14].DATAIN
onchip_mem_s1_readdata[15] => onchip_mem_s1_readdata_from_sa[15].DATAIN
onchip_mem_s1_readdata[16] => onchip_mem_s1_readdata_from_sa[16].DATAIN
onchip_mem_s1_readdata[17] => onchip_mem_s1_readdata_from_sa[17].DATAIN
onchip_mem_s1_readdata[18] => onchip_mem_s1_readdata_from_sa[18].DATAIN
onchip_mem_s1_readdata[19] => onchip_mem_s1_readdata_from_sa[19].DATAIN
onchip_mem_s1_readdata[20] => onchip_mem_s1_readdata_from_sa[20].DATAIN
onchip_mem_s1_readdata[21] => onchip_mem_s1_readdata_from_sa[21].DATAIN
onchip_mem_s1_readdata[22] => onchip_mem_s1_readdata_from_sa[22].DATAIN
onchip_mem_s1_readdata[23] => onchip_mem_s1_readdata_from_sa[23].DATAIN
onchip_mem_s1_readdata[24] => onchip_mem_s1_readdata_from_sa[24].DATAIN
onchip_mem_s1_readdata[25] => onchip_mem_s1_readdata_from_sa[25].DATAIN
onchip_mem_s1_readdata[26] => onchip_mem_s1_readdata_from_sa[26].DATAIN
onchip_mem_s1_readdata[27] => onchip_mem_s1_readdata_from_sa[27].DATAIN
onchip_mem_s1_readdata[28] => onchip_mem_s1_readdata_from_sa[28].DATAIN
onchip_mem_s1_readdata[29] => onchip_mem_s1_readdata_from_sa[29].DATAIN
onchip_mem_s1_readdata[30] => onchip_mem_s1_readdata_from_sa[30].DATAIN
onchip_mem_s1_readdata[31] => onchip_mem_s1_readdata_from_sa[31].DATAIN
reset_n => onchip_mem_s1_reg_firsttransfer.PRESET
reset_n => onchip_mem_s1_arb_addend[0].PRESET
reset_n => onchip_mem_s1_arb_addend[1].ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.ACLR
reset_n => onchip_mem_s1_slavearbiterlockenable.ACLR
reset_n => onchip_mem_s1_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_onchip_mem_s1_end_xfer~reg0.PRESET
reset_n => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
reset_n => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
cpu_data_master_granted_onchip_mem_s1 <= onchip_mem_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_onchip_mem_s1 <= cpu_data_master_qualified_request_onchip_mem_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_onchip_mem_s1 <= cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_onchip_mem_s1 <= cpu_data_master_requests_onchip_mem_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_onchip_mem_s1 <= onchip_mem_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_onchip_mem_s1 <= cpu_instruction_master_qualified_request_onchip_mem_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_onchip_mem_s1 <= cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_onchip_mem_s1 <= cpu_instruction_master_requests_onchip_mem_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_mem_s1_end_xfer <= d1_onchip_mem_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[0] <= onchip_mem_s1_address~14.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[1] <= onchip_mem_s1_address~13.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[2] <= onchip_mem_s1_address~12.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[3] <= onchip_mem_s1_address~11.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[4] <= onchip_mem_s1_address~10.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[5] <= onchip_mem_s1_address~9.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[6] <= onchip_mem_s1_address~8.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[7] <= onchip_mem_s1_address~7.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[8] <= onchip_mem_s1_address~6.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[9] <= onchip_mem_s1_address~5.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[10] <= onchip_mem_s1_address~4.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[11] <= onchip_mem_s1_address~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[12] <= onchip_mem_s1_address~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[13] <= onchip_mem_s1_address~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_address[14] <= onchip_mem_s1_address~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[0] <= onchip_mem_s1_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[1] <= onchip_mem_s1_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[2] <= onchip_mem_s1_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_byteenable[3] <= onchip_mem_s1_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_chipselect <= onchip_mem_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_clken <= <VCC>
onchip_mem_s1_readdata_from_sa[0] <= onchip_mem_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[1] <= onchip_mem_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[2] <= onchip_mem_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[3] <= onchip_mem_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[4] <= onchip_mem_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[5] <= onchip_mem_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[6] <= onchip_mem_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[7] <= onchip_mem_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[8] <= onchip_mem_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[9] <= onchip_mem_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[10] <= onchip_mem_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[11] <= onchip_mem_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[12] <= onchip_mem_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[13] <= onchip_mem_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[14] <= onchip_mem_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[15] <= onchip_mem_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[16] <= onchip_mem_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[17] <= onchip_mem_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[18] <= onchip_mem_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[19] <= onchip_mem_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[20] <= onchip_mem_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[21] <= onchip_mem_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[22] <= onchip_mem_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[23] <= onchip_mem_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[24] <= onchip_mem_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[25] <= onchip_mem_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[26] <= onchip_mem_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[27] <= onchip_mem_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[28] <= onchip_mem_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[29] <= onchip_mem_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[30] <= onchip_mem_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_readdata_from_sa[31] <= onchip_mem_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_write <= onchip_mem_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_mem_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|onchip_mem:the_onchip_mem
address[0] => address[0]~14.IN1
address[1] => address[1]~13.IN1
address[2] => address[2]~12.IN1
address[3] => address[3]~11.IN1
address[4] => address[4]~10.IN1
address[5] => address[5]~9.IN1
address[6] => address[6]~8.IN1
address[7] => address[7]~7.IN1
address[8] => address[8]~6.IN1
address[9] => address[9]~5.IN1
address[10] => address[10]~4.IN1
address[11] => address[11]~3.IN1
address[12] => address[12]~2.IN1
address[13] => address[13]~1.IN1
address[14] => address[14]~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => wren~0.IN0
clk => clk~0.IN1
clken => clken~0.IN1
write => wren~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
wren_a => altsyncram_tlb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tlb1:auto_generated.data_a[0]
data_a[1] => altsyncram_tlb1:auto_generated.data_a[1]
data_a[2] => altsyncram_tlb1:auto_generated.data_a[2]
data_a[3] => altsyncram_tlb1:auto_generated.data_a[3]
data_a[4] => altsyncram_tlb1:auto_generated.data_a[4]
data_a[5] => altsyncram_tlb1:auto_generated.data_a[5]
data_a[6] => altsyncram_tlb1:auto_generated.data_a[6]
data_a[7] => altsyncram_tlb1:auto_generated.data_a[7]
data_a[8] => altsyncram_tlb1:auto_generated.data_a[8]
data_a[9] => altsyncram_tlb1:auto_generated.data_a[9]
data_a[10] => altsyncram_tlb1:auto_generated.data_a[10]
data_a[11] => altsyncram_tlb1:auto_generated.data_a[11]
data_a[12] => altsyncram_tlb1:auto_generated.data_a[12]
data_a[13] => altsyncram_tlb1:auto_generated.data_a[13]
data_a[14] => altsyncram_tlb1:auto_generated.data_a[14]
data_a[15] => altsyncram_tlb1:auto_generated.data_a[15]
data_a[16] => altsyncram_tlb1:auto_generated.data_a[16]
data_a[17] => altsyncram_tlb1:auto_generated.data_a[17]
data_a[18] => altsyncram_tlb1:auto_generated.data_a[18]
data_a[19] => altsyncram_tlb1:auto_generated.data_a[19]
data_a[20] => altsyncram_tlb1:auto_generated.data_a[20]
data_a[21] => altsyncram_tlb1:auto_generated.data_a[21]
data_a[22] => altsyncram_tlb1:auto_generated.data_a[22]
data_a[23] => altsyncram_tlb1:auto_generated.data_a[23]
data_a[24] => altsyncram_tlb1:auto_generated.data_a[24]
data_a[25] => altsyncram_tlb1:auto_generated.data_a[25]
data_a[26] => altsyncram_tlb1:auto_generated.data_a[26]
data_a[27] => altsyncram_tlb1:auto_generated.data_a[27]
data_a[28] => altsyncram_tlb1:auto_generated.data_a[28]
data_a[29] => altsyncram_tlb1:auto_generated.data_a[29]
data_a[30] => altsyncram_tlb1:auto_generated.data_a[30]
data_a[31] => altsyncram_tlb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tlb1:auto_generated.address_a[0]
address_a[1] => altsyncram_tlb1:auto_generated.address_a[1]
address_a[2] => altsyncram_tlb1:auto_generated.address_a[2]
address_a[3] => altsyncram_tlb1:auto_generated.address_a[3]
address_a[4] => altsyncram_tlb1:auto_generated.address_a[4]
address_a[5] => altsyncram_tlb1:auto_generated.address_a[5]
address_a[6] => altsyncram_tlb1:auto_generated.address_a[6]
address_a[7] => altsyncram_tlb1:auto_generated.address_a[7]
address_a[8] => altsyncram_tlb1:auto_generated.address_a[8]
address_a[9] => altsyncram_tlb1:auto_generated.address_a[9]
address_a[10] => altsyncram_tlb1:auto_generated.address_a[10]
address_a[11] => altsyncram_tlb1:auto_generated.address_a[11]
address_a[12] => altsyncram_tlb1:auto_generated.address_a[12]
address_a[13] => altsyncram_tlb1:auto_generated.address_a[13]
address_a[14] => altsyncram_tlb1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tlb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tlb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_tlb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_tlb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_tlb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_tlb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tlb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tlb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tlb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tlb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tlb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tlb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tlb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tlb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tlb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tlb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tlb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tlb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tlb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tlb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tlb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tlb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_tlb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_tlb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_tlb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_tlb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_tlb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_tlb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_tlb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_tlb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_tlb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_tlb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_tlb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_tlb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_tlb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_tlb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_tlb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_tlb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_tlb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_7oa:decode3.data[0]
address_a[12] => decode_7oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_7oa:decode3.data[1]
address_a[13] => decode_7oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_7oa:decode3.data[2]
address_a[14] => decode_7oa:deep_decode.data[2]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a128.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a129.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a130.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a131.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a132.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a133.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a134.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a135.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a160.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a161.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a162.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a163.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a164.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a165.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a166.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a167.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a136.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a137.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a138.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a139.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a140.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a141.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a142.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a143.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a168.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a169.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a170.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a171.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a172.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a173.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a174.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a175.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a144.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a145.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a146.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a147.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a148.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a149.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a150.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a151.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a176.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a177.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a178.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a179.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a180.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a181.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a182.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a183.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a127.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a152.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a153.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a154.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a155.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a156.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a157.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a158.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a159.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a184.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a185.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a186.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a187.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a188.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a189.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a190.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a191.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clocken0 => decode_7oa:deep_decode.enable
clocken0 => address_reg_a[2].ENA
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[0] => ram_block1a160.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[1] => ram_block1a161.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[2] => ram_block1a162.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[3] => ram_block1a163.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[4] => ram_block1a164.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[5] => ram_block1a165.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[6] => ram_block1a166.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[7] => ram_block1a167.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a136.PORTADATAIN
data_a[8] => ram_block1a168.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a137.PORTADATAIN
data_a[9] => ram_block1a169.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a138.PORTADATAIN
data_a[10] => ram_block1a170.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a139.PORTADATAIN
data_a[11] => ram_block1a171.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a140.PORTADATAIN
data_a[12] => ram_block1a172.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a141.PORTADATAIN
data_a[13] => ram_block1a173.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a142.PORTADATAIN
data_a[14] => ram_block1a174.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a143.PORTADATAIN
data_a[15] => ram_block1a175.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[16] => ram_block1a144.PORTADATAIN
data_a[16] => ram_block1a176.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[17] => ram_block1a145.PORTADATAIN
data_a[17] => ram_block1a177.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[18] => ram_block1a146.PORTADATAIN
data_a[18] => ram_block1a178.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[19] => ram_block1a147.PORTADATAIN
data_a[19] => ram_block1a179.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[20] => ram_block1a148.PORTADATAIN
data_a[20] => ram_block1a180.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[21] => ram_block1a149.PORTADATAIN
data_a[21] => ram_block1a181.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[22] => ram_block1a150.PORTADATAIN
data_a[22] => ram_block1a182.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[23] => ram_block1a151.PORTADATAIN
data_a[23] => ram_block1a183.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[24] => ram_block1a152.PORTADATAIN
data_a[24] => ram_block1a184.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[25] => ram_block1a153.PORTADATAIN
data_a[25] => ram_block1a185.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[26] => ram_block1a154.PORTADATAIN
data_a[26] => ram_block1a186.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[27] => ram_block1a155.PORTADATAIN
data_a[27] => ram_block1a187.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[28] => ram_block1a156.PORTADATAIN
data_a[28] => ram_block1a188.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[29] => ram_block1a157.PORTADATAIN
data_a[29] => ram_block1a189.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[30] => ram_block1a158.PORTADATAIN
data_a[30] => ram_block1a190.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
data_a[31] => ram_block1a159.PORTADATAIN
data_a[31] => ram_block1a191.PORTADATAIN
q_a[0] <= mux_4kb:mux2.result[0]
q_a[1] <= mux_4kb:mux2.result[1]
q_a[2] <= mux_4kb:mux2.result[2]
q_a[3] <= mux_4kb:mux2.result[3]
q_a[4] <= mux_4kb:mux2.result[4]
q_a[5] <= mux_4kb:mux2.result[5]
q_a[6] <= mux_4kb:mux2.result[6]
q_a[7] <= mux_4kb:mux2.result[7]
q_a[8] <= mux_4kb:mux2.result[8]
q_a[9] <= mux_4kb:mux2.result[9]
q_a[10] <= mux_4kb:mux2.result[10]
q_a[11] <= mux_4kb:mux2.result[11]
q_a[12] <= mux_4kb:mux2.result[12]
q_a[13] <= mux_4kb:mux2.result[13]
q_a[14] <= mux_4kb:mux2.result[14]
q_a[15] <= mux_4kb:mux2.result[15]
q_a[16] <= mux_4kb:mux2.result[16]
q_a[17] <= mux_4kb:mux2.result[17]
q_a[18] <= mux_4kb:mux2.result[18]
q_a[19] <= mux_4kb:mux2.result[19]
q_a[20] <= mux_4kb:mux2.result[20]
q_a[21] <= mux_4kb:mux2.result[21]
q_a[22] <= mux_4kb:mux2.result[22]
q_a[23] <= mux_4kb:mux2.result[23]
q_a[24] <= mux_4kb:mux2.result[24]
q_a[25] <= mux_4kb:mux2.result[25]
q_a[26] <= mux_4kb:mux2.result[26]
q_a[27] <= mux_4kb:mux2.result[27]
q_a[28] <= mux_4kb:mux2.result[28]
q_a[29] <= mux_4kb:mux2.result[29]
q_a[30] <= mux_4kb:mux2.result[30]
q_a[31] <= mux_4kb:mux2.result[31]
wren_a => decode_7oa:decode3.enable


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_tlb1:auto_generated|decode_7oa:decode3
data[0] => w_anode1618w[1].IN1
data[0] => w_anode1638w[1].IN1
data[0] => w_anode1658w[1].IN1
data[0] => w_anode1678w[1].IN1
data[1] => w_anode1628w[2].IN1
data[1] => w_anode1638w[2].IN1
data[1] => w_anode1668w[2].IN1
data[1] => w_anode1678w[2].IN1
data[2] => w_anode1648w[3].IN1
data[2] => w_anode1658w[3].IN1
data[2] => w_anode1668w[3].IN1
data[2] => w_anode1678w[3].IN1
enable => w_anode1601w[1].IN0
enable => w_anode1618w[1].IN0
enable => w_anode1628w[1].IN0
enable => w_anode1638w[1].IN0
enable => w_anode1648w[1].IN0
enable => w_anode1658w[1].IN0
enable => w_anode1668w[1].IN0
enable => w_anode1678w[1].IN0
eq[0] <= w_anode1601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1618w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1628w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1638w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1648w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1658w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_tlb1:auto_generated|decode_7oa:deep_decode
data[0] => w_anode1618w[1].IN1
data[0] => w_anode1638w[1].IN1
data[0] => w_anode1658w[1].IN1
data[0] => w_anode1678w[1].IN1
data[1] => w_anode1628w[2].IN1
data[1] => w_anode1638w[2].IN1
data[1] => w_anode1668w[2].IN1
data[1] => w_anode1678w[2].IN1
data[2] => w_anode1648w[3].IN1
data[2] => w_anode1658w[3].IN1
data[2] => w_anode1668w[3].IN1
data[2] => w_anode1678w[3].IN1
enable => w_anode1601w[1].IN0
enable => w_anode1618w[1].IN0
enable => w_anode1628w[1].IN0
enable => w_anode1638w[1].IN0
enable => w_anode1648w[1].IN0
enable => w_anode1658w[1].IN0
enable => w_anode1668w[1].IN0
enable => w_anode1678w[1].IN0
eq[0] <= w_anode1601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1618w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1628w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1638w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1648w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1658w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_tlb1:auto_generated|mux_4kb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|pio_led_s1_arbitrator:the_pio_led_s1
clk => d1_reasons_to_wait.CLK
clk => d1_pio_led_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => pio_led_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => pio_led_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN0
cpu_data_master_address_to_slave[5] => Equal0.IN1
cpu_data_master_address_to_slave[6] => Equal0.IN2
cpu_data_master_address_to_slave[7] => Equal0.IN18
cpu_data_master_address_to_slave[8] => Equal0.IN17
cpu_data_master_address_to_slave[9] => Equal0.IN16
cpu_data_master_address_to_slave[10] => Equal0.IN15
cpu_data_master_address_to_slave[11] => Equal0.IN14
cpu_data_master_address_to_slave[12] => Equal0.IN3
cpu_data_master_address_to_slave[13] => Equal0.IN13
cpu_data_master_address_to_slave[14] => Equal0.IN12
cpu_data_master_address_to_slave[15] => Equal0.IN11
cpu_data_master_address_to_slave[16] => Equal0.IN10
cpu_data_master_address_to_slave[17] => Equal0.IN9
cpu_data_master_address_to_slave[18] => Equal0.IN4
cpu_data_master_address_to_slave[19] => Equal0.IN8
cpu_data_master_address_to_slave[20] => Equal0.IN7
cpu_data_master_address_to_slave[21] => Equal0.IN6
cpu_data_master_address_to_slave[22] => Equal0.IN5
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN29
cpu_data_master_read => pio_led_s1_in_a_read_cycle.IN0
cpu_data_master_read => cpu_data_master_qualified_request_pio_led_s1~0.IN1
cpu_data_master_read => cpu_data_master_requests_pio_led_s1~0.IN0
cpu_data_master_write => pio_led_s1_write_n~0.IN0
cpu_data_master_write => cpu_data_master_requests_pio_led_s1~0.IN1
cpu_data_master_writedata[0] => pio_led_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => pio_led_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => pio_led_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => pio_led_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => pio_led_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => pio_led_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => ~NO_FANOUT~
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
pio_led_s1_readdata[0] => pio_led_s1_readdata_from_sa[0].DATAIN
pio_led_s1_readdata[1] => pio_led_s1_readdata_from_sa[1].DATAIN
pio_led_s1_readdata[2] => pio_led_s1_readdata_from_sa[2].DATAIN
pio_led_s1_readdata[3] => pio_led_s1_readdata_from_sa[3].DATAIN
pio_led_s1_readdata[4] => pio_led_s1_readdata_from_sa[4].DATAIN
pio_led_s1_readdata[5] => pio_led_s1_readdata_from_sa[5].DATAIN
reset_n => pio_led_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_pio_led_s1_end_xfer~reg0.PRESET
cpu_data_master_granted_pio_led_s1 <= cpu_data_master_qualified_request_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_pio_led_s1 <= cpu_data_master_qualified_request_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_pio_led_s1 <= cpu_data_master_read_data_valid_pio_led_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_pio_led_s1 <= cpu_data_master_requests_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_pio_led_s1_end_xfer <= d1_pio_led_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_chipselect <= cpu_data_master_qualified_request_pio_led_s1~1.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[0] <= pio_led_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[1] <= pio_led_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[2] <= pio_led_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[3] <= pio_led_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[4] <= pio_led_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_readdata_from_sa[5] <= pio_led_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_write_n <= pio_led_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pio_led_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|pio_led:the_pio_led
address[0] => Equal0.IN30
address[1] => Equal0.IN31
chipselect => always0~0.IN1
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => always0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out~5.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|pll_pll_slave_arbitrator:the_pll_pll_slave
DE2_70_SOPC_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_address_to_slave[1] => ~NO_FANOUT~
DE2_70_SOPC_clock_0_out_address_to_slave[2] => pll_pll_slave_address[0].DATAIN
DE2_70_SOPC_clock_0_out_address_to_slave[3] => pll_pll_slave_address[1].DATAIN
DE2_70_SOPC_clock_0_out_read => pll_pll_slave_read~0.IN0
DE2_70_SOPC_clock_0_out_read => DE2_70_SOPC_clock_0_out_requests_pll_pll_slave~0.IN0
DE2_70_SOPC_clock_0_out_write => pll_pll_slave_write~0.IN0
DE2_70_SOPC_clock_0_out_write => DE2_70_SOPC_clock_0_out_requests_pll_pll_slave~0.IN1
DE2_70_SOPC_clock_0_out_writedata[0] => pll_pll_slave_writedata[0].DATAIN
DE2_70_SOPC_clock_0_out_writedata[1] => pll_pll_slave_writedata[1].DATAIN
DE2_70_SOPC_clock_0_out_writedata[2] => pll_pll_slave_writedata[2].DATAIN
DE2_70_SOPC_clock_0_out_writedata[3] => pll_pll_slave_writedata[3].DATAIN
DE2_70_SOPC_clock_0_out_writedata[4] => pll_pll_slave_writedata[4].DATAIN
DE2_70_SOPC_clock_0_out_writedata[5] => pll_pll_slave_writedata[5].DATAIN
DE2_70_SOPC_clock_0_out_writedata[6] => pll_pll_slave_writedata[6].DATAIN
DE2_70_SOPC_clock_0_out_writedata[7] => pll_pll_slave_writedata[7].DATAIN
DE2_70_SOPC_clock_0_out_writedata[8] => pll_pll_slave_writedata[8].DATAIN
DE2_70_SOPC_clock_0_out_writedata[9] => pll_pll_slave_writedata[9].DATAIN
DE2_70_SOPC_clock_0_out_writedata[10] => pll_pll_slave_writedata[10].DATAIN
DE2_70_SOPC_clock_0_out_writedata[11] => pll_pll_slave_writedata[11].DATAIN
DE2_70_SOPC_clock_0_out_writedata[12] => pll_pll_slave_writedata[12].DATAIN
DE2_70_SOPC_clock_0_out_writedata[13] => pll_pll_slave_writedata[13].DATAIN
DE2_70_SOPC_clock_0_out_writedata[14] => pll_pll_slave_writedata[14].DATAIN
DE2_70_SOPC_clock_0_out_writedata[15] => pll_pll_slave_writedata[15].DATAIN
DE2_70_SOPC_clock_0_out_writedata[16] => pll_pll_slave_writedata[16].DATAIN
DE2_70_SOPC_clock_0_out_writedata[17] => pll_pll_slave_writedata[17].DATAIN
DE2_70_SOPC_clock_0_out_writedata[18] => pll_pll_slave_writedata[18].DATAIN
DE2_70_SOPC_clock_0_out_writedata[19] => pll_pll_slave_writedata[19].DATAIN
DE2_70_SOPC_clock_0_out_writedata[20] => pll_pll_slave_writedata[20].DATAIN
DE2_70_SOPC_clock_0_out_writedata[21] => pll_pll_slave_writedata[21].DATAIN
DE2_70_SOPC_clock_0_out_writedata[22] => pll_pll_slave_writedata[22].DATAIN
DE2_70_SOPC_clock_0_out_writedata[23] => pll_pll_slave_writedata[23].DATAIN
DE2_70_SOPC_clock_0_out_writedata[24] => pll_pll_slave_writedata[24].DATAIN
DE2_70_SOPC_clock_0_out_writedata[25] => pll_pll_slave_writedata[25].DATAIN
DE2_70_SOPC_clock_0_out_writedata[26] => pll_pll_slave_writedata[26].DATAIN
DE2_70_SOPC_clock_0_out_writedata[27] => pll_pll_slave_writedata[27].DATAIN
DE2_70_SOPC_clock_0_out_writedata[28] => pll_pll_slave_writedata[28].DATAIN
DE2_70_SOPC_clock_0_out_writedata[29] => pll_pll_slave_writedata[29].DATAIN
DE2_70_SOPC_clock_0_out_writedata[30] => pll_pll_slave_writedata[30].DATAIN
DE2_70_SOPC_clock_0_out_writedata[31] => pll_pll_slave_writedata[31].DATAIN
clk => d1_pll_pll_slave_end_xfer~reg0.CLK
pll_pll_slave_readdata[0] => pll_pll_slave_readdata_from_sa[0].DATAIN
pll_pll_slave_readdata[1] => pll_pll_slave_readdata_from_sa[1].DATAIN
pll_pll_slave_readdata[2] => pll_pll_slave_readdata_from_sa[2].DATAIN
pll_pll_slave_readdata[3] => pll_pll_slave_readdata_from_sa[3].DATAIN
pll_pll_slave_readdata[4] => pll_pll_slave_readdata_from_sa[4].DATAIN
pll_pll_slave_readdata[5] => pll_pll_slave_readdata_from_sa[5].DATAIN
pll_pll_slave_readdata[6] => pll_pll_slave_readdata_from_sa[6].DATAIN
pll_pll_slave_readdata[7] => pll_pll_slave_readdata_from_sa[7].DATAIN
pll_pll_slave_readdata[8] => pll_pll_slave_readdata_from_sa[8].DATAIN
pll_pll_slave_readdata[9] => pll_pll_slave_readdata_from_sa[9].DATAIN
pll_pll_slave_readdata[10] => pll_pll_slave_readdata_from_sa[10].DATAIN
pll_pll_slave_readdata[11] => pll_pll_slave_readdata_from_sa[11].DATAIN
pll_pll_slave_readdata[12] => pll_pll_slave_readdata_from_sa[12].DATAIN
pll_pll_slave_readdata[13] => pll_pll_slave_readdata_from_sa[13].DATAIN
pll_pll_slave_readdata[14] => pll_pll_slave_readdata_from_sa[14].DATAIN
pll_pll_slave_readdata[15] => pll_pll_slave_readdata_from_sa[15].DATAIN
pll_pll_slave_readdata[16] => pll_pll_slave_readdata_from_sa[16].DATAIN
pll_pll_slave_readdata[17] => pll_pll_slave_readdata_from_sa[17].DATAIN
pll_pll_slave_readdata[18] => pll_pll_slave_readdata_from_sa[18].DATAIN
pll_pll_slave_readdata[19] => pll_pll_slave_readdata_from_sa[19].DATAIN
pll_pll_slave_readdata[20] => pll_pll_slave_readdata_from_sa[20].DATAIN
pll_pll_slave_readdata[21] => pll_pll_slave_readdata_from_sa[21].DATAIN
pll_pll_slave_readdata[22] => pll_pll_slave_readdata_from_sa[22].DATAIN
pll_pll_slave_readdata[23] => pll_pll_slave_readdata_from_sa[23].DATAIN
pll_pll_slave_readdata[24] => pll_pll_slave_readdata_from_sa[24].DATAIN
pll_pll_slave_readdata[25] => pll_pll_slave_readdata_from_sa[25].DATAIN
pll_pll_slave_readdata[26] => pll_pll_slave_readdata_from_sa[26].DATAIN
pll_pll_slave_readdata[27] => pll_pll_slave_readdata_from_sa[27].DATAIN
pll_pll_slave_readdata[28] => pll_pll_slave_readdata_from_sa[28].DATAIN
pll_pll_slave_readdata[29] => pll_pll_slave_readdata_from_sa[29].DATAIN
pll_pll_slave_readdata[30] => pll_pll_slave_readdata_from_sa[30].DATAIN
pll_pll_slave_readdata[31] => pll_pll_slave_readdata_from_sa[31].DATAIN
reset_n => d1_pll_pll_slave_end_xfer~reg0.PRESET
reset_n => pll_pll_slave_reset.DATAIN
DE2_70_SOPC_clock_0_out_granted_pll_pll_slave <= DE2_70_SOPC_clock_0_out_requests_pll_pll_slave~0.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_qualified_request_pll_pll_slave <= DE2_70_SOPC_clock_0_out_requests_pll_pll_slave~0.DB_MAX_OUTPUT_PORT_TYPE
DE2_70_SOPC_clock_0_out_read_data_valid_pll_pll_slave <= <GND>
DE2_70_SOPC_clock_0_out_requests_pll_pll_slave <= DE2_70_SOPC_clock_0_out_requests_pll_pll_slave~0.DB_MAX_OUTPUT_PORT_TYPE
d1_pll_pll_slave_end_xfer <= d1_pll_pll_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_address[0] <= DE2_70_SOPC_clock_0_out_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_address[1] <= DE2_70_SOPC_clock_0_out_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_read <= pll_pll_slave_read~0.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[0] <= pll_pll_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[1] <= pll_pll_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[2] <= pll_pll_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[3] <= pll_pll_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[4] <= pll_pll_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[5] <= pll_pll_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[6] <= pll_pll_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[7] <= pll_pll_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[8] <= pll_pll_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[9] <= pll_pll_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[10] <= pll_pll_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[11] <= pll_pll_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[12] <= pll_pll_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[13] <= pll_pll_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[14] <= pll_pll_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[15] <= pll_pll_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[16] <= pll_pll_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[17] <= pll_pll_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[18] <= pll_pll_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[19] <= pll_pll_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[20] <= pll_pll_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[21] <= pll_pll_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[22] <= pll_pll_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[23] <= pll_pll_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[24] <= pll_pll_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[25] <= pll_pll_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[26] <= pll_pll_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[27] <= pll_pll_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[28] <= pll_pll_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[29] <= pll_pll_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[30] <= pll_pll_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[31] <= pll_pll_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_write <= pll_pll_slave_write~0.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[0] <= DE2_70_SOPC_clock_0_out_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[1] <= DE2_70_SOPC_clock_0_out_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[2] <= DE2_70_SOPC_clock_0_out_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[3] <= DE2_70_SOPC_clock_0_out_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[4] <= DE2_70_SOPC_clock_0_out_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[5] <= DE2_70_SOPC_clock_0_out_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[6] <= DE2_70_SOPC_clock_0_out_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[7] <= DE2_70_SOPC_clock_0_out_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[8] <= DE2_70_SOPC_clock_0_out_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[9] <= DE2_70_SOPC_clock_0_out_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[10] <= DE2_70_SOPC_clock_0_out_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[11] <= DE2_70_SOPC_clock_0_out_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[12] <= DE2_70_SOPC_clock_0_out_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[13] <= DE2_70_SOPC_clock_0_out_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[14] <= DE2_70_SOPC_clock_0_out_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[15] <= DE2_70_SOPC_clock_0_out_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[16] <= DE2_70_SOPC_clock_0_out_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[17] <= DE2_70_SOPC_clock_0_out_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[18] <= DE2_70_SOPC_clock_0_out_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[19] <= DE2_70_SOPC_clock_0_out_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[20] <= DE2_70_SOPC_clock_0_out_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[21] <= DE2_70_SOPC_clock_0_out_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[22] <= DE2_70_SOPC_clock_0_out_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[23] <= DE2_70_SOPC_clock_0_out_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[24] <= DE2_70_SOPC_clock_0_out_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[25] <= DE2_70_SOPC_clock_0_out_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[26] <= DE2_70_SOPC_clock_0_out_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[27] <= DE2_70_SOPC_clock_0_out_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[28] <= DE2_70_SOPC_clock_0_out_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[29] <= DE2_70_SOPC_clock_0_out_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[30] <= DE2_70_SOPC_clock_0_out_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[31] <= DE2_70_SOPC_clock_0_out_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|pll:the_pll
address[0] => w_select_control.IN1
address[0] => w_select_status.IN1
address[1] => w_select_control.IN0
address[1] => w_select_status.IN0
c0 <= altpll:sd1.clk
c1 <= altpll:sd1.clk
clk => clk~0.IN2
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
read => readdata~6.IN1
read => readdata~2.IN0
readdata[0] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => pfdena_reg.PRESET
reset => prev_reset.ACLR
write => wire_pfdena_reg_ena.IN0
writedata[0] => w_reset.IN0
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2
clk => clk~0.IN1
din => din~0.IN1
dout <= pll_dffpipe_l2c:dffpipe3.q
reset_n => reset_n~0.IN1


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3
clock => dffe4a[0].CLK
clock => dffe5a[0].CLK
clock => dffe6a[0].CLK
clrn => dffe5a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_reasons_to_wait.CLK
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN0
cpu_data_master_address_to_slave[4] => Equal0.IN19
cpu_data_master_address_to_slave[5] => Equal0.IN1
cpu_data_master_address_to_slave[6] => Equal0.IN18
cpu_data_master_address_to_slave[7] => Equal0.IN2
cpu_data_master_address_to_slave[8] => Equal0.IN17
cpu_data_master_address_to_slave[9] => Equal0.IN16
cpu_data_master_address_to_slave[10] => Equal0.IN15
cpu_data_master_address_to_slave[11] => Equal0.IN14
cpu_data_master_address_to_slave[12] => Equal0.IN3
cpu_data_master_address_to_slave[13] => Equal0.IN13
cpu_data_master_address_to_slave[14] => Equal0.IN12
cpu_data_master_address_to_slave[15] => Equal0.IN11
cpu_data_master_address_to_slave[16] => Equal0.IN10
cpu_data_master_address_to_slave[17] => Equal0.IN9
cpu_data_master_address_to_slave[18] => Equal0.IN4
cpu_data_master_address_to_slave[19] => Equal0.IN8
cpu_data_master_address_to_slave[20] => Equal0.IN7
cpu_data_master_address_to_slave[21] => Equal0.IN6
cpu_data_master_address_to_slave[22] => Equal0.IN5
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN29
cpu_data_master_read => sysid_control_slave_in_a_read_cycle.IN0
cpu_data_master_read => cpu_data_master_qualified_request_sysid_control_slave~0.IN1
cpu_data_master_read => cpu_data_master_requests_sysid_control_slave~2.IN0
cpu_data_master_read => cpu_data_master_requests_sysid_control_slave~0.IN0
cpu_data_master_write => cpu_data_master_requests_sysid_control_slave~0.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_data_master_granted_sysid_control_slave <= cpu_data_master_qualified_request_sysid_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sysid_control_slave <= cpu_data_master_qualified_request_sysid_control_slave~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sysid_control_slave <= cpu_data_master_read_data_valid_sysid_control_slave~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_sysid_control_slave <= cpu_data_master_requests_sysid_control_slave~2.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|sysid:the_sysid
address => readdata[27].DATAIN
address => readdata[26].DATAIN
address => readdata[21].DATAIN
address => readdata[20].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[11].DATAIN
address => readdata[10].DATAIN
address => readdata[8].DATAIN
address => readdata[4].DATAIN
address => readdata[2].DATAIN
address => readdata[0].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <VCC>
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= <VCC>
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= <GND>
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= <VCC>
readdata[13] <= <GND>
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <GND>
readdata[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= <VCC>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <VCC>
readdata[31] <= <GND>


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|timer_s1_arbitrator:the_timer_s1
clk => d1_reasons_to_wait.CLK
clk => d1_timer_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => timer_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => timer_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => timer_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN0
cpu_data_master_address_to_slave[6] => Equal0.IN17
cpu_data_master_address_to_slave[7] => Equal0.IN16
cpu_data_master_address_to_slave[8] => Equal0.IN15
cpu_data_master_address_to_slave[9] => Equal0.IN14
cpu_data_master_address_to_slave[10] => Equal0.IN13
cpu_data_master_address_to_slave[11] => Equal0.IN12
cpu_data_master_address_to_slave[12] => Equal0.IN1
cpu_data_master_address_to_slave[13] => Equal0.IN11
cpu_data_master_address_to_slave[14] => Equal0.IN10
cpu_data_master_address_to_slave[15] => Equal0.IN9
cpu_data_master_address_to_slave[16] => Equal0.IN8
cpu_data_master_address_to_slave[17] => Equal0.IN7
cpu_data_master_address_to_slave[18] => Equal0.IN2
cpu_data_master_address_to_slave[19] => Equal0.IN6
cpu_data_master_address_to_slave[20] => Equal0.IN5
cpu_data_master_address_to_slave[21] => Equal0.IN4
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN29
cpu_data_master_read => timer_s1_in_a_read_cycle.IN0
cpu_data_master_read => cpu_data_master_qualified_request_timer_s1~0.IN1
cpu_data_master_read => cpu_data_master_requests_timer_s1~0.IN0
cpu_data_master_write => timer_s1_write_n~0.IN0
cpu_data_master_write => cpu_data_master_requests_timer_s1~0.IN1
cpu_data_master_writedata[0] => timer_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => timer_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => timer_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => timer_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => timer_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => timer_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => timer_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => timer_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => timer_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => timer_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => timer_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => timer_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => timer_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => timer_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => timer_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => timer_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_timer_s1_end_xfer~reg0.PRESET
timer_s1_irq => timer_s1_irq_from_sa.DATAIN
timer_s1_readdata[0] => timer_s1_readdata_from_sa[0].DATAIN
timer_s1_readdata[1] => timer_s1_readdata_from_sa[1].DATAIN
timer_s1_readdata[2] => timer_s1_readdata_from_sa[2].DATAIN
timer_s1_readdata[3] => timer_s1_readdata_from_sa[3].DATAIN
timer_s1_readdata[4] => timer_s1_readdata_from_sa[4].DATAIN
timer_s1_readdata[5] => timer_s1_readdata_from_sa[5].DATAIN
timer_s1_readdata[6] => timer_s1_readdata_from_sa[6].DATAIN
timer_s1_readdata[7] => timer_s1_readdata_from_sa[7].DATAIN
timer_s1_readdata[8] => timer_s1_readdata_from_sa[8].DATAIN
timer_s1_readdata[9] => timer_s1_readdata_from_sa[9].DATAIN
timer_s1_readdata[10] => timer_s1_readdata_from_sa[10].DATAIN
timer_s1_readdata[11] => timer_s1_readdata_from_sa[11].DATAIN
timer_s1_readdata[12] => timer_s1_readdata_from_sa[12].DATAIN
timer_s1_readdata[13] => timer_s1_readdata_from_sa[13].DATAIN
timer_s1_readdata[14] => timer_s1_readdata_from_sa[14].DATAIN
timer_s1_readdata[15] => timer_s1_readdata_from_sa[15].DATAIN
cpu_data_master_granted_timer_s1 <= cpu_data_master_qualified_request_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_timer_s1 <= cpu_data_master_qualified_request_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_timer_s1 <= cpu_data_master_read_data_valid_timer_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_timer_s1 <= cpu_data_master_requests_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_s1_end_xfer <= d1_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_chipselect <= cpu_data_master_qualified_request_timer_s1~1.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_irq_from_sa <= timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[0] <= timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[1] <= timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[2] <= timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[3] <= timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[4] <= timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[5] <= timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[6] <= timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[7] <= timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[8] <= timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[9] <= timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[10] <= timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[11] <= timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[12] <= timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[13] <= timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[14] <= timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[15] <= timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_write_n <= timer_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|timer:the_timer
address[0] => Equal1.IN29
address[0] => Equal2.IN60
address[0] => Equal3.IN29
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN29
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN30
address[1] => Equal4.IN29
address[1] => Equal5.IN29
address[1] => Equal6.IN30
address[2] => Equal1.IN30
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN30
address[2] => Equal6.IN31
chipselect => period_l_wr_strobe~0.IN1
clk => internal_counter[31].CLK
clk => internal_counter[30].CLK
clk => internal_counter[29].CLK
clk => internal_counter[28].CLK
clk => internal_counter[27].CLK
clk => internal_counter[26].CLK
clk => internal_counter[25].CLK
clk => internal_counter[24].CLK
clk => internal_counter[23].CLK
clk => internal_counter[22].CLK
clk => internal_counter[21].CLK
clk => internal_counter[20].CLK
clk => internal_counter[19].CLK
clk => internal_counter[18].CLK
clk => internal_counter[17].CLK
clk => internal_counter[16].CLK
clk => internal_counter[15].CLK
clk => internal_counter[14].CLK
clk => internal_counter[13].CLK
clk => internal_counter[12].CLK
clk => internal_counter[11].CLK
clk => internal_counter[10].CLK
clk => internal_counter[9].CLK
clk => internal_counter[8].CLK
clk => internal_counter[7].CLK
clk => internal_counter[6].CLK
clk => internal_counter[5].CLK
clk => internal_counter[4].CLK
clk => internal_counter[3].CLK
clk => internal_counter[2].CLK
clk => internal_counter[1].CLK
clk => internal_counter[0].CLK
clk => force_reload.CLK
clk => counter_is_running.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => timeout_occurred.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => period_l_register[15].CLK
clk => period_l_register[14].CLK
clk => period_l_register[13].CLK
clk => period_l_register[12].CLK
clk => period_l_register[11].CLK
clk => period_l_register[10].CLK
clk => period_l_register[9].CLK
clk => period_l_register[8].CLK
clk => period_l_register[7].CLK
clk => period_l_register[6].CLK
clk => period_l_register[5].CLK
clk => period_l_register[4].CLK
clk => period_l_register[3].CLK
clk => period_l_register[2].CLK
clk => period_l_register[1].CLK
clk => period_l_register[0].CLK
clk => period_h_register[15].CLK
clk => period_h_register[14].CLK
clk => period_h_register[13].CLK
clk => period_h_register[12].CLK
clk => period_h_register[11].CLK
clk => period_h_register[10].CLK
clk => period_h_register[9].CLK
clk => period_h_register[8].CLK
clk => period_h_register[7].CLK
clk => period_h_register[6].CLK
clk => period_h_register[5].CLK
clk => period_h_register[4].CLK
clk => period_h_register[3].CLK
clk => period_h_register[2].CLK
clk => period_h_register[1].CLK
clk => period_h_register[0].CLK
clk => counter_snapshot[31].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[0].CLK
clk => control_register[3].CLK
clk => control_register[2].CLK
clk => control_register[1].CLK
clk => control_register[0].CLK
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => timeout_occurred.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => counter_is_running.ACLR
reset_n => force_reload.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => internal_counter[31].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[0].PRESET
write_n => period_l_wr_strobe~0.IN0
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN0
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|timer_stamp_s1_arbitrator:the_timer_stamp_s1
clk => d1_reasons_to_wait.CLK
clk => d1_timer_stamp_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => timer_stamp_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => timer_stamp_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => timer_stamp_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN17
cpu_data_master_address_to_slave[6] => Equal0.IN0
cpu_data_master_address_to_slave[7] => Equal0.IN16
cpu_data_master_address_to_slave[8] => Equal0.IN15
cpu_data_master_address_to_slave[9] => Equal0.IN14
cpu_data_master_address_to_slave[10] => Equal0.IN13
cpu_data_master_address_to_slave[11] => Equal0.IN12
cpu_data_master_address_to_slave[12] => Equal0.IN1
cpu_data_master_address_to_slave[13] => Equal0.IN11
cpu_data_master_address_to_slave[14] => Equal0.IN10
cpu_data_master_address_to_slave[15] => Equal0.IN9
cpu_data_master_address_to_slave[16] => Equal0.IN8
cpu_data_master_address_to_slave[17] => Equal0.IN7
cpu_data_master_address_to_slave[18] => Equal0.IN2
cpu_data_master_address_to_slave[19] => Equal0.IN6
cpu_data_master_address_to_slave[20] => Equal0.IN5
cpu_data_master_address_to_slave[21] => Equal0.IN4
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN29
cpu_data_master_read => timer_stamp_s1_in_a_read_cycle.IN0
cpu_data_master_read => cpu_data_master_qualified_request_timer_stamp_s1~0.IN1
cpu_data_master_read => cpu_data_master_requests_timer_stamp_s1~0.IN0
cpu_data_master_write => timer_stamp_s1_write_n~0.IN0
cpu_data_master_write => cpu_data_master_requests_timer_stamp_s1~0.IN1
cpu_data_master_writedata[0] => timer_stamp_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => timer_stamp_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => timer_stamp_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => timer_stamp_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => timer_stamp_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => timer_stamp_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => timer_stamp_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => timer_stamp_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => timer_stamp_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => timer_stamp_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => timer_stamp_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => timer_stamp_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => timer_stamp_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => timer_stamp_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => timer_stamp_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => timer_stamp_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_stamp_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_timer_stamp_s1_end_xfer~reg0.PRESET
timer_stamp_s1_irq => timer_stamp_s1_irq_from_sa.DATAIN
timer_stamp_s1_readdata[0] => timer_stamp_s1_readdata_from_sa[0].DATAIN
timer_stamp_s1_readdata[1] => timer_stamp_s1_readdata_from_sa[1].DATAIN
timer_stamp_s1_readdata[2] => timer_stamp_s1_readdata_from_sa[2].DATAIN
timer_stamp_s1_readdata[3] => timer_stamp_s1_readdata_from_sa[3].DATAIN
timer_stamp_s1_readdata[4] => timer_stamp_s1_readdata_from_sa[4].DATAIN
timer_stamp_s1_readdata[5] => timer_stamp_s1_readdata_from_sa[5].DATAIN
timer_stamp_s1_readdata[6] => timer_stamp_s1_readdata_from_sa[6].DATAIN
timer_stamp_s1_readdata[7] => timer_stamp_s1_readdata_from_sa[7].DATAIN
timer_stamp_s1_readdata[8] => timer_stamp_s1_readdata_from_sa[8].DATAIN
timer_stamp_s1_readdata[9] => timer_stamp_s1_readdata_from_sa[9].DATAIN
timer_stamp_s1_readdata[10] => timer_stamp_s1_readdata_from_sa[10].DATAIN
timer_stamp_s1_readdata[11] => timer_stamp_s1_readdata_from_sa[11].DATAIN
timer_stamp_s1_readdata[12] => timer_stamp_s1_readdata_from_sa[12].DATAIN
timer_stamp_s1_readdata[13] => timer_stamp_s1_readdata_from_sa[13].DATAIN
timer_stamp_s1_readdata[14] => timer_stamp_s1_readdata_from_sa[14].DATAIN
timer_stamp_s1_readdata[15] => timer_stamp_s1_readdata_from_sa[15].DATAIN
cpu_data_master_granted_timer_stamp_s1 <= cpu_data_master_qualified_request_timer_stamp_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_timer_stamp_s1 <= cpu_data_master_qualified_request_timer_stamp_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_timer_stamp_s1 <= cpu_data_master_read_data_valid_timer_stamp_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_timer_stamp_s1 <= cpu_data_master_requests_timer_stamp_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_stamp_s1_end_xfer <= d1_timer_stamp_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_chipselect <= cpu_data_master_qualified_request_timer_stamp_s1~1.DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_irq_from_sa <= timer_stamp_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[0] <= timer_stamp_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[1] <= timer_stamp_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[2] <= timer_stamp_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[3] <= timer_stamp_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[4] <= timer_stamp_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[5] <= timer_stamp_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[6] <= timer_stamp_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[7] <= timer_stamp_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[8] <= timer_stamp_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[9] <= timer_stamp_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[10] <= timer_stamp_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[11] <= timer_stamp_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[12] <= timer_stamp_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[13] <= timer_stamp_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[14] <= timer_stamp_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_readdata_from_sa[15] <= timer_stamp_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_write_n <= timer_stamp_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_stamp_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|timer_stamp:the_timer_stamp
address[0] => Equal1.IN29
address[0] => Equal2.IN60
address[0] => Equal3.IN29
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN29
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN30
address[1] => Equal4.IN29
address[1] => Equal5.IN29
address[1] => Equal6.IN30
address[2] => Equal1.IN30
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN30
address[2] => Equal6.IN31
chipselect => period_l_wr_strobe~0.IN1
clk => internal_counter[31].CLK
clk => internal_counter[30].CLK
clk => internal_counter[29].CLK
clk => internal_counter[28].CLK
clk => internal_counter[27].CLK
clk => internal_counter[26].CLK
clk => internal_counter[25].CLK
clk => internal_counter[24].CLK
clk => internal_counter[23].CLK
clk => internal_counter[22].CLK
clk => internal_counter[21].CLK
clk => internal_counter[20].CLK
clk => internal_counter[19].CLK
clk => internal_counter[18].CLK
clk => internal_counter[17].CLK
clk => internal_counter[16].CLK
clk => internal_counter[15].CLK
clk => internal_counter[14].CLK
clk => internal_counter[13].CLK
clk => internal_counter[12].CLK
clk => internal_counter[11].CLK
clk => internal_counter[10].CLK
clk => internal_counter[9].CLK
clk => internal_counter[8].CLK
clk => internal_counter[7].CLK
clk => internal_counter[6].CLK
clk => internal_counter[5].CLK
clk => internal_counter[4].CLK
clk => internal_counter[3].CLK
clk => internal_counter[2].CLK
clk => internal_counter[1].CLK
clk => internal_counter[0].CLK
clk => force_reload.CLK
clk => counter_is_running.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => timeout_occurred.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => period_l_register[15].CLK
clk => period_l_register[14].CLK
clk => period_l_register[13].CLK
clk => period_l_register[12].CLK
clk => period_l_register[11].CLK
clk => period_l_register[10].CLK
clk => period_l_register[9].CLK
clk => period_l_register[8].CLK
clk => period_l_register[7].CLK
clk => period_l_register[6].CLK
clk => period_l_register[5].CLK
clk => period_l_register[4].CLK
clk => period_l_register[3].CLK
clk => period_l_register[2].CLK
clk => period_l_register[1].CLK
clk => period_l_register[0].CLK
clk => period_h_register[15].CLK
clk => period_h_register[14].CLK
clk => period_h_register[13].CLK
clk => period_h_register[12].CLK
clk => period_h_register[11].CLK
clk => period_h_register[10].CLK
clk => period_h_register[9].CLK
clk => period_h_register[8].CLK
clk => period_h_register[7].CLK
clk => period_h_register[6].CLK
clk => period_h_register[5].CLK
clk => period_h_register[4].CLK
clk => period_h_register[3].CLK
clk => period_h_register[2].CLK
clk => period_h_register[1].CLK
clk => period_h_register[0].CLK
clk => counter_snapshot[31].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[0].CLK
clk => control_register[3].CLK
clk => control_register[2].CLK
clk => control_register[1].CLK
clk => control_register[0].CLK
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => timeout_occurred.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => counter_is_running.ACLR
reset_n => force_reload.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => internal_counter[31].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[0].PRESET
write_n => period_l_wr_strobe~0.IN0
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN0
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave
clk => d1_reasons_to_wait.CLK
clk => chipenable1_n_to_the_ssram~reg0.CLK
clk => tristate_bridge_avalon_slave_arb_share_counter.CLK
clk => tristate_bridge_avalon_slave_slavearbiterlockenable.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_ssram_s1.CLK
clk => cpu_data_master_read_data_valid_ssram_s1_shift_register[3].CLK
clk => cpu_data_master_read_data_valid_ssram_s1_shift_register[2].CLK
clk => cpu_data_master_read_data_valid_ssram_s1_shift_register[1].CLK
clk => cpu_data_master_read_data_valid_ssram_s1_shift_register[0].CLK
clk => incoming_data_to_and_from_the_ssram[31]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[30]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[29]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[28]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[27]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[26]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[25]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[24]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[23]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[22]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[21]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[20]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[19]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[18]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[17]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[16]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[15]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[14]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[13]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[12]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[11]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[10]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[9]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[8]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[7]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[6]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[5]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[4]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[3]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[2]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[1]~reg0.CLK
clk => incoming_data_to_and_from_the_ssram[0]~reg0.CLK
clk => d1_outgoing_data_to_and_from_the_ssram[31].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[30].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[29].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[28].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[27].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[26].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[25].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[24].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[23].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[22].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[21].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[20].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[19].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[18].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[17].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[16].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[15].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[14].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[13].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[12].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[11].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[10].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[9].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[8].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[7].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[6].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[5].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[4].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[3].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[2].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[1].CLK
clk => d1_outgoing_data_to_and_from_the_ssram[0].CLK
clk => d1_in_a_write_cycle.CLK
clk => last_cycle_cpu_data_master_granted_slave_ssram_s1.CLK
clk => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[3].CLK
clk => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[2].CLK
clk => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[1].CLK
clk => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[0].CLK
clk => tristate_bridge_avalon_slave_saved_chosen_master_vector[1].CLK
clk => tristate_bridge_avalon_slave_saved_chosen_master_vector[0].CLK
clk => tristate_bridge_avalon_slave_arb_addend[1].CLK
clk => tristate_bridge_avalon_slave_arb_addend[0].CLK
clk => adsc_n_to_the_ssram~reg0.CLK
clk => outputenable_n_to_the_ssram~reg0.CLK
clk => tristate_bridge_avalon_slave_reg_firsttransfer.CLK
clk => bwe_n_to_the_ssram~reg0.CLK
clk => bw_n_to_the_ssram[3]~reg0.CLK
clk => bw_n_to_the_ssram[2]~reg0.CLK
clk => bw_n_to_the_ssram[1]~reg0.CLK
clk => bw_n_to_the_ssram[0]~reg0.CLK
clk => address_to_the_ssram[20]~reg0.CLK
clk => address_to_the_ssram[19]~reg0.CLK
clk => address_to_the_ssram[18]~reg0.CLK
clk => address_to_the_ssram[17]~reg0.CLK
clk => address_to_the_ssram[16]~reg0.CLK
clk => address_to_the_ssram[15]~reg0.CLK
clk => address_to_the_ssram[14]~reg0.CLK
clk => address_to_the_ssram[13]~reg0.CLK
clk => address_to_the_ssram[12]~reg0.CLK
clk => address_to_the_ssram[11]~reg0.CLK
clk => address_to_the_ssram[10]~reg0.CLK
clk => address_to_the_ssram[9]~reg0.CLK
clk => address_to_the_ssram[8]~reg0.CLK
clk => address_to_the_ssram[7]~reg0.CLK
clk => address_to_the_ssram[6]~reg0.CLK
clk => address_to_the_ssram[5]~reg0.CLK
clk => address_to_the_ssram[4]~reg0.CLK
clk => address_to_the_ssram[3]~reg0.CLK
clk => address_to_the_ssram[2]~reg0.CLK
clk => address_to_the_ssram[1]~reg0.CLK
clk => address_to_the_ssram[0]~reg0.CLK
clk => d1_tristate_bridge_avalon_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => p1_address_to_the_ssram[0].DATAB
cpu_data_master_address_to_slave[1] => p1_address_to_the_ssram[1].DATAB
cpu_data_master_address_to_slave[2] => p1_address_to_the_ssram[2].DATAB
cpu_data_master_address_to_slave[3] => p1_address_to_the_ssram[3].DATAB
cpu_data_master_address_to_slave[4] => p1_address_to_the_ssram[4].DATAB
cpu_data_master_address_to_slave[5] => p1_address_to_the_ssram[5].DATAB
cpu_data_master_address_to_slave[6] => p1_address_to_the_ssram[6].DATAB
cpu_data_master_address_to_slave[7] => p1_address_to_the_ssram[7].DATAB
cpu_data_master_address_to_slave[8] => p1_address_to_the_ssram[8].DATAB
cpu_data_master_address_to_slave[9] => p1_address_to_the_ssram[9].DATAB
cpu_data_master_address_to_slave[10] => p1_address_to_the_ssram[10].DATAB
cpu_data_master_address_to_slave[11] => p1_address_to_the_ssram[11].DATAB
cpu_data_master_address_to_slave[12] => p1_address_to_the_ssram[12].DATAB
cpu_data_master_address_to_slave[13] => p1_address_to_the_ssram[13].DATAB
cpu_data_master_address_to_slave[14] => p1_address_to_the_ssram[14].DATAB
cpu_data_master_address_to_slave[15] => p1_address_to_the_ssram[15].DATAB
cpu_data_master_address_to_slave[16] => p1_address_to_the_ssram[16].DATAB
cpu_data_master_address_to_slave[17] => p1_address_to_the_ssram[17].DATAB
cpu_data_master_address_to_slave[18] => p1_address_to_the_ssram[18].DATAB
cpu_data_master_address_to_slave[19] => p1_address_to_the_ssram[19].DATAB
cpu_data_master_address_to_slave[20] => p1_address_to_the_ssram[20].DATAB
cpu_data_master_address_to_slave[21] => Equal0.IN0
cpu_data_master_address_to_slave[22] => Equal0.IN1
cpu_data_master_byteenable[0] => p1_bw_n_to_the_ssram~3.DATAB
cpu_data_master_byteenable[1] => p1_bw_n_to_the_ssram~2.DATAB
cpu_data_master_byteenable[2] => p1_bw_n_to_the_ssram~1.DATAB
cpu_data_master_byteenable[3] => p1_bw_n_to_the_ssram~0.DATAB
cpu_data_master_latency_counter[0] => LessThan0.IN6
cpu_data_master_latency_counter[1] => LessThan0.IN5
cpu_data_master_latency_counter[2] => LessThan0.IN4
cpu_data_master_read => ssram_s1_in_a_read_cycle~0.IN0
cpu_data_master_read => cpu_data_master_qualified_request_ssram_s1~0.IN1
cpu_data_master_read => cpu_data_master_requests_ssram_s1~0.IN0
cpu_data_master_write => ssram_s1_in_a_write_cycle.IN0
cpu_data_master_write => cpu_data_master_qualified_request_ssram_s1~1.IN1
cpu_data_master_write => cpu_data_master_requests_ssram_s1~0.IN1
cpu_data_master_writedata[0] => d1_outgoing_data_to_and_from_the_ssram[0].DATAIN
cpu_data_master_writedata[1] => d1_outgoing_data_to_and_from_the_ssram[1].DATAIN
cpu_data_master_writedata[2] => d1_outgoing_data_to_and_from_the_ssram[2].DATAIN
cpu_data_master_writedata[3] => d1_outgoing_data_to_and_from_the_ssram[3].DATAIN
cpu_data_master_writedata[4] => d1_outgoing_data_to_and_from_the_ssram[4].DATAIN
cpu_data_master_writedata[5] => d1_outgoing_data_to_and_from_the_ssram[5].DATAIN
cpu_data_master_writedata[6] => d1_outgoing_data_to_and_from_the_ssram[6].DATAIN
cpu_data_master_writedata[7] => d1_outgoing_data_to_and_from_the_ssram[7].DATAIN
cpu_data_master_writedata[8] => d1_outgoing_data_to_and_from_the_ssram[8].DATAIN
cpu_data_master_writedata[9] => d1_outgoing_data_to_and_from_the_ssram[9].DATAIN
cpu_data_master_writedata[10] => d1_outgoing_data_to_and_from_the_ssram[10].DATAIN
cpu_data_master_writedata[11] => d1_outgoing_data_to_and_from_the_ssram[11].DATAIN
cpu_data_master_writedata[12] => d1_outgoing_data_to_and_from_the_ssram[12].DATAIN
cpu_data_master_writedata[13] => d1_outgoing_data_to_and_from_the_ssram[13].DATAIN
cpu_data_master_writedata[14] => d1_outgoing_data_to_and_from_the_ssram[14].DATAIN
cpu_data_master_writedata[15] => d1_outgoing_data_to_and_from_the_ssram[15].DATAIN
cpu_data_master_writedata[16] => d1_outgoing_data_to_and_from_the_ssram[16].DATAIN
cpu_data_master_writedata[17] => d1_outgoing_data_to_and_from_the_ssram[17].DATAIN
cpu_data_master_writedata[18] => d1_outgoing_data_to_and_from_the_ssram[18].DATAIN
cpu_data_master_writedata[19] => d1_outgoing_data_to_and_from_the_ssram[19].DATAIN
cpu_data_master_writedata[20] => d1_outgoing_data_to_and_from_the_ssram[20].DATAIN
cpu_data_master_writedata[21] => d1_outgoing_data_to_and_from_the_ssram[21].DATAIN
cpu_data_master_writedata[22] => d1_outgoing_data_to_and_from_the_ssram[22].DATAIN
cpu_data_master_writedata[23] => d1_outgoing_data_to_and_from_the_ssram[23].DATAIN
cpu_data_master_writedata[24] => d1_outgoing_data_to_and_from_the_ssram[24].DATAIN
cpu_data_master_writedata[25] => d1_outgoing_data_to_and_from_the_ssram[25].DATAIN
cpu_data_master_writedata[26] => d1_outgoing_data_to_and_from_the_ssram[26].DATAIN
cpu_data_master_writedata[27] => d1_outgoing_data_to_and_from_the_ssram[27].DATAIN
cpu_data_master_writedata[28] => d1_outgoing_data_to_and_from_the_ssram[28].DATAIN
cpu_data_master_writedata[29] => d1_outgoing_data_to_and_from_the_ssram[29].DATAIN
cpu_data_master_writedata[30] => d1_outgoing_data_to_and_from_the_ssram[30].DATAIN
cpu_data_master_writedata[31] => d1_outgoing_data_to_and_from_the_ssram[31].DATAIN
cpu_instruction_master_address_to_slave[0] => p1_address_to_the_ssram[0].DATAA
cpu_instruction_master_address_to_slave[1] => p1_address_to_the_ssram[1].DATAA
cpu_instruction_master_address_to_slave[2] => p1_address_to_the_ssram[2].DATAA
cpu_instruction_master_address_to_slave[3] => p1_address_to_the_ssram[3].DATAA
cpu_instruction_master_address_to_slave[4] => p1_address_to_the_ssram[4].DATAA
cpu_instruction_master_address_to_slave[5] => p1_address_to_the_ssram[5].DATAA
cpu_instruction_master_address_to_slave[6] => p1_address_to_the_ssram[6].DATAA
cpu_instruction_master_address_to_slave[7] => p1_address_to_the_ssram[7].DATAA
cpu_instruction_master_address_to_slave[8] => p1_address_to_the_ssram[8].DATAA
cpu_instruction_master_address_to_slave[9] => p1_address_to_the_ssram[9].DATAA
cpu_instruction_master_address_to_slave[10] => p1_address_to_the_ssram[10].DATAA
cpu_instruction_master_address_to_slave[11] => p1_address_to_the_ssram[11].DATAA
cpu_instruction_master_address_to_slave[12] => p1_address_to_the_ssram[12].DATAA
cpu_instruction_master_address_to_slave[13] => p1_address_to_the_ssram[13].DATAA
cpu_instruction_master_address_to_slave[14] => p1_address_to_the_ssram[14].DATAA
cpu_instruction_master_address_to_slave[15] => p1_address_to_the_ssram[15].DATAA
cpu_instruction_master_address_to_slave[16] => p1_address_to_the_ssram[16].DATAA
cpu_instruction_master_address_to_slave[17] => p1_address_to_the_ssram[17].DATAA
cpu_instruction_master_address_to_slave[18] => p1_address_to_the_ssram[18].DATAA
cpu_instruction_master_address_to_slave[19] => p1_address_to_the_ssram[19].DATAA
cpu_instruction_master_address_to_slave[20] => p1_address_to_the_ssram[20].DATAA
cpu_instruction_master_address_to_slave[21] => Equal1.IN0
cpu_instruction_master_address_to_slave[22] => Equal1.IN1
cpu_instruction_master_latency_counter[0] => LessThan1.IN6
cpu_instruction_master_latency_counter[1] => LessThan1.IN5
cpu_instruction_master_latency_counter[2] => LessThan1.IN4
cpu_instruction_master_read => ssram_s1_in_a_read_cycle~1.IN0
cpu_instruction_master_read => cpu_instruction_master_qualified_request_ssram_s1~0.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_ssram_s1~1.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_ssram_s1~0.IN0
reset_n => tristate_bridge_avalon_slave_reg_firsttransfer.PRESET
reset_n => tristate_bridge_avalon_slave_arb_addend[0].PRESET
reset_n => tristate_bridge_avalon_slave_arb_addend[1].ACLR
reset_n => tristate_bridge_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => tristate_bridge_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_ssram_s1.ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[0].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[1].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[2].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[3].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[4].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[5].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[6].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[7].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[8].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[9].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[10].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[11].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[12].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[13].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[14].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[15].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[16].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[17].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[18].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[19].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[20].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[21].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[22].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[23].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[24].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[25].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[26].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[27].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[28].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[29].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[30].ACLR
reset_n => d1_outgoing_data_to_and_from_the_ssram[31].ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_ssram_s1.ACLR
reset_n => tristate_bridge_avalon_slave_slavearbiterlockenable.ACLR
reset_n => tristate_bridge_avalon_slave_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => outputenable_n_to_the_ssram~reg0.PRESET
reset_n => incoming_data_to_and_from_the_ssram[0]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[1]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[2]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[3]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[4]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[5]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[6]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[7]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[8]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[9]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[10]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[11]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[12]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[13]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[14]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[15]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[16]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[17]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[18]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[19]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[20]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[21]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[22]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[23]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[24]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[25]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[26]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[27]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[28]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[29]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[30]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_ssram[31]~reg0.ACLR
reset_n => d1_tristate_bridge_avalon_slave_end_xfer~reg0.PRESET
reset_n => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[0].ACLR
reset_n => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[1].ACLR
reset_n => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[2].ACLR
reset_n => cpu_instruction_master_read_data_valid_ssram_s1_shift_register[3].ACLR
reset_n => cpu_data_master_read_data_valid_ssram_s1_shift_register[0].ACLR
reset_n => cpu_data_master_read_data_valid_ssram_s1_shift_register[1].ACLR
reset_n => cpu_data_master_read_data_valid_ssram_s1_shift_register[2].ACLR
reset_n => cpu_data_master_read_data_valid_ssram_s1_shift_register[3].ACLR
reset_n => chipenable1_n_to_the_ssram~reg0.PRESET
reset_n => bwe_n_to_the_ssram~reg0.PRESET
reset_n => bw_n_to_the_ssram[0]~reg0.PRESET
reset_n => bw_n_to_the_ssram[1]~reg0.PRESET
reset_n => bw_n_to_the_ssram[2]~reg0.PRESET
reset_n => bw_n_to_the_ssram[3]~reg0.PRESET
reset_n => adsc_n_to_the_ssram~reg0.PRESET
reset_n => address_to_the_ssram[20]~reg0.ACLR
reset_n => address_to_the_ssram[19]~reg0.ACLR
reset_n => address_to_the_ssram[18]~reg0.ACLR
reset_n => address_to_the_ssram[17]~reg0.ACLR
reset_n => address_to_the_ssram[16]~reg0.ACLR
reset_n => address_to_the_ssram[15]~reg0.ACLR
reset_n => address_to_the_ssram[14]~reg0.ACLR
reset_n => address_to_the_ssram[13]~reg0.ACLR
reset_n => address_to_the_ssram[12]~reg0.ACLR
reset_n => address_to_the_ssram[11]~reg0.ACLR
reset_n => address_to_the_ssram[10]~reg0.ACLR
reset_n => address_to_the_ssram[9]~reg0.ACLR
reset_n => address_to_the_ssram[8]~reg0.ACLR
reset_n => address_to_the_ssram[7]~reg0.ACLR
reset_n => address_to_the_ssram[6]~reg0.ACLR
reset_n => address_to_the_ssram[5]~reg0.ACLR
reset_n => address_to_the_ssram[4]~reg0.ACLR
reset_n => address_to_the_ssram[3]~reg0.ACLR
reset_n => address_to_the_ssram[2]~reg0.ACLR
reset_n => address_to_the_ssram[1]~reg0.ACLR
reset_n => address_to_the_ssram[0]~reg0.ACLR
address_to_the_ssram[0] <= address_to_the_ssram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[1] <= address_to_the_ssram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[2] <= address_to_the_ssram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[3] <= address_to_the_ssram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[4] <= address_to_the_ssram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[5] <= address_to_the_ssram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[6] <= address_to_the_ssram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[7] <= address_to_the_ssram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[8] <= address_to_the_ssram[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[9] <= address_to_the_ssram[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[10] <= address_to_the_ssram[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[11] <= address_to_the_ssram[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[12] <= address_to_the_ssram[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[13] <= address_to_the_ssram[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[14] <= address_to_the_ssram[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[15] <= address_to_the_ssram[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[16] <= address_to_the_ssram[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[17] <= address_to_the_ssram[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[18] <= address_to_the_ssram[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[19] <= address_to_the_ssram[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ssram[20] <= address_to_the_ssram[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adsc_n_to_the_ssram <= adsc_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[0] <= bw_n_to_the_ssram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[1] <= bw_n_to_the_ssram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[2] <= bw_n_to_the_ssram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[3] <= bw_n_to_the_ssram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bwe_n_to_the_ssram <= bwe_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipenable1_n_to_the_ssram <= chipenable1_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_ssram_s1 <= tristate_bridge_avalon_slave_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_ssram_s1 <= cpu_data_master_qualified_request_ssram_s1~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_ssram_s1 <= cpu_data_master_read_data_valid_ssram_s1_shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_ssram_s1 <= cpu_data_master_requests_ssram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_ssram_s1 <= tristate_bridge_avalon_slave_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_ssram_s1 <= cpu_instruction_master_qualified_request_ssram_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_ssram_s1 <= cpu_instruction_master_read_data_valid_ssram_s1_shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_ssram_s1 <= cpu_instruction_master_requests_ssram_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_tristate_bridge_avalon_slave_end_xfer <= d1_tristate_bridge_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_and_from_the_ssram[0] <= data_to_and_from_the_ssram[0]~9
data_to_and_from_the_ssram[1] <= data_to_and_from_the_ssram[1]~31
data_to_and_from_the_ssram[2] <= data_to_and_from_the_ssram[2]~30
data_to_and_from_the_ssram[3] <= data_to_and_from_the_ssram[3]~29
data_to_and_from_the_ssram[4] <= data_to_and_from_the_ssram[4]~28
data_to_and_from_the_ssram[5] <= data_to_and_from_the_ssram[5]~27
data_to_and_from_the_ssram[6] <= data_to_and_from_the_ssram[6]~26
data_to_and_from_the_ssram[7] <= data_to_and_from_the_ssram[7]~25
data_to_and_from_the_ssram[8] <= data_to_and_from_the_ssram[8]~24
data_to_and_from_the_ssram[9] <= data_to_and_from_the_ssram[9]~23
data_to_and_from_the_ssram[10] <= data_to_and_from_the_ssram[10]~22
data_to_and_from_the_ssram[11] <= data_to_and_from_the_ssram[11]~21
data_to_and_from_the_ssram[12] <= data_to_and_from_the_ssram[12]~20
data_to_and_from_the_ssram[13] <= data_to_and_from_the_ssram[13]~19
data_to_and_from_the_ssram[14] <= data_to_and_from_the_ssram[14]~18
data_to_and_from_the_ssram[15] <= data_to_and_from_the_ssram[15]~17
data_to_and_from_the_ssram[16] <= data_to_and_from_the_ssram[16]~16
data_to_and_from_the_ssram[17] <= data_to_and_from_the_ssram[17]~15
data_to_and_from_the_ssram[18] <= data_to_and_from_the_ssram[18]~14
data_to_and_from_the_ssram[19] <= data_to_and_from_the_ssram[19]~13
data_to_and_from_the_ssram[20] <= data_to_and_from_the_ssram[20]~12
data_to_and_from_the_ssram[21] <= data_to_and_from_the_ssram[21]~11
data_to_and_from_the_ssram[22] <= data_to_and_from_the_ssram[22]~10
data_to_and_from_the_ssram[23] <= data_to_and_from_the_ssram[23]~8
data_to_and_from_the_ssram[24] <= data_to_and_from_the_ssram[24]~7
data_to_and_from_the_ssram[25] <= data_to_and_from_the_ssram[25]~6
data_to_and_from_the_ssram[26] <= data_to_and_from_the_ssram[26]~5
data_to_and_from_the_ssram[27] <= data_to_and_from_the_ssram[27]~4
data_to_and_from_the_ssram[28] <= data_to_and_from_the_ssram[28]~3
data_to_and_from_the_ssram[29] <= data_to_and_from_the_ssram[29]~2
data_to_and_from_the_ssram[30] <= data_to_and_from_the_ssram[30]~1
data_to_and_from_the_ssram[31] <= data_to_and_from_the_ssram[31]~0
incoming_data_to_and_from_the_ssram[0] <= incoming_data_to_and_from_the_ssram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[1] <= incoming_data_to_and_from_the_ssram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[2] <= incoming_data_to_and_from_the_ssram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[3] <= incoming_data_to_and_from_the_ssram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[4] <= incoming_data_to_and_from_the_ssram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[5] <= incoming_data_to_and_from_the_ssram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[6] <= incoming_data_to_and_from_the_ssram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[7] <= incoming_data_to_and_from_the_ssram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[8] <= incoming_data_to_and_from_the_ssram[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[9] <= incoming_data_to_and_from_the_ssram[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[10] <= incoming_data_to_and_from_the_ssram[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[11] <= incoming_data_to_and_from_the_ssram[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[12] <= incoming_data_to_and_from_the_ssram[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[13] <= incoming_data_to_and_from_the_ssram[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[14] <= incoming_data_to_and_from_the_ssram[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[15] <= incoming_data_to_and_from_the_ssram[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[16] <= incoming_data_to_and_from_the_ssram[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[17] <= incoming_data_to_and_from_the_ssram[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[18] <= incoming_data_to_and_from_the_ssram[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[19] <= incoming_data_to_and_from_the_ssram[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[20] <= incoming_data_to_and_from_the_ssram[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[21] <= incoming_data_to_and_from_the_ssram[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[22] <= incoming_data_to_and_from_the_ssram[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[23] <= incoming_data_to_and_from_the_ssram[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[24] <= incoming_data_to_and_from_the_ssram[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[25] <= incoming_data_to_and_from_the_ssram[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[26] <= incoming_data_to_and_from_the_ssram[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[27] <= incoming_data_to_and_from_the_ssram[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[28] <= incoming_data_to_and_from_the_ssram[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[29] <= incoming_data_to_and_from_the_ssram[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[30] <= incoming_data_to_and_from_the_ssram[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_data_to_and_from_the_ssram[31] <= incoming_data_to_and_from_the_ssram[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputenable_n_to_the_ssram <= outputenable_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|uart_s1_arbitrator:the_uart_s1
clk => d1_reasons_to_wait.CLK
clk => d1_uart_s1_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => uart_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => uart_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => uart_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN13
cpu_data_master_address_to_slave[6] => Equal0.IN14
cpu_data_master_address_to_slave[7] => Equal0.IN15
cpu_data_master_address_to_slave[8] => Equal0.IN16
cpu_data_master_address_to_slave[9] => Equal0.IN17
cpu_data_master_address_to_slave[10] => Equal0.IN18
cpu_data_master_address_to_slave[11] => Equal0.IN19
cpu_data_master_address_to_slave[12] => Equal0.IN0
cpu_data_master_address_to_slave[13] => Equal0.IN20
cpu_data_master_address_to_slave[14] => Equal0.IN21
cpu_data_master_address_to_slave[15] => Equal0.IN22
cpu_data_master_address_to_slave[16] => Equal0.IN23
cpu_data_master_address_to_slave[17] => Equal0.IN24
cpu_data_master_address_to_slave[18] => Equal0.IN1
cpu_data_master_address_to_slave[19] => Equal0.IN25
cpu_data_master_address_to_slave[20] => Equal0.IN26
cpu_data_master_address_to_slave[21] => Equal0.IN27
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_latency_counter[0] => Equal1.IN29
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_latency_counter[2] => Equal1.IN31
cpu_data_master_read => uart_s1_in_a_read_cycle.IN0
cpu_data_master_read => cpu_data_master_qualified_request_uart_s1~0.IN1
cpu_data_master_read => cpu_data_master_requests_uart_s1~0.IN0
cpu_data_master_write => uart_s1_in_a_write_cycle.IN0
cpu_data_master_write => cpu_data_master_requests_uart_s1~0.IN1
cpu_data_master_writedata[0] => uart_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => uart_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => uart_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => uart_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => uart_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => uart_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => uart_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => uart_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => uart_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => uart_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => uart_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => uart_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => uart_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => uart_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => uart_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => uart_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => uart_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_uart_s1_end_xfer~reg0.PRESET
uart_s1_dataavailable => uart_s1_dataavailable_from_sa.DATAIN
uart_s1_irq => uart_s1_irq_from_sa.DATAIN
uart_s1_readdata[0] => uart_s1_readdata_from_sa[0].DATAIN
uart_s1_readdata[1] => uart_s1_readdata_from_sa[1].DATAIN
uart_s1_readdata[2] => uart_s1_readdata_from_sa[2].DATAIN
uart_s1_readdata[3] => uart_s1_readdata_from_sa[3].DATAIN
uart_s1_readdata[4] => uart_s1_readdata_from_sa[4].DATAIN
uart_s1_readdata[5] => uart_s1_readdata_from_sa[5].DATAIN
uart_s1_readdata[6] => uart_s1_readdata_from_sa[6].DATAIN
uart_s1_readdata[7] => uart_s1_readdata_from_sa[7].DATAIN
uart_s1_readdata[8] => uart_s1_readdata_from_sa[8].DATAIN
uart_s1_readdata[9] => uart_s1_readdata_from_sa[9].DATAIN
uart_s1_readdata[10] => uart_s1_readdata_from_sa[10].DATAIN
uart_s1_readdata[11] => uart_s1_readdata_from_sa[11].DATAIN
uart_s1_readdata[12] => uart_s1_readdata_from_sa[12].DATAIN
uart_s1_readdata[13] => uart_s1_readdata_from_sa[13].DATAIN
uart_s1_readdata[14] => uart_s1_readdata_from_sa[14].DATAIN
uart_s1_readdata[15] => uart_s1_readdata_from_sa[15].DATAIN
uart_s1_readyfordata => uart_s1_readyfordata_from_sa.DATAIN
cpu_data_master_granted_uart_s1 <= cpu_data_master_qualified_request_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_uart_s1 <= cpu_data_master_qualified_request_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_uart_s1 <= cpu_data_master_read_data_valid_uart_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_uart_s1 <= cpu_data_master_requests_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_uart_s1_end_xfer <= d1_uart_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_begintransfer <= uart_s1_begins_xfer~0.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_chipselect <= cpu_data_master_qualified_request_uart_s1~1.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_dataavailable_from_sa <= uart_s1_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_irq_from_sa <= uart_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_read_n <= uart_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[0] <= uart_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[1] <= uart_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[2] <= uart_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[3] <= uart_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[4] <= uart_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[5] <= uart_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[6] <= uart_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[7] <= uart_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[8] <= uart_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[9] <= uart_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[10] <= uart_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[11] <= uart_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[12] <= uart_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[13] <= uart_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[14] <= uart_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readdata_from_sa[15] <= uart_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_readyfordata_from_sa <= uart_s1_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_write_n <= uart_s1_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|uart:the_uart
address[0] => address[0]~2.IN1
address[1] => address[1]~1.IN1
address[2] => address[2]~0.IN1
begintransfer => begintransfer~0.IN2
chipselect => chipselect~0.IN1
clk => clk~0.IN3
cts_n => cts_n~0.IN1
read_n => read_n~0.IN1
reset_n => reset_n~0.IN3
rxd => rxd~0.IN1
write_n => write_n~0.IN1
writedata[0] => writedata[0]~15.IN1
writedata[1] => writedata[1]~14.IN1
writedata[2] => writedata[2]~13.IN1
writedata[3] => writedata[3]~12.IN1
writedata[4] => writedata[4]~11.IN1
writedata[5] => writedata[5]~10.IN1
writedata[6] => writedata[6]~9.IN1
writedata[7] => writedata[7]~8.IN1
writedata[8] => writedata[8]~7.IN1
writedata[9] => writedata[9]~6.IN1
writedata[10] => writedata[10]~5.IN1
writedata[11] => writedata[11]~4.IN1
writedata[12] => writedata[12]~3.IN1
writedata[13] => writedata[13]~2.IN1
writedata[14] => writedata[14]~1.IN1
writedata[15] => writedata[15]~0.IN1
dataavailable <= uart_regs:the_uart_regs.dataavailable
irq <= uart_regs:the_uart_regs.irq
readdata[0] <= uart_regs:the_uart_regs.readdata
readdata[1] <= uart_regs:the_uart_regs.readdata
readdata[2] <= uart_regs:the_uart_regs.readdata
readdata[3] <= uart_regs:the_uart_regs.readdata
readdata[4] <= uart_regs:the_uart_regs.readdata
readdata[5] <= uart_regs:the_uart_regs.readdata
readdata[6] <= uart_regs:the_uart_regs.readdata
readdata[7] <= uart_regs:the_uart_regs.readdata
readdata[8] <= uart_regs:the_uart_regs.readdata
readdata[9] <= uart_regs:the_uart_regs.readdata
readdata[10] <= uart_regs:the_uart_regs.readdata
readdata[11] <= uart_regs:the_uart_regs.readdata
readdata[12] <= uart_regs:the_uart_regs.readdata
readdata[13] <= uart_regs:the_uart_regs.readdata
readdata[14] <= uart_regs:the_uart_regs.readdata
readdata[15] <= uart_regs:the_uart_regs.readdata
readyfordata <= uart_regs:the_uart_regs.readyfordata
rts_n <= uart_regs:the_uart_regs.rts_n
txd <= uart_tx:the_uart_tx.txd


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx
baud_divisor[0] => baud_rate_counter~9.DATAB
baud_divisor[1] => baud_rate_counter~8.DATAB
baud_divisor[2] => baud_rate_counter~7.DATAB
baud_divisor[3] => baud_rate_counter~6.DATAB
baud_divisor[4] => baud_rate_counter~5.DATAB
baud_divisor[5] => baud_rate_counter~4.DATAB
baud_divisor[6] => baud_rate_counter~3.DATAB
baud_divisor[7] => baud_rate_counter~2.DATAB
baud_divisor[8] => baud_rate_counter~1.DATAB
baud_divisor[9] => baud_rate_counter~0.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => do_load_shifter.CLK
clk => tx_ready~reg0.CLK
clk => tx_overrun~reg0.CLK
clk => tx_shift_empty~reg0.CLK
clk => baud_rate_counter[9].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[0].CLK
clk => baud_clk_en.CLK
clk => pre_txd.CLK
clk => txd~reg0.CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0].CLK
clk_en => do_load_shifter.ENA
clk_en => tx_ready~reg0.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[9].ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1].ENA
do_force_break => txd~0.IN1
reset_n => pre_txd.PRESET
reset_n => baud_clk_en.ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => tx_ready~reg0.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => baud_rate_counter[9].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[0].ACLR
status_wr_strobe => tx_overrun~1.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1
tx_overrun <= tx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= tx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_shift_empty <= tx_shift_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx
baud_divisor[0] => baud_divisor[0]~9.IN1
baud_divisor[1] => baud_divisor[1]~8.IN1
baud_divisor[2] => baud_divisor[2]~7.IN1
baud_divisor[3] => baud_divisor[3]~6.IN1
baud_divisor[4] => baud_divisor[4]~5.IN1
baud_divisor[5] => baud_divisor[5]~4.IN1
baud_divisor[6] => baud_divisor[6]~3.IN1
baud_divisor[7] => baud_divisor[7]~2.IN1
baud_divisor[8] => baud_divisor[8]~1.IN1
baud_divisor[9] => baud_divisor[9]~0.IN1
begintransfer => rx_rd_strobe_onset.IN0
clk => clk~0.IN2
clk_en => clk_en~0.IN1
reset_n => reset_n~0.IN2
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => rxd~0.IN1
status_wr_strobe => rx_overrun~1.OUTPUTSELECT
status_wr_strobe => break_detect~1.OUTPUTSELECT
status_wr_strobe => framing_error~1.OUTPUTSELECT
break_detect <= break_detect~reg0.DB_MAX_OUTPUT_PORT_TYPE
framing_error <= framing_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_error <= <GND>
rx_char_ready <= rx_char_ready~3.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_overrun <= rx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|uart_rx_stimulus_source:the_uart_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
baud_divisor[7] => ~NO_FANOUT~
baud_divisor[8] => ~NO_FANOUT~
baud_divisor[9] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN
source_rxd <= rxd.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs
address[0] => Equal0.IN1
address[0] => Equal1.IN2
address[0] => Equal2.IN0
address[0] => Equal3.IN2
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN2
address[1] => Equal3.IN0
address[2] => Equal0.IN2
address[2] => Equal1.IN0
address[2] => Equal2.IN1
address[2] => Equal3.IN1
break_detect => selected_read_data~26.IN1
break_detect => qualified_irq~9.IN1
break_detect => status_reg[8].IN1
chipselect => control_wr_strobe~0.IN1
chipselect => rx_rd_strobe~0.IN0
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => irq~reg0.CLK
clk => tx_data[7]~reg0.CLK
clk => tx_data[6]~reg0.CLK
clk => tx_data[5]~reg0.CLK
clk => tx_data[4]~reg0.CLK
clk => tx_data[3]~reg0.CLK
clk => tx_data[2]~reg0.CLK
clk => tx_data[1]~reg0.CLK
clk => tx_data[0]~reg0.CLK
clk => control_reg[12].CLK
clk => control_reg[11].CLK
clk => control_reg[10].CLK
clk => control_reg[9].CLK
clk => control_reg[8].CLK
clk => control_reg[7].CLK
clk => control_reg[6].CLK
clk => control_reg[5].CLK
clk => control_reg[4].CLK
clk => control_reg[3].CLK
clk => control_reg[2].CLK
clk => control_reg[1].CLK
clk => control_reg[0].CLK
clk => cts_status_bit.CLK
clk => delayed_unxcts_status_bitxx5.CLK
clk => dcts_status_bit.CLK
clk => d1_rx_char_ready.CLK
clk => d1_tx_ready.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => cts_status_bit.ENA
clk_en => delayed_unxcts_status_bitxx5.ENA
clk_en => dcts_status_bit.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
cts_n => cts_status_bit.DATAIN
framing_error => selected_read_data~25.IN1
framing_error => qualified_irq~11.IN1
framing_error => any_error~2.IN1
parity_error => selected_read_data~24.IN1
parity_error => qualified_irq~13.IN1
parity_error => any_error~1.IN1
read_n => rx_rd_strobe~0.IN1
reset_n => dcts_status_bit.ACLR
reset_n => delayed_unxcts_status_bitxx5.ACLR
reset_n => cts_status_bit.PRESET
reset_n => tx_data[0]~reg0.ACLR
reset_n => tx_data[1]~reg0.ACLR
reset_n => tx_data[2]~reg0.ACLR
reset_n => tx_data[3]~reg0.ACLR
reset_n => tx_data[4]~reg0.ACLR
reset_n => tx_data[5]~reg0.ACLR
reset_n => tx_data[6]~reg0.ACLR
reset_n => tx_data[7]~reg0.ACLR
reset_n => d1_tx_ready.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => irq~reg0.ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => control_reg[12].ACLR
reset_n => control_reg[11].ACLR
reset_n => control_reg[10].ACLR
reset_n => control_reg[9].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[0].ACLR
rx_char_ready => selected_read_data~31.IN1
rx_char_ready => qualified_irq~15.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data~0.IN1
rx_data[1] => selected_read_data~1.IN1
rx_data[2] => selected_read_data~2.IN1
rx_data[3] => selected_read_data~3.IN1
rx_data[4] => selected_read_data~4.IN1
rx_data[5] => selected_read_data~5.IN1
rx_data[6] => selected_read_data~6.IN1
rx_data[7] => selected_read_data~7.IN1
rx_overrun => selected_read_data~27.IN1
rx_overrun => qualified_irq~7.IN1
rx_overrun => any_error~0.IN0
tx_overrun => selected_read_data~28.IN1
tx_overrun => qualified_irq~5.IN1
tx_overrun => any_error~0.IN1
tx_ready => selected_read_data~30.IN1
tx_ready => qualified_irq~17.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => qualified_irq~3.IN1
tx_shift_empty => selected_read_data~29.IN1
write_n => control_wr_strobe~0.IN0
writedata[0] => tx_data[0]~reg0.DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => tx_data[1]~reg0.DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => tx_data[2]~reg0.DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => tx_data[3]~reg0.DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => tx_data[4]~reg0.DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => tx_data[5]~reg0.DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => tx_data[6]~reg0.DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => tx_data[7]~reg0.DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => control_reg[10].DATAIN
writedata[11] => control_reg[11].DATAIN
writedata[12] => control_reg[12].DATAIN
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
baud_divisor[0] <= <GND>
baud_divisor[1] <= <GND>
baud_divisor[2] <= <VCC>
baud_divisor[3] <= <GND>
baud_divisor[4] <= <GND>
baud_divisor[5] <= <VCC>
baud_divisor[6] <= <VCC>
baud_divisor[7] <= <GND>
baud_divisor[8] <= <VCC>
baud_divisor[9] <= <VCC>
dataavailable <= d1_rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
do_force_break <= control_reg[9].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= d1_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
rts_n <= control_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rx_rd_strobe <= rx_rd_strobe~1.DB_MAX_OUTPUT_PORT_TYPE
status_wr_strobe <= status_wr_strobe~0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_wr_strobe <= tx_wr_strobe~0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_70_D5M_XVGA|DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


