

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Mon Sep  4 23:10:34 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      150|      150|         8|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 11 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 12 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten19"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i8 %indvar_flatten19" [bert_layer.cpp:46]   --->   Operation 18 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp_eq  i8 %indvar_flatten19_load, i8 144" [bert_layer.cpp:46]   --->   Operation 19 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln46_1 = add i8 %indvar_flatten19_load, i8 1" [bert_layer.cpp:46]   --->   Operation 20 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc30.i, void %for.inc.i17.preheader.exitStub" [bert_layer.cpp:46]   --->   Operation 21 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j1_load = load i4 %j1" [bert_layer.cpp:47]   --->   Operation 22 'load' 'j1_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [bert_layer.cpp:46]   --->   Operation 23 'load' 'i2_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln46 = add i4 %i2_load, i4 1" [bert_layer.cpp:46]   --->   Operation 24 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln47 = icmp_eq  i4 %j1_load, i4 12" [bert_layer.cpp:47]   --->   Operation 25 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i4 0, i4 %j1_load" [bert_layer.cpp:46]   --->   Operation 26 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i4 %add_ln46, i4 %i2_load" [bert_layer.cpp:46]   --->   Operation 27 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln46_1" [bert_layer.cpp:46]   --->   Operation 28 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast9_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln46_1, i32 2, i32 3" [bert_layer.cpp:46]   --->   Operation 29 'partselect' 'p_cast9_mid2_v' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%switch_ln51 = switch i2 %trunc_ln46, void %arrayidx211.i30.case.3, i2 0, void %arrayidx211.i30.case.0, i2 1, void %arrayidx211.i30.case.1, i2 2, void %arrayidx211.i30.case.2" [bert_layer.cpp:51]   --->   Operation 30 'switch' 'switch_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.95>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %select_ln46, i4 1" [bert_layer.cpp:47]   --->   Operation 31 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %add_ln46_1, i8 %indvar_flatten19" [bert_layer.cpp:47]   --->   Operation 32 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln47 = store i4 %select_ln46_1, i4 %i2" [bert_layer.cpp:47]   --->   Operation 33 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln47 = store i4 %add_ln47, i4 %j1" [bert_layer.cpp:47]   --->   Operation 34 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc27.i" [bert_layer.cpp:47]   --->   Operation 35 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast9_mid2_v, i4 0" [bert_layer.cpp:49]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast9_mid2_v, i2 0" [bert_layer.cpp:49]   --->   Operation 37 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %tmp_28" [bert_layer.cpp:49]   --->   Operation 38 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49 = sub i6 %tmp_s, i6 %zext_ln49" [bert_layer.cpp:49]   --->   Operation 39 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i4 %select_ln46" [bert_layer.cpp:49]   --->   Operation 40 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln49 = add i6 %sub_ln49, i6 %zext_ln49_1" [bert_layer.cpp:49]   --->   Operation 41 'add' 'add_ln49' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i6 %add_ln49" [bert_layer.cpp:49]   --->   Operation 42 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 43 'getelementptr' 'v84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 44 'getelementptr' 'v84_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 45 'getelementptr' 'v84_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln49_2" [bert_layer.cpp:49]   --->   Operation 46 'getelementptr' 'v84_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:49]   --->   Operation 47 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:49]   --->   Operation 48 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:49]   --->   Operation 49 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:49]   --->   Operation 50 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:49]   --->   Operation 51 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:49]   --->   Operation 52 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:49]   --->   Operation 53 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:49]   --->   Operation 54 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%v36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln46" [bert_layer.cpp:50]   --->   Operation 55 'mux' 'v36' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 56 [4/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 56 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 57 [3/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 57 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 58 [2/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 58 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [bert_layer.cpp:48]   --->   Operation 61 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [bert_layer.cpp:47]   --->   Operation 62 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/4] (5.70ns)   --->   "%v37 = fmul i32 %v36, i32 0.125" [bert_layer.cpp:50]   --->   Operation 63 'fmul' 'v37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_2_addr" [bert_layer.cpp:51]   --->   Operation 64 'store' 'store_ln51' <Predicate = (trunc_ln46 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 65 'br' 'br_ln51' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_1_addr" [bert_layer.cpp:51]   --->   Operation 66 'store' 'store_ln51' <Predicate = (trunc_ln46 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 67 'br' 'br_ln51' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_addr" [bert_layer.cpp:51]   --->   Operation 68 'store' 'store_ln51' <Predicate = (trunc_ln46 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 69 'br' 'br_ln51' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %v37, i6 %v84_3_addr" [bert_layer.cpp:51]   --->   Operation 70 'store' 'store_ln51' <Predicate = (trunc_ln46 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx211.i30.exit" [bert_layer.cpp:51]   --->   Operation 71 'br' 'br_ln51' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j1') [5]  (0 ns)
	'load' operation ('j1_load', bert_layer.cpp:47) on local variable 'j1' [18]  (0 ns)
	'icmp' operation ('icmp_ln47', bert_layer.cpp:47) [23]  (1.3 ns)
	'select' operation ('select_ln46', bert_layer.cpp:46) [24]  (1.02 ns)
	'add' operation ('add_ln47', bert_layer.cpp:47) [61]  (1.74 ns)
	'store' operation ('store_ln47', bert_layer.cpp:47) of variable 'add_ln47', bert_layer.cpp:47 on local variable 'j1' [64]  (1.59 ns)

 <State 2>: 6.75ns
The critical path consists of the following:
	'sub' operation ('sub_ln49', bert_layer.cpp:49) [31]  (0 ns)
	'add' operation ('add_ln49', bert_layer.cpp:49) [33]  (3.49 ns)
	'getelementptr' operation ('v84_addr', bert_layer.cpp:49) [35]  (0 ns)
	'load' operation ('v84_load', bert_layer.cpp:49) on array 'v84' [41]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'load' operation ('v84_load', bert_layer.cpp:49) on array 'v84' [41]  (3.25 ns)
	'mux' operation ('v36', bert_layer.cpp:50) [45]  (1.83 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v37', bert_layer.cpp:50) [46]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v37', bert_layer.cpp:50) [46]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v37', bert_layer.cpp:50) [46]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v37', bert_layer.cpp:50) [46]  (5.7 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln51', bert_layer.cpp:51) of variable 'v37', bert_layer.cpp:50 on array 'v84_2' [49]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
