

================================================================
== Vivado HLS Report for 'mnist_lstm'
================================================================
* Date:           Fri Mar 28 13:00:18 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  16980|  16980|  16739|  16739| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-------+-------+-------+-------+---------+
        |                         |                      |    Latency    |    Interval   | Pipeline|
        |         Instance        |        Module        |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------+----------------------+-------+-------+-------+-------+---------+
        |infer_U0                 |infer                 |  16738|  16738|  16738|  16738|   none  |
        |mnist_lstm_Loop_1_pr_U0  |mnist_lstm_Loop_1_pr  |    241|    241|    241|    241|   none  |
        |mnist_lstm_Loop_2_pr_U0  |mnist_lstm_Loop_2_pr  |      4|      4|      4|      4|   none  |
        +-------------------------+----------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        0|      -|      10|     88|
|Instance         |      191|    177|   33559|  38446|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      192|    177|   33569|  38536|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       68|     80|      31|     72|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+-------+-------+
    |infer_U0                 |infer                 |      191|    177|  32525|  37127|
    |mnist_lstm_Loop_1_pr_U0  |mnist_lstm_Loop_1_pr  |        0|      0|    959|   1169|
    |mnist_lstm_Loop_2_pr_U0  |mnist_lstm_Loop_2_pr  |        0|      0|     75|    150|
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Total                    |                      |      191|    177|  33559|  38446|
    +-------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |img_dat_U  |mnist_lstm_img_dat  |        1|  0|   0|   224|   32|     2|        14336|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                    |        1|  0|   0|   224|   32|     2|        14336|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +-----------+---------+---+----+------+-----+---------+
    |    Name   | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------+---------+---+----+------+-----+---------+
    |res_0_c_U  |        0|  5|  44|     2|   32|       64|
    |res_1_c_U  |        0|  5|  44|     2|   32|       64|
    +-----------+---------+---+----+------+-----+---------+
    |Total      |        0| 10|  88|     4|   64|      128|
    +-----------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|in_r_TDATA    |  in |   32|    axis    |   in_data_V  |    pointer   |
|in_r_TKEEP    |  in |    4|    axis    |   in_keep_V  |    pointer   |
|in_r_TSTRB    |  in |    4|    axis    |   in_strb_V  |    pointer   |
|in_r_TUSER    |  in |    1|    axis    |   in_user_V  |    pointer   |
|in_r_TLAST    |  in |    1|    axis    |   in_last_V  |    pointer   |
|in_r_TID      |  in |    1|    axis    |    in_id_V   |    pointer   |
|in_r_TDEST    |  in |    1|    axis    |   in_dest_V  |    pointer   |
|in_r_TVALID   |  in |    1|    axis    |   in_dest_V  |    pointer   |
|in_r_TREADY   | out |    1|    axis    |   in_dest_V  |    pointer   |
|out_r_TDATA   | out |   32|    axis    |  out_data_V  |    pointer   |
|out_r_TKEEP   | out |    4|    axis    |  out_keep_V  |    pointer   |
|out_r_TSTRB   | out |    4|    axis    |  out_strb_V  |    pointer   |
|out_r_TUSER   | out |    1|    axis    |  out_user_V  |    pointer   |
|out_r_TLAST   | out |    1|    axis    |  out_last_V  |    pointer   |
|out_r_TID     | out |    1|    axis    |   out_id_V   |    pointer   |
|out_r_TDEST   | out |    1|    axis    |  out_dest_V  |    pointer   |
|out_r_TVALID  | out |    1|    axis    |  out_dest_V  |    pointer   |
|out_r_TREADY  |  in |    1|    axis    |  out_dest_V  |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

