{
  "DESIGN_NAME": "lowpass",
  "VERILOG_FILES": ["dir::lowpass.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}
