<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Mips/TargetInfo/MipsTargetInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ade3e9027c4a59e8bb8d540eb1bd7c25.html">Mips</a></li><li class="navelem"><a class="el" href="dir_f3dbcc5927085a619dae30a12ee3e3cb.html">TargetInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MipsTargetInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MipsTargetInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- MipsTargetInfo.cpp - Mips Target Implementation -------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsTargetInfo_8h.html">TargetInfo/MipsTargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae1085e8b78488d297817a12fc83bdc9c">   13</a></span>&#160;<a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="namespacellvm.html#ae1085e8b78488d297817a12fc83bdc9c">llvm::getTheMipsTarget</a>() {</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1Target.html">Target</a> TheMipsTarget;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;  <span class="keywordflow">return</span> TheMipsTarget;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;}</div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab29a681e18ae67ad0a2b1b11d90e26e8">   17</a></span>&#160;<a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="namespacellvm.html#ab29a681e18ae67ad0a2b1b11d90e26e8">llvm::getTheMipselTarget</a>() {</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1Target.html">Target</a> TheMipselTarget;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;  <span class="keywordflow">return</span> TheMipselTarget;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;}</div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1b3f95a24efe3a14dff4abd78d0cde0a">   21</a></span>&#160;<a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="namespacellvm.html#a1b3f95a24efe3a14dff4abd78d0cde0a">llvm::getTheMips64Target</a>() {</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1Target.html">Target</a> TheMips64Target;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <span class="keywordflow">return</span> TheMips64Target;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;}</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm.html#a9839e41c59d1b249e03677b59d1a96ff">   25</a></span>&#160;<a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="namespacellvm.html#a9839e41c59d1b249e03677b59d1a96ff">llvm::getTheMips64elTarget</a>() {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1Target.html">Target</a> TheMips64elTarget;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keywordflow">return</span> TheMips64elTarget;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;}</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="MipsTargetInfo_8cpp.html#a5f12a0bb471ae891b1b8f5e4e059ed71">   30</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="MipsTargetInfo_8cpp.html#a5f12a0bb471ae891b1b8f5e4e059ed71">LLVMInitializeMipsTargetInfo</a>() {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="structllvm_1_1RegisterTarget.html">RegisterTarget</a>&lt;<a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a867c596b0454c5bbeeb1ff490b9d70bc">Triple::mips</a>,</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                 <span class="comment">/*HasJIT=*/</span><span class="keyword">true</span>&gt;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;      <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>(<a class="code" href="namespacellvm.html#ae1085e8b78488d297817a12fc83bdc9c">getTheMipsTarget</a>(), <span class="stringliteral">&quot;mips&quot;</span>, <span class="stringliteral">&quot;MIPS (32-bit big endian)&quot;</span>, <span class="stringliteral">&quot;Mips&quot;</span>);</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="structllvm_1_1RegisterTarget.html">RegisterTarget</a>&lt;<a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a5fb4823bc5bbdad4684399b118ccace8">Triple::mipsel</a>,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                 <span class="comment">/*HasJIT=*/</span><span class="keyword">true</span>&gt;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;      <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>(<a class="code" href="namespacellvm.html#ab29a681e18ae67ad0a2b1b11d90e26e8">getTheMipselTarget</a>(), <span class="stringliteral">&quot;mipsel&quot;</span>, <span class="stringliteral">&quot;MIPS (32-bit little endian)&quot;</span>, <span class="stringliteral">&quot;Mips&quot;</span>);</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="structllvm_1_1RegisterTarget.html">RegisterTarget</a>&lt;<a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a9ff8c8868a9f1892ce3f896e7f0fe1e5">Triple::mips64</a>,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                 <span class="comment">/*HasJIT=*/</span><span class="keyword">true</span>&gt;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;      A(<a class="code" href="namespacellvm.html#a1b3f95a24efe3a14dff4abd78d0cde0a">getTheMips64Target</a>(), <span class="stringliteral">&quot;mips64&quot;</span>, <span class="stringliteral">&quot;MIPS (64-bit big endian)&quot;</span>, <span class="stringliteral">&quot;Mips&quot;</span>);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="structllvm_1_1RegisterTarget.html">RegisterTarget</a>&lt;<a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154ae60fc4f421b40b84a536b24fc2a1919f">Triple::mips64el</a>,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                 <span class="comment">/*HasJIT=*/</span><span class="keyword">true</span>&gt;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>(<a class="code" href="namespacellvm.html#a9839e41c59d1b249e03677b59d1a96ff">getTheMips64elTarget</a>(), <span class="stringliteral">&quot;mips64el&quot;</span>, <span class="stringliteral">&quot;MIPS (64-bit little endian)&quot;</span>,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="stringliteral">&quot;Mips&quot;</span>);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aLocalizer_8cpp_html_a428090a453f41a199ef67fc3f2179fbc"><div class="ttname"><a href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a></div><div class="ttdeci">Move duplicate certain instructions close to their use</div><div class="ttdef"><b>Definition:</b> <a href="Localizer_8cpp_source.html#l00032">Localizer.cpp:32</a></div></div>
<div class="ttc" id="aAMDGPUPropagateAttributes_8cpp_html_a89aee22a588785ca0c0755b95871b79e"><div class="ttname"><a href="AMDGPUPropagateAttributes_8cpp.html#a89aee22a588785ca0c0755b95871b79e">functions</a></div><div class="ttdeci">amdgpu propagate attributes Late propagate attributes from kernels to functions</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPropagateAttributes_8cpp_source.html#l00196">AMDGPUPropagateAttributes.cpp:196</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a7d6a42b5e611ba278973ae2d22527175"><div class="ttname"><a href="Relocation_8txt.html#a7d6a42b5e611ba278973ae2d22527175">ABI</a></div><div class="ttdeci">Generic address nodes are lowered to some combination of target independent and machine specific ABI</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00034">Relocation.txt:34</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_aa660bb6aec19f6cb361a36080a776dfb"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#aa660bb6aec19f6cb361a36080a776dfb">is</a></div><div class="ttdeci">should just be implemented with a CLZ instruction Since there are other e that share this it would be best to implement this in a target independent as zero is the default value for the binary encoder e add r0 add r5 Register operands should be distinct That is</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00725">README.txt:725</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a86a8d7c35fb9eeb53412ca9bca388e99"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a86a8d7c35fb9eeb53412ca9bca388e99">as</a></div><div class="ttdeci">compiles conv shl5 shl ret i32 or10 it would be better as</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00615">README.txt:615</a></div></div>
<div class="ttc" id="alib_2Target_2WebAssembly_2README_8txt_html_a2ff42d8940320394fe7c9ebefd235621"><div class="ttname"><a href="lib_2Target_2WebAssembly_2README_8txt.html#a2ff42d8940320394fe7c9ebefd235621">constant</a></div><div class="ttdeci">we should consider alternate ways to model stack dependencies Lots of things could be done in WebAssemblyTargetTransformInfo cpp there are numerous optimization related hooks that can be overridden in WebAssemblyTargetLowering Instead of the OptimizeReturned which should consider preserving the returned attribute through to MachineInstrs and extending the MemIntrinsicResults pass to do this optimization on calls too That would also let the WebAssemblyPeephole pass clean up dead defs for such as it does for stores Consider implementing and or getMachineCombinerPatterns Find a clean way to fix the problem which leads to the Shrink Wrapping pass being run after the WebAssembly PEI pass When setting multiple variables to the same constant</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2WebAssembly_2README_8txt_source.html#l00091">README.txt:91</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aREADME__P9_8txt_html_af9ce2a43307dff54d7c53b165d8ed194"><div class="ttname"><a href="README__P9_8txt.html#af9ce2a43307dff54d7c53b165d8ed194">intrinsic</a></div><div class="ttdeci">QP Compare Ordered outs ins xscmpudp No intrinsic</div><div class="ttdef"><b>Definition:</b> <a href="README__P9_8txt_source.html#l00303">README_P9.txt:303</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_abb4ce3bc3096a12d4b93460bf78bcf95"><div class="ttname"><a href="README-SSE_8txt.html#abb4ce3bc3096a12d4b93460bf78bcf95">it</a></div><div class="ttdeci">into xmm2 addss xmm2 xmm1 xmm3 addss xmm3 movaps xmm0 unpcklps xmm0 ret seems silly when it could just be one addps Expand libm rounding functions main should enable SSE DAZ mode and other fast SSE modes Think about doing i64 math in SSE regs on x86 This testcase should have no SSE instructions in it</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00081">README-SSE.txt:81</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac86babb598befe37e9063b005ccda6a0"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac86babb598befe37e9063b005ccda6a0">zero</a></div><div class="ttdeci">We currently generate a but we really shouldn eax ecx xorl edx divl ecx eax divl ecx movl eax ret A similar code sequence works for division We currently compile i32 v2 eax eax jo LBB1_2 atomic and others It is also currently not done for read modify write instructions It is also current not done if the OF or CF flags are needed The shift operators have the complication that when the shift count is zero</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l01277">README.txt:1277</a></div></div>
<div class="ttc" id="aSIOptimizeExecMasking_8cpp_html_a41f299460d380acb533b0d91dca4d45a"><div class="ttname"><a href="SIOptimizeExecMasking_8cpp.html#a41f299460d380acb533b0d91dca4d45a">operations</a></div><div class="ttdeci">SI optimize exec mask operations</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMasking_8cpp_source.html#l00086">SIOptimizeExecMasking.cpp:86</a></div></div>
<div class="ttc" id="aAMDGPUReplaceLDSUseWithPointer_8cpp_html_a9c3943160b95cc42ca8f6e04e6d4e9b6"><div class="ttname"><a href="AMDGPUReplaceLDSUseWithPointer_8cpp.html#a9c3943160b95cc42ca8f6e04e6d4e9b6">pointer</a></div><div class="ttdeci">Replace within non kernel function use of LDS with pointer</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00631">AMDGPUReplaceLDSUseWithPointer.cpp:631</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00149">TargetRegistry.h:149</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a0cd314eb6ec4d97be014a36348d9dff0"><div class="ttname"><a href="README-SSE_8txt.html#a0cd314eb6ec4d97be014a36348d9dff0">uses</a></div><div class="ttdeci">This might compile to this xmm1 xorps xmm0 movss xmm0 ret Now consider if the code caused xmm1 to get spilled This might produce this xmm1 movaps xmm0 movaps xmm1 movss xmm0 ret since the reload is only used by these we could fold it into the uses</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00258">README-SSE.txt:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a4a6621856674f376740a1ba6efd809e3"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a4a6621856674f376740a1ba6efd809e3">llvm::tgtok::Code</a></div><div class="ttdeci">@ Code</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">llvm::MipsISD::Lo</a></div><div class="ttdeci">@ Lo</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00079">MipsISelLowering.h:79</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a212ca05f84fc8c724e6ab18ed754fc98"><div class="ttname"><a href="Relocation_8txt.html#a212ca05f84fc8c724e6ab18ed754fc98">example</a></div><div class="ttdeci">Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For example</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00038">Relocation.txt:38</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a91f4469a9d29e354421494afd4ba466d"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a91f4469a9d29e354421494afd4ba466d">to</a></div><div class="ttdeci">Should compile to</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00449">README.txt:449</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_add71801b35be0fc55386370f571068fb"><div class="ttname"><a href="lib_2Target_2README_8txt.html#add71801b35be0fc55386370f571068fb">i8</a></div><div class="ttdeci">Clang compiles this i8</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00504">README.txt:504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00868">SIDefines.h:868</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_af84fbbd129a1fbd3981dfbe6f607ddf4"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#af84fbbd129a1fbd3981dfbe6f607ddf4">at</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional ldr LCPI1_0 ldr ldr tst movne lsr ldr LCPI1_1 and r0 bx lr it saves an instruction and a register It might be profitable to cse MOVi16 if there are lots of bit immediates with the same bottom half Robert Muth started working on an alternate jump table implementation that does not put the tables in line in the text This is more like the llvm default jump table implementation This might be useful sometime Several revisions of patches are on the mailing beginning at</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00582">README.txt:582</a></div></div>
<div class="ttc" id="alib_2Target_2WebAssembly_2README_8txt_html_a3828c493031579f0c68587b19619f7e2"><div class="ttname"><a href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a></div><div class="ttdeci">we should consider alternate ways to model stack dependencies Lots of things could be done in WebAssemblyTargetTransformInfo cpp there are numerous optimization related hooks that can be overridden in WebAssemblyTargetLowering Instead of the OptimizeReturned which should consider preserving the returned attribute through to MachineInstrs and extending the MemIntrinsicResults pass to do this optimization on calls too That would also let the WebAssemblyPeephole pass clean up dead defs for such as it does for stores Consider implementing and or getMachineCombinerPatterns Find a clean way to fix the problem which leads to the Shrink Wrapping pass being run after the WebAssembly PEI pass When setting multiple variables to the same we currently get code like const It could be done with a smaller encoding like local tee $pop5 local $pop6 WebAssembly registers are implicitly initialized to zero Explicit zeroing is therefore often redundant and could be optimized away Small indices may use smaller encodings than large indices WebAssemblyRegColoring and or WebAssemblyRegRenumbering should sort registers according to their usage frequency to maximize the usage of smaller encodings Many cases of irreducible control flow could be transformed more optimally than via the transform in WebAssemblyFixIrreducibleControlFlow cpp It may also be worthwhile to do transforms before register particularly when duplicating to allow register coloring to be aware of the duplication WebAssemblyRegStackify could use AliasAnalysis to reorder loads and stores more aggressively WebAssemblyRegStackify is currently a greedy algorithm This means that</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2WebAssembly_2README_8txt_source.html#l00130">README.txt:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1lltok_html_af353621f14cb4b4b3af5ffaff84076b1af6b233c12b6971f63e8d302d8cd9d362"><div class="ttname"><a href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1af6b233c12b6971f63e8d302d8cd9d362">llvm::lltok::less</a></div><div class="ttdeci">@ less</div><div class="ttdef"><b>Definition:</b> <a href="LLToken_8h_source.html#l00032">LLToken.h:32</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a7d7452607c1ef42f1fccbb83ac7cba6d"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a7d7452607c1ef42f1fccbb83ac7cba6d">handle</a></div><div class="ttdeci">then ret i32 result Tail recursion elimination should handle</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00355">README.txt:355</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_a0aa3d83b100058ffd7399364d6b76b5d"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a></div><div class="ttdeci">We currently generate a but we really shouldn eax ecx xorl edx divl ecx eax divl ecx movl eax ret A similar code sequence works for division We currently compile i32 v2 eax eax jo LBB1_2 and</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l01271">README.txt:1271</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a9ff8c8868a9f1892ce3f896e7f0fe1e5"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a9ff8c8868a9f1892ce3f896e7f0fe1e5">llvm::Triple::mips64</a></div><div class="ttdeci">@ mips64</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00066">Triple.h:66</a></div></div>
<div class="ttc" id="aRISCVExpandPseudoInsts_8cpp_html_aaf994d4589bcfc68408e1adccd544c48"><div class="ttname"><a href="RISCVExpandPseudoInsts_8cpp.html#aaf994d4589bcfc68408e1adccd544c48">pseudo</a></div><div class="ttdeci">riscv prera expand pseudo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVExpandPseudoInsts_8cpp_source.html#l00432">RISCVExpandPseudoInsts.cpp:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1LegalityPredicates_html_a6fef38ab5d0c9c582fe6cae7d8badf5f"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a6fef38ab5d0c9c582fe6cae7d8badf5f">llvm::LegalityPredicates::any</a></div><div class="ttdeci">Predicate any(Predicate P0, Predicate P1)</div><div class="ttdoc">True iff P0 or P1 are true.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00241">LegalizerInfo.h:241</a></div></div>
<div class="ttc" id="alib_2Target_2WebAssembly_2README_8txt_html_aa10ed15e46ac1ab65d947f018f9bad45"><div class="ttname"><a href="lib_2Target_2WebAssembly_2README_8txt.html#aa10ed15e46ac1ab65d947f018f9bad45">extended</a></div><div class="ttdeci">we should consider alternate ways to model stack dependencies Lots of things could be done in WebAssemblyTargetTransformInfo cpp there are numerous optimization related hooks that can be overridden in WebAssemblyTargetLowering Instead of the OptimizeReturned which should consider preserving the returned attribute through to MachineInstrs and extending the MemIntrinsicResults pass to do this optimization on calls too That would also let the WebAssemblyPeephole pass clean up dead defs for such as it does for stores Consider implementing and or getMachineCombinerPatterns Find a clean way to fix the problem which leads to the Shrink Wrapping pass being run after the WebAssembly PEI pass When setting multiple variables to the same we currently get code like const It could be done with a smaller encoding like local tee $pop5 local $pop6 WebAssembly registers are implicitly initialized to zero Explicit zeroing is therefore often redundant and could be optimized away Small indices may use smaller encodings than large indices WebAssemblyRegColoring and or WebAssemblyRegRenumbering should sort registers according to their usage frequency to maximize the usage of smaller encodings Many cases of irreducible control flow could be transformed more optimally than via the transform in WebAssemblyFixIrreducibleControlFlow cpp It may also be worthwhile to do transforms before register particularly when duplicating to allow register coloring to be aware of the duplication WebAssemblyRegStackify could use AliasAnalysis to reorder loads and stores more aggressively WebAssemblyRegStackify is currently a greedy algorithm This means for a binary however wasm doesn t actually require this WebAssemblyRegStackify could be extended</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2WebAssembly_2README_8txt_source.html#l00149">README.txt:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">llvm::MipsISD::Hi</a></div><div class="ttdeci">@ Hi</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00075">MipsISelLowering.h:75</a></div></div>
<div class="ttc" id="aMustExecute_8cpp_html_a13fbdcf3bc34f504e8f2b5f2aa7d7f7c"><div class="ttname"><a href="MustExecute_8cpp.html#a13fbdcf3bc34f504e8f2b5f2aa7d7f7c">instructions</a></div><div class="ttdeci">print must be executed print the must be executed context for all instructions</div><div class="ttdef"><b>Definition:</b> <a href="MustExecute_8cpp_source.html#l00362">MustExecute.cpp:362</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_a7ef4d3003047043a3de118adbb0570fd"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#a7ef4d3003047043a3de118adbb0570fd">a</a></div><div class="ttdeci">=0.0 ? 0.0 :(a &gt; 0.0 ? 1.0 :-1.0) a</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00489">README.txt:489</a></div></div>
<div class="ttc" id="aMSA_8txt_html_ab70729ff3a9bdbe2abf0403e90e4a02c"><div class="ttname"><a href="MSA_8txt.html#ab70729ff3a9bdbe2abf0403e90e4a02c">different</a></div><div class="ttdeci">Code Generation Notes for reduce the size of the ISel and reduce repetition in the implementation In a small number of this can cause different(semantically equivalent) instructions to be used in place of the requested instruction</div></div>
<div class="ttc" id="aREADME__P9_8txt_html_ae070adaf1b4bf0e7c12fcae2b9c5ae67"><div class="ttname"><a href="README__P9_8txt.html#ae070adaf1b4bf0e7c12fcae2b9c5ae67">result</a></div><div class="ttdeci">It looks like we only need to define PPCfmarto for these because according to these instructions perform RTO on fma s result</div><div class="ttdef"><b>Definition:</b> <a href="README__P9_8txt_source.html#l00256">README_P9.txt:256</a></div></div>
<div class="ttc" id="aLoongArchISelLowering_8cpp_html_a7b3dbb86863a5e1a6ba5db5a3e0890bd"><div class="ttname"><a href="LoongArchISelLowering_8cpp.html#a7b3dbb86863a5e1a6ba5db5a3e0890bd">getTargetNode</a></div><div class="ttdeci">static SDValue getTargetNode(GlobalAddressSDNode *N, SDLoc DL, EVT Ty, SelectionDAG &amp;DAG, unsigned Flags)</div><div class="ttdef"><b>Definition:</b> <a href="LoongArchISelLowering_8cpp_source.html#l00443">LoongArchISelLowering.cpp:443</a></div></div>
<div class="ttc" id="aCoroutines_8cpp_html_ac781ce96aa25ba7f6fd38f72de665450"><div class="ttname"><a href="Coroutines_8cpp.html#ac781ce96aa25ba7f6fd38f72de665450">clear</a></div><div class="ttdeci">static void clear(coro::Shape &amp;Shape)</div><div class="ttdef"><b>Definition:</b> <a href="Coroutines_8cpp_source.html#l00149">Coroutines.cpp:149</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a18bbedb7809894745ed8ef8b739930f1"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a18bbedb7809894745ed8ef8b739930f1">here</a></div><div class="ttdeci">A predicate compare being used in a select_cc should have the same peephole applied to it as a predicate compare used by a br_cc There should be no mfcr here</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00147">README_ALTIVEC.txt:147</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sys_1_1fs_html_a142386357a8879fc0b5041dc2e275bf5"><div class="ttname"><a href="namespacellvm_1_1sys_1_1fs.html#a142386357a8879fc0b5041dc2e275bf5">llvm::sys::fs::equivalent</a></div><div class="ttdeci">bool equivalent(file_status A, file_status B)</div><div class="ttdoc">Do file_status's represent the same thing?</div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">llvm::ISD::GlobalAddress</a></div><div class="ttdeci">@ GlobalAddress</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00078">ISDOpcodes.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_a3a314f44c015362563c5333db978173da16c8e070f0f6edd7ac0ae016e9bf2997"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a3a314f44c015362563c5333db978173da16c8e070f0f6edd7ac0ae016e9bf2997">llvm::codeview::CPUType::MIPS</a></div><div class="ttdeci">@ MIPS</div></div>
<div class="ttc" id="aRelocation_8txt_html_af1599b30bd7b82fcaec4e2d002d4c8e9"><div class="ttname"><a href="Relocation_8txt.html#af1599b30bd7b82fcaec4e2d002d4c8e9">is</a></div><div class="ttdeci">Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in the pseudo code generated is</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00041">Relocation.txt:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154ae60fc4f421b40b84a536b24fc2a1919f"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154ae60fc4f421b40b84a536b24fc2a1919f">llvm::Triple::mips64el</a></div><div class="ttdeci">@ mips64el</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00067">Triple.h:67</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00040">ISDOpcodes.h:40</a></div></div>
<div class="ttc" id="aDXILTranslateMetadata_8cpp_html_a495f2f072f4be26544a46193a96bd97b"><div class="ttname"><a href="DXILTranslateMetadata_8cpp.html#a495f2f072f4be26544a46193a96bd97b">emit</a></div><div class="ttdeci">dxil metadata emit</div><div class="ttdef"><b>Definition:</b> <a href="DXILTranslateMetadata_8cpp_source.html#l00073">DXILTranslateMetadata.cpp:73</a></div></div>
<div class="ttc" id="alib_2Target_2WebAssembly_2README_8txt_html_ad0f7d198414c3f3cf72769a0f58e5914"><div class="ttname"><a href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a></div><div class="ttdeci">The object format emitted by the WebAssembly backed is documented in</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2WebAssembly_2README_8txt_source.html#l00011">README.txt:11</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba230674684da59830e4af773e6393d1dd"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba230674684da59830e4af773e6393d1dd">llvm::MipsISD::Highest</a></div><div class="ttdeci">@ Highest</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00068">MipsISelLowering.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_aa0629dbc89f0868f62da8cbcb681b2be"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#aa0629dbc89f0868f62da8cbcb681b2be">be</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can be</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00014">README.txt:14</a></div></div>
<div class="ttc" id="alib_2XRay_2CMakeLists_8txt_html_aafdfebe14a06b834fe5fb0d10309d43c"><div class="ttname"><a href="lib_2XRay_2CMakeLists_8txt.html#aafdfebe14a06b834fe5fb0d10309d43c">include</a></div><div class="ttdeci">include(LLVM-Build) add_subdirectory(IR) add_subdirectory(FuzzMutate) add_subdirectory(FileCheck) add_subdirectory(InterfaceStub) add_subdirectory(IRPrinter) add_subdirectory(IRReader) add_subdirectory(CodeGen) add_subdirectory(BinaryFormat) add_subdirectory(Bitcode) add_subdirectory(Bitstream) add_subdirectory(DWARFLinker) add_subdirectory(DWARFLinkerParallel) add_subdirectory(Extensions) add_subdirectory(Frontend) add_subdirectory(Transforms) add_subdirectory(Linker) add_subdirectory(Analysis) add_subdirectory(LTO) add_subdirectory(MC) add_subdirectory(MCA) add_subdirectory(ObjCopy) add_subdirectory(Object) add_subdirectory(ObjectYAML) add_subdirectory(Option) add_subdirectory(Remarks) add_subdirectory(Debuginfod) add_subdirectory(DebugInfo) add_subdirectory(DWP) add_subdirectory(ExecutionEngine) add_subdirectory(Target) add_subdirectory(AsmParser) add_subdirectory(LineEditor) add_subdirectory(ProfileData) add_subdirectory(Passes) add_subdirectory(TargetParser) add_subdirectory(TextAPI) add_subdirectory(ToolDrivers) add_subdirectory(XRay) if(LLVM_INCLUDE_TESTS) add_subdirectory(Testing) endif() add_subdirectory(WindowsDriver) add_subdirectory(WindowsManifest) set(LLVMCONFIGLIBRARYDEPENDENCIESINC &quot;$</div><div class="ttdef"><b>Definition:</b> <a href="lib_2XRay_2CMakeLists_8txt_source.html#l00001">CMakeLists.txt:1</a></div></div>
<div class="ttc" id="aLint_8cpp_html_a7fb3c9caadeb0f7fe4828d380158d0f9"><div class="ttname"><a href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a></div><div class="ttdeci">Statically lint checks LLVM IR</div><div class="ttdef"><b>Definition:</b> <a href="Lint_8cpp_source.html#l00746">Lint.cpp:746</a></div></div>
<div class="ttc" id="aLoopStrengthReduce_8cpp_html_a6d827fc34f1b4371a0b7183d3ca5bcac"><div class="ttname"><a href="LoopStrengthReduce_8cpp.html#a6d827fc34f1b4371a0b7183d3ca5bcac">reduce</a></div><div class="ttdeci">loop reduce</div><div class="ttdef"><b>Definition:</b> <a href="LoopStrengthReduce_8cpp_source.html#l07016">LoopStrengthReduce.cpp:7016</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aRegionPrinter_8cpp_html_a5782a8740ff1e91516b41b3726a3168c"><div class="ttname"><a href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a></div><div class="ttdeci">dot regions only</div><div class="ttdef"><b>Definition:</b> <a href="RegionPrinter_8cpp_source.html#l00194">RegionPrinter.cpp:194</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a134ffba8da3505dfab10eef1a9a8b1ef"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a134ffba8da3505dfab10eef1a9a8b1ef">place</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM ID Predecessors according to mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use info(i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first place</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00050">README.txt:50</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09571efa45610bd20734656e6c524047"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09571efa45610bd20734656e6c524047">will</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM ID Predecessors according to mbb&lt; bb27, 0x8b0a7c0 &gt; Note ADDri is not a two address instruction its result reg1037 is an operand of the PHI node in bb76 and its operand reg1039 is the result of the PHI node We should treat it as a two address code and make sure the ADDri is scheduled after any node that reads reg1039 Use info(i.e. register scavenger) to assign it a free register to allow reuse the collector could move the objects and invalidate the derived pointer This is bad enough in the first but safe points can crop up unpredictably **array_addr i32 n y store obj obj **nth_el If the i64 division is lowered to a then a safe point will(must) appear for the call site. If a collection occurs</div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_ade8c6980e1babe1b309a9bcec7eefd2c"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#ade8c6980e1babe1b309a9bcec7eefd2c">one</a></div><div class="ttdeci">the resulting code requires compare and branches when and if the revised code is with conditional branches instead of More there is a byte word extend before each where there should be only one</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00401">README.txt:401</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a50c8e2b4c2b4b443dd0149c808a1f812"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a50c8e2b4c2b4b443dd0149c808a1f812">into</a></div><div class="ttdeci">Clang compiles this into</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00504">README.txt:504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae98378a8672947382d343d75a5df3003"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae98378a8672947382d343d75a5df3003">llvm::ISD::BlockAddress</a></div><div class="ttdeci">@ BlockAddress</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00084">ISDOpcodes.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdeci">@ In</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00051">TGLexer.h:51</a></div></div>
<div class="ttc" id="aPHIElimination_8cpp_html_a6058ea3bdb60defe0ccd652f1a08131c"><div class="ttname"><a href="PHIElimination_8cpp.html#a6058ea3bdb60defe0ccd652f1a08131c">allocation</a></div><div class="ttdeci">Eliminate PHI nodes for register allocation</div><div class="ttdef"><b>Definition:</b> <a href="PHIElimination_8cpp_source.html#l00135">PHIElimination.cpp:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1lto_html_a89ef034c1f3a70da2446c1af1d656dab"><div class="ttname"><a href="namespacellvm_1_1lto.html#a89ef034c1f3a70da2446c1af1d656dab">llvm::lto::backend</a></div><div class="ttdeci">Error backend(const Config &amp;C, AddStreamFn AddStream, unsigned ParallelCodeGenParallelismLevel, Module &amp;M, ModuleSummaryIndex &amp;CombinedIndex)</div><div class="ttdoc">Runs a regular LTO backend.</div><div class="ttdef"><b>Definition:</b> <a href="LTOBackend_8cpp_source.html#l00497">LTOBackend.cpp:497</a></div></div>
<div class="ttc" id="aRegionPrinter_8cpp_html_a79dce2d3eafaf25bf0df59f56caf9712"><div class="ttname"><a href="RegionPrinter_8cpp.html#a79dce2d3eafaf25bf0df59f56caf9712">file</a></div><div class="ttdeci">dot regions Print regions of function to dot file(with no function bodies)&quot;</div></div>
<div class="ttc" id="aAMDGPUUnifyDivergentExitNodes_8cpp_html_aaa253dd3e56c37edd403113782c0ef94"><div class="ttname"><a href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a></div><div class="ttdeci">Unify divergent function exit nodes</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUUnifyDivergentExitNodes_8cpp_source.html#l00087">AMDGPUUnifyDivergentExitNodes.cpp:87</a></div></div>
<div class="ttc" id="aMSA_8txt_html_ad66160b786a7a792b25aaba5cfef5a22"><div class="ttname"><a href="MSA_8txt.html#ad66160b786a7a792b25aaba5cfef5a22">MSA</a></div><div class="ttdeci">Code Generation Notes for MSA</div><div class="ttdef"><b>Definition:</b> <a href="MSA_8txt_source.html#l00002">MSA.txt:2</a></div></div>
<div class="ttc" id="aExpandReductions_8cpp_html_a4bfc835c142e9a1d698379da76392e9f"><div class="ttname"><a href="ExpandReductions_8cpp.html#a4bfc835c142e9a1d698379da76392e9f">intrinsics</a></div><div class="ttdeci">expand Expand reduction intrinsics</div><div class="ttdef"><b>Definition:</b> <a href="ExpandReductions_8cpp_source.html#l00198">ExpandReductions.cpp:198</a></div></div>
<div class="ttc" id="aMipsTargetInfo_8h_html"><div class="ttname"><a href="MipsTargetInfo_8h.html">MipsTargetInfo.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00127">Compiler.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">llvm::ARM_AM::add</a></div><div class="ttdeci">@ add</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00039">ARMAddressingModes.h:39</a></div></div>
<div class="ttc" id="aAArch64MCAsmInfo_8cpp_html_ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19"><div class="ttname"><a href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a></div><div class="ttdeci">@ Generic</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCAsmInfo_8cpp_source.html#l00023">AArch64MCAsmInfo.cpp:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1logicalview_html_ace26b39c8ec4392e05223c28d8572c4d"><div class="ttname"><a href="namespacellvm_1_1logicalview.html#ace26b39c8ec4392e05223c28d8572c4d">llvm::logicalview::patterns</a></div><div class="ttdeci">LVPatterns &amp; patterns()</div><div class="ttdef"><b>Definition:</b> <a href="LVOptions_8h_source.html#l00640">LVOptions.h:640</a></div></div>
<div class="ttc" id="ainclude_2llvm_2Demangle_2README_8txt_html_a2731ac5232eae4966860e9796375c663"><div class="ttname"><a href="include_2llvm_2Demangle_2README_8txt.html#a2731ac5232eae4966860e9796375c663">symbols</a></div><div class="ttdeci">Itanium Name Demangler i e convert the string _Z1fv into and both[sub] projects need to demangle symbols</div><div class="ttdef"><b>Definition:</b> <a href="include_2llvm_2Demangle_2README_8txt_source.html#l00020">README.txt:20</a></div></div>
<div class="ttc" id="aAArch64O0PreLegalizerCombiner_8cpp_html_af818eca24c0322f3de14f4233fff73e6"><div class="ttname"><a href="AArch64O0PreLegalizerCombiner_8cpp.html#af818eca24c0322f3de14f4233fff73e6">legalization</a></div><div class="ttdeci">Combine AArch64 machine instrs before legalization</div><div class="ttdef"><b>Definition:</b> <a href="AArch64O0PreLegalizerCombiner_8cpp_source.html#l00166">AArch64O0PreLegalizerCombiner.cpp:166</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_adb7d9f7a99bf1090decff0ea8b50452d"><div class="ttname"><a href="README-SSE_8txt.html#adb7d9f7a99bf1090decff0ea8b50452d">node</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper node</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00406">README-SSE.txt:406</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a02def7c594e9f19ff247ed0bf33d1c30"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a></div><div class="ttdeci">i&lt; reg-&gt; size</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00166">README.txt:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bafb6a806352c26482752f729ff5843752"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bafb6a806352c26482752f729ff5843752">llvm::MipsISD::VSHF</a></div><div class="ttdeci">@ VSHF</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00228">MipsISelLowering.h:228</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ad0a666df390b6bb23e152cd3805fe429"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ad0a666df390b6bb23e152cd3805fe429">generated</a></div><div class="ttdeci">The following code is currently generated</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00954">README.txt:954</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a9bd51ad9539417b33a01d76e587b9918"><div class="ttname"><a href="Relocation_8txt.html#a9bd51ad9539417b33a01d76e587b9918">getAddrLocal</a></div><div class="ttdeci">Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in getAddrLocal</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00038">Relocation.txt:38</a></div></div>
<div class="ttc" id="anamespacellvm_html_a457abdc792a2b697c1031f09edb8492f"><div class="ttname"><a href="namespacellvm.html#a457abdc792a2b697c1031f09edb8492f">llvm::shuffle</a></div><div class="ttdeci">void shuffle(Iterator first, Iterator last, RNG &amp;&amp;g)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01577">STLExtras.h:1577</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ae9a0b74d51072a063c998e1cee0b856d"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ae9a0b74d51072a063c998e1cee0b856d">called</a></div><div class="ttdeci">is currently compiled esp esp jne LBB1_1 esp ret esp esp jne L_abort $stub esp ret This can be applied to any no return function call that takes no arguments etc the stack save restore logic could be shrink producing something like esp jne LBB1_1 ret esp call L_abort $stub Both are useful in different situations it could be shrink wrapped and tail called</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00424">README.txt:424</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ad6a9e04ace03e64069c0e3a87c529dcc"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ad6a9e04ace03e64069c0e3a87c529dcc">load</a></div><div class="ttdeci">LLVM currently emits rax rax movq rax rax ret It could narrow the loads and stores to emit rax rax movq rax rax ret The trouble is that there is a TokenFactor between the store and the load</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l01531">README.txt:1531</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae1085e8b78488d297817a12fc83bdc9c"><div class="ttname"><a href="namespacellvm.html#ae1085e8b78488d297817a12fc83bdc9c">llvm::getTheMipsTarget</a></div><div class="ttdeci">Target &amp; getTheMipsTarget()</div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetInfo_8cpp_source.html#l00013">MipsTargetInfo.cpp:13</a></div></div>
<div class="ttc" id="alib_2Support_2Unix_2README_8txt_html_a636047a61c4f9dead2a05cbb3a588ecb"><div class="ttname"><a href="lib_2Support_2Unix_2README_8txt.html#a636047a61c4f9dead2a05cbb3a588ecb">example</a></div><div class="ttdeci">llvm lib Support Unix the directory structure underneath this directory could look like only those directories actually needing to be created should be created further subdirectories could be created to reflect versions of the various standards For example</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Support_2Unix_2README_8txt_source.html#l00015">README.txt:15</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a00fbe120dd0ce034b4a84296fe00f63b"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a00fbe120dd0ce034b4a84296fe00f63b">also</a></div><div class="ttdeci">Doing so could allow SROA of the destination pointers See also</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00166">README.txt:166</a></div></div>
<div class="ttc" id="aAMDGPUAliasAnalysis_8cpp_html_ae516ea75555373b0b369a3d1b3cd41e2"><div class="ttname"><a href="AMDGPUAliasAnalysis_8cpp.html#ae516ea75555373b0b369a3d1b3cd41e2">wrapper</a></div><div class="ttdeci">amdgpu aa wrapper</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAliasAnalysis_8cpp_source.html#l00030">AMDGPUAliasAnalysis.cpp:30</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a6837a23f15afcf10e8fbee3970ab6e9a"><div class="ttname"><a href="Relocation_8txt.html#a6837a23f15afcf10e8fbee3970ab6e9a">ConstantPool</a></div><div class="ttdeci">MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td ConstantPool</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00006">Relocation.txt:6</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a18d36b4a92c6ff6f001363ae248165d6"><div class="ttname"><a href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a></div><div class="ttdeci">This compiles xmm1 mulss xmm1 xorps xmm0 movss xmm0 ret Because mulss doesn t modify the top elements</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00221">README-SSE.txt:221</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a015846b6188ce15e08cd94c74a9df1a3"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a></div><div class="ttdeci">* A</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00089">README_ALTIVEC.txt:89</a></div></div>
<div class="ttc" id="anamespacellvm_1_1binaryformat_html_ab355a2b14b4cc35373b4526fbfab894da80eaeeee65cce2c1b9fa9a5741956f9a"><div class="ttname"><a href="namespacellvm_1_1binaryformat.html#ab355a2b14b4cc35373b4526fbfab894da80eaeeee65cce2c1b9fa9a5741956f9a">llvm::binaryformat::unknown</a></div><div class="ttdeci">@ unknown</div><div class="ttdef"><b>Definition:</b> <a href="Swift_8h_source.html#l00018">Swift.h:18</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a3b54c55bd8a7121b30fc06cc567afcf0"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a3b54c55bd8a7121b30fc06cc567afcf0">instruction</a></div><div class="ttdeci">Since we know that Vector is byte aligned and we know the element offset of we should change the load into a lve *x instruction</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00037">README_ALTIVEC.txt:37</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a10b70cdd8ae9a200f1682767e2229b8b"><div class="ttname"><a href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a></div><div class="ttdeci">into xmm2 addss xmm2 xmm1 xmm3 addss xmm3 movaps xmm0 unpcklps xmm0 ret seems silly when it could just be one addps Expand libm rounding functions main should enable SSE DAZ mode and other fast SSE modes Think about doing i64 math in SSE regs on x86 This testcase should have no SSE instructions in and only one load from a constant double ret double C the select is being lowered</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00089">README-SSE.txt:89</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_aeffe8a8a944079cca957cea094c84819"><div class="ttname"><a href="ADT_2tmp_8txt.html#aeffe8a8a944079cca957cea094c84819">bits</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or but also allows non byte width integer sizes and large integer value types such as bits</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9839e41c59d1b249e03677b59d1a96ff"><div class="ttname"><a href="namespacellvm.html#a9839e41c59d1b249e03677b59d1a96ff">llvm::getTheMips64elTarget</a></div><div class="ttdeci">Target &amp; getTheMips64elTarget()</div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetInfo_8cpp_source.html#l00025">MipsTargetInfo.cpp:25</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1b3f95a24efe3a14dff4abd78d0cde0a"><div class="ttname"><a href="namespacellvm.html#a1b3f95a24efe3a14dff4abd78d0cde0a">llvm::getTheMips64Target</a></div><div class="ttdeci">Target &amp; getTheMips64Target()</div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetInfo_8cpp_source.html#l00021">MipsTargetInfo.cpp:21</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a46e498e9b70d8cac397bcbb09510c615"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a46e498e9b70d8cac397bcbb09510c615">not</a></div><div class="ttdeci">Should compile r2 movcc movcs str strb mov lr r1 movcs movcc mov lr not</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00465">README.txt:465</a></div></div>
<div class="ttc" id="aREADME-Thumb_8txt_html_ad7bf7cc723b97ab4a518502c217ddbd7"><div class="ttname"><a href="README-Thumb_8txt.html#ad7bf7cc723b97ab4a518502c217ddbd7">mode</a></div><div class="ttdeci">*Add support for compiling functions in both ARM and Thumb mode</div><div class="ttdef"><b>Definition:</b> <a href="README-Thumb_8txt_source.html#l00005">README-Thumb.txt:5</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_afa4b88db99757d588d8206e7f0783700"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#afa4b88db99757d588d8206e7f0783700">possible</a></div><div class="ttdeci">the resulting code requires compare and branches when and if the revised code is with conditional branches instead of More there is a byte word extend before each where there should be only and the condition codes are not remembered when the same two values are compared twice More LSR enhancements possible</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00410">README.txt:410</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a7a7813479b137764d7863425659892ce"><div class="ttname"><a href="Relocation_8txt.html#a7a7813479b137764d7863425659892ce">ExternalSymbol</a></div><div class="ttdeci">MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td ExternalSymbol</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00007">Relocation.txt:7</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a3a82232c420700208dd1b19e316558d8"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a3a82232c420700208dd1b19e316558d8">bit</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional ldr LCPI1_0 ldr ldr tst movne lsr ldr LCPI1_1 and r0 bx lr it saves an instruction and a register It might be profitable to cse MOVi16 if there are lots of bit immediates with the same bottom half Robert Muth started working on an alternate jump table implementation that does not put the tables in line in the text This is more like the llvm default jump table implementation This might be useful sometime Several revisions of patches are on the mailing beginning while CMP sets them like a subtract Therefore to be able to use CMN for comparisons other than the Z bit</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00584">README.txt:584</a></div></div>
<div class="ttc" id="aREADME-Thumb_8txt_html_a5d98a8b5139e56ebf0d2ff4cbaa0dc5e"><div class="ttname"><a href="README-Thumb_8txt.html#a5d98a8b5139e56ebf0d2ff4cbaa0dc5e">code</a></div><div class="ttdeci">*Add support for compiling functions in both ARM and Thumb then taking the smallest *Add support for compiling individual basic blocks in thumb when in a larger ARM function This can be used for presumed cold code</div><div class="ttdef"><b>Definition:</b> <a href="README-Thumb_8txt_source.html#l00009">README-Thumb.txt:9</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a4240386010e8ab75256e7fd072800b1a"><div class="ttname"><a href="README-SSE_8txt.html#a4240386010e8ab75256e7fd072800b1a">can</a></div><div class="ttdeci">This might compile to this xmm1 xorps xmm0 movss xmm0 ret Now consider if the code caused xmm1 to get spilled This might produce this xmm1 movaps xmm0 movaps xmm1 movss xmm0 ret since the reload is only used by these we could fold it into the producing something like xmm1 movaps xmm0 ret saving two instructions The basic idea is that a reload from a spill can</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00269">README-SSE.txt:269</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_af9f7a898c4a757821053e38056d9383f"><div class="ttname"><a href="lib_2Target_2README_8txt.html#af9f7a898c4a757821053e38056d9383f">or</a></div><div class="ttdeci">compiles or</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00606">README.txt:606</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a1be10f7c91239ede3800a93ecb136a94"><div class="ttname"><a href="Relocation_8txt.html#a1be10f7c91239ede3800a93ecb136a94">JumpTable</a></div><div class="ttdeci">MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td JumpTable</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00006">Relocation.txt:6</a></div></div>
<div class="ttc" id="alib_2Target_2WebAssembly_2README_8txt_html_a66652c299f245556eed274c04512f7a0"><div class="ttname"><a href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a></div><div class="ttdeci">The object format emitted by the WebAssembly backed is documented see the home and packaging for producing WebAssembly applications that can run in browsers and other environments wasi sdk provides a more minimal C C SDK based on llvm and a libc based on for producing WebAssemmbly applictions that use the WASI ABI Rust provides WebAssembly support integrated into Cargo There are two main options</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2WebAssembly_2README_8txt_source.html#l00024">README.txt:24</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a2b893fdb20cb6e198a275620b93fa138"><div class="ttname"><a href="Relocation_8txt.html#a2b893fdb20cb6e198a275620b93fa138">GlobalTLSAddress</a></div><div class="ttdeci">MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td GlobalTLSAddress</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00006">Relocation.txt:6</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterTarget_html"><div class="ttname"><a href="structllvm_1_1RegisterTarget.html">llvm::RegisterTarget</a></div><div class="ttdoc">RegisterTarget - Helper template for registering a target, for use in the target's initialization fun...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l01136">TargetRegistry.h:1136</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a5fb4823bc5bbdad4684399b118ccace8"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a5fb4823bc5bbdad4684399b118ccace8">llvm::Triple::mipsel</a></div><div class="ttdeci">@ mipsel</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00065">Triple.h:65</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_a68313176186aa4c2f15836f8c0d7ec38"><div class="ttname"><a href="Relocation_8txt.html#a68313176186aa4c2f15836f8c0d7ec38">got</a></div><div class="ttdeci">Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in the pseudo code generated got(sym))</div></div>
<div class="ttc" id="alib_2Target_2PowerPC_2README_8txt_html_a8895a2a3113ec14d3ff4ccaae3de69b1"><div class="ttname"><a href="lib_2Target_2PowerPC_2README_8txt.html#a8895a2a3113ec14d3ff4ccaae3de69b1">than</a></div><div class="ttdeci">So that lo16() r2 stb r3 blr Becomes r3 they should compile to something better than</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2PowerPC_2README_8txt_source.html#l00161">README.txt:161</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_aefb20e79892db4d9cb014ca15af255d6"><div class="ttname"><a href="Relocation_8txt.html#aefb20e79892db4d9cb014ca15af255d6">SDNodes</a></div><div class="ttdeci">Generic address nodes are lowered to some combination of target independent and machine specific SDNodes(for example:MipsISD::{Highest, Higher, Hi, Lo}) depending upon relocation model</div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a0923c429b0c515f4ace7a106c97935d4"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a0923c429b0c515f4ace7a106c97935d4">This</a></div><div class="ttdeci">the resulting code requires compare and branches when and if the revised code is with conditional branches instead of More there is a byte word extend before each where there should be only and the condition codes are not remembered when the same two values are compared twice More LSR enhancements i8 and i32 load store addressing modes are identical This</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00418">README.txt:418</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba304da432eae1d8e75d89594afb3d6f18"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba304da432eae1d8e75d89594afb3d6f18">llvm::MipsISD::Higher</a></div><div class="ttdeci">@ Higher</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00071">MipsISelLowering.h:71</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_aae2d2977835e891eef9c1569d44462d7"><div class="ttname"><a href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a></div><div class="ttdeci">This might compile to this xmm1 xorps xmm0 movss xmm0 ret Now consider if the code caused xmm1 to get spilled This might produce this xmm1 movaps xmm0 movaps xmm1 movss xmm0 ret since the reload is only used by these we could fold it into the producing something like xmm1 movaps xmm0 ret saving two instructions The basic idea is that a reload from a spill if only one byte chunk is used</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00270">README-SSE.txt:270</a></div></div>
<div class="ttc" id="aMSA_8txt_html_a228fab915e4540a0a566ec2822a16072"><div class="ttname"><a href="MSA_8txt.html#a228fab915e4540a0a566ec2822a16072">However</a></div><div class="ttdeci">Code Generation Notes for reduce the size of the ISel and reduce repetition in the implementation In a small number of this can cause even when no optimisation has taken place two instructions might be equally valid for some given IR and one is chosen in preference to the other bclri splat[bhwd] instructions will be selected instead of vshf[bhwd] Unlike the ilv and pck this is matched from MipsISD::VSHF instead of a special case MipsISD node ilvl pckev or pckev d since ilvev d covers the same shuffle ilvev d will be emitted instead ilvr ilvod pckod or pckod d since ilvod d covers the same shuffle ilvod d will be emitted instead splat[bhwd] The intrinsic will work as expected However</div><div class="ttdef"><b>Definition:</b> <a href="MSA_8txt_source.html#l00044">MSA.txt:44</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aMipsTargetInfo_8cpp_html_a5f12a0bb471ae891b1b8f5e4e059ed71"><div class="ttname"><a href="MipsTargetInfo_8cpp.html#a5f12a0bb471ae891b1b8f5e4e059ed71">LLVMInitializeMipsTargetInfo</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeMipsTargetInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetInfo_8cpp_source.html#l00030">MipsTargetInfo.cpp:30</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_ad0265f082d0dc86496888b7cec1b717d"><div class="ttname"><a href="Relocation_8txt.html#ad0265f082d0dc86496888b7cec1b717d">LLVM</a></div><div class="ttdeci">MIPS Relocation Principles In LLVM</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00003">Relocation.txt:3</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_a91feb1b5d1a9c4e07149041912f83b42"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a91feb1b5d1a9c4e07149041912f83b42">calls</a></div><div class="ttdeci">amdgpu Simplify well known AMD library calls</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00180">AMDGPULibCalls.cpp:180</a></div></div>
<div class="ttc" id="aAMDGPUPrintfRuntimeBinding_8cpp_html_a69bb70228d1f1da94577e5ddcaa20a29"><div class="ttname"><a href="AMDGPUPrintfRuntimeBinding_8cpp.html#a69bb70228d1f1da94577e5ddcaa20a29">lowering</a></div><div class="ttdeci">amdgpu printf runtime AMDGPU Printf lowering</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPrintfRuntimeBinding_8cpp_source.html#l00090">AMDGPUPrintfRuntimeBinding.cpp:90</a></div></div>
<div class="ttc" id="aSpeculativeExecution_8cpp_html_ab3dc29e58ba69d53069ae504c20e1f1a"><div class="ttname"><a href="SpeculativeExecution_8cpp.html#ab3dc29e58ba69d53069ae504c20e1f1a">execution</a></div><div class="ttdeci">speculative execution</div><div class="ttdef"><b>Definition:</b> <a href="SpeculativeExecution_8cpp_source.html#l00135">SpeculativeExecution.cpp:135</a></div></div>
<div class="ttc" id="aMSA_8txt_html_a579d77cd144b7d3d32a5b65a08345a74"><div class="ttname"><a href="MSA_8txt.html#a579d77cd144b7d3d32a5b65a08345a74">matcher</a></div><div class="ttdeci">Code Generation Notes for reduce the size of the ISel matcher</div><div class="ttdef"><b>Definition:</b> <a href="MSA_8txt_source.html#l00005">MSA.txt:5</a></div></div>
<div class="ttc" id="aMSA_8txt_html_a0d57e3c77a085487c60a4e483a0d8944"><div class="ttname"><a href="MSA_8txt.html#a0d57e3c77a085487c60a4e483a0d8944">instructions</a></div><div class="ttdeci">Code Generation Notes for reduce the size of the ISel and reduce repetition in the implementation In a small number of this can cause even when no optimisation has taken place two instructions might be equally valid for some given IR and one is chosen in preference to the other bclri splat[bhwd] instructions will be selected instead of vshf[bhwd] Unlike the ilv and pck * instructions</div><div class="ttdef"><b>Definition:</b> <a href="MSA_8txt_source.html#l00031">MSA.txt:31</a></div></div>
<div class="ttc" id="aRelocation_8txt_html_ad61b6168b967005eed1e27cee703df0d"><div class="ttname"><a href="Relocation_8txt.html#ad61b6168b967005eed1e27cee703df0d">namely</a></div><div class="ttdeci">MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td namely</div><div class="ttdef"><b>Definition:</b> <a href="Relocation_8txt_source.html#l00003">Relocation.txt:3</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a22e7866be85852a21786d1c32d5999a6"><div class="ttname"><a href="README-SSE_8txt.html#a22e7866be85852a21786d1c32d5999a6">model</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from where P can be anything The alignment inference code cannot handle loads from globals in static non mode because it doesn t look through the extra dyld stub load If you try vec_align ll without relocation model</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00414">README-SSE.txt:414</a></div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a867c596b0454c5bbeeb1ff490b9d70bc"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a867c596b0454c5bbeeb1ff490b9d70bc">llvm::Triple::mips</a></div><div class="ttdeci">@ mips</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00064">Triple.h:64</a></div></div>
<div class="ttc" id="anamespaceshuffles_html_a9d83fc18d0aabf83c6fc9c7cc2138bd5"><div class="ttname"><a href="namespaceshuffles.html#a9d83fc18d0aabf83c6fc9c7cc2138bd5">shuffles::lo</a></div><div class="ttdeci">ArrayRef&lt; int &gt; lo(ArrayRef&lt; int &gt; Vuu)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00813">HexagonISelDAGToDAGHVX.cpp:813</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_ace6b37d5eaf50e6fd3465513bc022e93"><div class="ttname"><a href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a></div><div class="ttdeci">Add support for conditional and other related patterns Instead of</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00134">README.txt:134</a></div></div>
<div class="ttc" id="aMSA_8txt_html_aa2413c5ed8f7347c0e9c3965f78e1ee7"><div class="ttname"><a href="MSA_8txt.html#aa2413c5ed8f7347c0e9c3965f78e1ee7">cases</a></div><div class="ttdeci">Code Generation Notes for reduce the size of the ISel and reduce repetition in the implementation In a small number of cases</div><div class="ttdef"><b>Definition:</b> <a href="MSA_8txt_source.html#l00006">MSA.txt:6</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab29a681e18ae67ad0a2b1b11d90e26e8"><div class="ttname"><a href="namespacellvm.html#ab29a681e18ae67ad0a2b1b11d90e26e8">llvm::getTheMipselTarget</a></div><div class="ttdeci">Target &amp; getTheMipselTarget()</div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetInfo_8cpp_source.html#l00017">MipsTargetInfo.cpp:17</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:15:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
