#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\digital_design\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\digital_design\iverilog\lib\ivl\va_math.vpi";
S_000001f614dfd740 .scope module, "FullAdder_tb" "FullAdder_tb" 2 1;
 .timescale 0 0;
v000001f614e8e7e0_0 .var "a", 0 0;
v000001f614e8eb00_0 .var "b", 0 0;
v000001f614e8e4c0_0 .var "c", 0 0;
v000001f614e8e420_0 .net "carry", 0 0, L_000001f614e44940;  1 drivers
v000001f614e8eba0_0 .net "sum", 0 0, L_000001f614e135e0;  1 drivers
S_000001f614dfd8d0 .scope module, "fullAdder" "FullAdder" 2 6, 3 3 0, S_000001f614dfd740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_000001f614e44940 .functor XOR 1, L_000001f614e133a0, L_000001f614e137e0, C4<0>, C4<0>;
v000001f614e8dbb0_0 .net "a", 0 0, v000001f614e8e7e0_0;  1 drivers
v000001f614e8dc50_0 .net "aAddBAddCCarry", 0 0, L_000001f614e137e0;  1 drivers
v000001f614e8dcf0_0 .net "b", 0 0, v000001f614e8eb00_0;  1 drivers
v000001f614e8e380_0 .net "bAddCCarry", 0 0, L_000001f614e133a0;  1 drivers
v000001f614e8e060_0 .net "bAddCSum", 0 0, L_000001f614e45c20;  1 drivers
v000001f614e8e740_0 .net "c", 0 0, v000001f614e8e4c0_0;  1 drivers
v000001f614e8e9c0_0 .net "carry", 0 0, L_000001f614e44940;  alias, 1 drivers
v000001f614e8dde0_0 .net "sum", 0 0, L_000001f614e135e0;  alias, 1 drivers
S_000001f614e45810 .scope module, "halfAdder1" "HalfAdder" 3 11, 4 1 0, S_000001f614dfd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_000001f614e45c20 .functor XOR 1, v000001f614e8eb00_0, v000001f614e8e4c0_0, C4<0>, C4<0>;
L_000001f614e133a0 .functor AND 1, v000001f614e8eb00_0, v000001f614e8e4c0_0, C4<1>, C4<1>;
v000001f614e459a0_0 .net "a", 0 0, v000001f614e8eb00_0;  alias, 1 drivers
v000001f614e13120_0 .net "b", 0 0, v000001f614e8e4c0_0;  alias, 1 drivers
v000001f614e45a40_0 .net "carry", 0 0, L_000001f614e133a0;  alias, 1 drivers
v000001f614e45ae0_0 .net "sum", 0 0, L_000001f614e45c20;  alias, 1 drivers
S_000001f614e8d840 .scope module, "halfAdder2" "HalfAdder" 3 12, 4 1 0, S_000001f614dfd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_000001f614e135e0 .functor XOR 1, v000001f614e8e7e0_0, L_000001f614e45c20, C4<0>, C4<0>;
L_000001f614e137e0 .functor AND 1, v000001f614e8e7e0_0, L_000001f614e45c20, C4<1>, C4<1>;
v000001f614e45b80_0 .net "a", 0 0, v000001f614e8e7e0_0;  alias, 1 drivers
v000001f614e8d9d0_0 .net "b", 0 0, L_000001f614e45c20;  alias, 1 drivers
v000001f614e8da70_0 .net "carry", 0 0, L_000001f614e137e0;  alias, 1 drivers
v000001f614e8db10_0 .net "sum", 0 0, L_000001f614e135e0;  alias, 1 drivers
    .scope S_000001f614dfd740;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f614e8e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f614e8eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f614e8e4c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001f614dfd740;
T_1 ;
    %vpi_call 2 9 "$dumpfile", "FullAdder.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f614dfd740 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 11 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f614dfd740;
T_2 ;
    %delay 1, 0;
    %load/vec4 v000001f614e8e7e0_0;
    %inv;
    %store/vec4 v000001f614e8e7e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f614dfd740;
T_3 ;
    %delay 2, 0;
    %load/vec4 v000001f614e8eb00_0;
    %inv;
    %store/vec4 v000001f614e8eb00_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f614dfd740;
T_4 ;
    %delay 4, 0;
    %load/vec4 v000001f614e8e4c0_0;
    %inv;
    %store/vec4 v000001f614e8e4c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "FullAdder_tb.v";
    "FullAdder.v";
    "./HalfAdder.v";
