verilog xil_defaultlib --include "../../../../zynq_system.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../zynq_system.srcs/sources_1/bd/zynq/ipshared/d5d3/hdl/verilog" --include "../../../../zynq_system.srcs/sources_1/bd/zynq/ipshared/e0a2/hdl" \
"../../../bd/zynq/ip/zynq_processing_system7_0_0/sim/zynq_processing_system7_0_0.v" \
"../../../bd/zynq/ip/zynq_xlconstant_0_0/sim/zynq_xlconstant_0_0.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/ahb_ctrl.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/cpu_top.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/ex_pipe.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/fp_rf.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/id_dcu.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/id_pipe.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/if_pipe.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/mem_pipe.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/rf.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/sram.v" \
"../../../bd/zynq/ipshared/b2d2/imports/hardware/cpu_ahb_if.v" \
"../../../bd/zynq/ip/zynq_mips_core_0_0/sim/zynq_mips_core_0_0.v" \
"../../../bd/zynq/sim/zynq.v" \
"../../../bd/zynq/ip/zynq_auto_pc_0/sim/zynq_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
