/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC7(CLKA, CLKB, WE, RE, DIN, ADDRA, ADDRB, DOUT);
  input [8:0] ADDRA;
  input [8:0] ADDRB;
  input CLKA;
  input CLKB;
  input [35:0] DIN;
  output [35:0] DOUT;
  input RE;
  input WE;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3588 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3587 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3586 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3585 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3584 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3583 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3582 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3581 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3580 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3579 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3578 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3577 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3576 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3575 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3574 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3573 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3572 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3571 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3570 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3569 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3568 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3567 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3566 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3565 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3564 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3563 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3562 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3561 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3560 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3559 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3558 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3557 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3556 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3555 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3554 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3553 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3552 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3551 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3550 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3549 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3548 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3547 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3546 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3545 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3544 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3543 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3542 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3541 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3540 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3539 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3538 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3537 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3536 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3535 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3534 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3533 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3532 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3531 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:9.9-9.11" *)
  wire \$auto$rs_design_edit.cc:1122:execute$3590.WE ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:10.9-10.11" *)
  wire \$auto$rs_design_edit.cc:1122:execute$3590.RE ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:15.31-15.35" *)
  wire [35:0] \$auto$rs_design_edit.cc:1122:execute$3590.DOUT ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$CLKA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:11.26-11.29" *)
  wire [35:0] \$auto$rs_design_edit.cc:1122:execute$3590.DIN ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:8.9-8.13" *)
  wire \$auto$rs_design_edit.cc:1122:execute$3590.CLKB ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:7.9-7.13" *)
  wire \$auto$rs_design_edit.cc:1122:execute$3590.CLKA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:13.26-13.31" *)
  wire [8:0] \$auto$rs_design_edit.cc:1122:execute$3590.ADDRB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:12.26-12.31" *)
  wire [8:0] \$auto$rs_design_edit.cc:1122:execute$3590.ADDRA ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$WE ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$RE ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$CLKB ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:298:execute$3394 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:298:execute$3397 ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[5] ;
  wire \$auto$clkbufmap.cc:298:execute$3394 ;
  wire \$iopadmap$ADDRA[2] ;
  wire \$iopadmap$ADDRB[8] ;
  wire \$iopadmap$ADDRA[4] ;
  wire \$iopadmap$ADDRA[3] ;
  wire \$iopadmap$ADDRA[6] ;
  wire \$iopadmap$ADDRA[1] ;
  wire \$iopadmap$ADDRB[4] ;
  wire \$iopadmap$ADDRA[7] ;
  wire \$iopadmap$ADDRA[8] ;
  wire \$iopadmap$ADDRB[6] ;
  wire \$iopadmap$RE ;
  wire \$iopadmap$CLKA ;
  wire \$iopadmap$WE ;
  wire \$iopadmap$ADDRA[0] ;
  wire \$iopadmap$ADDRB[2] ;
  wire \$iopadmap$ADDRB[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:12.26-12.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:12.26-12.31" *)
  wire [8:0] ADDRA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:13.26-13.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:13.26-13.31" *)
  wire [8:0] ADDRB;
  wire \$iopadmap$ADDRA[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:7.9-7.13" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:7.9-7.13" *)
  wire CLKA;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:8.9-8.13" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:8.9-8.13" *)
  wire CLKB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:11.26-11.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:11.26-11.29" *)
  wire [35:0] DIN;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:15.31-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:15.31-15.35" *)
  wire [35:0] DOUT;
  wire \$iopadmap$CLKB ;
  wire \$iopadmap$ADDRB[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:10.9-10.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:10.9-10.11" *)
  wire RE;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:9.9-9.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:9.9-9.11" *)
  wire WE;
  wire \$iopadmap$ADDRB[3] ;
  wire \$auto$clkbufmap.cc:298:execute$3397 ;
  wire \$iopadmap$DOUT[0] ;
  wire \$iopadmap$DOUT[1] ;
  wire \$iopadmap$DOUT[2] ;
  wire \$iopadmap$DOUT[3] ;
  wire \$iopadmap$DOUT[4] ;
  wire \$iopadmap$DOUT[5] ;
  wire \$iopadmap$DOUT[6] ;
  wire \$iopadmap$DOUT[7] ;
  wire \$iopadmap$DOUT[8] ;
  wire \$iopadmap$DOUT[9] ;
  wire \$iopadmap$DOUT[10] ;
  wire \$iopadmap$DOUT[11] ;
  wire \$iopadmap$DOUT[12] ;
  wire \$iopadmap$DOUT[13] ;
  wire \$iopadmap$DOUT[14] ;
  wire \$iopadmap$DOUT[15] ;
  wire \$iopadmap$DOUT[16] ;
  wire \$iopadmap$DOUT[17] ;
  wire \$iopadmap$DOUT[18] ;
  wire \$iopadmap$DOUT[19] ;
  wire \$iopadmap$DOUT[20] ;
  wire \$iopadmap$DOUT[21] ;
  wire \$iopadmap$DOUT[22] ;
  wire \$iopadmap$DOUT[23] ;
  wire \$iopadmap$DOUT[24] ;
  wire \$iopadmap$DOUT[25] ;
  wire \$iopadmap$DOUT[26] ;
  wire \$iopadmap$DOUT[27] ;
  wire \$iopadmap$DOUT[28] ;
  wire \$iopadmap$DOUT[29] ;
  wire \$iopadmap$DOUT[30] ;
  wire \$iopadmap$DOUT[31] ;
  wire \$iopadmap$DOUT[32] ;
  wire \$iopadmap$DOUT[33] ;
  wire \$iopadmap$DOUT[34] ;
  wire \$iopadmap$DOUT[35] ;
  wire \$iopadmap$DIN[0] ;
  wire \$iopadmap$DIN[1] ;
  wire \$iopadmap$DIN[2] ;
  wire \$iopadmap$DIN[3] ;
  wire \$iopadmap$DIN[4] ;
  wire \$iopadmap$DIN[5] ;
  wire \$iopadmap$DIN[6] ;
  wire \$iopadmap$DIN[7] ;
  wire \$iopadmap$DIN[8] ;
  wire \$iopadmap$DIN[9] ;
  wire \$iopadmap$DIN[10] ;
  wire \$iopadmap$DIN[11] ;
  wire \$iopadmap$DIN[12] ;
  wire \$iopadmap$DIN[13] ;
  wire \$iopadmap$DIN[14] ;
  wire \$iopadmap$DIN[15] ;
  wire \$iopadmap$DIN[16] ;
  wire \$iopadmap$DIN[17] ;
  wire \$iopadmap$DIN[18] ;
  wire \$iopadmap$DIN[19] ;
  wire \$iopadmap$DIN[20] ;
  wire \$iopadmap$DIN[21] ;
  wire \$iopadmap$DIN[22] ;
  wire \$iopadmap$DIN[23] ;
  wire \$iopadmap$DIN[24] ;
  wire \$iopadmap$DIN[25] ;
  wire \$iopadmap$DIN[26] ;
  wire \$iopadmap$DIN[27] ;
  wire \$iopadmap$DIN[28] ;
  wire \$iopadmap$DIN[29] ;
  wire \$iopadmap$DIN[30] ;
  wire \$iopadmap$DIN[31] ;
  wire \$iopadmap$DIN[32] ;
  wire \$iopadmap$DIN[33] ;
  wire \$iopadmap$DIN[34] ;
  wire \$iopadmap$DIN[35] ;
  wire \$iopadmap$ADDRB[0] ;
  wire \$iopadmap$ADDRB[1] ;
  wire \$auto$rs_design_edit.cc:841:execute$3531 ;
  wire \$auto$rs_design_edit.cc:841:execute$3532 ;
  wire \$auto$rs_design_edit.cc:841:execute$3533 ;
  wire \$auto$rs_design_edit.cc:841:execute$3534 ;
  wire \$auto$rs_design_edit.cc:841:execute$3535 ;
  wire \$auto$rs_design_edit.cc:841:execute$3536 ;
  wire \$auto$rs_design_edit.cc:841:execute$3537 ;
  wire \$auto$rs_design_edit.cc:841:execute$3538 ;
  wire \$auto$rs_design_edit.cc:841:execute$3539 ;
  wire \$auto$rs_design_edit.cc:841:execute$3540 ;
  wire \$auto$rs_design_edit.cc:841:execute$3541 ;
  wire \$auto$rs_design_edit.cc:841:execute$3542 ;
  wire \$auto$rs_design_edit.cc:841:execute$3543 ;
  wire \$auto$rs_design_edit.cc:841:execute$3544 ;
  wire \$auto$rs_design_edit.cc:841:execute$3545 ;
  wire \$auto$rs_design_edit.cc:841:execute$3546 ;
  wire \$auto$rs_design_edit.cc:841:execute$3547 ;
  wire \$auto$rs_design_edit.cc:841:execute$3548 ;
  wire \$auto$rs_design_edit.cc:841:execute$3549 ;
  wire \$auto$rs_design_edit.cc:841:execute$3550 ;
  wire \$auto$rs_design_edit.cc:841:execute$3551 ;
  wire \$auto$rs_design_edit.cc:841:execute$3552 ;
  wire \$auto$rs_design_edit.cc:841:execute$3553 ;
  wire \$auto$rs_design_edit.cc:841:execute$3554 ;
  wire \$auto$rs_design_edit.cc:841:execute$3555 ;
  wire \$auto$rs_design_edit.cc:841:execute$3556 ;
  wire \$auto$rs_design_edit.cc:841:execute$3557 ;
  wire \$auto$rs_design_edit.cc:841:execute$3558 ;
  wire \$auto$rs_design_edit.cc:841:execute$3559 ;
  wire \$auto$rs_design_edit.cc:841:execute$3560 ;
  wire \$auto$rs_design_edit.cc:841:execute$3561 ;
  wire \$auto$rs_design_edit.cc:841:execute$3562 ;
  wire \$auto$rs_design_edit.cc:841:execute$3563 ;
  wire \$auto$rs_design_edit.cc:841:execute$3564 ;
  wire \$auto$rs_design_edit.cc:841:execute$3565 ;
  wire \$auto$rs_design_edit.cc:841:execute$3566 ;
  wire \$auto$rs_design_edit.cc:841:execute$3567 ;
  wire \$auto$rs_design_edit.cc:841:execute$3568 ;
  wire \$auto$rs_design_edit.cc:841:execute$3569 ;
  wire \$auto$rs_design_edit.cc:841:execute$3570 ;
  wire \$auto$rs_design_edit.cc:841:execute$3571 ;
  wire \$auto$rs_design_edit.cc:841:execute$3572 ;
  wire \$auto$rs_design_edit.cc:841:execute$3573 ;
  wire \$auto$rs_design_edit.cc:841:execute$3574 ;
  wire \$auto$rs_design_edit.cc:841:execute$3575 ;
  wire \$auto$rs_design_edit.cc:841:execute$3576 ;
  wire \$auto$rs_design_edit.cc:841:execute$3577 ;
  wire \$auto$rs_design_edit.cc:841:execute$3578 ;
  wire \$auto$rs_design_edit.cc:841:execute$3579 ;
  wire \$auto$rs_design_edit.cc:841:execute$3580 ;
  wire \$auto$rs_design_edit.cc:841:execute$3581 ;
  wire \$auto$rs_design_edit.cc:841:execute$3582 ;
  wire \$auto$rs_design_edit.cc:841:execute$3583 ;
  wire \$auto$rs_design_edit.cc:841:execute$3584 ;
  wire \$auto$rs_design_edit.cc:841:execute$3585 ;
  wire \$auto$rs_design_edit.cc:841:execute$3586 ;
  wire \$auto$rs_design_edit.cc:841:execute$3587 ;
  wire \$auto$rs_design_edit.cc:841:execute$3588 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3551 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3552 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3553 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3554 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3555 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3556 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3557 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3558 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3559 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3560 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3561 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [18]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3562 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [19]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3563 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3564 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [20]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[20] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3565 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [21]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[21] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3566 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [22]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[22] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3567 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [23]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[23] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3568 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [24]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[24] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3569 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [25]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[25] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3570 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [26]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[26] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3571 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [27]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[27] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3572 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [28]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[28] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3573 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [29]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[29] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3574 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3575 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [30]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[30] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3576 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [31]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[31] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_32  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3577 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [32]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[32] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_33  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3578 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [33]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[33] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_34  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3579 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [34]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[34] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_35  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3580 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [35]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[35] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3581 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3582 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3583 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3584 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3585 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DIN_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3586 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.DIN [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[0] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[1] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[10] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[11] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[12] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[13] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[14] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[15] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[16] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[17] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[18] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[19] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[2] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[20] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[21] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[22] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[23] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[24] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[25] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[26] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[27] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[28] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[29] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[3] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[30] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[31] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[32] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[33] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[34] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[35] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[4] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[5] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[6] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[7] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[8] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.DOUT_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[9] ),
    .O(\$auto$rs_design_edit.cc:1122:execute$3590.DOUT [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.RE  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3587 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.RE ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$RE )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.WE  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3588 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.WE ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$WE )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:265:execute$3392  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$CLKA ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:298:execute$3394 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:265:execute$3395  (
    .I(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$CLKB ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:298:execute$3397 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3531 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3532 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3533 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3534 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3535 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3536 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3537 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3538 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRA_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3539 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRA [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3540 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3541 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3542 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3543 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3544 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3545 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3546 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3547 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.ADDRB_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3548 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.ADDRB [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.CLKA  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3549 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.CLKA ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$CLKA )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$GJC7.CLKB  (
    .EN(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3550 ),
    .I(\$auto$rs_design_edit.cc:1122:execute$3590.CLKB ),
    .O(\$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$CLKB )
  );
  fabric_GJC7 \$auto$rs_design_edit.cc:1120:execute$3589  (
    .\$auto$rs_design_edit.cc:841:execute$3588 (\$auto$rs_design_edit.cc:841:execute$3588 ),
    .\$auto$rs_design_edit.cc:841:execute$3587 (\$auto$rs_design_edit.cc:841:execute$3587 ),
    .\$auto$rs_design_edit.cc:841:execute$3586 (\$auto$rs_design_edit.cc:841:execute$3586 ),
    .\$auto$rs_design_edit.cc:841:execute$3585 (\$auto$rs_design_edit.cc:841:execute$3585 ),
    .\$auto$rs_design_edit.cc:841:execute$3584 (\$auto$rs_design_edit.cc:841:execute$3584 ),
    .\$auto$rs_design_edit.cc:841:execute$3583 (\$auto$rs_design_edit.cc:841:execute$3583 ),
    .\$auto$rs_design_edit.cc:841:execute$3582 (\$auto$rs_design_edit.cc:841:execute$3582 ),
    .\$auto$rs_design_edit.cc:841:execute$3581 (\$auto$rs_design_edit.cc:841:execute$3581 ),
    .\$auto$rs_design_edit.cc:841:execute$3580 (\$auto$rs_design_edit.cc:841:execute$3580 ),
    .\$auto$rs_design_edit.cc:841:execute$3579 (\$auto$rs_design_edit.cc:841:execute$3579 ),
    .\$auto$rs_design_edit.cc:841:execute$3578 (\$auto$rs_design_edit.cc:841:execute$3578 ),
    .\$auto$rs_design_edit.cc:841:execute$3577 (\$auto$rs_design_edit.cc:841:execute$3577 ),
    .\$auto$rs_design_edit.cc:841:execute$3576 (\$auto$rs_design_edit.cc:841:execute$3576 ),
    .\$auto$rs_design_edit.cc:841:execute$3575 (\$auto$rs_design_edit.cc:841:execute$3575 ),
    .\$auto$rs_design_edit.cc:841:execute$3574 (\$auto$rs_design_edit.cc:841:execute$3574 ),
    .\$auto$rs_design_edit.cc:841:execute$3573 (\$auto$rs_design_edit.cc:841:execute$3573 ),
    .\$auto$rs_design_edit.cc:841:execute$3572 (\$auto$rs_design_edit.cc:841:execute$3572 ),
    .\$auto$rs_design_edit.cc:841:execute$3571 (\$auto$rs_design_edit.cc:841:execute$3571 ),
    .\$auto$rs_design_edit.cc:841:execute$3570 (\$auto$rs_design_edit.cc:841:execute$3570 ),
    .\$auto$rs_design_edit.cc:841:execute$3569 (\$auto$rs_design_edit.cc:841:execute$3569 ),
    .\$auto$rs_design_edit.cc:841:execute$3568 (\$auto$rs_design_edit.cc:841:execute$3568 ),
    .\$auto$rs_design_edit.cc:841:execute$3567 (\$auto$rs_design_edit.cc:841:execute$3567 ),
    .\$auto$rs_design_edit.cc:841:execute$3566 (\$auto$rs_design_edit.cc:841:execute$3566 ),
    .\$auto$rs_design_edit.cc:841:execute$3565 (\$auto$rs_design_edit.cc:841:execute$3565 ),
    .\$auto$rs_design_edit.cc:841:execute$3564 (\$auto$rs_design_edit.cc:841:execute$3564 ),
    .\$auto$rs_design_edit.cc:841:execute$3563 (\$auto$rs_design_edit.cc:841:execute$3563 ),
    .\$auto$rs_design_edit.cc:841:execute$3562 (\$auto$rs_design_edit.cc:841:execute$3562 ),
    .\$auto$rs_design_edit.cc:841:execute$3561 (\$auto$rs_design_edit.cc:841:execute$3561 ),
    .\$auto$rs_design_edit.cc:841:execute$3560 (\$auto$rs_design_edit.cc:841:execute$3560 ),
    .\$auto$rs_design_edit.cc:841:execute$3559 (\$auto$rs_design_edit.cc:841:execute$3559 ),
    .\$auto$rs_design_edit.cc:841:execute$3558 (\$auto$rs_design_edit.cc:841:execute$3558 ),
    .\$auto$rs_design_edit.cc:841:execute$3557 (\$auto$rs_design_edit.cc:841:execute$3557 ),
    .\$auto$rs_design_edit.cc:841:execute$3556 (\$auto$rs_design_edit.cc:841:execute$3556 ),
    .\$auto$rs_design_edit.cc:841:execute$3555 (\$auto$rs_design_edit.cc:841:execute$3555 ),
    .\$auto$rs_design_edit.cc:841:execute$3554 (\$auto$rs_design_edit.cc:841:execute$3554 ),
    .\$auto$rs_design_edit.cc:841:execute$3553 (\$auto$rs_design_edit.cc:841:execute$3553 ),
    .\$auto$rs_design_edit.cc:841:execute$3552 (\$auto$rs_design_edit.cc:841:execute$3552 ),
    .\$auto$rs_design_edit.cc:841:execute$3551 (\$auto$rs_design_edit.cc:841:execute$3551 ),
    .\$auto$rs_design_edit.cc:841:execute$3550 (\$auto$rs_design_edit.cc:841:execute$3550 ),
    .\$auto$rs_design_edit.cc:841:execute$3549 (\$auto$rs_design_edit.cc:841:execute$3549 ),
    .\$auto$rs_design_edit.cc:841:execute$3548 (\$auto$rs_design_edit.cc:841:execute$3548 ),
    .\$auto$rs_design_edit.cc:841:execute$3547 (\$auto$rs_design_edit.cc:841:execute$3547 ),
    .\$auto$rs_design_edit.cc:841:execute$3546 (\$auto$rs_design_edit.cc:841:execute$3546 ),
    .\$auto$rs_design_edit.cc:841:execute$3545 (\$auto$rs_design_edit.cc:841:execute$3545 ),
    .\$auto$rs_design_edit.cc:841:execute$3544 (\$auto$rs_design_edit.cc:841:execute$3544 ),
    .\$auto$rs_design_edit.cc:841:execute$3543 (\$auto$rs_design_edit.cc:841:execute$3543 ),
    .\$auto$rs_design_edit.cc:841:execute$3542 (\$auto$rs_design_edit.cc:841:execute$3542 ),
    .\$auto$rs_design_edit.cc:841:execute$3541 (\$auto$rs_design_edit.cc:841:execute$3541 ),
    .\$auto$rs_design_edit.cc:841:execute$3540 (\$auto$rs_design_edit.cc:841:execute$3540 ),
    .\$auto$rs_design_edit.cc:841:execute$3539 (\$auto$rs_design_edit.cc:841:execute$3539 ),
    .\$auto$rs_design_edit.cc:841:execute$3538 (\$auto$rs_design_edit.cc:841:execute$3538 ),
    .\$auto$rs_design_edit.cc:841:execute$3537 (\$auto$rs_design_edit.cc:841:execute$3537 ),
    .\$auto$rs_design_edit.cc:841:execute$3536 (\$auto$rs_design_edit.cc:841:execute$3536 ),
    .\$auto$rs_design_edit.cc:841:execute$3535 (\$auto$rs_design_edit.cc:841:execute$3535 ),
    .\$auto$rs_design_edit.cc:841:execute$3534 (\$auto$rs_design_edit.cc:841:execute$3534 ),
    .\$auto$rs_design_edit.cc:841:execute$3533 (\$auto$rs_design_edit.cc:841:execute$3533 ),
    .\$auto$rs_design_edit.cc:841:execute$3532 (\$auto$rs_design_edit.cc:841:execute$3532 ),
    .\$auto$rs_design_edit.cc:841:execute$3531 (\$auto$rs_design_edit.cc:841:execute$3531 ),
    .\$iopadmap$ADDRB[1] (\$iopadmap$ADDRB[1] ),
    .\$iopadmap$ADDRB[0] (\$iopadmap$ADDRB[0] ),
    .\$iopadmap$DIN[35] (\$iopadmap$DIN[35] ),
    .\$iopadmap$DIN[34] (\$iopadmap$DIN[34] ),
    .\$iopadmap$DIN[33] (\$iopadmap$DIN[33] ),
    .\$iopadmap$DIN[32] (\$iopadmap$DIN[32] ),
    .\$iopadmap$DIN[31] (\$iopadmap$DIN[31] ),
    .\$iopadmap$DIN[30] (\$iopadmap$DIN[30] ),
    .\$iopadmap$DIN[29] (\$iopadmap$DIN[29] ),
    .\$iopadmap$DIN[28] (\$iopadmap$DIN[28] ),
    .\$iopadmap$DIN[27] (\$iopadmap$DIN[27] ),
    .\$iopadmap$DIN[26] (\$iopadmap$DIN[26] ),
    .\$iopadmap$DIN[25] (\$iopadmap$DIN[25] ),
    .\$iopadmap$DIN[24] (\$iopadmap$DIN[24] ),
    .\$iopadmap$DIN[23] (\$iopadmap$DIN[23] ),
    .\$iopadmap$DIN[22] (\$iopadmap$DIN[22] ),
    .\$iopadmap$DIN[21] (\$iopadmap$DIN[21] ),
    .\$iopadmap$DIN[20] (\$iopadmap$DIN[20] ),
    .\$iopadmap$DIN[19] (\$iopadmap$DIN[19] ),
    .\$iopadmap$DIN[18] (\$iopadmap$DIN[18] ),
    .\$iopadmap$DIN[17] (\$iopadmap$DIN[17] ),
    .\$iopadmap$DIN[16] (\$iopadmap$DIN[16] ),
    .\$iopadmap$DIN[15] (\$iopadmap$DIN[15] ),
    .\$iopadmap$DIN[14] (\$iopadmap$DIN[14] ),
    .\$iopadmap$DIN[13] (\$iopadmap$DIN[13] ),
    .\$iopadmap$DIN[12] (\$iopadmap$DIN[12] ),
    .\$iopadmap$DIN[11] (\$iopadmap$DIN[11] ),
    .\$iopadmap$DIN[10] (\$iopadmap$DIN[10] ),
    .\$iopadmap$DIN[9] (\$iopadmap$DIN[9] ),
    .\$iopadmap$DIN[8] (\$iopadmap$DIN[8] ),
    .\$iopadmap$DIN[7] (\$iopadmap$DIN[7] ),
    .\$iopadmap$DIN[6] (\$iopadmap$DIN[6] ),
    .\$iopadmap$DIN[5] (\$iopadmap$DIN[5] ),
    .\$iopadmap$DIN[4] (\$iopadmap$DIN[4] ),
    .\$iopadmap$DIN[3] (\$iopadmap$DIN[3] ),
    .\$iopadmap$DIN[2] (\$iopadmap$DIN[2] ),
    .\$iopadmap$DIN[1] (\$iopadmap$DIN[1] ),
    .\$iopadmap$DIN[0] (\$iopadmap$DIN[0] ),
    .\$iopadmap$DOUT[35] (\$iopadmap$DOUT[35] ),
    .\$iopadmap$DOUT[34] (\$iopadmap$DOUT[34] ),
    .\$iopadmap$DOUT[33] (\$iopadmap$DOUT[33] ),
    .\$iopadmap$DOUT[32] (\$iopadmap$DOUT[32] ),
    .\$iopadmap$DOUT[31] (\$iopadmap$DOUT[31] ),
    .\$iopadmap$DOUT[30] (\$iopadmap$DOUT[30] ),
    .\$iopadmap$DOUT[29] (\$iopadmap$DOUT[29] ),
    .\$iopadmap$DOUT[28] (\$iopadmap$DOUT[28] ),
    .\$iopadmap$DOUT[27] (\$iopadmap$DOUT[27] ),
    .\$iopadmap$DOUT[26] (\$iopadmap$DOUT[26] ),
    .\$iopadmap$DOUT[25] (\$iopadmap$DOUT[25] ),
    .\$iopadmap$DOUT[24] (\$iopadmap$DOUT[24] ),
    .\$iopadmap$DOUT[23] (\$iopadmap$DOUT[23] ),
    .\$iopadmap$DOUT[22] (\$iopadmap$DOUT[22] ),
    .\$iopadmap$DOUT[21] (\$iopadmap$DOUT[21] ),
    .\$iopadmap$DOUT[20] (\$iopadmap$DOUT[20] ),
    .\$iopadmap$DOUT[19] (\$iopadmap$DOUT[19] ),
    .\$iopadmap$DOUT[18] (\$iopadmap$DOUT[18] ),
    .\$iopadmap$DOUT[17] (\$iopadmap$DOUT[17] ),
    .\$iopadmap$DOUT[16] (\$iopadmap$DOUT[16] ),
    .\$iopadmap$DOUT[15] (\$iopadmap$DOUT[15] ),
    .\$iopadmap$DOUT[14] (\$iopadmap$DOUT[14] ),
    .\$iopadmap$DOUT[13] (\$iopadmap$DOUT[13] ),
    .\$iopadmap$DOUT[12] (\$iopadmap$DOUT[12] ),
    .\$iopadmap$DOUT[11] (\$iopadmap$DOUT[11] ),
    .\$iopadmap$DOUT[10] (\$iopadmap$DOUT[10] ),
    .\$iopadmap$DOUT[9] (\$iopadmap$DOUT[9] ),
    .\$iopadmap$DOUT[8] (\$iopadmap$DOUT[8] ),
    .\$iopadmap$DOUT[7] (\$iopadmap$DOUT[7] ),
    .\$iopadmap$DOUT[6] (\$iopadmap$DOUT[6] ),
    .\$iopadmap$DOUT[5] (\$iopadmap$DOUT[5] ),
    .\$iopadmap$DOUT[4] (\$iopadmap$DOUT[4] ),
    .\$iopadmap$DOUT[3] (\$iopadmap$DOUT[3] ),
    .\$iopadmap$DOUT[2] (\$iopadmap$DOUT[2] ),
    .\$iopadmap$DOUT[1] (\$iopadmap$DOUT[1] ),
    .\$iopadmap$DOUT[0] (\$iopadmap$DOUT[0] ),
    .\$iopadmap$ADDRA[8] (\$iopadmap$ADDRA[8] ),
    .\$iopadmap$ADDRA[7] (\$iopadmap$ADDRA[7] ),
    .\$iopadmap$ADDRA[6] (\$iopadmap$ADDRA[6] ),
    .\$iopadmap$ADDRA[5] (\$iopadmap$ADDRA[5] ),
    .\$iopadmap$ADDRA[4] (\$iopadmap$ADDRA[4] ),
    .\$iopadmap$ADDRA[3] (\$iopadmap$ADDRA[3] ),
    .\$iopadmap$ADDRA[2] (\$iopadmap$ADDRA[2] ),
    .\$iopadmap$ADDRA[1] (\$iopadmap$ADDRA[1] ),
    .\$iopadmap$ADDRA[0] (\$iopadmap$ADDRA[0] ),
    .\$auto$clkbufmap.cc:298:execute$3394 (\$auto$clkbufmap.cc:298:execute$3394 ),
    .\$auto$clkbufmap.cc:298:execute$3397 (\$auto$clkbufmap.cc:298:execute$3397 ),
    .\$iopadmap$ADDRB[5] (\$iopadmap$ADDRB[5] ),
    .\$iopadmap$ADDRB[4] (\$iopadmap$ADDRB[4] ),
    .\$iopadmap$ADDRB[8] (\$iopadmap$ADDRB[8] ),
    .\$iopadmap$ADDRB[7] (\$iopadmap$ADDRB[7] ),
    .\$iopadmap$ADDRB[6] (\$iopadmap$ADDRB[6] ),
    .\$iopadmap$RE (\$iopadmap$RE ),
    .\$iopadmap$WE (\$iopadmap$WE ),
    .\$iopadmap$ADDRB[2] (\$iopadmap$ADDRB[2] ),
    .\$iopadmap$ADDRB[3] (\$iopadmap$ADDRB[3] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3588  = \$auto$rs_design_edit.cc:841:execute$3588 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3587  = \$auto$rs_design_edit.cc:841:execute$3587 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3586  = \$auto$rs_design_edit.cc:841:execute$3586 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3585  = \$auto$rs_design_edit.cc:841:execute$3585 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3584  = \$auto$rs_design_edit.cc:841:execute$3584 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3583  = \$auto$rs_design_edit.cc:841:execute$3583 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3582  = \$auto$rs_design_edit.cc:841:execute$3582 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3581  = \$auto$rs_design_edit.cc:841:execute$3581 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3580  = \$auto$rs_design_edit.cc:841:execute$3580 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3579  = \$auto$rs_design_edit.cc:841:execute$3579 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3578  = \$auto$rs_design_edit.cc:841:execute$3578 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3577  = \$auto$rs_design_edit.cc:841:execute$3577 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3576  = \$auto$rs_design_edit.cc:841:execute$3576 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3575  = \$auto$rs_design_edit.cc:841:execute$3575 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3574  = \$auto$rs_design_edit.cc:841:execute$3574 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3573  = \$auto$rs_design_edit.cc:841:execute$3573 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3572  = \$auto$rs_design_edit.cc:841:execute$3572 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3571  = \$auto$rs_design_edit.cc:841:execute$3571 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3570  = \$auto$rs_design_edit.cc:841:execute$3570 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3569  = \$auto$rs_design_edit.cc:841:execute$3569 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3568  = \$auto$rs_design_edit.cc:841:execute$3568 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3567  = \$auto$rs_design_edit.cc:841:execute$3567 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3566  = \$auto$rs_design_edit.cc:841:execute$3566 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3565  = \$auto$rs_design_edit.cc:841:execute$3565 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3564  = \$auto$rs_design_edit.cc:841:execute$3564 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3563  = \$auto$rs_design_edit.cc:841:execute$3563 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3562  = \$auto$rs_design_edit.cc:841:execute$3562 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3561  = \$auto$rs_design_edit.cc:841:execute$3561 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3560  = \$auto$rs_design_edit.cc:841:execute$3560 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3559  = \$auto$rs_design_edit.cc:841:execute$3559 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3558  = \$auto$rs_design_edit.cc:841:execute$3558 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3557  = \$auto$rs_design_edit.cc:841:execute$3557 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3556  = \$auto$rs_design_edit.cc:841:execute$3556 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3555  = \$auto$rs_design_edit.cc:841:execute$3555 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3554  = \$auto$rs_design_edit.cc:841:execute$3554 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3553  = \$auto$rs_design_edit.cc:841:execute$3553 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3552  = \$auto$rs_design_edit.cc:841:execute$3552 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3551  = \$auto$rs_design_edit.cc:841:execute$3551 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3550  = \$auto$rs_design_edit.cc:841:execute$3550 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3549  = \$auto$rs_design_edit.cc:841:execute$3549 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3548  = \$auto$rs_design_edit.cc:841:execute$3548 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3547  = \$auto$rs_design_edit.cc:841:execute$3547 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3546  = \$auto$rs_design_edit.cc:841:execute$3546 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3545  = \$auto$rs_design_edit.cc:841:execute$3545 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3544  = \$auto$rs_design_edit.cc:841:execute$3544 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3543  = \$auto$rs_design_edit.cc:841:execute$3543 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3542  = \$auto$rs_design_edit.cc:841:execute$3542 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3541  = \$auto$rs_design_edit.cc:841:execute$3541 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3540  = \$auto$rs_design_edit.cc:841:execute$3540 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3539  = \$auto$rs_design_edit.cc:841:execute$3539 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3538  = \$auto$rs_design_edit.cc:841:execute$3538 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3537  = \$auto$rs_design_edit.cc:841:execute$3537 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3536  = \$auto$rs_design_edit.cc:841:execute$3536 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3535  = \$auto$rs_design_edit.cc:841:execute$3535 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3534  = \$auto$rs_design_edit.cc:841:execute$3534 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3533  = \$auto$rs_design_edit.cc:841:execute$3533 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3532  = \$auto$rs_design_edit.cc:841:execute$3532 ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$rs_design_edit.cc:841:execute$3531  = \$auto$rs_design_edit.cc:841:execute$3531 ;
  assign \$iopadmap$ADDRB[1]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[1] ;
  assign \$iopadmap$ADDRB[0]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[0] ;
  assign \$iopadmap$DIN[35]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[35] ;
  assign \$iopadmap$DIN[34]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[34] ;
  assign \$iopadmap$DIN[33]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[33] ;
  assign \$iopadmap$DIN[32]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[32] ;
  assign \$iopadmap$DIN[31]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[31] ;
  assign \$iopadmap$DIN[30]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[30] ;
  assign \$iopadmap$DIN[29]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[29] ;
  assign \$iopadmap$DIN[28]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[28] ;
  assign \$iopadmap$DIN[27]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[27] ;
  assign \$iopadmap$DIN[26]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[26] ;
  assign \$iopadmap$DIN[25]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[25] ;
  assign \$iopadmap$DIN[24]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[24] ;
  assign \$iopadmap$DIN[23]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[23] ;
  assign \$iopadmap$DIN[22]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[22] ;
  assign \$iopadmap$DIN[21]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[21] ;
  assign \$iopadmap$DIN[20]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[20] ;
  assign \$iopadmap$DIN[19]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[19] ;
  assign \$iopadmap$DIN[18]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[18] ;
  assign \$iopadmap$DIN[17]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[17] ;
  assign \$iopadmap$DIN[16]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[16] ;
  assign \$iopadmap$DIN[15]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[15] ;
  assign \$iopadmap$DIN[14]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[14] ;
  assign \$iopadmap$DIN[13]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[13] ;
  assign \$iopadmap$DIN[12]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[12] ;
  assign \$iopadmap$DIN[11]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[11] ;
  assign \$iopadmap$DIN[10]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[10] ;
  assign \$iopadmap$DIN[9]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[9] ;
  assign \$iopadmap$DIN[8]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[8] ;
  assign \$iopadmap$DIN[7]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[7] ;
  assign \$iopadmap$DIN[6]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[6] ;
  assign \$iopadmap$DIN[5]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[5] ;
  assign \$iopadmap$DIN[4]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[4] ;
  assign \$iopadmap$DIN[3]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[3] ;
  assign \$iopadmap$DIN[2]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[2] ;
  assign \$iopadmap$DIN[1]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[1] ;
  assign \$iopadmap$DIN[0]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DIN[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[35]  = \$iopadmap$DOUT[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[34]  = \$iopadmap$DOUT[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[33]  = \$iopadmap$DOUT[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[32]  = \$iopadmap$DOUT[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[31]  = \$iopadmap$DOUT[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[30]  = \$iopadmap$DOUT[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[29]  = \$iopadmap$DOUT[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[28]  = \$iopadmap$DOUT[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[27]  = \$iopadmap$DOUT[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[26]  = \$iopadmap$DOUT[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[25]  = \$iopadmap$DOUT[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[24]  = \$iopadmap$DOUT[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[23]  = \$iopadmap$DOUT[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[22]  = \$iopadmap$DOUT[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[21]  = \$iopadmap$DOUT[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[20]  = \$iopadmap$DOUT[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[19]  = \$iopadmap$DOUT[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[18]  = \$iopadmap$DOUT[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[17]  = \$iopadmap$DOUT[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[16]  = \$iopadmap$DOUT[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[15]  = \$iopadmap$DOUT[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[14]  = \$iopadmap$DOUT[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[13]  = \$iopadmap$DOUT[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[12]  = \$iopadmap$DOUT[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[11]  = \$iopadmap$DOUT[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[10]  = \$iopadmap$DOUT[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[9]  = \$iopadmap$DOUT[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[8]  = \$iopadmap$DOUT[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[7]  = \$iopadmap$DOUT[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[6]  = \$iopadmap$DOUT[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[5]  = \$iopadmap$DOUT[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[4]  = \$iopadmap$DOUT[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[3]  = \$iopadmap$DOUT[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[2]  = \$iopadmap$DOUT[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[1]  = \$iopadmap$DOUT[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$DOUT[0]  = \$iopadmap$DOUT[0] ;
  assign \$iopadmap$ADDRA[8]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[8] ;
  assign \$iopadmap$ADDRA[7]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[7] ;
  assign \$iopadmap$ADDRA[6]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[6] ;
  assign \$iopadmap$ADDRA[5]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[5] ;
  assign \$iopadmap$ADDRA[4]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[4] ;
  assign \$iopadmap$ADDRA[3]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[3] ;
  assign \$iopadmap$ADDRA[2]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[2] ;
  assign \$iopadmap$ADDRA[1]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[1] ;
  assign \$iopadmap$ADDRA[0]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRA[0] ;
  assign \$auto$clkbufmap.cc:298:execute$3394  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:298:execute$3394 ;
  assign \$auto$clkbufmap.cc:298:execute$3397  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$auto$clkbufmap.cc:298:execute$3397 ;
  assign \$iopadmap$ADDRB[5]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[5] ;
  assign \$iopadmap$ADDRB[4]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[4] ;
  assign \$iopadmap$ADDRB[8]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[8] ;
  assign \$iopadmap$ADDRB[7]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[7] ;
  assign \$iopadmap$ADDRB[6]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[6] ;
  assign \$iopadmap$RE  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$RE ;
  assign \$iopadmap$WE  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$WE ;
  assign \$iopadmap$ADDRB[2]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[2] ;
  assign \$auto$rs_design_edit.cc:1122:execute$3590.ADDRA  = ADDRA;
  assign \$auto$rs_design_edit.cc:1122:execute$3590.ADDRB  = ADDRB;
  assign \$auto$rs_design_edit.cc:1122:execute$3590.CLKA  = CLKA;
  assign \$auto$rs_design_edit.cc:1122:execute$3590.CLKB  = CLKB;
  assign \$auto$rs_design_edit.cc:1122:execute$3590.DIN  = DIN;
  assign DOUT = \$auto$rs_design_edit.cc:1122:execute$3590.DOUT ;
  assign \$auto$rs_design_edit.cc:1122:execute$3590.RE  = RE;
  assign \$auto$rs_design_edit.cc:1122:execute$3590.WE  = WE;
  assign \$iopadmap$ADDRB[3]  = \$flatten$auto$rs_design_edit.cc:1122:execute$3590.$iopadmap$ADDRB[3] ;
endmodule
