#
# Configuration file for the Armadeus APF9328 module
#
# This is a TCL script executed in order
#
# S. Bonnet 2012
#

telnet_port 4444
gdb_port pipe
log_output /home/bonnetst/openocd.log

gdb_memory_map enable
gdb_flash_program enable
gdb_report_data_abort disable

interface ft2232
ft2232_device_desc "Digilent Adept USB Device"
ft2232_layout digilent-hs1
ft2232_vid_pid 0x0403 0x6010
adapter_khz 6000

reset_config none separate

# The FPGA - Comment if not present!
# Simply add a new tap
jtag newtap xc3s200 fpga -irlen 6 -irmask 0x3 -ircapture 0x1 -expected-id 0x01414093

# The CPU - mc9328mxl
set _CHIPNAME mc9328mxl
set _ENDIAN little

# There is only one TAP
set _CPUTAPID 0x1092001d

jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID

# Create the GDB target
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm920t -endian $_ENDIAN -chain-position $_TARGETNAME

# Enable dcc transfers
arm7_9 dcc_downloads enable
arm7_9 fast_memory_access enable

gdb_breakpoint_override hard
arm7_9 dbgrq enable


# MC9328MXl does not have any internal memory => use 64K SDRAM as work memory
# Works iif init done
mc9328mxl.cpu configure -work-area-virt 0x08ff0000 -work-area-phys 0x08ff0000 \
		-work-area-size 0x10000 -work-area-backup 1

# The NOR Flash memory - Mapped to 0x10000000 physical iif init done
# 16 Mbytes
flash bank bank0 cfi 0x10000000 0x01000000 2 2 mc9328mxl.cpu

# The NOR Flash memory - 1Mo of bank0 mapped to address 0
flash bank boot cfi 0x00000000 0x00100000 2 2 mc9328mxl.cpu

proc apf9328_reset {} {
}


# Halt the target when gdb attachs
proc gdb_attach {} {
	halt
	reset init
}

# Low level initialisation. Set ups:
#   - CPU clocks
#   - Flash location in memory map
#   - SDRAM timings
proc apf9328_init {} {
	puts "Initial board configuration"
	soft_reset_halt
	halt

	# Setup PLL and clock controller
	mww 0x0021b020 0x00000015	
	# MPLL => 192 MHz
	mww 0x0021b004 0x07b32da5	
	mww 0x0021b008 0x00000000	
	# Reset MPLL
	mww 0x0021b000 0x0f20ac03	
	sleep 100	

	# SPLL => 96 MHz		
	mww 0x0021b00c 0x0fb32da5	
	mww 0x0021b010 0x00000000	
	# Reset SPLL
	mww 0x0021b000 0x0f40ac03	
	sleep 100			
	mww 0x0021b000 0x27000003	
	mww 0x0021b80c 0x000003ab

	# Enable CPU async clock source
	arm920t cp15 2 0xc0000078	
	
	# Setup Flash: remap CS0 to 0x1000000
	mww 0x00220000 0x00330e04
	mww 0x00220004 0x00000d01	

	# SDRAM setup 

	# SDRAM controller commands
	set PRE_ALL_CMD 0x10000000
	set AUTO_REF_CMD 0x20000000
	set SET_MODE_REG_CMD 0x30000000

	# 16 MB(4M * 32) memory config register values
	set SDCTL_BASE_VAL 0x810A9267
	set MODE_REG_VAL 0x00223000

	# Bank 0
	set SBANK_BASE 0x08000000
	set SDCTL 0x00221000

	# Precharge array
	mww $SDCTL [expr $SDCTL_BASE_VAL | $PRE_ALL_CMD]
	mdw $SBANK_BASE

	# Array in auto refresh mode	
	mww $SDCTL [expr $SDCTL_BASE_VAL | $AUTO_REF_CMD]
	# 8 refresh cycles	
	for { set i 0 } { $i < 8 } { incr i } {
		mdw $SBANK_BASE
	}
	
	# Write mode register
	mww $SDCTL [ expr $SDCTL_BASE_VAL | $SET_MODE_REG_CMD ] 
	mdw [ expr $SBANK_BASE | $MODE_REG_VAL ]

	# Switch to normal R/W mode
	mww $SDCTL $SDCTL_BASE_VAL
}


# Event handlers
mc9328mxl.cpu configure -event reset-assert apf9328_reset
mc9328mxl.cpu configure -event reset-init apf9328_init
mc9328mxl.cpu configure -event gdb-attach gdb_attach

# Force initialization 
init



