

================================================================
== Vitis HLS Report for 'read_markers_1'
================================================================
* Date:           Tue Jun 18 12:24:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.313 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230  |read_markers_1_Pipeline_VITIS_LOOP_1135_1  |        ?|        ?|          ?|          ?|    ?|     ?|       no|
        |grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241  |read_markers_1_Pipeline_VITIS_LOOP_1104_2  |       18|       18|  90.000 ns|  90.000 ns|   18|    18|       no|
        |grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251  |read_markers_1_Pipeline_VITIS_LOOP_1115_3  |        2|     4082|  10.000 ns|  20.410 us|    2|  4082|       no|
        |grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260  |read_markers_1_Pipeline_VITIS_LOOP_1031_2  |        2|      129|  10.000 ns|   0.645 us|    2|   129|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                         |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1171_1      |        ?|        ?|          ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_924_1      |        ?|        ?|          ?|          -|          -|        ?|        no|
        |  ++ VITIS_LOOP_924_1.1  |        ?|        ?|          1|          -|          -|        ?|        no|
        | + VITIS_LOOP_1086_1     |        ?|        ?|  25 ~ 4105|          -|          -|        ?|        no|
        |- VITIS_LOOP_1027_1      |        0|    33405|    2 ~ 131|          -|          -|  0 ~ 255|        no|
        +-------------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     819|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      713|    5199|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     198|    -|
|Register             |        -|     -|      358|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1071|    6216|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260  |read_markers_1_Pipeline_VITIS_LOOP_1031_2  |        0|   0|   10|    78|    0|
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241  |read_markers_1_Pipeline_VITIS_LOOP_1104_2  |        0|   0|   27|   138|    0|
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251  |read_markers_1_Pipeline_VITIS_LOOP_1115_3  |        0|   0|   22|   118|    0|
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230  |read_markers_1_Pipeline_VITIS_LOOP_1135_1  |        0|   0|  654|  4865|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                           |        0|   0|  713|  5199|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_787_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln1060_fu_797_p2              |         +|   0|  0|  19|           8|           4|
    |add_ln1095_fu_538_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln1104_fu_594_p2              |         +|   0|  0|  15|           8|           5|
    |add_ln1111_fu_574_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln1115_fu_617_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln878_1_fu_319_p2             |         +|   0|  0|  15|           8|           2|
    |add_ln878_2_fu_304_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln878_3_fu_637_p2             |         +|   0|  0|  15|           8|           2|
    |add_ln878_4_fu_371_p2             |         +|   0|  0|  15|           8|           2|
    |add_ln878_5_fu_762_p2             |         +|   0|  0|  15|           8|           2|
    |add_ln878_fu_313_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln885_1_fu_669_p2             |         +|   0|  0|  15|           8|           3|
    |add_ln885_fu_643_p2               |         +|   0|  0|  15|           8|           3|
    |add_ln886_1_fu_675_p2             |         +|   0|  0|  15|           8|           3|
    |add_ln886_fu_649_p2               |         +|   0|  0|  15|           8|           3|
    |add_ln972_1_fu_733_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln972_fu_719_p2               |         +|   0|  0|  19|           8|           4|
    |grp_fu_266_p2                     |         +|   0|  0|  15|           8|           1|
    |grp_fu_272_p2                     |         +|   0|  0|  15|           8|           2|
    |i_3_fu_753_p2                     |         +|   0|  0|  15|           8|           1|
    |index_1_fu_482_p2                 |         +|   0|  0|  16|           9|           6|
    |length_10_fu_601_p2               |         +|   0|  0|  32|          32|           6|
    |length_5_fu_356_p2                |         +|   0|  0|  24|          17|           3|
    |length_9_fu_337_p2                |         +|   0|  0|  24|          17|           3|
    |p_xhtbl_bits_1_fu_512_p2          |         +|   0|  0|  17|          10|          10|
    |p_xhtbl_bits_fu_466_p2            |         +|   0|  0|  17|          10|          10|
    |p_xhtbl_huffval_1_fu_548_p2       |         +|   0|  0|  20|          13|          13|
    |length_11_fu_631_p2               |         -|   0|  0|  32|          32|          32|
    |sub_ln1027_fu_781_p2              |         -|   0|  0|  19|           8|           8|
    |sub_ln972_fu_713_p2               |         -|   0|  0|  19|           8|           8|
    |ap_block_state17_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp13_i_fu_768_p2                 |      icmp|   0|  0|  15|           8|           1|
    |cmp62_i_fu_395_p2                 |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln1027_1_fu_747_p2           |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln1027_fu_381_p2             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln1086_fu_418_p2             |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln1115_fu_607_p2             |      icmp|   0|  0|  19|          12|           1|
    |icmp_ln1172_fu_298_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln972_fu_701_p2              |      icmp|   0|  0|  15|           8|           1|
    |p_xhtbl_bits_2_fu_562_p3          |    select|   0|  0|  10|           1|          10|
    |p_xhtbl_huffval_2_fu_554_p3       |    select|   0|  0|  13|           1|          13|
    |select_ln1119_fu_623_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln972_fu_725_p3            |    select|   0|  0|   8|           1|           8|
    |xor_ln1098_fu_460_p2              |       xor|   0|  0|  11|          10|          11|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 819|         507|         269|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  97|         19|    1|         19|
    |i_fu_140                    |   9|          2|    8|         16|
    |inc_i10_i80_fu_144          |   9|          2|    8|         16|
    |inc_i16_i_lcssa101_fu_124   |   9|          2|    8|         16|
    |inc_i16_i_lcssa102_reg_201  |  20|          4|    8|         32|
    |inc_i16_i_lcssa106_reg_160  |   9|          2|    8|         16|
    |inc_i5_i85_reg_148          |   9|          2|    8|         16|
    |index_reg_181               |   9|          2|    8|         16|
    |length_4_reg_191            |   9|          2|   32|         64|
    |phi_ln1060_reg_219          |   9|          2|    8|         16|
    |unread_marker_1_in_reg_170  |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 198|         41|  105|        243|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1104_reg_925                                                 |   8|   0|    8|          0|
    |add_ln878_5_reg_953                                                |   8|   0|    8|          0|
    |ap_CS_fsm                                                          |  18|   0|   18|          0|
    |cmp13_i_reg_958                                                    |   1|   0|    1|          0|
    |cmp62_i_reg_899                                                    |   1|   0|    1|          0|
    |empty_reg_894                                                      |   7|   0|    7|          0|
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg  |   1|   0|    1|          0|
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg  |   1|   0|    1|          0|
    |grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg  |   1|   0|    1|          0|
    |i_3_reg_948                                                        |   8|   0|    8|          0|
    |i_fu_140                                                           |   8|   0|    8|          0|
    |i_get_dht                                                          |  32|   0|   32|          0|
    |i_get_sos                                                          |  32|   0|   32|          0|
    |i_get_sos_load_load_fu_401_p1                                      |  32|   0|   32|          0|
    |inc_i10_i80_fu_144                                                 |   8|   0|    8|          0|
    |inc_i16_i_lcssa101_fu_124                                          |   8|   0|    8|          0|
    |inc_i16_i_lcssa102_reg_201                                         |   8|   0|    8|          0|
    |inc_i16_i_lcssa106_reg_160                                         |   8|   0|    8|          0|
    |inc_i5_i85_reg_148                                                 |   8|   0|    8|          0|
    |index_reg_181                                                      |   8|   0|    8|          0|
    |length_11_reg_935                                                  |  32|   0|   32|          0|
    |length_4_reg_191                                                   |  32|   0|   32|          0|
    |length_9_reg_862                                                   |  17|   0|   17|          0|
    |p_jinfo_num_components                                             |   8|   0|    8|          0|
    |p_xhtbl_bits_2_reg_917                                             |  10|   0|   10|          0|
    |p_xhtbl_huffval_2_reg_912                                          |  11|   0|   13|          2|
    |phi_ln1060_reg_219                                                 |   8|   0|    8|          0|
    |reg_279                                                            |   8|   0|    8|          0|
    |select_ln1119_reg_930                                              |   8|   0|    8|          0|
    |sow_SOI_fu_128                                                     |   1|   0|   32|         31|
    |unread_marker_1_in_reg_170                                         |   8|   0|    8|          0|
    |zext_ln878_reg_872                                                 |   8|   0|   32|         24|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 358|   0|  415|         57|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                read_markers.1|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                read_markers.1|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                read_markers.1|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                read_markers.1|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                read_markers.1|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                read_markers.1|  return value|
|p_jinfo_image_height                   |  out|   16|      ap_vld|          p_jinfo_image_height|       pointer|
|p_jinfo_image_height_ap_vld            |  out|    1|      ap_vld|          p_jinfo_image_height|       pointer|
|p_jinfo_image_width                    |  out|   16|      ap_vld|           p_jinfo_image_width|       pointer|
|p_jinfo_image_width_ap_vld             |  out|    1|      ap_vld|           p_jinfo_image_width|       pointer|
|p_jinfo_jpeg_data                      |  out|    8|      ap_vld|             p_jinfo_jpeg_data|       pointer|
|p_jinfo_jpeg_data_ap_vld               |  out|    1|      ap_vld|             p_jinfo_jpeg_data|       pointer|
|p_jinfo_dc_xhuff_tbl_bits_address0     |  out|    8|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_ce0          |  out|    1|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_we0          |  out|    1|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_d0           |  out|    8|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_ac_xhuff_tbl_huffval_address0  |  out|   11|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_we0       |  out|    1|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_ac_xhuff_tbl_huffval_d0        |  out|    8|   ap_memory|  p_jinfo_ac_xhuff_tbl_huffval|         array|
|p_jinfo_quant_tbl_quantval_address0    |  out|    8|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_ce0         |  out|    1|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_we0         |  out|    1|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_d0          |  out|   16|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_address1    |  out|    8|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_ce1         |  out|    1|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_we1         |  out|    1|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
|p_jinfo_quant_tbl_quantval_d1          |  out|   16|   ap_memory|    p_jinfo_quant_tbl_quantval|         array|
+---------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 4 3 6 
5 --> 6 
6 --> 7 14 15 9 18 16 
7 --> 8 
8 --> 15 
9 --> 10 15 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 2 
16 --> 17 18 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inc_i16_i_lcssa101 = alloca i32 1"   --->   Operation 19 'alloca' 'inc_i16_i_lcssa101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sow_SOI = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1164]   --->   Operation 20 'alloca' 'sow_SOI' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%num_loc = alloca i64 1"   --->   Operation 21 'alloca' 'num_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 22 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln1164 = store i32 0, i32 %sow_SOI" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1164]   --->   Operation 23 'store' 'store_ln1164' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %inc_i16_i_lcssa101"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1171 = br void %for.cond" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1171]   --->   Operation 25 'br' 'br_ln1171' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sow_SOI_1 = load i32 %sow_SOI"   --->   Operation 26 'load' 'sow_SOI_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln1171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1171]   --->   Operation 27 'specloopname' 'specloopname_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%icmp_ln1172 = icmp_eq  i32 %sow_SOI_1, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1172]   --->   Operation 28 'icmp' 'icmp_ln1172' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1172 = br i1 %icmp_ln1172, void %VITIS_LOOP_927_2.i.preheader, void %if.then" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1172]   --->   Operation 29 'br' 'br_ln1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln924 = br void %VITIS_LOOP_927_2.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:924->benchmarks/chstone/jpeg/src/jpeg_decode.c:1175]   --->   Operation 30 'br' 'br_ln924' <Predicate = (!icmp_ln1172)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:924->benchmarks/chstone/jpeg/src/jpeg_decode.c:1175]   --->   Operation 31 'specloopname' 'specloopname_ln924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln878 = br void %do.cond.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:931->benchmarks/chstone/jpeg/src/jpeg_decode.c:1175]   --->   Operation 32 'br' 'br_ln878' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%inc_i5_i85 = phi i8 %add_ln878_2, void %do.cond.i, i8 0, void %VITIS_LOOP_927_2.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:931->benchmarks/chstone/jpeg/src/jpeg_decode.c:1175]   --->   Operation 33 'phi' 'inc_i5_i85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln878_2 = add i8 %inc_i5_i85, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:931->benchmarks/chstone/jpeg/src/jpeg_decode.c:1175]   --->   Operation 34 'add' 'add_ln878_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.90ns)   --->   "%switch_ln932 = switch i8 %inc_i5_i85, void %if.end.loopexit, i8 255, void %do.cond.i, i8 0, void %if.end.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:932->benchmarks/chstone/jpeg/src/jpeg_decode.c:1175]   --->   Operation 35 'switch' 'switch_ln932' <Predicate = true> <Delay = 0.90>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln924 = br void %VITIS_LOOP_927_2.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:924->benchmarks/chstone/jpeg/src/jpeg_decode.c:1175]   --->   Operation 36 'br' 'br_ln924' <Predicate = (inc_i5_i85 == 0)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.46ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 37 'br' 'br_ln0' <Predicate = (inc_i5_i85 != 255 & inc_i5_i85 != 0)> <Delay = 0.46>

State 5 <SV = 3> <Delay = 1.33>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%inc_i16_i_lcssa101_load = load i8 %inc_i16_i_lcssa101" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:906->benchmarks/chstone/jpeg/src/jpeg_decode.c:1173]   --->   Operation 38 'load' 'inc_i16_i_lcssa101_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.87ns)   --->   "%add_ln878 = add i8 %inc_i16_i_lcssa101_load, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:906->benchmarks/chstone/jpeg/src/jpeg_decode.c:1173]   --->   Operation 39 'add' 'add_ln878' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.87ns)   --->   "%add_ln878_1 = add i8 %inc_i16_i_lcssa101_load, i8 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:907->benchmarks/chstone/jpeg/src/jpeg_decode.c:1173]   --->   Operation 40 'add' 'add_ln878_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.46ns)   --->   "%br_ln1174 = br void %if.end" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1174]   --->   Operation 41 'br' 'br_ln1174' <Predicate = true> <Delay = 0.46>

State 6 <SV = 4> <Delay = 2.45>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%inc_i16_i_lcssa106 = phi i8 %add_ln878_1, void %if.then, i8 %add_ln878_2, void %if.end.loopexit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:907->benchmarks/chstone/jpeg/src/jpeg_decode.c:1173]   --->   Operation 42 'phi' 'inc_i16_i_lcssa106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%unread_marker_1_in = phi i8 %add_ln878, void %if.then, i8 %inc_i5_i85, void %if.end.loopexit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:906->benchmarks/chstone/jpeg/src/jpeg_decode.c:1173]   --->   Operation 43 'phi' 'unread_marker_1_in' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.90ns)   --->   "%switch_ln1180 = switch i8 %unread_marker_1_in, void %sw.epilog, i8 216, void %sw.bb, i8 192, void %sw.bb2, i8 218, void %sw.bb3, i8 196, void %sw.bb4, i8 219, void %sw.bb5, i8 217, void %cleanup.loopexit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1180]   --->   Operation 44 'switch' 'switch_ln1180' <Predicate = true> <Delay = 0.90>
ST_6 : Operation 45 [1/1] (0.87ns)   --->   "%add_ln885_3 = add i8 %inc_i16_i_lcssa106, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:885->benchmarks/chstone/jpeg/src/jpeg_decode.c:1130->benchmarks/chstone/jpeg/src/jpeg_decode.c:1194]   --->   Operation 45 'add' 'add_ln885_3' <Predicate = (unread_marker_1_in == 219)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.87ns)   --->   "%add_ln886_4 = add i8 %inc_i16_i_lcssa106, i8 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1130->benchmarks/chstone/jpeg/src/jpeg_decode.c:1194]   --->   Operation 46 'add' 'add_ln886_4' <Predicate = (unread_marker_1_in == 219)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%c_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %inc_i16_i_lcssa106, i8 %add_ln885_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1130->benchmarks/chstone/jpeg/src/jpeg_decode.c:1194]   --->   Operation 47 'bitconcatenate' 'c_67' <Predicate = (unread_marker_1_in == 219)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1125 = sext i16 %c_67" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1125->benchmarks/chstone/jpeg/src/jpeg_decode.c:1194]   --->   Operation 48 'sext' 'sext_ln1125' <Predicate = (unread_marker_1_in == 219)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.12ns)   --->   "%length_9 = add i17 %sext_ln1125, i17 131070" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1131->benchmarks/chstone/jpeg/src/jpeg_decode.c:1194]   --->   Operation 49 'add' 'length_9' <Predicate = (unread_marker_1_in == 219)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [2/2] (0.46ns)   --->   "%call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1135_1, i8 %add_ln886_4, i17 %length_9, i8 %num_loc, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1130->benchmarks/chstone/jpeg/src/jpeg_decode.c:1194]   --->   Operation 50 'call' 'call_ln886' <Predicate = (unread_marker_1_in == 219)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln885_2 = add i8 %inc_i16_i_lcssa106, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:885->benchmarks/chstone/jpeg/src/jpeg_decode.c:1081->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 51 'add' 'add_ln885_2' <Predicate = (unread_marker_1_in == 196)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.87ns)   --->   "%add_ln886_3 = add i8 %inc_i16_i_lcssa106, i8 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1081->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 52 'add' 'add_ln886_3' <Predicate = (unread_marker_1_in == 196)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c_66 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %inc_i16_i_lcssa106, i8 %add_ln885_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1081->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 53 'bitconcatenate' 'c_66' <Predicate = (unread_marker_1_in == 196)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1076 = sext i16 %c_66" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1076->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 54 'sext' 'sext_ln1076' <Predicate = (unread_marker_1_in == 196)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.12ns)   --->   "%length_5 = add i17 %sext_ln1076, i17 131070" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1082->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 55 'add' 'length_5' <Predicate = (unread_marker_1_in == 196)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1076_1 = sext i17 %length_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1076->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 56 'sext' 'sext_ln1076_1' <Predicate = (unread_marker_1_in == 196)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.46ns)   --->   "%br_ln1086 = br void %while.cond.i35" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1086->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 57 'br' 'br_ln1086' <Predicate = (unread_marker_1_in == 196)> <Delay = 0.46>
ST_6 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln1164 = store i32 1, i32 %sow_SOI" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1164]   --->   Operation 58 'store' 'store_ln1164' <Predicate = (unread_marker_1_in == 216)> <Delay = 0.46>
ST_6 : Operation 59 [1/1] (0.54ns)   --->   "%br_ln1183 = br void %sw.epilog" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1183]   --->   Operation 59 'br' 'br_ln1183' <Predicate = (unread_marker_1_in == 216)> <Delay = 0.54>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 60 'br' 'br_ln0' <Predicate = (unread_marker_1_in == 217)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.87ns)   --->   "%num_comp = add i8 %inc_i16_i_lcssa106, i8 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1020->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 61 'add' 'num_comp' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.87ns)   --->   "%add_ln878_4 = add i8 %inc_i16_i_lcssa106, i8 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1021->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 62 'add' 'add_ln878_4' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i8 %num_comp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1021->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 63 'zext' 'zext_ln878' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.87ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %num_comp, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 64 'icmp' 'icmp_ln1027' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.46ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.body.lr.ph.i, void %get_sos.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 65 'br' 'br_ln1027' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.46>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1010->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 66 'alloca' 'i' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%inc_i10_i80 = alloca i32 1"   --->   Operation 67 'alloca' 'inc_i10_i80' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_jinfo_num_components_load = load i8 %p_jinfo_num_components"   --->   Operation 68 'load' 'p_jinfo_num_components_load' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty = trunc i8 %p_jinfo_num_components_load"   --->   Operation 69 'trunc' 'empty' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.87ns)   --->   "%cmp62_i = icmp_sgt  i8 %p_jinfo_num_components_load, i8 0"   --->   Operation 70 'icmp' 'cmp62_i' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%i_get_sos_load = load i32 %i_get_sos" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1055->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 71 'load' 'i_get_sos_load' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln878 = store i8 %add_ln878_4, i8 %inc_i10_i80" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1021->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 72 'store' 'store_ln878' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.46>
ST_6 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln1010 = store i8 0, i8 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1010->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 73 'store' 'store_ln1010' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.46>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1027 = br void %VITIS_LOOP_1031_2.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 74 'br' 'br_ln1027' <Predicate = (unread_marker_1_in == 218 & !icmp_ln1027)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.14>
ST_7 : Operation 75 [1/2] (1.14ns)   --->   "%call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1135_1, i8 %add_ln886_4, i17 %length_9, i8 %num_loc, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1130->benchmarks/chstone/jpeg/src/jpeg_decode.c:1194]   --->   Operation 75 'call' 'call_ln886' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.54>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%num_loc_load = load i8 %num_loc"   --->   Operation 76 'load' 'num_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.54ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.54>

State 9 <SV = 5> <Delay = 3.28>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%index = phi i8 %add_ln886_3, void %sw.bb4, i8 %select_ln1119, void %while.body.i39_ifconv" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1081->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 78 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%length_4 = phi i32 %sext_ln1076_1, void %sw.bb4, i32 %length_11, void %while.body.i39_ifconv"   --->   Operation 79 'phi' 'length_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.14ns)   --->   "%icmp_ln1086 = icmp_sgt  i32 %length_4, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1086->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 80 'icmp' 'icmp_ln1086' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1086 = br i1 %icmp_ln1086, void %sw.epilog.loopexit, void %while.body.i39_ifconv" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1086->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 81 'br' 'br_ln1086' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1077 = zext i8 %index" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 82 'zext' 'zext_ln1077' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %index, i32 4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1091->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 83 'bitselect' 'tmp' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i8 %index" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1098->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 84 'trunc' 'trunc_ln1098' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_xhtbl_bits)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln1098, i7 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1098->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 85 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_xhtbl_bits)   --->   "%trunc_ln1098_1 = trunc i8 %index" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1098->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 86 'trunc' 'trunc_ln1098_1' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_xhtbl_bits)   --->   "%shl_ln1098_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln1098_1, i4 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1098->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 87 'bitconcatenate' 'shl_ln1098_1' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_xhtbl_bits)   --->   "%xor_ln1098 = xor i10 %shl_ln1098_1, i10 512" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1098->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 88 'xor' 'xor_ln1098' <Predicate = (icmp_ln1086)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_xhtbl_bits = add i10 %xor_ln1098, i10 %shl_ln1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1098->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 89 'add' 'p_xhtbl_bits' <Predicate = (icmp_ln1086)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%p_xhtbl_huffval = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i8.i2, i3 %trunc_ln1098, i8 %index, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1099->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 90 'bitconcatenate' 'p_xhtbl_huffval' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.87ns)   --->   "%index_1 = add i9 %zext_ln1077, i9 496" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1093->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 91 'add' 'index_1' <Predicate = (icmp_ln1086)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i9 %index_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1094->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 92 'trunc' 'trunc_ln1094' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln1094, i7 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1094->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 93 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1094_1 = trunc i9 %index_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1094->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 94 'trunc' 'trunc_ln1094_1' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1094_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln1094_1, i4 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1094->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 95 'bitconcatenate' 'shl_ln1094_1' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.93ns)   --->   "%p_xhtbl_bits_1 = add i10 %shl_ln2, i10 %shl_ln1094_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1094->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 96 'add' 'p_xhtbl_bits_1' <Predicate = (icmp_ln1086)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 %trunc_ln1094, i10 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1095->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 97 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1095_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %index_1, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1095->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 98 'bitconcatenate' 'shl_ln1095_1' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1095 = sext i11 %shl_ln1095_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1095->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 99 'sext' 'sext_ln1095' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.99ns)   --->   "%add_ln1095 = add i12 %sext_ln1095, i12 2560" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1095->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 100 'add' 'add_ln1095' <Predicate = (icmp_ln1086)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1095 = zext i12 %add_ln1095" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1095->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 101 'zext' 'zext_ln1095' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.02ns)   --->   "%p_xhtbl_huffval_1 = add i13 %zext_ln1095, i13 %shl_ln3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1095->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 102 'add' 'p_xhtbl_huffval_1' <Predicate = (icmp_ln1086)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.39ns)   --->   "%p_xhtbl_huffval_2 = select i1 %tmp, i13 %p_xhtbl_huffval_1, i13 %p_xhtbl_huffval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1091->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 103 'select' 'p_xhtbl_huffval_2' <Predicate = (icmp_ln1086)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.37ns)   --->   "%p_xhtbl_bits_2 = select i1 %tmp, i10 %p_xhtbl_bits_1, i10 %p_xhtbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1091->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 104 'select' 'p_xhtbl_bits_2' <Predicate = (icmp_ln1086)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%i_get_dht_load = load i32 %i_get_dht" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1111->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 105 'load' 'i_get_dht_load' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.14ns)   --->   "%add_ln1111 = add i32 %i_get_dht_load, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1111->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 106 'add' 'add_ln1111' <Predicate = (icmp_ln1086)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln1111 = store i32 %add_ln1111, i32 %i_get_dht" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1111->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 107 'store' 'store_ln1111' <Predicate = (icmp_ln1086)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.54ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln1086)> <Delay = 0.54>

State 10 <SV = 6> <Delay = 2.78>
ST_10 : Operation 109 [2/2] (2.78ns)   --->   "%call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1104_2, i8 %index, i10 %p_xhtbl_bits_2, i12 %count_loc, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1081->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 109 'call' 'call_ln886' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 1.28>
ST_11 : Operation 110 [1/2] (1.28ns)   --->   "%call_ln886 = call void @read_markers.1_Pipeline_VITIS_LOOP_1104_2, i8 %index, i10 %p_xhtbl_bits_2, i12 %count_loc, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:1081->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 110 'call' 'call_ln886' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 3.19>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%count_loc_load = load i12 %count_loc"   --->   Operation 111 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln878_1 = zext i12 %count_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 112 'zext' 'zext_ln878_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.87ns)   --->   "%add_ln1104 = add i8 %index, i8 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 113 'add' 'add_ln1104' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%length_10 = add i32 %length_4, i32 4294967279" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1113->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 114 'add' 'length_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 115 [1/1] (0.99ns)   --->   "%icmp_ln1115 = icmp_ne  i12 %count_loc_load, i12 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 115 'icmp' 'icmp_ln1115' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [2/2] (2.32ns)   --->   "%call_ln1104 = call void @read_markers.1_Pipeline_VITIS_LOOP_1115_3, i8 %add_ln1104, i12 %count_loc_load, i13 %p_xhtbl_huffval_2, i8 %p_jinfo_ac_xhuff_tbl_huffval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 116 'call' 'call_ln1104' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1115 = trunc i12 %count_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 117 'trunc' 'trunc_ln1115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.87ns)   --->   "%add_ln1115 = add i8 %trunc_ln1115, i8 %add_ln1104" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 118 'add' 'add_ln1115' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.40ns)   --->   "%select_ln1119 = select i1 %icmp_ln1115, i8 %add_ln1115, i8 %add_ln1104" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1119->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 119 'select' 'select_ln1119' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%length_11 = sub i32 %length_10, i32 %zext_ln878_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1119->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 120 'sub' 'length_11' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln1086 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1086->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 121 'specloopname' 'specloopname_ln1086' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln1104 = call void @read_markers.1_Pipeline_VITIS_LOOP_1115_3, i8 %add_ln1104, i12 %count_loc_load, i13 %p_xhtbl_huffval_2, i8 %p_jinfo_ac_xhuff_tbl_huffval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 122 'call' 'call_ln1104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln1086 = br void %while.cond.i35" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1086->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 123 'br' 'br_ln1086' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 3.31>
ST_14 : Operation 124 [1/1] (0.87ns)   --->   "%add_ln878_3 = add i8 %inc_i16_i_lcssa106, i8 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:955->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 124 'add' 'add_ln878_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.87ns)   --->   "%add_ln885 = add i8 %inc_i16_i_lcssa106, i8 4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:885->benchmarks/chstone/jpeg/src/jpeg_decode.c:956->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 125 'add' 'add_ln885' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.87ns)   --->   "%add_ln886 = add i8 %inc_i16_i_lcssa106, i8 5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:956->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 126 'add' 'add_ln886' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%c = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln878_3, i8 %add_ln885" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:956->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 127 'bitconcatenate' 'c' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln956 = store i16 %c, i16 %p_jinfo_image_height" [benchmarks/chstone/jpeg/src/jpeg_decode.c:956->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 128 'store' 'store_ln956' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.87ns)   --->   "%add_ln885_1 = add i8 %inc_i16_i_lcssa106, i8 6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:885->benchmarks/chstone/jpeg/src/jpeg_decode.c:957->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 129 'add' 'add_ln885_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.87ns)   --->   "%add_ln886_1 = add i8 %inc_i16_i_lcssa106, i8 7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:957->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 130 'add' 'add_ln886_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%c_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln886, i8 %add_ln885_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:886->benchmarks/chstone/jpeg/src/jpeg_decode.c:957->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 131 'bitconcatenate' 'c_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln957 = store i16 %c_1, i16 %p_jinfo_image_width" [benchmarks/chstone/jpeg/src/jpeg_decode.c:957->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 132 'store' 'store_ln957' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln958 = store i8 %add_ln886_1, i8 %p_jinfo_num_components" [benchmarks/chstone/jpeg/src/jpeg_decode.c:958->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 133 'store' 'store_ln958' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.87ns)   --->   "%icmp_ln972 = icmp_sgt  i8 %add_ln886_1, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:972->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 134 'icmp' 'icmp_ln972' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln972 = shl i8 %add_ln886_1, i8 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:972->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 135 'shl' 'shl_ln972' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln972 = sub i8 %shl_ln972, i8 %add_ln886_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:972->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 136 'sub' 'sub_ln972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 137 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln972 = add i8 %sub_ln972, i8 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:972->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 137 'add' 'add_ln972' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln972_1)   --->   "%select_ln972 = select i1 %icmp_ln972, i8 %add_ln972, i8 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:972->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 138 'select' 'select_ln972' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln972_1 = add i8 %select_ln972, i8 %inc_i16_i_lcssa106" [benchmarks/chstone/jpeg/src/jpeg_decode.c:972->benchmarks/chstone/jpeg/src/jpeg_decode.c:1185]   --->   Operation 139 'add' 'add_ln972_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.54ns)   --->   "%br_ln1171 = br void %sw.epilog" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1171]   --->   Operation 140 'br' 'br_ln1171' <Predicate = true> <Delay = 0.54>

State 15 <SV = 7> <Delay = 0.46>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%inc_i16_i_lcssa102 = phi i8 %inc_i16_i_lcssa106, void %sw.bb, i8 %add_ln972_1, void %sw.bb2, i8 %num_loc_load, void %sw.bb5, i8 %inc_i16_i_lcssa106, void %if.end, i8 %index, void %sw.epilog.loopexit"   --->   Operation 141 'phi' 'inc_i16_i_lcssa102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.46ns)   --->   "%store_ln878 = store i8 %inc_i16_i_lcssa102, i8 %inc_i16_i_lcssa101" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:907->benchmarks/chstone/jpeg/src/jpeg_decode.c:1173]   --->   Operation 142 'store' 'store_ln878' <Predicate = true> <Delay = 0.46>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln1171 = br void %for.cond" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1171]   --->   Operation 143 'br' 'br_ln1171' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.18>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 144 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.87ns)   --->   "%icmp_ln1027_1 = icmp_eq  i8 %i_2, i8 %num_comp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 145 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.87ns)   --->   "%i_3 = add i8 %i_2, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 147 'add' 'i_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_1, void %VITIS_LOOP_1031_2.i.split, void %VITIS_LOOP_1060_3.i.loopexit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 148 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%inc_i10_i80_load = load i8 %inc_i10_i80" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1029->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 149 'load' 'inc_i10_i80_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln1027 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 150 'specloopname' 'specloopname_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.87ns)   --->   "%add_ln878_5 = add i8 %inc_i10_i80_load, i8 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1029->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 151 'add' 'add_ln878_5' <Predicate = (!icmp_ln1027_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.87ns)   --->   "%cmp13_i = icmp_eq  i8 %inc_i10_i80_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1029->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 152 'icmp' 'cmp13_i' <Predicate = (!icmp_ln1027_1)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln1031 = br i1 %cmp62_i, void %for.end.loopexit.i, void %for.body7.i.preheader" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 153 'br' 'br_ln1031' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_16 : Operation 154 [2/2] (1.31ns)   --->   "%targetBlock = call i1 @read_markers.1_Pipeline_VITIS_LOOP_1031_2, i7 %empty, i1 %cmp13_i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1029->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 154 'call' 'targetBlock' <Predicate = (!icmp_ln1027_1 & cmp62_i)> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln1027 = shl i8 %inc_i16_i_lcssa106, i8 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 155 'shl' 'shl_ln1027' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1027 = sub i8 %shl_ln1027, i8 %inc_i16_i_lcssa106" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 156 'sub' 'sub_ln1027' <Predicate = (icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 157 [1/1] (1.14ns)   --->   "%add_ln1027 = add i32 %i_get_sos_load, i32 %zext_ln878" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 157 'add' 'add_ln1027' <Predicate = (icmp_ln1027_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln1055 = store i32 %add_ln1027, i32 %i_get_sos" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1055->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 158 'store' 'store_ln1055' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1060 = add i8 %sub_ln1027, i8 10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1060->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 159 'add' 'add_ln1060' <Predicate = (icmp_ln1027_1)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 160 [1/1] (0.46ns)   --->   "%br_ln1060 = br void %get_sos.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1060->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 160 'br' 'br_ln1060' <Predicate = (icmp_ln1027_1)> <Delay = 0.46>

State 17 <SV = 6> <Delay = 1.77>
ST_17 : Operation 161 [1/2] (1.77ns)   --->   "%targetBlock = call i1 @read_markers.1_Pipeline_VITIS_LOOP_1031_2, i7 %empty, i1 %cmp13_i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1029->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 161 'call' 'targetBlock' <Predicate = (cmp62_i)> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %targetBlock, void %for.inc18.i, void %for.end.loopexit.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1029->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 162 'br' 'br_ln878' <Predicate = (cmp62_i)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln1055 = br void %for.inc18.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1055->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 163 'br' 'br_ln1055' <Predicate = (targetBlock) | (!cmp62_i)> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.46ns)   --->   "%store_ln878 = store i8 %add_ln878_5, i8 %inc_i10_i80" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1029->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 164 'store' 'store_ln878' <Predicate = true> <Delay = 0.46>
ST_17 : Operation 165 [1/1] (0.46ns)   --->   "%store_ln1010 = store i8 %i_3, i8 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1010->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 165 'store' 'store_ln1010' <Predicate = true> <Delay = 0.46>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln1027 = br void %VITIS_LOOP_1031_2.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1027->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 166 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%phi_ln1060 = phi i8 %add_ln1060, void %VITIS_LOOP_1060_3.i.loopexit, i8 4, void %sw.bb3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1060->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 167 'phi' 'phi_ln1060' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln1068 = store i8 %phi_ln1060, i8 %p_jinfo_jpeg_data" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1068->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 168 'store' 'store_ln1068' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln1189 = br void %cleanup" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1189]   --->   Operation 169 'br' 'br_ln1189' <Predicate = (unread_marker_1_in == 218)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln1200 = ret" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1200]   --->   Operation 170 'ret' 'ret_ln1200' <Predicate = (unread_marker_1_in == 217) | (unread_marker_1_in == 218)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_jinfo_image_height]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_jinfo_image_width]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_jinfo_num_components]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ i_get_sos]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_jpeg_data]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_jinfo_dc_xhuff_tbl_bits]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i_get_dht]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_ac_xhuff_tbl_huffval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i_get_dqt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_jinfo_quant_tbl_quantval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inc_i16_i_lcssa101          (alloca           ) [ 0111111111111111000]
sow_SOI                     (alloca           ) [ 0111111111111111000]
num_loc                     (alloca           ) [ 0011111111111111000]
count_loc                   (alloca           ) [ 0011111111111111000]
store_ln1164                (store            ) [ 0000000000000000000]
store_ln0                   (store            ) [ 0000000000000000000]
br_ln1171                   (br               ) [ 0000000000000000000]
sow_SOI_1                   (load             ) [ 0000000000000000000]
specloopname_ln1171         (specloopname     ) [ 0000000000000000000]
icmp_ln1172                 (icmp             ) [ 0011111111111111000]
br_ln1172                   (br               ) [ 0000000000000000000]
br_ln924                    (br               ) [ 0000000000000000000]
specloopname_ln924          (specloopname     ) [ 0000000000000000000]
br_ln878                    (br               ) [ 0011111111111111000]
inc_i5_i85                  (phi              ) [ 0010111111111111000]
add_ln878_2                 (add              ) [ 0011111111111111000]
switch_ln932                (switch           ) [ 0011111111111111000]
br_ln924                    (br               ) [ 0000000000000000000]
br_ln0                      (br               ) [ 0011111111111111000]
inc_i16_i_lcssa101_load     (load             ) [ 0000000000000000000]
add_ln878                   (add              ) [ 0011111111111111000]
add_ln878_1                 (add              ) [ 0011111111111111000]
br_ln1174                   (br               ) [ 0011111111111111000]
inc_i16_i_lcssa106          (phi              ) [ 0000001111111111110]
unread_marker_1_in          (phi              ) [ 0011111111111111111]
switch_ln1180               (switch           ) [ 0011111111111111000]
add_ln885_3                 (add              ) [ 0000000000000000000]
add_ln886_4                 (add              ) [ 0000000100000000000]
c_67                        (bitconcatenate   ) [ 0000000000000000000]
sext_ln1125                 (sext             ) [ 0000000000000000000]
length_9                    (add              ) [ 0000000100000000000]
add_ln885_2                 (add              ) [ 0000000000000000000]
add_ln886_3                 (add              ) [ 0011111111111111000]
c_66                        (bitconcatenate   ) [ 0000000000000000000]
sext_ln1076                 (sext             ) [ 0000000000000000000]
length_5                    (add              ) [ 0000000000000000000]
sext_ln1076_1               (sext             ) [ 0011111111111111000]
br_ln1086                   (br               ) [ 0011111111111111000]
store_ln1164                (store            ) [ 0000000000000000000]
br_ln1183                   (br               ) [ 0011111111111111000]
br_ln0                      (br               ) [ 0000000000000000000]
num_comp                    (add              ) [ 0000000000000000110]
add_ln878_4                 (add              ) [ 0000000000000000000]
zext_ln878                  (zext             ) [ 0000000000000000110]
icmp_ln1027                 (icmp             ) [ 0011111111111111000]
br_ln1027                   (br               ) [ 0011111111111111111]
i                           (alloca           ) [ 0011111111111111110]
inc_i10_i80                 (alloca           ) [ 0011111111111111110]
p_jinfo_num_components_load (load             ) [ 0000000000000000000]
empty                       (trunc            ) [ 0000000000000000110]
cmp62_i                     (icmp             ) [ 0000000000000000110]
i_get_sos_load              (load             ) [ 0000000000000000110]
store_ln878                 (store            ) [ 0000000000000000000]
store_ln1010                (store            ) [ 0000000000000000000]
br_ln1027                   (br               ) [ 0000000000000000000]
call_ln886                  (call             ) [ 0000000000000000000]
num_loc_load                (load             ) [ 0011111111111111000]
br_ln0                      (br               ) [ 0011111111111111000]
index                       (phi              ) [ 0011111111111011000]
length_4                    (phi              ) [ 0000000001111000000]
icmp_ln1086                 (icmp             ) [ 0011111111111111000]
br_ln1086                   (br               ) [ 0000000000000000000]
zext_ln1077                 (zext             ) [ 0000000000000000000]
tmp                         (bitselect        ) [ 0000000000000000000]
trunc_ln1098                (trunc            ) [ 0000000000000000000]
shl_ln1                     (bitconcatenate   ) [ 0000000000000000000]
trunc_ln1098_1              (trunc            ) [ 0000000000000000000]
shl_ln1098_1                (bitconcatenate   ) [ 0000000000000000000]
xor_ln1098                  (xor              ) [ 0000000000000000000]
p_xhtbl_bits                (add              ) [ 0000000000000000000]
p_xhtbl_huffval             (bitconcatenate   ) [ 0000000000000000000]
index_1                     (add              ) [ 0000000000000000000]
trunc_ln1094                (trunc            ) [ 0000000000000000000]
shl_ln2                     (bitconcatenate   ) [ 0000000000000000000]
trunc_ln1094_1              (trunc            ) [ 0000000000000000000]
shl_ln1094_1                (bitconcatenate   ) [ 0000000000000000000]
p_xhtbl_bits_1              (add              ) [ 0000000000000000000]
shl_ln3                     (bitconcatenate   ) [ 0000000000000000000]
shl_ln1095_1                (bitconcatenate   ) [ 0000000000000000000]
sext_ln1095                 (sext             ) [ 0000000000000000000]
add_ln1095                  (add              ) [ 0000000000000000000]
zext_ln1095                 (zext             ) [ 0000000000000000000]
p_xhtbl_huffval_1           (add              ) [ 0000000000000000000]
p_xhtbl_huffval_2           (select           ) [ 0000000000111100000]
p_xhtbl_bits_2              (select           ) [ 0000000000110000000]
i_get_dht_load              (load             ) [ 0000000000000000000]
add_ln1111                  (add              ) [ 0000000000000000000]
store_ln1111                (store            ) [ 0000000000000000000]
br_ln0                      (br               ) [ 0011111111111111000]
call_ln886                  (call             ) [ 0000000000000000000]
count_loc_load              (load             ) [ 0000000000000100000]
zext_ln878_1                (zext             ) [ 0000000000000000000]
add_ln1104                  (add              ) [ 0000000000000100000]
length_10                   (add              ) [ 0000000000000000000]
icmp_ln1115                 (icmp             ) [ 0000000000000000000]
trunc_ln1115                (trunc            ) [ 0000000000000000000]
add_ln1115                  (add              ) [ 0000000000000000000]
select_ln1119               (select           ) [ 0011111111000111000]
length_11                   (sub              ) [ 0011111111000111000]
specloopname_ln1086         (specloopname     ) [ 0000000000000000000]
call_ln1104                 (call             ) [ 0000000000000000000]
br_ln1086                   (br               ) [ 0011111111111111000]
add_ln878_3                 (add              ) [ 0000000000000000000]
add_ln885                   (add              ) [ 0000000000000000000]
add_ln886                   (add              ) [ 0000000000000000000]
c                           (bitconcatenate   ) [ 0000000000000000000]
store_ln956                 (store            ) [ 0000000000000000000]
add_ln885_1                 (add              ) [ 0000000000000000000]
add_ln886_1                 (add              ) [ 0000000000000000000]
c_1                         (bitconcatenate   ) [ 0000000000000000000]
store_ln957                 (store            ) [ 0000000000000000000]
store_ln958                 (store            ) [ 0000000000000000000]
icmp_ln972                  (icmp             ) [ 0000000000000000000]
shl_ln972                   (shl              ) [ 0000000000000000000]
sub_ln972                   (sub              ) [ 0000000000000000000]
add_ln972                   (add              ) [ 0000000000000000000]
select_ln972                (select           ) [ 0000000000000000000]
add_ln972_1                 (add              ) [ 0011111111111111000]
br_ln1171                   (br               ) [ 0011111111111111000]
inc_i16_i_lcssa102          (phi              ) [ 0000000000000001000]
store_ln878                 (store            ) [ 0000000000000000000]
br_ln1171                   (br               ) [ 0000000000000000000]
i_2                         (load             ) [ 0000000000000000000]
icmp_ln1027_1               (icmp             ) [ 0000000000000000110]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000]
i_3                         (add              ) [ 0000000000000000010]
br_ln1027                   (br               ) [ 0000000000000000000]
inc_i10_i80_load            (load             ) [ 0000000000000000000]
specloopname_ln1027         (specloopname     ) [ 0000000000000000000]
add_ln878_5                 (add              ) [ 0000000000000000010]
cmp13_i                     (icmp             ) [ 0000000000000000010]
br_ln1031                   (br               ) [ 0000000000000000000]
shl_ln1027                  (shl              ) [ 0000000000000000000]
sub_ln1027                  (sub              ) [ 0000000000000000000]
add_ln1027                  (add              ) [ 0000000000000000000]
store_ln1055                (store            ) [ 0000000000000000000]
add_ln1060                  (add              ) [ 0000001000000000111]
br_ln1060                   (br               ) [ 0000001000000000111]
targetBlock                 (call             ) [ 0000000000000000110]
br_ln878                    (br               ) [ 0000000000000000000]
br_ln1055                   (br               ) [ 0000000000000000000]
store_ln878                 (store            ) [ 0000000000000000000]
store_ln1010                (store            ) [ 0000000000000000000]
br_ln1027                   (br               ) [ 0000000000000000000]
phi_ln1060                  (phi              ) [ 0000000000000000001]
store_ln1068                (store            ) [ 0000000000000000000]
br_ln1189                   (br               ) [ 0000000000000000000]
ret_ln1200                  (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_jinfo_image_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_image_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_jinfo_image_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_image_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_jinfo_num_components">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_num_components"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_get_sos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_get_sos"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_jinfo_jpeg_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_jpeg_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_jinfo_dc_xhuff_tbl_bits">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_get_dht">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_get_dht"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_jinfo_ac_xhuff_tbl_huffval">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="i_get_dqt">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_get_dqt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_jinfo_quant_tbl_quantval">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_markers.1_Pipeline_VITIS_LOOP_1135_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i3.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i3.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_markers.1_Pipeline_VITIS_LOOP_1104_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_markers.1_Pipeline_VITIS_LOOP_1115_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_markers.1_Pipeline_VITIS_LOOP_1031_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="inc_i16_i_lcssa101_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc_i16_i_lcssa101/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sow_SOI_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sow_SOI/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="num_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="count_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inc_i10_i80_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc_i10_i80/6 "/>
</bind>
</comp>

<comp id="148" class="1005" name="inc_i5_i85_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inc_i5_i85 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="inc_i5_i85_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inc_i5_i85/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="inc_i16_i_lcssa106_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inc_i16_i_lcssa106 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="inc_i16_i_lcssa106_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="8" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inc_i16_i_lcssa106/6 "/>
</bind>
</comp>

<comp id="170" class="1005" name="unread_marker_1_in_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="2"/>
<pin id="172" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="unread_marker_1_in (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="unread_marker_1_in_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="8" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="unread_marker_1_in/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="index_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="index_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="8" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/9 "/>
</bind>
</comp>

<comp id="191" class="1005" name="length_4_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="3"/>
<pin id="193" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="length_4 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="length_4_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="length_4/9 "/>
</bind>
</comp>

<comp id="201" class="1005" name="inc_i16_i_lcssa102_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="inc_i16_i_lcssa102 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="inc_i16_i_lcssa102_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="3"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="8" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="8" slack="3"/>
<pin id="212" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="8" bw="8" slack="2"/>
<pin id="214" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inc_i16_i_lcssa102/15 "/>
</bind>
</comp>

<comp id="219" class="1005" name="phi_ln1060_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2"/>
<pin id="221" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln1060 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="phi_ln1060_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="4" slack="2"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1060/18 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="0" index="2" bw="17" slack="0"/>
<pin id="234" dir="0" index="3" bw="8" slack="4"/>
<pin id="235" dir="0" index="4" bw="32" slack="0"/>
<pin id="236" dir="0" index="5" bw="16" slack="0"/>
<pin id="237" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln886/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="1"/>
<pin id="244" dir="0" index="2" bw="10" slack="1"/>
<pin id="245" dir="0" index="3" bw="12" slack="6"/>
<pin id="246" dir="0" index="4" bw="8" slack="0"/>
<pin id="247" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln886/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="12" slack="0"/>
<pin id="255" dir="0" index="3" bw="13" slack="3"/>
<pin id="256" dir="0" index="4" bw="8" slack="0"/>
<pin id="257" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1104/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="1"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/16 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_3/6 add_ln885_2/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886_4/6 add_ln886_3/6 num_comp/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln886_4 add_ln886_3 num_comp "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln1164_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1164/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln0_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sow_SOI_1_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sow_SOI_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln1172_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1172/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln878_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878_2/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="inc_i16_i_lcssa101_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="3"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc_i16_i_lcssa101_load/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln878_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln878_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878_1/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="c_67_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="c_67/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln1125_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1125/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="length_9_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_9/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="c_66_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="c_66/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln1076_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1076/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="length_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_5/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln1076_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1076_1/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln1164_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="4"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1164/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln878_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878_4/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln878_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln1027_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_jinfo_num_components_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_num_components_load/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="cmp62_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp62_i/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_get_sos_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_get_sos_load/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln878_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln878/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln1010_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1010/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="num_loc_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="6"/>
<pin id="417" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_loc_load/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln1086_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1086/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln1077_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1077/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln1098_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shl_ln1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln1098_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098_1/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln1098_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1098_1/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln1098_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1098/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_xhtbl_bits_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_xhtbl_bits/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_xhtbl_huffval_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="0" index="2" bw="8" slack="0"/>
<pin id="476" dir="0" index="3" bw="1" slack="0"/>
<pin id="477" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_xhtbl_huffval/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="index_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln1094_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094/9 "/>
</bind>
</comp>

<comp id="492" class="1004" name="shl_ln2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln1094_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094_1/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln1094_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="0" index="1" bw="6" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1094_1/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_xhtbl_bits_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_xhtbl_bits_1/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="shl_ln3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="shl_ln1095_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="0" index="1" bw="9" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1095_1/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln1095_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1095/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln1095_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="0"/>
<pin id="540" dir="0" index="1" bw="12" slack="0"/>
<pin id="541" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1095/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln1095_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1095/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_xhtbl_huffval_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="0" index="1" bw="13" slack="0"/>
<pin id="551" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_xhtbl_huffval_1/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_xhtbl_huffval_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="13" slack="0"/>
<pin id="557" dir="0" index="2" bw="13" slack="0"/>
<pin id="558" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_xhtbl_huffval_2/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_xhtbl_bits_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="10" slack="0"/>
<pin id="565" dir="0" index="2" bw="10" slack="0"/>
<pin id="566" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_xhtbl_bits_2/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_get_dht_load_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_get_dht_load/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln1111_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1111/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln1111_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1111/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="count_loc_load_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="12" slack="8"/>
<pin id="588" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_loc_load/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln878_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_1/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln1104_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="3"/>
<pin id="596" dir="0" index="1" bw="6" slack="0"/>
<pin id="597" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1104/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="length_10_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="3"/>
<pin id="603" dir="0" index="1" bw="6" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_10/12 "/>
</bind>
</comp>

<comp id="607" class="1004" name="icmp_ln1115_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="12" slack="0"/>
<pin id="609" dir="0" index="1" bw="12" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1115/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln1115_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1115/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln1115_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1115/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln1119_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="8" slack="0"/>
<pin id="627" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1119/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="length_11_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="12" slack="0"/>
<pin id="634" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="length_11/12 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln878_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="2"/>
<pin id="639" dir="0" index="1" bw="3" slack="0"/>
<pin id="640" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878_3/14 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln885_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="2"/>
<pin id="645" dir="0" index="1" bw="4" slack="0"/>
<pin id="646" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln886_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="2"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/14 "/>
</bind>
</comp>

<comp id="655" class="1004" name="c_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="0"/>
<pin id="658" dir="0" index="2" bw="8" slack="0"/>
<pin id="659" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="c/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln956_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="0" index="1" bw="16" slack="0"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln956/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln885_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="2"/>
<pin id="671" dir="0" index="1" bw="4" slack="0"/>
<pin id="672" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln886_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="2"/>
<pin id="677" dir="0" index="1" bw="4" slack="0"/>
<pin id="678" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886_1/14 "/>
</bind>
</comp>

<comp id="681" class="1004" name="c_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="8" slack="0"/>
<pin id="685" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="c_1/14 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln957_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln957/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln958_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln958/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln972_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln972/14 "/>
</bind>
</comp>

<comp id="707" class="1004" name="shl_ln972_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln972/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sub_ln972_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="0" index="1" bw="8" slack="0"/>
<pin id="716" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln972/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln972_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln972/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln972_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="0" index="2" bw="8" slack="0"/>
<pin id="729" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln972/14 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln972_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="2"/>
<pin id="736" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln972_1/14 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln878_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="7"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln878/15 "/>
</bind>
</comp>

<comp id="744" class="1004" name="i_2_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln1027_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="1"/>
<pin id="750" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/16 "/>
</bind>
</comp>

<comp id="753" class="1004" name="i_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/16 "/>
</bind>
</comp>

<comp id="759" class="1004" name="inc_i10_i80_load_load_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc_i10_i80_load/16 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln878_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="3" slack="0"/>
<pin id="765" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878_5/16 "/>
</bind>
</comp>

<comp id="768" class="1004" name="cmp13_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp13_i/16 "/>
</bind>
</comp>

<comp id="775" class="1004" name="shl_ln1027_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="1"/>
<pin id="777" dir="0" index="1" bw="3" slack="0"/>
<pin id="778" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1027/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sub_ln1027_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="1"/>
<pin id="784" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1027/16 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln1027_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="1" bw="8" slack="1"/>
<pin id="790" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/16 "/>
</bind>
</comp>

<comp id="791" class="1004" name="store_ln1055_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1055/16 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln1060_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="5" slack="0"/>
<pin id="800" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1060/16 "/>
</bind>
</comp>

<comp id="803" class="1004" name="store_ln878_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="1"/>
<pin id="805" dir="0" index="1" bw="8" slack="2"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln878/17 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln1010_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="0" index="1" bw="8" slack="2"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1010/17 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln1068_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1068/18 "/>
</bind>
</comp>

<comp id="817" class="1005" name="inc_i16_i_lcssa101_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inc_i16_i_lcssa101 "/>
</bind>
</comp>

<comp id="824" class="1005" name="sow_SOI_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sow_SOI "/>
</bind>
</comp>

<comp id="831" class="1005" name="num_loc_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="4"/>
<pin id="833" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="num_loc "/>
</bind>
</comp>

<comp id="837" class="1005" name="count_loc_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="6"/>
<pin id="839" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="count_loc "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln878_2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln878_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="add_ln878_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="1"/>
<pin id="854" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln878 "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln878_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln878_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="length_9_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="17" slack="1"/>
<pin id="864" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="length_9 "/>
</bind>
</comp>

<comp id="867" class="1005" name="sext_ln1076_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1076_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="zext_ln878_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln878 "/>
</bind>
</comp>

<comp id="880" class="1005" name="i_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="887" class="1005" name="inc_i10_i80_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inc_i10_i80 "/>
</bind>
</comp>

<comp id="894" class="1005" name="empty_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="1"/>
<pin id="896" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="899" class="1005" name="cmp62_i_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp62_i "/>
</bind>
</comp>

<comp id="912" class="1005" name="p_xhtbl_huffval_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="13" slack="3"/>
<pin id="914" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="p_xhtbl_huffval_2 "/>
</bind>
</comp>

<comp id="917" class="1005" name="p_xhtbl_bits_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="1"/>
<pin id="919" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_xhtbl_bits_2 "/>
</bind>
</comp>

<comp id="925" class="1005" name="add_ln1104_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1104 "/>
</bind>
</comp>

<comp id="930" class="1005" name="select_ln1119_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1119 "/>
</bind>
</comp>

<comp id="935" class="1005" name="length_11_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_11 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln972_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln972_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="i_3_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="1"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="953" class="1005" name="add_ln878_5_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln878_5 "/>
</bind>
</comp>

<comp id="958" class="1005" name="cmp13_i_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp13_i "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_ln1060_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1060 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="169"><net_src comp="163" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="179"><net_src comp="148" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="190"><net_src comp="184" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="200"><net_src comp="194" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="216"><net_src comp="160" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="160" pin="1"/><net_sink comp="204" pin=6"/></net>

<net id="218"><net_src comp="181" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="222"><net_src comp="102" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="248"><net_src comp="90" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="181" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="251" pin=4"/></net>

<net id="265"><net_src comp="120" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="163" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="163" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="152" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="310" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="163" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="266" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="337" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="163" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="266" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="163" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="272" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="272" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="4" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="6" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="371" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="422"><net_src comp="194" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="184" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="184" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="64" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="184" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="184" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="70" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="440" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="436" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="184" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="486"><net_src comp="424" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="482" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="492" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="504" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="488" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="84" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="86" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="482" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="88" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="518" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="428" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="472" pin="4"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="428" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="512" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="466" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="20" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="12" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="586" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="181" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="92" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="600"><net_src comp="594" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="605"><net_src comp="191" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="94" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="586" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="96" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="586" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="594" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="607" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="594" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="601" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="590" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="160" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="58" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="160" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="160" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="104" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="52" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="637" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="643" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="0" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="160" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="106" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="160" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="108" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="52" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="649" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="669" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="2" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="675" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="4" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="675" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="26" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="675" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="38" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="675" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="110" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="701" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="110" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="160" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="204" pin="10"/><net_sink comp="739" pin=0"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="279" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="744" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="34" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="38" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="759" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="26" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="768" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="779"><net_src comp="160" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="38" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="160" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="795"><net_src comp="787" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="6" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="781" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="122" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="815"><net_src comp="223" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="8" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="124" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="827"><net_src comp="128" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="834"><net_src comp="132" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="840"><net_src comp="136" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="849"><net_src comp="304" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="855"><net_src comp="313" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="860"><net_src comp="319" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="865"><net_src comp="337" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="870"><net_src comp="362" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="875"><net_src comp="377" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="883"><net_src comp="140" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="890"><net_src comp="144" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="897"><net_src comp="391" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="902"><net_src comp="395" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="915"><net_src comp="554" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="920"><net_src comp="562" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="928"><net_src comp="594" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="933"><net_src comp="623" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="938"><net_src comp="631" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="943"><net_src comp="733" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="951"><net_src comp="753" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="956"><net_src comp="762" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="961"><net_src comp="768" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="966"><net_src comp="797" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_jinfo_image_height | {14 }
	Port: p_jinfo_image_width | {14 }
	Port: p_jinfo_num_components | {14 }
	Port: i_get_sos | {16 }
	Port: p_jinfo_jpeg_data | {18 }
	Port: p_jinfo_dc_xhuff_tbl_bits | {10 11 }
	Port: i_get_dht | {9 }
	Port: p_jinfo_ac_xhuff_tbl_huffval | {12 13 }
	Port: i_get_dqt | {6 7 }
	Port: p_jinfo_quant_tbl_quantval | {6 7 }
 - Input state : 
	Port: read_markers.1 : p_jinfo_image_height | {}
	Port: read_markers.1 : p_jinfo_image_width | {}
	Port: read_markers.1 : p_jinfo_num_components | {6 }
	Port: read_markers.1 : i_get_sos | {6 }
	Port: read_markers.1 : p_jinfo_jpeg_data | {}
	Port: read_markers.1 : p_jinfo_dc_xhuff_tbl_bits | {}
	Port: read_markers.1 : i_get_dht | {9 }
	Port: read_markers.1 : p_jinfo_ac_xhuff_tbl_huffval | {}
	Port: read_markers.1 : i_get_dqt | {6 7 }
	Port: read_markers.1 : p_jinfo_quant_tbl_quantval | {}
  - Chain level:
	State 1
		store_ln1164 : 1
		store_ln0 : 1
	State 2
		icmp_ln1172 : 1
		br_ln1172 : 2
	State 3
	State 4
		add_ln878_2 : 1
		switch_ln932 : 1
	State 5
		add_ln878 : 1
		add_ln878_1 : 1
	State 6
		switch_ln1180 : 1
		add_ln885_3 : 1
		add_ln886_4 : 1
		c_67 : 2
		sext_ln1125 : 3
		length_9 : 4
		call_ln886 : 5
		add_ln885_2 : 1
		add_ln886_3 : 1
		c_66 : 2
		sext_ln1076 : 3
		length_5 : 4
		sext_ln1076_1 : 5
		num_comp : 1
		add_ln878_4 : 1
		zext_ln878 : 2
		icmp_ln1027 : 2
		br_ln1027 : 3
		empty : 1
		cmp62_i : 1
		store_ln878 : 2
		store_ln1010 : 1
	State 7
	State 8
	State 9
		icmp_ln1086 : 1
		br_ln1086 : 2
		zext_ln1077 : 1
		tmp : 1
		trunc_ln1098 : 1
		shl_ln1 : 2
		trunc_ln1098_1 : 1
		shl_ln1098_1 : 2
		xor_ln1098 : 3
		p_xhtbl_bits : 3
		p_xhtbl_huffval : 2
		index_1 : 2
		trunc_ln1094 : 3
		shl_ln2 : 4
		trunc_ln1094_1 : 3
		shl_ln1094_1 : 4
		p_xhtbl_bits_1 : 5
		shl_ln3 : 4
		shl_ln1095_1 : 3
		sext_ln1095 : 4
		add_ln1095 : 5
		zext_ln1095 : 6
		p_xhtbl_huffval_1 : 7
		p_xhtbl_huffval_2 : 8
		p_xhtbl_bits_2 : 6
		add_ln1111 : 1
		store_ln1111 : 2
	State 10
	State 11
	State 12
		zext_ln878_1 : 1
		icmp_ln1115 : 1
		call_ln1104 : 1
		trunc_ln1115 : 1
		add_ln1115 : 2
		select_ln1119 : 3
		length_11 : 2
	State 13
	State 14
		c : 1
		store_ln956 : 2
		c_1 : 1
		store_ln957 : 2
		store_ln958 : 1
		icmp_ln972 : 1
		shl_ln972 : 1
		sub_ln972 : 1
		add_ln972 : 2
		select_ln972 : 3
		add_ln972_1 : 4
	State 15
		store_ln878 : 1
	State 16
		icmp_ln1027_1 : 1
		i_3 : 1
		br_ln1027 : 2
		add_ln878_5 : 1
		cmp13_i : 1
		targetBlock : 2
		store_ln1055 : 1
		add_ln1060 : 1
	State 17
		br_ln878 : 1
	State 18
		store_ln1068 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|
|          | grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230 | 3.29295 |   593   |   4665  |
|   call   | grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241 |    0    |    25   |    75   |
|          | grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251 |    0    |    20   |    73   |
|          | grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260 |    0    |    8    |    28   |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                      grp_fu_266                      |    0    |    0    |    15   |
|          |                      grp_fu_272                      |    0    |    0    |    15   |
|          |                  add_ln878_2_fu_304                  |    0    |    0    |    15   |
|          |                   add_ln878_fu_313                   |    0    |    0    |    15   |
|          |                  add_ln878_1_fu_319                  |    0    |    0    |    15   |
|          |                    length_9_fu_337                   |    0    |    0    |    23   |
|          |                    length_5_fu_356                   |    0    |    0    |    23   |
|          |                  add_ln878_4_fu_371                  |    0    |    0    |    15   |
|          |                  p_xhtbl_bits_fu_466                 |    0    |    0    |    17   |
|          |                    index_1_fu_482                    |    0    |    0    |    15   |
|          |                 p_xhtbl_bits_1_fu_512                |    0    |    0    |    17   |
|          |                   add_ln1095_fu_538                  |    0    |    0    |    19   |
|          |               p_xhtbl_huffval_1_fu_548               |    0    |    0    |    20   |
|    add   |                   add_ln1111_fu_574                  |    0    |    0    |    39   |
|          |                   add_ln1104_fu_594                  |    0    |    0    |    15   |
|          |                   length_10_fu_601                   |    0    |    0    |    32   |
|          |                   add_ln1115_fu_617                  |    0    |    0    |    15   |
|          |                  add_ln878_3_fu_637                  |    0    |    0    |    15   |
|          |                   add_ln885_fu_643                   |    0    |    0    |    15   |
|          |                   add_ln886_fu_649                   |    0    |    0    |    15   |
|          |                  add_ln885_1_fu_669                  |    0    |    0    |    15   |
|          |                  add_ln886_1_fu_675                  |    0    |    0    |    15   |
|          |                   add_ln972_fu_719                   |    0    |    0    |    19   |
|          |                  add_ln972_1_fu_733                  |    0    |    0    |    15   |
|          |                      i_3_fu_753                      |    0    |    0    |    15   |
|          |                  add_ln878_5_fu_762                  |    0    |    0    |    15   |
|          |                   add_ln1027_fu_787                  |    0    |    0    |    39   |
|          |                   add_ln1060_fu_797                  |    0    |    0    |    19   |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                  icmp_ln1172_fu_298                  |    0    |    0    |    39   |
|          |                  icmp_ln1027_fu_381                  |    0    |    0    |    15   |
|          |                    cmp62_i_fu_395                    |    0    |    0    |    15   |
|   icmp   |                  icmp_ln1086_fu_418                  |    0    |    0    |    39   |
|          |                  icmp_ln1115_fu_607                  |    0    |    0    |    19   |
|          |                   icmp_ln972_fu_701                  |    0    |    0    |    15   |
|          |                 icmp_ln1027_1_fu_747                 |    0    |    0    |    15   |
|          |                    cmp13_i_fu_768                    |    0    |    0    |    15   |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                   length_11_fu_631                   |    0    |    0    |    32   |
|    sub   |                   sub_ln972_fu_713                   |    0    |    0    |    19   |
|          |                   sub_ln1027_fu_781                  |    0    |    0    |    19   |
|----------|------------------------------------------------------|---------|---------|---------|
|          |               p_xhtbl_huffval_2_fu_554               |    0    |    0    |    13   |
|  select  |                 p_xhtbl_bits_2_fu_562                |    0    |    0    |    10   |
|          |                 select_ln1119_fu_623                 |    0    |    0    |    8    |
|          |                  select_ln972_fu_725                 |    0    |    0    |    8    |
|----------|------------------------------------------------------|---------|---------|---------|
|    xor   |                   xor_ln1098_fu_460                  |    0    |    0    |    10   |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                      c_67_fu_325                     |    0    |    0    |    0    |
|          |                      c_66_fu_344                     |    0    |    0    |    0    |
|          |                    shl_ln1_fu_440                    |    0    |    0    |    0    |
|          |                  shl_ln1098_1_fu_452                 |    0    |    0    |    0    |
|          |                p_xhtbl_huffval_fu_472                |    0    |    0    |    0    |
|bitconcatenate|                    shl_ln2_fu_492                    |    0    |    0    |    0    |
|          |                  shl_ln1094_1_fu_504                 |    0    |    0    |    0    |
|          |                    shl_ln3_fu_518                    |    0    |    0    |    0    |
|          |                  shl_ln1095_1_fu_526                 |    0    |    0    |    0    |
|          |                       c_fu_655                       |    0    |    0    |    0    |
|          |                      c_1_fu_681                      |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                  sext_ln1125_fu_333                  |    0    |    0    |    0    |
|   sext   |                  sext_ln1076_fu_352                  |    0    |    0    |    0    |
|          |                 sext_ln1076_1_fu_362                 |    0    |    0    |    0    |
|          |                  sext_ln1095_fu_534                  |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                   zext_ln878_fu_377                  |    0    |    0    |    0    |
|   zext   |                  zext_ln1077_fu_424                  |    0    |    0    |    0    |
|          |                  zext_ln1095_fu_544                  |    0    |    0    |    0    |
|          |                  zext_ln878_1_fu_590                 |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                     empty_fu_391                     |    0    |    0    |    0    |
|          |                  trunc_ln1098_fu_436                 |    0    |    0    |    0    |
|   trunc  |                 trunc_ln1098_1_fu_448                |    0    |    0    |    0    |
|          |                  trunc_ln1094_fu_488                 |    0    |    0    |    0    |
|          |                 trunc_ln1094_1_fu_500                |    0    |    0    |    0    |
|          |                  trunc_ln1115_fu_613                 |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
| bitselect|                      tmp_fu_428                      |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|    shl   |                   shl_ln972_fu_707                   |    0    |    0    |    0    |
|          |                   shl_ln1027_fu_775                  |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   Total  |                                                      | 3.29295 |   646   |   5654  |
|----------|------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln1060_reg_963    |    8   |
|    add_ln1104_reg_925    |    8   |
|    add_ln878_1_reg_857   |    8   |
|    add_ln878_2_reg_846   |    8   |
|    add_ln878_5_reg_953   |    8   |
|     add_ln878_reg_852    |    8   |
|    add_ln972_1_reg_940   |    8   |
|      cmp13_i_reg_958     |    1   |
|      cmp62_i_reg_899     |    1   |
|     count_loc_reg_837    |   12   |
|       empty_reg_894      |    7   |
|        i_3_reg_948       |    8   |
|         i_reg_880        |    8   |
|    inc_i10_i80_reg_887   |    8   |
|inc_i16_i_lcssa101_reg_817|    8   |
|inc_i16_i_lcssa102_reg_201|    8   |
|inc_i16_i_lcssa106_reg_160|    8   |
|    inc_i5_i85_reg_148    |    8   |
|       index_reg_181      |    8   |
|     length_11_reg_935    |   32   |
|     length_4_reg_191     |   32   |
|     length_9_reg_862     |   17   |
|      num_loc_reg_831     |    8   |
|  p_xhtbl_bits_2_reg_917  |   10   |
| p_xhtbl_huffval_2_reg_912|   13   |
|    phi_ln1060_reg_219    |    8   |
|          reg_279         |    8   |
|   select_ln1119_reg_930  |    8   |
|   sext_ln1076_1_reg_867  |   32   |
|      sow_SOI_reg_824     |   32   |
|unread_marker_1_in_reg_170|    8   |
|    zext_ln878_reg_872    |   32   |
+--------------------------+--------+
|           Total          |   381  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                  inc_i5_i85_reg_148                  |  p0  |   2  |   8  |   16   ||    9    |
| grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230 |  p1  |   2  |   8  |   16   ||    9    |
| grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230 |  p2  |   2  |  17  |   34   ||    9    |
| grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251 |  p1  |   2  |   8  |   16   ||    9    |
| grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260 |  p2  |   2  |   1  |    2   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   84   ||   2.3   ||    45   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   646  |  5654  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   381  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1027  |  5699  |
+-----------+--------+--------+--------+
