// Seed: 317215582
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    output tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    input supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    input uwire id_17,
    output tri0 id_18,
    input supply1 id_19,
    input supply0 id_20,
    output supply1 id_21,
    output tri0 id_22,
    input wire id_23,
    output wire id_24,
    input wor id_25,
    output wand id_26,
    input supply0 id_27,
    output wand id_28,
    output tri id_29,
    output tri1 id_30
);
  supply1 id_32 = 1 - 1 != id_32;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output wire id_4,
    output wire id_5,
    input supply0 id_6,
    output supply1 id_7,
    output wor id_8,
    output wire id_9,
    input supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output wire id_14,
    output tri0 id_15,
    input uwire id_16,
    input tri id_17,
    output tri0 id_18,
    output wor id_19,
    input supply0 id_20,
    input tri id_21,
    input tri id_22
);
  assign id_9 = ~id_2;
  module_0(
      id_0,
      id_11,
      id_13,
      id_8,
      id_4,
      id_0,
      id_14,
      id_17,
      id_6,
      id_20,
      id_11,
      id_21,
      id_7,
      id_2,
      id_6,
      id_0,
      id_10,
      id_6,
      id_4,
      id_17,
      id_2,
      id_14,
      id_1,
      id_2,
      id_4,
      id_17,
      id_8,
      id_12,
      id_5,
      id_1,
      id_1
  );
  assign id_4 = id_11;
  wire id_24;
endmodule
