# do run.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:04:37 on Apr 09,2017
# vlog ../lib/gscl45nm.v 
# -- Compiling module AND2X1
# -- Compiling module AND2X2
# -- Compiling module AOI21X1
# -- Compiling module AOI22X1
# -- Compiling module BUFX2
# -- Compiling module BUFX4
# -- Compiling module CLKBUF1
# -- Compiling module CLKBUF2
# -- Compiling module CLKBUF3
# -- Compiling module DFFNEGX1
# -- Compiling module DFFPOSX1
# -- Compiling module DFFSR
# -- Compiling module FAX1
# -- Compiling module HAX1
# -- Compiling module INVX1
# -- Compiling module INVX2
# -- Compiling module INVX4
# -- Compiling module INVX8
# -- Compiling module LATCH
# -- Compiling module MUX2X1
# -- Compiling module NAND2X1
# -- Compiling module NAND3X1
# -- Compiling module NOR2X1
# -- Compiling module NOR3X1
# -- Compiling module OAI21X1
# -- Compiling module OAI22X1
# -- Compiling module OR2X1
# -- Compiling module OR2X2
# -- Compiling module TBUFX1
# -- Compiling module TBUFX2
# -- Compiling module XNOR2X1
# -- Compiling module XOR2X1
# -- Compiling UDP udp_dff
# -- Compiling UDP udp_tlat
# -- Compiling UDP udp_rslat
# -- Compiling UDP udp_mux2
# 
# Top level modules:
# 	AND2X1
# 	AND2X2
# 	AOI21X1
# 	AOI22X1
# 	BUFX2
# 	BUFX4
# 	CLKBUF1
# 	CLKBUF2
# 	CLKBUF3
# 	DFFNEGX1
# 	DFFPOSX1
# 	DFFSR
# 	FAX1
# 	HAX1
# 	INVX1
# 	INVX2
# 	INVX4
# 	INVX8
# 	LATCH
# 	MUX2X1
# 	NAND2X1
# 	NAND3X1
# 	NOR2X1
# 	NOR3X1
# 	OAI21X1
# 	OAI22X1
# 	OR2X1
# 	OR2X2
# 	TBUFX1
# 	TBUFX2
# 	XNOR2X1
# 	XOR2X1
# End time: 01:04:37 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:04:37 on Apr 09,2017
# vlog ../verilog/fpu.v ../verilog/pre_norm.v ../verilog/primitives.v ../verilog/post_norm.v ../verilog/except.v ../verilog/pre_norm_fmul.v 
# -- Compiling module fpu
# -- Compiling module pre_norm
# -- Compiling module add_sub27
# -- Compiling module mul_r2
# -- Compiling module div_r2
# -- Compiling module post_norm
# -- Compiling module except
# -- Compiling module pre_norm_fmul
# 
# Top level modules:
# 	fpu
# End time: 01:04:37 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:04:37 on Apr 09,2017
# vlog "+cover" -sv ../tb/interfaces.sv ../tb/sequences.sv ../tb/coverage.sv ../tb/scoreboard.sv ../tb/modules.sv ../tb/tests.sv ../tb/tb.sv 
# -- Compiling interface dut_in
# -- Compiling interface dut_out
# ** Note: (vlog-2286) Using implicit +incdir+/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package sequences
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling package coverage
# -- Importing package sequences
# -- Compiling package scoreboard
# -- Compiling package modules_pkg
# -- Importing package coverage
# -- Importing package scoreboard
# -- Compiling package tests
# -- Importing package modules_pkg
# -- Compiling package tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package modules_pkg
# -- Importing package sequences
# -- Importing package coverage
# -- Importing package scoreboard
# -- Importing package tests
# -- Compiling module dut
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 01:04:38 on Apr 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c top 
# Start time: 01:04:38 on Apr 09,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.4b May 26 2015 Linux 2.6.32-642.11.1.el6.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.sequences(fast)
# Loading work.scoreboard(fast)
# Loading work.coverage(fast)
# Loading work.modules_pkg(fast)
# Loading work.tests(fast)
# Loading work.tb_sv_unit(fast)
# Loading work.top(fast)
# Loading work.fpu(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.dut_in(fast)
# Loading work.dut_out(fast)
# Loading /misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test1...
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 25 ns  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7fefec27312 File: ../tb/scoreboard.sv
# Fatal error in Function scoreboard/alu_scoreboard::getresult at ../tb/scoreboard.sv line 111
# 
# HDL call sequence:
# Stopped at ../tb/scoreboard.sv 111 Function scoreboard/alu_scoreboard::getresult
# called from  ../tb/scoreboard.sv 64 Function scoreboard/alu_scoreboard::compare
# called from  ../tb/scoreboard.sv 40 Task scoreboard/alu_scoreboard::run
# called from  /misc/linuxws/packages/mentor_2015/modelsim/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_component.svh 2288 Task uvm_pkg/uvm_component::run_phase
# called from  /misc/linuxws/packages/mentor_2015/modelsim/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /misc/linuxws/packages/mentor_2015/modelsim/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
# End time: 01:04:50 on Apr 09,2017, Elapsed time: 0:00:12
# Errors: 2, Warnings: 0
