#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 19 22:29:06 2021
# Process ID: 11645
# Current directory: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20
# Command line: vivado
# Log file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.log
# Journal file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/commit/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dongwon_ram_behav -key {Behavioral:sim_1:Functional:tb_dongwon_ram} -tclbatch {tb_dongwon_ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_dongwon_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dongwon_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1066 ; free virtual = 24338
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_valid_bit}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
$finish called at time : 1325 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 64
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_valid_bit}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
$finish called at time : 1325 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out_valid_bit' on this module [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dongwon_ram_behav -key {Behavioral:sim_1:Functional:tb_dongwon_ram} -tclbatch {tb_dongwon_ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_dongwon_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dongwon_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1279 ; free virtual = 24561
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
$finish called at time : 1325 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
$finish called at time : 1325 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1268 ; free virtual = 24559
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
ERROR: [VRFC 10-4982] syntax error near '<=' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:32]
ERROR: [VRFC 10-2865] module 'dongwon_cache' ignored due to previous errors [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1198 ; free virtual = 24488
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
$finish called at time : 1325 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 64
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1236 ; free virtual = 24607
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1378 ; free virtual = 24751
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
         z
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1375 ; free virtual = 24732
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1250 ; free virtual = 24620
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'state_of_cache' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xsim.dir/tb_dongwon_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xsim.dir/tb_dongwon_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 19 23:13:43 2021. For additional details about this file, please refer to the WebTalk help file at /home/commit/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 19 23:13:43 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1275 ; free virtual = 24645
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1276 ; free virtual = 24646
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1252 ; free virtual = 24623
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_dongwon_ram/u_dongwon_ram/clk}} {{/tb_dongwon_ram/u_dongwon_ram/reset_n}} {{/tb_dongwon_ram/u_dongwon_ram/i_run}} {{/tb_dongwon_ram/u_dongwon_ram/addr}} {{/tb_dongwon_ram/u_dongwon_ram/in_data}} {{/tb_dongwon_ram/u_dongwon_ram/we}} {{/tb_dongwon_ram/u_dongwon_ram/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_ram/out_data}} {{/tb_dongwon_ram/u_dongwon_ram/state_of_ram}} {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_dongwon_ram/u_dongwon_ram/ram" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_dongwon_ram/state_of_cache}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_dongwon_ram/cache_out_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
ERROR: [VRFC 10-4982] syntax error near 'case' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:62]
ERROR: [VRFC 10-2790] Verilog 2000 keyword case used in incorrect context [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:62]
ERROR: [VRFC 10-2865] module 'dongwon_cache' ignored due to previous errors [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'state_of_cache' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1323 ; free virtual = 24671
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1335 ; free virtual = 24684
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1431 ; free virtual = 24538
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1389 ; free virtual = 24885
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:84]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:84]
ERROR: [VRFC 10-2865] module 'dongwon_cache' ignored due to previous errors [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xsim.dir/tb_dongwon_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xsim.dir/tb_dongwon_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 22 14:47:07 2021. For additional details about this file, please refer to the WebTalk help file at /home/commit/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 22 14:47:07 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1318 ; free virtual = 24864
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1318 ; free virtual = 24865
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1298 ; free virtual = 24845
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dongwon_ram_behav -key {Behavioral:sim_1:Functional:tb_dongwon_ram} -tclbatch {tb_dongwon_ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_dongwon_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dongwon_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1395 ; free virtual = 24944
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1189 ; free virtual = 24739
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1355 ; free virtual = 24901
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
ERROR: [VRFC 10-4982] syntax error near '&' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:72]
ERROR: [VRFC 10-4982] syntax error near '<=' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:79]
ERROR: [VRFC 10-4982] syntax error near '<=' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:81]
ERROR: [VRFC 10-4982] syntax error near '<=' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:87]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:90]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:90]
ERROR: [VRFC 10-2939] 'Update' is an unknown type [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:72]
ERROR: [VRFC 10-2939] 'cache_line' is an unknown type [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:79]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:79]
ERROR: [VRFC 10-2951] 'index' is not a constant [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:79]
ERROR: [VRFC 10-2939] 'cache_line' is an unknown type [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:81]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:81]
ERROR: [VRFC 10-2951] 'index' is not a constant [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:81]
ERROR: [VRFC 10-2951] 'cache_line' is not a constant [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:84]
ERROR: [VRFC 10-2939] 'out_data' is an unknown type [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:87]
ERROR: [VRFC 10-2865] module 'dongwon_cache' ignored due to previous errors [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1332 ; free virtual = 24847
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_dongwon_ram/u_dongwon_ram/ram" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 63
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_dongwon_ram/u_dongwon_ram/ram" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
WARNING: [Wavedata 42-489] Can't add object "/tb_dongwon_ram/u_dongwon_ram/ram" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1315 ; free virtual = 24573
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 64
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 660 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 65
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1292 ; free virtual = 24530
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
ERROR: [VRFC 10-2989] 'we' is not declared [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:57]
ERROR: [VRFC 10-2865] module 'tb_dongwon_ram' ignored due to previous errors [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1397 ; free virtual = 24639
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/r_we}} {{/tb_dongwon_ram/c_we}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1301 ; free virtual = 24628
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1210 ; free virtual = 24416
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1104 ; free virtual = 24318
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/c_out_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/r_out_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 77
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_ram/out_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 77
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_ram/addr}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:66]
ERROR: [VRFC 10-2865] module 'tb_dongwon_ram' ignored due to previous errors [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1333 ; free virtual = 24524
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1282 ; free virtual = 24471
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/restart}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 81
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1273 ; free virtual = 24462
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_cache/index}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1315 ; free virtual = 24505
run all
$finish called at time : 1310 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 81
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1206 ; free virtual = 24393
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1061 ; free virtual = 24283
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot tb_dongwon_ram_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 81
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1054 ; free virtual = 24280
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 130 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 81
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1146 ; free virtual = 24372
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 20 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1015 ; free virtual = 24304
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/u_dongwon_ram/in_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 20 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 640 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1125 ; free virtual = 24357
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 640 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1143 ; free virtual = 24377
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in_data' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'out_data' [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:101]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,MEM_SI...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 640 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1154 ; free virtual = 24388
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1251 ; free virtual = 24487
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 660 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 81
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1213 ; free virtual = 24453
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 970 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 81
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1218 ; free virtual = 24458
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 980 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 81
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1190 ; free virtual = 24433
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc is not permitted, left-hand side should be reg/integer/time/genvar [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:71]
ERROR: [VRFC 10-2865] module 'tb_dongwon_ram' ignored due to previous errors [/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 320 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1243 ; free virtual = 24424
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 320 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1244 ; free virtual = 24425
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 320 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1239 ; free virtual = 24421
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 320 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1166 ; free virtual = 24348
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 320 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1203 ; free virtual = 24384
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/r_run}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 320 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 89
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/c_run}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 320 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 89
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 330 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1174 ; free virtual = 24358
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1159 ; free virtual = 24343
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 330 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1256 ; free virtual = 24440
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 330 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1231 ; free virtual = 24416
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 650 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1133 ; free virtual = 24399
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 650 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 102
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/r_out_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 650 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 102
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         0
         0
         1
         2
         4
         8
        16
        32
        64
       128
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
         0
$finish called at time : 660 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1278 ; free virtual = 24374
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 660 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 105
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1112 ; free virtual = 24245
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_dongwon_ram/c_in_data}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 660 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 105
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1162 ; free virtual = 24295
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 980 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 117
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1242 ; free virtual = 24616
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1160 ; free virtual = 24535
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         x
         x
         1
         2
         4
         8
        16
        32
        64
         x
         1
         2
         4
         8
        16
        32
        64
         x
         1
         2
         4
         8
        16
        32
        64
         x
         1
         2
         4
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1252 ; free virtual = 24627
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 990 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 123
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1249 ; free virtual = 24624
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 980 ns : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1221 ; free virtual = 24596
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 1 us : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 125
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1341 ; free virtual = 24699
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
$finish called at time : 1 us : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1314 ; free virtual = 24672
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
$finish called at time : 1 us : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1265 ; free virtual = 24617
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         x
         x
         x
       385
       386
       388
       392
       400
       544
         x
         x
       385
       386
       388
       392
       400
       544
         x
         x
       385
       386
       388
       392
       400
       544
         x
         x
       385
       386
       388
$finish called at time : 1 us : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 125
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1159 ; free virtual = 24524
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
         x
$finish called at time : 1 us : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 125
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1209 ; free virtual = 24574
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
