/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [15:0] _02_;
  reg [33:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[3] & celloutsig_0_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_6z[7] & celloutsig_0_5z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & in_data[0]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_2z[5] | celloutsig_1_5z[1]);
  assign celloutsig_1_14z = ~(in_data[160] | celloutsig_1_4z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_4z);
  assign celloutsig_0_21z = ~(celloutsig_0_16z | celloutsig_0_0z);
  assign celloutsig_0_30z = ~(celloutsig_0_29z[1] | celloutsig_0_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_5z | celloutsig_0_9z) & in_data[23]);
  assign celloutsig_0_23z = ~((1'h1 | celloutsig_0_1z) & celloutsig_0_20z);
  assign celloutsig_0_13z = celloutsig_0_0z | celloutsig_0_3z;
  assign celloutsig_0_25z = celloutsig_0_5z | celloutsig_0_23z;
  assign celloutsig_0_0z = ~(in_data[44] ^ in_data[8]);
  assign celloutsig_1_1z = ~(in_data[151] ^ celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z ^ celloutsig_1_2z[3]);
  assign celloutsig_0_15z = ~(celloutsig_0_12z[3] ^ celloutsig_0_5z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= in_data[136:134];
  reg [15:0] _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 16'h0000;
    else _23_ <= { in_data[122:115], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, _01_ };
  assign { _02_[15:11], _00_, _02_[9:0] } = _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 34'h000000000;
    else _03_ <= { in_data[34:12], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_33z = { 1'h1, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_12z[3], celloutsig_0_12z[3], celloutsig_0_12z[0] } === { celloutsig_0_29z[5:1], celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_12z[3], celloutsig_0_12z[3], celloutsig_0_12z[3], celloutsig_0_12z[0], celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[103:99] === in_data[167:163];
  assign celloutsig_1_18z = { in_data[144:129], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_14z, _01_ } === { celloutsig_1_2z[4:0], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_9z = { in_data[93], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } === celloutsig_0_6z[6:0];
  assign celloutsig_0_24z = { _03_[9:6], celloutsig_0_3z, celloutsig_0_16z } === celloutsig_0_19z[10:5];
  assign celloutsig_1_13z = { in_data[146:138], celloutsig_1_8z, celloutsig_1_2z } > { _02_[9:1], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_15z[0], _01_, celloutsig_1_8z } > { _01_, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_20z = { in_data[32:24], 2'h3, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_10z } > { celloutsig_0_6z[6:1], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_32z = { _03_[29:20], celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_24z } % { 1'h1, celloutsig_0_6z[8:2], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_12z[3], celloutsig_0_12z[3], celloutsig_0_12z[3], celloutsig_0_12z[0], celloutsig_0_16z };
  assign celloutsig_1_2z = in_data[127:122] % { 1'h1, in_data[169:166], celloutsig_1_0z };
  assign celloutsig_0_28z = celloutsig_0_19z[4:0] % { 1'h1, in_data[57], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_8z, celloutsig_0_12z[3], celloutsig_0_12z[3], celloutsig_0_12z[3], celloutsig_0_12z[0], celloutsig_0_11z } % { 1'h1, celloutsig_0_6z[5:3], celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_1_11z = ~ _02_[7:4];
  assign celloutsig_0_17z = ~ { celloutsig_0_12z[3], celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_5z = _01_ << { _01_[1:0], celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[121:120], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z } << { _02_[6:0], celloutsig_1_13z };
  assign celloutsig_1_17z = { in_data[148:145], celloutsig_1_12z } << { celloutsig_1_12z, _01_, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[5:4], celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_6z } << { _02_[11], _00_, _02_[9:4] };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z } << { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_19z = in_data[59:49] << { in_data[45:37], celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_6z = ~((celloutsig_1_2z[1] & in_data[189]) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_8z = ~((_02_[5] & celloutsig_1_0z) | (celloutsig_1_6z & celloutsig_1_5z[1]));
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_4z) | (celloutsig_0_9z & celloutsig_0_8z));
  assign celloutsig_0_16z = ~((celloutsig_0_3z & celloutsig_0_12z[3]) | (celloutsig_0_6z[9] & celloutsig_0_15z));
  assign { celloutsig_0_12z[3], celloutsig_0_12z[0] } = ~ { celloutsig_0_11z, celloutsig_0_10z };
  assign _02_[10] = _00_;
  assign celloutsig_0_12z[2:1] = { celloutsig_0_12z[3], celloutsig_0_12z[3] };
  assign { out_data[128], out_data[103:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
