// Seed: 1133738332
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  assign id_3 = id_2 != 1;
  assign {1}  = id_1;
  assign id_0 = 1;
  type_6(
      .id_0(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout id_22;
  output id_21;
  inout id_20;
  output id_19;
  input id_18;
  inout id_17;
  inout id_16;
  inout id_15;
  output id_14;
  output id_13;
  output id_12;
  output id_11;
  inout id_10;
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  output id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  initial SystemTFIdentifier(id_20, 1);
  logic id_23;
  assign id_15 = id_10;
  logic id_24;
  logic id_25, id_26, id_27, id_28;
  assign id_22 = 1 + id_28;
endmodule
