#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 18 15:48:30 2019
# Process ID: 9116
# Current directory: E:/Gradient/XADC_Example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4544 E:\Gradient\XADC_Example\XADC_Example.xpr
# Log file: E:/Gradient/XADC_Example/vivado.log
# Journal file: E:/Gradient/XADC_Example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Gradient/XADC_Example/XADC_Example.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Burak/Desktop/XADC_Example' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 695.496 ; gain = 99.898
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
open_project E:/Gradient/ver8/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1120.742 ; gain = 51.969
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 19 17:22:48 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 17:22:48 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1140.281 ; gain = 2.035
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1173.438 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 19 17:30:00 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 17:30:00 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1173.438 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 1173.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.438 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 19 17:34:46 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 17:34:46 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1173.438 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1173.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1173.438 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 19 17:42:21 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 17:42:21 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1173.438 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1173.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.660 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 19 17:45:21 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 17:45:21 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.660 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1174.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1429.512 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 24 09:14:56 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 09:14:56 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1429.512 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1435.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.109 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd, line 110. Unresolved signal "right_a1_tap" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 24 09:22:52 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 09:22:52 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1436.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1436.109 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1436.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1457.031 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 24 09:27:28 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 09:27:28 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.031 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1457.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 24 09:32:57 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 09:32:57 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.031 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1457.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1457.031 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 24 09:42:46 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 09:42:46 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.031 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1457.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1457.031 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 24 09:59:24 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 09:59:24 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.031 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
run 5 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1475.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1475.734 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tap_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tap_count_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tap_count_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/trapezoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trapezoid
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/diff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity diff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/desired_voltage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity desired_voltage
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/duty_cal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duty_cal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Gradient/ver8/project_1/project_1.srcs/sources_1/new/tap_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 97ac8265af5f490da72d217ebedb41e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tap_count_behav xil_defaultlib.tap_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.trapezoid [trapezoid_default]
Compiling architecture behavioral of entity xil_defaultlib.diff [diff_default]
Compiling architecture behavioral of entity xil_defaultlib.desired_voltage [desired_voltage_default]
Compiling architecture behavioral of entity xil_defaultlib.duty_cal [duty_cal_default]
Compiling architecture odelaye2_v of entity unisim.ODELAYE2 [\ODELAYE2(high_performance_mode=...]
Compiling architecture behavioral of entity xil_defaultlib.tap_count
Built simulation snapshot tap_count_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav/xsim.dir/tap_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 24 10:12:52 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 10:12:52 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1475.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Gradient/ver8/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tap_count_behav -key {Behavioral:sim_1:Functional:tap_count} -tclbatch {tap_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tap_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tap_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1475.734 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/SYSCLK_P} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps
add_force {/tap_count/SYSCLK_N} -radix bin {0 0ns} {1 2500ps} -repeat_every 5000ps
add_force {/tap_count/enable} -radix bin {0 0ns} {1 20000000ps} -repeat_every 40000000ps
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1475.734 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/tap_count/enable} -radix bin {0 0ns} {1 2000000ps} -repeat_every 4000000ps
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 1475.734 ; gain = 0.000
