{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 29 18:08:31 2008 " "Info: Processing started: Sat Nov 29 18:08:31 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "9 " "Warning: Found combinational loop of 9 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux9~339 " "Warning: Node \"Mux9~339\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux10~26 " "Warning: Node \"Mux10~26\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux2~38 " "Warning: Node \"Mux2~38\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux2~39 " "Warning: Node \"Mux2~39\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux9~336 " "Warning: Node \"Mux9~336\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux1~364 " "Warning: Node \"Mux1~364\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux1~365 " "Warning: Node \"Mux1~365\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux0~145 " "Warning: Node \"Mux0~145\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux0~146 " "Warning: Node \"Mux0~146\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register p_Q\[2\]~reg0 register counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 107.83 MHz 9.274 ns Internal " "Info: Clock \"clock\" has Internal fmax of 107.83 MHz between source register \"p_Q\[2\]~reg0\" and destination register \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]\" (period= 9.274 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.061 ns + Longest register register " "Info: + Longest register to register delay is 9.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_Q\[2\]~reg0 1 REG LCFF_X27_Y25_N5 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y25_N5; Fanout = 14; REG Node = 'p_Q\[2\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[2]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.264 ns) 7.264 ns Mux1~365 2 COMB LOOP LCCOMB_X27_Y25_N0 9 " "Info: 2: + IC(0.000 ns) + CELL(7.264 ns) = 7.264 ns; Loc. = LCCOMB_X27_Y25_N0; Fanout = 9; COMB LOOP Node = 'Mux1~365'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X24_Y25_N24 " "Info: Loc. = LCCOMB_X24_Y25_N24; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X24_Y25_N28 " "Info: Loc. = LCCOMB_X24_Y25_N28; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X27_Y25_N4 " "Info: Loc. = LCCOMB_X27_Y25_N4; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X27_Y25_N10 " "Info: Loc. = LCCOMB_X27_Y25_N10; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X28_Y25_N16 " "Info: Loc. = LCCOMB_X28_Y25_N16; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X28_Y25_N0 " "Info: Loc. = LCCOMB_X28_Y25_N0; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X24_Y25_N26 " "Info: Loc. = LCCOMB_X24_Y25_N26; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X27_Y25_N0 " "Info: Loc. = LCCOMB_X27_Y25_N0; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X28_Y25_N2 " "Info: Loc. = LCCOMB_X28_Y25_N2; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { p_Q[2]~reg0 Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.275 ns) 8.019 ns Mux3~57 3 COMB LCCOMB_X27_Y25_N30 5 " "Info: 3: + IC(0.480 ns) + CELL(0.275 ns) = 8.019 ns; Loc. = LCCOMB_X27_Y25_N30; Fanout = 5; COMB Node = 'Mux3~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { Mux1~365 Mux3~57 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.659 ns) 9.061 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 4 REG LCFF_X28_Y25_N7 15 " "Info: 4: + IC(0.383 ns) + CELL(0.659 ns) = 9.061 ns; Loc. = LCFF_X28_Y25_N7; Fanout = 15; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.198 ns ( 90.48 % ) " "Info: Total cell delay = 8.198 ns ( 90.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.863 ns ( 9.52 % ) " "Info: Total interconnect delay = 0.863 ns ( 9.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.061 ns" { p_Q[2]~reg0 Mux1~365 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.061 ns" { p_Q[2]~reg0 Mux1~365 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.480ns 0.383ns } { 0.000ns 7.264ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 3 REG LCFF_X28_Y25_N7 15 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X28_Y25_N7; Fanout = 15; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.673 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns p_Q\[2\]~reg0 3 REG LCFF_X27_Y25_N5 14 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X27_Y25_N5; Fanout = 14; REG Node = 'p_Q\[2\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock~clkctrl p_Q[2]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl p_Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock clock~combout clock~clkctrl p_Q[2]~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl p_Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock clock~combout clock~clkctrl p_Q[2]~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.061 ns" { p_Q[2]~reg0 Mux1~365 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.061 ns" { p_Q[2]~reg0 Mux1~365 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.480ns 0.383ns } { 0.000ns 7.264ns 0.275ns 0.659ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl p_Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock clock~combout clock~clkctrl p_Q[2]~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11 x_offset\[3\] clock 7.613 ns memory " "Info: tsu for memory \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11\" (data pin = \"x_offset\[3\]\", clock pin = \"clock\") is 7.613 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.307 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns x_offset\[3\] 1 PIN PIN_F13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_F13; Fanout = 2; PIN Node = 'x_offset\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[3] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.584 ns) + CELL(0.393 ns) 6.837 ns Add1~103 2 COMB LCCOMB_X29_Y29_N10 2 " "Info: 2: + IC(5.584 ns) + CELL(0.393 ns) = 6.837 ns; Loc. = LCCOMB_X29_Y29_N10; Fanout = 2; COMB Node = 'Add1~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { x_offset[3] Add1~103 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.247 ns Add1~104 3 COMB LCCOMB_X29_Y29_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 7.247 ns; Loc. = LCCOMB_X29_Y29_N12; Fanout = 2; COMB Node = 'Add1~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~103 Add1~104 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.485 ns) 8.487 ns level_address\[4\]~29 4 COMB LCCOMB_X29_Y25_N14 2 " "Info: 4: + IC(0.755 ns) + CELL(0.485 ns) = 8.487 ns; Loc. = LCCOMB_X29_Y25_N14; Fanout = 2; COMB Node = 'level_address\[4\]~29'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { Add1~104 level_address[4]~29 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.558 ns level_address\[5\]~31 5 COMB LCCOMB_X29_Y25_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.558 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 2; COMB Node = 'level_address\[5\]~31'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[4]~29 level_address[5]~31 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.629 ns level_address\[6\]~33 6 COMB LCCOMB_X29_Y25_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.629 ns; Loc. = LCCOMB_X29_Y25_N18; Fanout = 2; COMB Node = 'level_address\[6\]~33'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[5]~31 level_address[6]~33 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.700 ns level_address\[7\]~35 7 COMB LCCOMB_X29_Y25_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.700 ns; Loc. = LCCOMB_X29_Y25_N20; Fanout = 2; COMB Node = 'level_address\[7\]~35'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[6]~33 level_address[7]~35 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.771 ns level_address\[8\]~37 8 COMB LCCOMB_X29_Y25_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.771 ns; Loc. = LCCOMB_X29_Y25_N22; Fanout = 2; COMB Node = 'level_address\[8\]~37'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[7]~35 level_address[8]~37 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.842 ns level_address\[9\]~39 9 COMB LCCOMB_X29_Y25_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.842 ns; Loc. = LCCOMB_X29_Y25_N24; Fanout = 2; COMB Node = 'level_address\[9\]~39'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[8]~37 level_address[9]~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.913 ns level_address\[10\]~41 10 COMB LCCOMB_X29_Y25_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.913 ns; Loc. = LCCOMB_X29_Y25_N26; Fanout = 1; COMB Node = 'level_address\[10\]~41'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[9]~39 level_address[10]~41 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.323 ns level_address\[11\]~42 11 COMB LCCOMB_X29_Y25_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 9.323 ns; Loc. = LCCOMB_X29_Y25_N28; Fanout = 1; COMB Node = 'level_address\[11\]~42'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { level_address[10]~41 level_address[11]~42 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.142 ns) 10.307 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11 12 MEM M4K_X26_Y25 1 " "Info: 12: + IC(0.842 ns) + CELL(0.142 ns) = 10.307 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 30.33 % ) " "Info: Total cell delay = 3.126 ns ( 30.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.181 ns ( 69.67 % ) " "Info: Total interconnect delay = 7.181 ns ( 69.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.307 ns" { x_offset[3] Add1~103 Add1~104 level_address[4]~29 level_address[5]~31 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.307 ns" { x_offset[3] x_offset[3]~combout Add1~103 Add1~104 level_address[4]~29 level_address[5]~31 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 5.584ns 0.000ns 0.755ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.842ns } { 0.000ns 0.860ns 0.393ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 54 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.729 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.661 ns) 2.729 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11 3 MEM M4K_X26_Y25 1 " "Info: 3: + IC(0.951 ns) + CELL(0.661 ns) = 2.729 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.83 % ) " "Info: Total cell delay = 1.660 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.17 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.307 ns" { x_offset[3] Add1~103 Add1~104 level_address[4]~29 level_address[5]~31 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.307 ns" { x_offset[3] x_offset[3]~combout Add1~103 Add1~104 level_address[4]~29 level_address[5]~31 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 5.584ns 0.000ns 0.755ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.842ns } { 0.000ns 0.860ns 0.393ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.142ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock color\[1\] p_Q\[2\]~reg0 16.187 ns register " "Info: tco from clock \"clock\" to destination pin \"color\[1\]\" through register \"p_Q\[2\]~reg0\" is 16.187 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.673 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns p_Q\[2\]~reg0 3 REG LCFF_X27_Y25_N5 14 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X27_Y25_N5; Fanout = 14; REG Node = 'p_Q\[2\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock~clkctrl p_Q[2]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl p_Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock clock~combout clock~clkctrl p_Q[2]~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.264 ns + Longest register pin " "Info: + Longest register to pin delay is 13.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_Q\[2\]~reg0 1 REG LCFF_X27_Y25_N5 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y25_N5; Fanout = 14; REG Node = 'p_Q\[2\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[2]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.264 ns) 7.264 ns Mux1~365 2 COMB LOOP LCCOMB_X27_Y25_N0 9 " "Info: 2: + IC(0.000 ns) + CELL(7.264 ns) = 7.264 ns; Loc. = LCCOMB_X27_Y25_N0; Fanout = 9; COMB LOOP Node = 'Mux1~365'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X24_Y25_N24 " "Info: Loc. = LCCOMB_X24_Y25_N24; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X24_Y25_N28 " "Info: Loc. = LCCOMB_X24_Y25_N28; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X27_Y25_N4 " "Info: Loc. = LCCOMB_X27_Y25_N4; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X27_Y25_N10 " "Info: Loc. = LCCOMB_X27_Y25_N10; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X28_Y25_N16 " "Info: Loc. = LCCOMB_X28_Y25_N16; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X28_Y25_N0 " "Info: Loc. = LCCOMB_X28_Y25_N0; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X24_Y25_N26 " "Info: Loc. = LCCOMB_X24_Y25_N26; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X27_Y25_N0 " "Info: Loc. = LCCOMB_X27_Y25_N0; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X28_Y25_N2 " "Info: Loc. = LCCOMB_X28_Y25_N2; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { p_Q[2]~reg0 Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.688 ns) + CELL(0.271 ns) 9.223 ns color_output~685 3 COMB LCCOMB_X12_Y25_N4 1 " "Info: 3: + IC(1.688 ns) + CELL(0.271 ns) = 9.223 ns; Loc. = LCCOMB_X12_Y25_N4; Fanout = 1; COMB Node = 'color_output~685'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { Mux1~365 color_output~685 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(2.808 ns) 13.264 ns color\[1\] 4 PIN PIN_B7 0 " "Info: 4: + IC(1.233 ns) + CELL(2.808 ns) = 13.264 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'color\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { color_output~685 color[1] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.343 ns ( 77.98 % ) " "Info: Total cell delay = 10.343 ns ( 77.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.921 ns ( 22.02 % ) " "Info: Total interconnect delay = 2.921 ns ( 22.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.264 ns" { p_Q[2]~reg0 Mux1~365 color_output~685 color[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.264 ns" { p_Q[2]~reg0 Mux1~365 color_output~685 color[1] } { 0.000ns 0.000ns 1.688ns 1.233ns } { 0.000ns 7.264ns 0.271ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl p_Q[2]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock clock~combout clock~clkctrl p_Q[2]~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.264 ns" { p_Q[2]~reg0 Mux1~365 color_output~685 color[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.264 ns" { p_Q[2]~reg0 Mux1~365 color_output~685 color[1] } { 0.000ns 0.000ns 1.688ns 1.233ns } { 0.000ns 7.264ns 0.271ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "enable color\[1\] 12.964 ns Longest " "Info: Longest tpd from source pin \"enable\" to destination pin \"color\[1\]\" is 12.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns enable 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.420 ns) 2.436 ns Mux1~360 2 COMB LCCOMB_X28_Y25_N30 7 " "Info: 2: + IC(1.037 ns) + CELL(0.420 ns) = 2.436 ns; Loc. = LCCOMB_X28_Y25_N30; Fanout = 7; COMB Node = 'Mux1~360'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { enable Mux1~360 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.528 ns) 6.964 ns Mux1~365 3 COMB LOOP LCCOMB_X27_Y25_N0 9 " "Info: 3: + IC(0.000 ns) + CELL(4.528 ns) = 6.964 ns; Loc. = LCCOMB_X27_Y25_N0; Fanout = 9; COMB LOOP Node = 'Mux1~365'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X24_Y25_N24 " "Info: Loc. = LCCOMB_X24_Y25_N24; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X24_Y25_N28 " "Info: Loc. = LCCOMB_X24_Y25_N28; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X27_Y25_N4 " "Info: Loc. = LCCOMB_X27_Y25_N4; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X27_Y25_N10 " "Info: Loc. = LCCOMB_X27_Y25_N10; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X28_Y25_N16 " "Info: Loc. = LCCOMB_X28_Y25_N16; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X28_Y25_N0 " "Info: Loc. = LCCOMB_X28_Y25_N0; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X24_Y25_N26 " "Info: Loc. = LCCOMB_X24_Y25_N26; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X27_Y25_N0 " "Info: Loc. = LCCOMB_X27_Y25_N0; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X28_Y25_N2 " "Info: Loc. = LCCOMB_X28_Y25_N2; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { Mux1~360 Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.688 ns) + CELL(0.271 ns) 8.923 ns color_output~685 4 COMB LCCOMB_X12_Y25_N4 1 " "Info: 4: + IC(1.688 ns) + CELL(0.271 ns) = 8.923 ns; Loc. = LCCOMB_X12_Y25_N4; Fanout = 1; COMB Node = 'color_output~685'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { Mux1~365 color_output~685 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(2.808 ns) 12.964 ns color\[1\] 5 PIN PIN_B7 0 " "Info: 5: + IC(1.233 ns) + CELL(2.808 ns) = 12.964 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'color\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { color_output~685 color[1] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.006 ns ( 69.47 % ) " "Info: Total cell delay = 9.006 ns ( 69.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.958 ns ( 30.53 % ) " "Info: Total interconnect delay = 3.958 ns ( 30.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.964 ns" { enable Mux1~360 Mux1~365 color_output~685 color[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.964 ns" { enable enable~combout Mux1~360 Mux1~365 color_output~685 color[1] } { 0.000ns 0.000ns 1.037ns 0.000ns 1.688ns 1.233ns } { 0.000ns 0.979ns 0.420ns 4.528ns 0.271ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "p_Q\[0\]~reg0 enable clock -0.397 ns register " "Info: th for register \"p_Q\[0\]~reg0\" (data pin = \"enable\", clock pin = \"clock\") is -0.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.673 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns p_Q\[0\]~reg0 3 REG LCFF_X27_Y25_N11 13 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X27_Y25_N11; Fanout = 13; REG Node = 'p_Q\[0\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock~clkctrl p_Q[0]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl p_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock clock~combout clock~clkctrl p_Q[0]~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.336 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns enable 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.420 ns) 2.436 ns Mux1~360 2 COMB LCCOMB_X28_Y25_N30 7 " "Info: 2: + IC(1.037 ns) + CELL(0.420 ns) = 2.436 ns; Loc. = LCCOMB_X28_Y25_N30; Fanout = 7; COMB Node = 'Mux1~360'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { enable Mux1~360 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.816 ns) 3.252 ns Mux2~39 3 COMB LOOP LCCOMB_X27_Y25_N10 6 " "Info: 3: + IC(0.000 ns) + CELL(0.816 ns) = 3.252 ns; Loc. = LCCOMB_X27_Y25_N10; Fanout = 6; COMB LOOP Node = 'Mux2~39'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X24_Y25_N24 " "Info: Loc. = LCCOMB_X24_Y25_N24; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X24_Y25_N28 " "Info: Loc. = LCCOMB_X24_Y25_N28; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X27_Y25_N4 " "Info: Loc. = LCCOMB_X27_Y25_N4; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X27_Y25_N10 " "Info: Loc. = LCCOMB_X27_Y25_N10; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X28_Y25_N16 " "Info: Loc. = LCCOMB_X28_Y25_N16; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X28_Y25_N0 " "Info: Loc. = LCCOMB_X28_Y25_N0; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X24_Y25_N26 " "Info: Loc. = LCCOMB_X24_Y25_N26; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X27_Y25_N0 " "Info: Loc. = LCCOMB_X27_Y25_N0; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X28_Y25_N2 " "Info: Loc. = LCCOMB_X28_Y25_N2; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 203 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Mux1~360 Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.336 ns p_Q\[0\]~reg0 4 REG LCFF_X27_Y25_N11 13 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.336 ns; Loc. = LCFF_X27_Y25_N11; Fanout = 13; REG Node = 'p_Q\[0\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux2~39 p_Q[0]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.299 ns ( 68.91 % ) " "Info: Total cell delay = 2.299 ns ( 68.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 31.09 % ) " "Info: Total interconnect delay = 1.037 ns ( 31.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { enable Mux1~360 Mux2~39 p_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { enable enable~combout Mux1~360 Mux2~39 p_Q[0]~reg0 } { 0.000ns 0.000ns 1.037ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.816ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl p_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock clock~combout clock~clkctrl p_Q[0]~reg0 } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { enable Mux1~360 Mux2~39 p_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { enable enable~combout Mux1~360 Mux2~39 p_Q[0]~reg0 } { 0.000ns 0.000ns 1.037ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.816ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 29 18:08:36 2008 " "Info: Processing ended: Sat Nov 29 18:08:36 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
