set_global_assignment -name IP_TOOL_NAME "ALTPLL"
set_global_assignment -name IP_TOOL_VERSION "18.0"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "SPI_Clock.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SPI_Clock.bsf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SPI_Clock_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SPI_Clock.inc"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SPI_Clock.cmp"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SPI_Clock.ppf"]
