$date
	Sat Sep 28 15:03:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2_tb $end
$var wire 16 ! y [15:0] $end
$var parameter 32 " WIDTH $end
$var reg 16 # d0 [15:0] $end
$var reg 16 $ d1 [15:0] $end
$var reg 1 % s $end
$scope module uut $end
$var wire 16 & d0 [15:0] $end
$var wire 16 ' d1 [15:0] $end
$var wire 1 % s $end
$var parameter 32 ( WIDTH $end
$var reg 16 ) y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 (
b10000 "
$end
#0
$dumpvars
b1001000110100 )
b1010101111001101 '
b1001000110100 &
0%
b1010101111001101 $
b1001000110100 #
b1001000110100 !
$end
#1
b1010101111001101 !
b1010101111001101 )
1%
#2
b1001000110100 !
b1001000110100 )
0%
