
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tset_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401490 <.init>:
  401490:	stp	x29, x30, [sp, #-16]!
  401494:	mov	x29, sp
  401498:	bl	401f24 <ferror@plt+0x6d4>
  40149c:	ldp	x29, x30, [sp], #16
  4014a0:	ret

Disassembly of section .plt:

00000000004014b0 <memcpy@plt-0x20>:
  4014b0:	stp	x16, x30, [sp, #-16]!
  4014b4:	adrp	x16, 414000 <ferror@plt+0x127b0>
  4014b8:	ldr	x17, [x16, #4088]
  4014bc:	add	x16, x16, #0xff8
  4014c0:	br	x17
  4014c4:	nop
  4014c8:	nop
  4014cc:	nop

00000000004014d0 <memcpy@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4014d4:	ldr	x17, [x16]
  4014d8:	add	x16, x16, #0x0
  4014dc:	br	x17

00000000004014e0 <strlen@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4014e4:	ldr	x17, [x16, #8]
  4014e8:	add	x16, x16, #0x8
  4014ec:	br	x17

00000000004014f0 <fputs@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4014f4:	ldr	x17, [x16, #16]
  4014f8:	add	x16, x16, #0x10
  4014fc:	br	x17

0000000000401500 <exit@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401504:	ldr	x17, [x16, #24]
  401508:	add	x16, x16, #0x18
  40150c:	br	x17

0000000000401510 <setupterm@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401514:	ldr	x17, [x16, #32]
  401518:	add	x16, x16, #0x20
  40151c:	br	x17

0000000000401520 <perror@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401524:	ldr	x17, [x16, #40]
  401528:	add	x16, x16, #0x28
  40152c:	br	x17

0000000000401530 <cfgetospeed@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401534:	ldr	x17, [x16, #48]
  401538:	add	x16, x16, #0x30
  40153c:	br	x17

0000000000401540 <tputs@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401544:	ldr	x17, [x16, #56]
  401548:	add	x16, x16, #0x38
  40154c:	br	x17

0000000000401550 <ttyname@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401554:	ldr	x17, [x16, #64]
  401558:	add	x16, x16, #0x40
  40155c:	br	x17

0000000000401560 <putc@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401564:	ldr	x17, [x16, #72]
  401568:	add	x16, x16, #0x48
  40156c:	br	x17

0000000000401570 <fputc@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401574:	ldr	x17, [x16, #80]
  401578:	add	x16, x16, #0x50
  40157c:	br	x17

0000000000401580 <curses_version@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401584:	ldr	x17, [x16, #88]
  401588:	add	x16, x16, #0x58
  40158c:	br	x17

0000000000401590 <__ctype_tolower_loc@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401594:	ldr	x17, [x16, #96]
  401598:	add	x16, x16, #0x60
  40159c:	br	x17

00000000004015a0 <tcgetattr@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4015a4:	ldr	x17, [x16, #104]
  4015a8:	add	x16, x16, #0x68
  4015ac:	br	x17

00000000004015b0 <fileno@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4015b4:	ldr	x17, [x16, #112]
  4015b8:	add	x16, x16, #0x70
  4015bc:	br	x17

00000000004015c0 <fclose@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4015c4:	ldr	x17, [x16, #120]
  4015c8:	add	x16, x16, #0x78
  4015cc:	br	x17

00000000004015d0 <fopen@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4015d4:	ldr	x17, [x16, #128]
  4015d8:	add	x16, x16, #0x80
  4015dc:	br	x17

00000000004015e0 <_nc_is_abs_path@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4015e4:	ldr	x17, [x16, #136]
  4015e8:	add	x16, x16, #0x88
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4015f4:	ldr	x17, [x16, #144]
  4015f8:	add	x16, x16, #0x90
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401604:	ldr	x17, [x16, #152]
  401608:	add	x16, x16, #0x98
  40160c:	br	x17

0000000000401610 <tparm@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401614:	ldr	x17, [x16, #160]
  401618:	add	x16, x16, #0xa0
  40161c:	br	x17

0000000000401620 <strncmp@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401624:	ldr	x17, [x16, #168]
  401628:	add	x16, x16, #0xa8
  40162c:	br	x17

0000000000401630 <__libc_start_main@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401634:	ldr	x17, [x16, #176]
  401638:	add	x16, x16, #0xb0
  40163c:	br	x17

0000000000401640 <strcat@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401644:	ldr	x17, [x16, #184]
  401648:	add	x16, x16, #0xb8
  40164c:	br	x17

0000000000401650 <strpbrk@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401654:	ldr	x17, [x16, #192]
  401658:	add	x16, x16, #0xc0
  40165c:	br	x17

0000000000401660 <getopt@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401664:	ldr	x17, [x16, #200]
  401668:	add	x16, x16, #0xc8
  40166c:	br	x17

0000000000401670 <system@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401674:	ldr	x17, [x16, #208]
  401678:	add	x16, x16, #0xd0
  40167c:	br	x17

0000000000401680 <strdup@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401684:	ldr	x17, [x16, #216]
  401688:	add	x16, x16, #0xd8
  40168c:	br	x17

0000000000401690 <strerror@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401694:	ldr	x17, [x16, #224]
  401698:	add	x16, x16, #0xe0
  40169c:	br	x17

00000000004016a0 <__gmon_start__@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4016a4:	ldr	x17, [x16, #232]
  4016a8:	add	x16, x16, #0xe8
  4016ac:	br	x17

00000000004016b0 <abort@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4016b4:	ldr	x17, [x16, #240]
  4016b8:	add	x16, x16, #0xf0
  4016bc:	br	x17

00000000004016c0 <feof@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4016c4:	ldr	x17, [x16, #248]
  4016c8:	add	x16, x16, #0xf8
  4016cc:	br	x17

00000000004016d0 <puts@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4016d4:	ldr	x17, [x16, #256]
  4016d8:	add	x16, x16, #0x100
  4016dc:	br	x17

00000000004016e0 <memcmp@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4016e4:	ldr	x17, [x16, #264]
  4016e8:	add	x16, x16, #0x108
  4016ec:	br	x17

00000000004016f0 <strcmp@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4016f4:	ldr	x17, [x16, #272]
  4016f8:	add	x16, x16, #0x110
  4016fc:	br	x17

0000000000401700 <__ctype_b_loc@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401704:	ldr	x17, [x16, #280]
  401708:	add	x16, x16, #0x118
  40170c:	br	x17

0000000000401710 <fread@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401714:	ldr	x17, [x16, #288]
  401718:	add	x16, x16, #0x120
  40171c:	br	x17

0000000000401720 <free@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401724:	ldr	x17, [x16, #296]
  401728:	add	x16, x16, #0x128
  40172c:	br	x17

0000000000401730 <_nc_rootname@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401734:	ldr	x17, [x16, #304]
  401738:	add	x16, x16, #0x130
  40173c:	br	x17

0000000000401740 <strchr@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401744:	ldr	x17, [x16, #312]
  401748:	add	x16, x16, #0x138
  40174c:	br	x17

0000000000401750 <getttynam@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401754:	ldr	x17, [x16, #320]
  401758:	add	x16, x16, #0x140
  40175c:	br	x17

0000000000401760 <fwrite@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401764:	ldr	x17, [x16, #328]
  401768:	add	x16, x16, #0x148
  40176c:	br	x17

0000000000401770 <clearerr@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401774:	ldr	x17, [x16, #336]
  401778:	add	x16, x16, #0x150
  40177c:	br	x17

0000000000401780 <fflush@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401784:	ldr	x17, [x16, #344]
  401788:	add	x16, x16, #0x158
  40178c:	br	x17

0000000000401790 <_nc_basename@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401794:	ldr	x17, [x16, #352]
  401798:	add	x16, x16, #0x160
  40179c:	br	x17

00000000004017a0 <strcpy@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4017a4:	ldr	x17, [x16, #360]
  4017a8:	add	x16, x16, #0x168
  4017ac:	br	x17

00000000004017b0 <strncat@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4017b4:	ldr	x17, [x16, #368]
  4017b8:	add	x16, x16, #0x170
  4017bc:	br	x17

00000000004017c0 <tcsetattr@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4017c4:	ldr	x17, [x16, #376]
  4017c8:	add	x16, x16, #0x178
  4017cc:	br	x17

00000000004017d0 <napms@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4017d4:	ldr	x17, [x16, #384]
  4017d8:	add	x16, x16, #0x180
  4017dc:	br	x17

00000000004017e0 <vfprintf@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4017e4:	ldr	x17, [x16, #392]
  4017e8:	add	x16, x16, #0x188
  4017ec:	br	x17

00000000004017f0 <printf@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x137b0>
  4017f4:	ldr	x17, [x16, #400]
  4017f8:	add	x16, x16, #0x190
  4017fc:	br	x17

0000000000401800 <__errno_location@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401804:	ldr	x17, [x16, #408]
  401808:	add	x16, x16, #0x198
  40180c:	br	x17

0000000000401810 <getenv@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401814:	ldr	x17, [x16, #416]
  401818:	add	x16, x16, #0x1a0
  40181c:	br	x17

0000000000401820 <fprintf@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401824:	ldr	x17, [x16, #424]
  401828:	add	x16, x16, #0x1a8
  40182c:	br	x17

0000000000401830 <fgets@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401834:	ldr	x17, [x16, #432]
  401838:	add	x16, x16, #0x1b0
  40183c:	br	x17

0000000000401840 <ioctl@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401844:	ldr	x17, [x16, #440]
  401848:	add	x16, x16, #0x1b8
  40184c:	br	x17

0000000000401850 <ferror@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x137b0>
  401854:	ldr	x17, [x16, #448]
  401858:	add	x16, x16, #0x1c0
  40185c:	br	x17

Disassembly of section .text:

0000000000401860 <.text>:
  401860:	stp	x29, x30, [sp, #-304]!
  401864:	mov	x29, sp
  401868:	stp	x19, x20, [sp, #16]
  40186c:	mov	w19, w0
  401870:	mov	x20, x1
  401874:	stp	x21, x22, [sp, #32]
  401878:	adrp	x21, 403000 <ferror@plt+0x17b0>
  40187c:	adrp	x22, 403000 <ferror@plt+0x17b0>
  401880:	add	x21, x21, #0x486
  401884:	add	x22, x22, #0x48b
  401888:	stp	x23, x24, [sp, #48]
  40188c:	mov	x23, x1
  401890:	mov	w24, #0x65                  	// #101
  401894:	stp	x25, x26, [sp, #64]
  401898:	stp	x27, x28, [sp, #80]
  40189c:	ldr	x1, [x20]
  4018a0:	cbnz	x1, 401934 <ferror@plt+0xe4>
  4018a4:	adrp	x20, 414000 <ferror@plt+0x127b0>
  4018a8:	mov	w22, #0xffffffff            	// #-1
  4018ac:	adrp	x21, 403000 <ferror@plt+0x17b0>
  4018b0:	mov	w27, w22
  4018b4:	ldr	x25, [x20, #4008]
  4018b8:	mov	w26, w22
  4018bc:	add	x21, x21, #0x4a9
  4018c0:	adrp	x0, 403000 <ferror@plt+0x17b0>
  4018c4:	mov	w24, #0x0                   	// #0
  4018c8:	add	x0, x0, #0x58c
  4018cc:	mov	w28, #0x0                   	// #0
  4018d0:	str	x0, [sp, #96]
  4018d4:	stp	wzr, wzr, [sp, #104]
  4018d8:	stp	wzr, wzr, [sp, #112]
  4018dc:	stp	wzr, wzr, [sp, #120]
  4018e0:	mov	x2, x21
  4018e4:	mov	x1, x23
  4018e8:	mov	w0, w19
  4018ec:	bl	401660 <getopt@plt>
  4018f0:	cmn	w0, #0x1
  4018f4:	b.ne	4019c0 <ferror@plt+0x170>  // b.any
  4018f8:	ldr	x0, [x23]
  4018fc:	bl	401730 <_nc_rootname@plt>
  401900:	adrp	x1, 414000 <ferror@plt+0x127b0>
  401904:	str	x1, [sp, #128]
  401908:	ldr	x2, [x1, #4048]
  40190c:	str	x0, [x2]
  401910:	adrp	x0, 414000 <ferror@plt+0x127b0>
  401914:	ldr	x0, [x0, #4016]
  401918:	ldr	w0, [x0]
  40191c:	str	w0, [sp, #96]
  401920:	mov	w0, w0
  401924:	sub	w19, w19, w0
  401928:	cmp	w19, #0x1
  40192c:	b.le	401ab8 <ferror@plt+0x268>
  401930:	bl	402068 <ferror@plt+0x818>
  401934:	ldrb	w0, [x1]
  401938:	cmp	w0, #0x2d
  40193c:	b.ne	401958 <ferror@plt+0x108>  // b.any
  401940:	ldrb	w0, [x1, #1]
  401944:	cbnz	w0, 401960 <ferror@plt+0x110>
  401948:	adrp	x0, 403000 <ferror@plt+0x17b0>
  40194c:	add	x0, x0, #0x47e
  401950:	bl	401680 <strdup@plt>
  401954:	str	x0, [x20]
  401958:	add	x20, x20, #0x8
  40195c:	b	40189c <ferror@plt+0x4c>
  401960:	ldr	x2, [x20, #8]
  401964:	cbz	x2, 401974 <ferror@plt+0x124>
  401968:	ldrb	w2, [x2]
  40196c:	cmp	w2, #0x2d
  401970:	b.ne	401958 <ferror@plt+0x108>  // b.any
  401974:	and	w2, w0, #0xfffffffd
  401978:	cmp	w2, #0x69
  40197c:	ccmp	w0, w24, #0x4, ne  // ne = any
  401980:	b.ne	401958 <ferror@plt+0x108>  // b.any
  401984:	ldrb	w1, [x1, #2]
  401988:	cbnz	w1, 401958 <ferror@plt+0x108>
  40198c:	cmp	w0, #0x69
  401990:	b.eq	4019b0 <ferror@plt+0x160>  // b.none
  401994:	cmp	w0, #0x6b
  401998:	b.eq	4019b8 <ferror@plt+0x168>  // b.none
  40199c:	cmp	w0, #0x65
  4019a0:	b.ne	401958 <ferror@plt+0x108>  // b.any
  4019a4:	adrp	x0, 403000 <ferror@plt+0x17b0>
  4019a8:	add	x0, x0, #0x481
  4019ac:	b	401950 <ferror@plt+0x100>
  4019b0:	mov	x0, x21
  4019b4:	b	401950 <ferror@plt+0x100>
  4019b8:	mov	x0, x22
  4019bc:	b	401950 <ferror@plt+0x100>
  4019c0:	sub	w0, w0, #0x49
  4019c4:	cmp	w0, #0x2e
  4019c8:	b.hi	401930 <ferror@plt+0xe0>  // b.pmore
  4019cc:	ldr	x1, [sp, #96]
  4019d0:	ldrb	w0, [x1, w0, uxtw]
  4019d4:	adr	x1, 4019e0 <ferror@plt+0x190>
  4019d8:	add	x0, x1, w0, sxtb #2
  4019dc:	br	x0
  4019e0:	mov	w0, #0x1                   	// #1
  4019e4:	str	w0, [sp, #104]
  4019e8:	b	4018e0 <ferror@plt+0x90>
  4019ec:	ldr	x0, [x20, #4008]
  4019f0:	ldr	x1, [x0]
  4019f4:	adrp	x0, 403000 <ferror@plt+0x17b0>
  4019f8:	add	x0, x0, #0x490
  4019fc:	bl	4022fc <ferror@plt+0xaac>
  401a00:	b	4018e0 <ferror@plt+0x90>
  401a04:	ldr	x0, [x20, #4008]
  401a08:	ldr	x1, [x0]
  401a0c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401a10:	add	x0, x0, #0x498
  401a14:	b	4019fc <ferror@plt+0x1ac>
  401a18:	bl	402000 <ferror@plt+0x7b0>
  401a1c:	and	w26, w0, #0xff
  401a20:	b	4018e0 <ferror@plt+0x90>
  401a24:	bl	402000 <ferror@plt+0x7b0>
  401a28:	and	w27, w0, #0xff
  401a2c:	b	4018e0 <ferror@plt+0x90>
  401a30:	bl	402000 <ferror@plt+0x7b0>
  401a34:	and	w22, w0, #0xff
  401a38:	b	4018e0 <ferror@plt+0x90>
  401a3c:	ldr	x0, [x20, #4008]
  401a40:	ldr	x1, [x0]
  401a44:	mov	x0, #0x0                   	// #0
  401a48:	b	4019fc <ferror@plt+0x1ac>
  401a4c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401a50:	add	x0, x0, #0x49f
  401a54:	ldr	x1, [x25]
  401a58:	b	4019fc <ferror@plt+0x1ac>
  401a5c:	mov	w0, #0x1                   	// #1
  401a60:	str	w0, [sp, #108]
  401a64:	b	4018e0 <ferror@plt+0x90>
  401a68:	mov	w0, #0x1                   	// #1
  401a6c:	str	w0, [sp, #124]
  401a70:	b	4018e0 <ferror@plt+0x90>
  401a74:	mov	w0, #0x1                   	// #1
  401a78:	str	w0, [sp, #116]
  401a7c:	b	4018e0 <ferror@plt+0x90>
  401a80:	mov	w0, #0x1                   	// #1
  401a84:	str	w0, [sp, #120]
  401a88:	b	4018e0 <ferror@plt+0x90>
  401a8c:	bl	401580 <curses_version@plt>
  401a90:	bl	4016d0 <puts@plt>
  401a94:	mov	w0, #0x0                   	// #0
  401a98:	bl	401500 <exit@plt>
  401a9c:	mov	w24, #0x1                   	// #1
  401aa0:	b	4018e0 <ferror@plt+0x90>
  401aa4:	mov	w28, #0x1                   	// #1
  401aa8:	b	4018e0 <ferror@plt+0x90>
  401aac:	mov	w0, #0x1                   	// #1
  401ab0:	str	w0, [sp, #112]
  401ab4:	b	4018e0 <ferror@plt+0x90>
  401ab8:	cmp	w28, #0x0
  401abc:	ccmp	w24, #0x0, #0x0, eq  // eq = none
  401ac0:	b.ne	401acc <ferror@plt+0x27c>  // b.any
  401ac4:	mov	w24, #0x1                   	// #1
  401ac8:	mov	w28, w24
  401acc:	add	x19, sp, #0xb0
  401ad0:	mov	w1, #0x1                   	// #1
  401ad4:	mov	x0, x19
  401ad8:	bl	403174 <ferror@plt+0x1924>
  401adc:	mov	x1, x19
  401ae0:	mov	x2, #0x3c                  	// #60
  401ae4:	add	x25, sp, #0xf0
  401ae8:	adrp	x20, 414000 <ferror@plt+0x127b0>
  401aec:	mov	w21, w0
  401af0:	mov	x0, x25
  401af4:	bl	4014d0 <memcpy@plt>
  401af8:	mov	x0, x19
  401afc:	bl	401530 <cfgetospeed@plt>
  401b00:	ldr	x1, [x20, #3992]
  401b04:	strh	w0, [x1]
  401b08:	adrp	x1, 403000 <ferror@plt+0x17b0>
  401b0c:	ldr	x0, [sp, #128]
  401b10:	add	x1, x1, #0x4c1
  401b14:	ldr	x0, [x0, #4048]
  401b18:	ldr	x0, [x0]
  401b1c:	bl	4030f0 <ferror@plt+0x18a0>
  401b20:	str	x20, [sp, #136]
  401b24:	adrp	x20, 414000 <ferror@plt+0x127b0>
  401b28:	tst	w0, #0xff
  401b2c:	ldr	x0, [x20, #4000]
  401b30:	b.eq	401bec <ferror@plt+0x39c>  // b.none
  401b34:	ldr	x0, [x0]
  401b38:	mov	w2, #0x0                   	// #0
  401b3c:	mov	w1, #0x1                   	// #1
  401b40:	bl	402fd0 <ferror@plt+0x1780>
  401b44:	mov	x1, x19
  401b48:	mov	w0, w21
  401b4c:	bl	4028ec <ferror@plt+0x109c>
  401b50:	ldr	w0, [sp, #96]
  401b54:	ldr	x23, [x23, w0, sxtw #3]
  401b58:	cbnz	x23, 401c28 <ferror@plt+0x3d8>
  401b5c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401b60:	add	x0, x0, #0x4c7
  401b64:	bl	401810 <getenv@plt>
  401b68:	mov	x23, x0
  401b6c:	cbnz	x0, 401b84 <ferror@plt+0x334>
  401b70:	mov	w0, w21
  401b74:	bl	401550 <ttyname@plt>
  401b78:	cbnz	x0, 401c00 <ferror@plt+0x3b0>
  401b7c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401b80:	add	x23, x0, #0x441
  401b84:	adrp	x0, 415000 <ferror@plt+0x137b0>
  401b88:	adrp	x4, 403000 <ferror@plt+0x17b0>
  401b8c:	add	x4, x4, #0x5bc
  401b90:	ldr	x2, [x0, #744]
  401b94:	ldr	x0, [sp, #136]
  401b98:	ldr	x0, [x0, #3992]
  401b9c:	ldrsh	w3, [x0]
  401ba0:	cbz	x2, 401c28 <ferror@plt+0x3d8>
  401ba4:	ldr	x0, [x2, #8]
  401ba8:	cbz	x0, 401bd0 <ferror@plt+0x380>
  401bac:	mov	x1, x23
  401bb0:	str	x2, [sp, #96]
  401bb4:	str	w3, [sp, #136]
  401bb8:	bl	4016f0 <strcmp@plt>
  401bbc:	adrp	x1, 403000 <ferror@plt+0x17b0>
  401bc0:	ldr	w3, [sp, #136]
  401bc4:	add	x4, x1, #0x5bc
  401bc8:	ldr	x2, [sp, #96]
  401bcc:	cbnz	w0, 401d9c <ferror@plt+0x54c>
  401bd0:	ldr	w0, [x2, #24]
  401bd4:	cmp	w0, #0x6
  401bd8:	b.hi	401d9c <ferror@plt+0x54c>  // b.pmore
  401bdc:	ldrb	w0, [x4, w0, uxtw]
  401be0:	adr	x1, 401bec <ferror@plt+0x39c>
  401be4:	add	x0, x1, w0, sxtb #2
  401be8:	br	x0
  401bec:	ldr	x0, [x0]
  401bf0:	mov	w2, #0x1                   	// #1
  401bf4:	mov	w1, #0x0                   	// #0
  401bf8:	bl	402fd0 <ferror@plt+0x1780>
  401bfc:	b	401b50 <ferror@plt+0x300>
  401c00:	bl	401790 <_nc_basename@plt>
  401c04:	bl	401750 <getttynam@plt>
  401c08:	cbz	x0, 401b7c <ferror@plt+0x32c>
  401c0c:	ldr	x23, [x0, #16]
  401c10:	b	401b84 <ferror@plt+0x334>
  401c14:	ldr	w0, [x2, #28]
  401c18:	cmp	w0, w3
  401c1c:	cset	w0, eq  // eq = none
  401c20:	cbz	w0, 401d9c <ferror@plt+0x54c>
  401c24:	ldr	x23, [x2, #16]
  401c28:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401c2c:	add	x0, x0, #0x4cc
  401c30:	bl	401810 <getenv@plt>
  401c34:	cbnz	x0, 401da4 <ferror@plt+0x554>
  401c38:	ldrb	w0, [x23]
  401c3c:	cmp	w0, #0x3f
  401c40:	b.ne	401c58 <ferror@plt+0x408>  // b.any
  401c44:	ldrb	w0, [x23, #1]
  401c48:	cbz	w0, 401e14 <ferror@plt+0x5c4>
  401c4c:	add	x0, x23, #0x1
  401c50:	bl	402158 <ferror@plt+0x908>
  401c54:	mov	x23, x0
  401c58:	add	x0, sp, #0xac
  401c5c:	str	x0, [sp, #96]
  401c60:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401c64:	add	x0, x0, #0x4fb
  401c68:	str	x0, [sp, #136]
  401c6c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401c70:	add	x0, x0, #0x4dd
  401c74:	str	x0, [sp, #144]
  401c78:	ldr	x2, [sp, #96]
  401c7c:	mov	w1, w21
  401c80:	mov	x0, x23
  401c84:	bl	401510 <setupterm@plt>
  401c88:	cbnz	w0, 401e1c <ferror@plt+0x5cc>
  401c8c:	ldr	w0, [sp, #108]
  401c90:	cbnz	w0, 401ec8 <ferror@plt+0x678>
  401c94:	cbz	w24, 401cb4 <ferror@plt+0x464>
  401c98:	adrp	x0, 414000 <ferror@plt+0x127b0>
  401c9c:	ldr	x0, [x0, #4064]
  401ca0:	ldr	x0, [x0]
  401ca4:	ldr	x2, [x0, #24]
  401ca8:	mov	w0, w21
  401cac:	add	x1, x2, #0x4
  401cb0:	bl	403064 <ferror@plt+0x1814>
  401cb4:	cbz	w28, 401d1c <ferror@plt+0x4cc>
  401cb8:	mov	w3, w22
  401cbc:	mov	w2, w27
  401cc0:	mov	w1, w26
  401cc4:	mov	x0, x19
  401cc8:	bl	402a6c <ferror@plt+0x121c>
  401ccc:	mov	x0, x19
  401cd0:	bl	402b40 <ferror@plt+0x12f0>
  401cd4:	ldr	w0, [sp, #104]
  401cd8:	cbnz	w0, 401d10 <ferror@plt+0x4c0>
  401cdc:	mov	x1, x25
  401ce0:	mov	w0, w21
  401ce4:	bl	402bb0 <ferror@plt+0x1360>
  401ce8:	tst	w0, #0xff
  401cec:	b.eq	401d10 <ferror@plt+0x4c0>  // b.none
  401cf0:	ldr	x21, [x20, #4000]
  401cf4:	mov	w0, #0xd                   	// #13
  401cf8:	ldr	x1, [x21]
  401cfc:	bl	401560 <putc@plt>
  401d00:	ldr	x0, [x21]
  401d04:	bl	401780 <fflush@plt>
  401d08:	mov	w0, #0x3e8                 	// #1000
  401d0c:	bl	4017d0 <napms@plt>
  401d10:	mov	x1, x19
  401d14:	mov	x0, x25
  401d18:	bl	4032b4 <ferror@plt+0x1a64>
  401d1c:	ldr	w0, [sp, #124]
  401d20:	cbz	w0, 401d3c <ferror@plt+0x4ec>
  401d24:	ldr	x20, [x20, #4000]
  401d28:	adrp	x1, 403000 <ferror@plt+0x17b0>
  401d2c:	mov	x2, x23
  401d30:	add	x1, x1, #0x52d
  401d34:	ldr	x0, [x20]
  401d38:	bl	401820 <fprintf@plt>
  401d3c:	ldr	w0, [sp, #112]
  401d40:	cbnz	w0, 401d50 <ferror@plt+0x500>
  401d44:	mov	x1, x19
  401d48:	mov	x0, x25
  401d4c:	bl	402ffc <ferror@plt+0x17ac>
  401d50:	ldr	w0, [sp, #116]
  401d54:	cbz	w0, 401e60 <ferror@plt+0x610>
  401d58:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401d5c:	add	x0, x0, #0x543
  401d60:	bl	4020b0 <ferror@plt+0x860>
  401d64:	ldr	w0, [x2, #28]
  401d68:	cmp	w0, w3
  401d6c:	cset	w0, le
  401d70:	b	401c20 <ferror@plt+0x3d0>
  401d74:	ldr	w0, [x2, #28]
  401d78:	cmp	w0, w3
  401d7c:	cset	w0, lt  // lt = tstop
  401d80:	b	401c20 <ferror@plt+0x3d0>
  401d84:	ldr	w0, [x2, #28]
  401d88:	cmp	w3, w0
  401d8c:	b	401d6c <ferror@plt+0x51c>
  401d90:	ldr	w0, [x2, #28]
  401d94:	cmp	w3, w0
  401d98:	b	401d7c <ferror@plt+0x52c>
  401d9c:	ldr	x2, [x2]
  401da0:	b	401ba0 <ferror@plt+0x350>
  401da4:	bl	4015e0 <_nc_is_abs_path@plt>
  401da8:	tst	w0, #0xff
  401dac:	b.ne	401c38 <ferror@plt+0x3e8>  // b.any
  401db0:	adrp	x0, 414000 <ferror@plt+0x127b0>
  401db4:	adrp	x5, 403000 <ferror@plt+0x17b0>
  401db8:	add	x5, x5, #0x4d4
  401dbc:	mov	x4, #0x0                   	// #0
  401dc0:	ldr	x0, [x0, #4056]
  401dc4:	ldr	x6, [x0]
  401dc8:	mov	w3, w4
  401dcc:	ldr	x1, [x6, x4, lsl #3]
  401dd0:	cbz	x1, 401c38 <ferror@plt+0x3e8>
  401dd4:	mov	x0, x5
  401dd8:	mov	x2, #0x8                   	// #8
  401ddc:	str	x5, [sp, #96]
  401de0:	str	w3, [sp, #136]
  401de4:	stp	x6, x4, [sp, #144]
  401de8:	bl	401620 <strncmp@plt>
  401dec:	ldr	w3, [sp, #136]
  401df0:	ldp	x6, x4, [sp, #144]
  401df4:	ldr	x5, [sp, #96]
  401df8:	add	x4, x4, #0x1
  401dfc:	cbnz	w0, 401dc8 <ferror@plt+0x578>
  401e00:	add	x0, x6, w3, sxtw #3
  401e04:	ldr	x1, [x0, #8]
  401e08:	str	x1, [x0], #8
  401e0c:	cbnz	x1, 401e04 <ferror@plt+0x5b4>
  401e10:	b	401c38 <ferror@plt+0x3e8>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	b	401c50 <ferror@plt+0x400>
  401e1c:	ldr	x1, [sp, #128]
  401e20:	mov	x3, x23
  401e24:	ldr	x0, [x20, #4000]
  401e28:	ldr	x1, [x1, #4048]
  401e2c:	ldr	w4, [sp, #172]
  401e30:	ldr	x0, [x0]
  401e34:	ldr	x2, [x1]
  401e38:	cbnz	w4, 401e54 <ferror@plt+0x604>
  401e3c:	ldr	x1, [sp, #144]
  401e40:	bl	401820 <fprintf@plt>
  401e44:	mov	x0, #0x0                   	// #0
  401e48:	bl	402158 <ferror@plt+0x908>
  401e4c:	mov	x23, x0
  401e50:	b	401c78 <ferror@plt+0x428>
  401e54:	ldr	x1, [sp, #136]
  401e58:	bl	401820 <fprintf@plt>
  401e5c:	b	401e44 <ferror@plt+0x5f4>
  401e60:	ldr	w0, [sp, #120]
  401e64:	cbz	w0, 401a94 <ferror@plt+0x244>
  401e68:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401e6c:	add	x0, x0, #0x572
  401e70:	bl	401810 <getenv@plt>
  401e74:	cbnz	x0, 401e8c <ferror@plt+0x63c>
  401e78:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401e7c:	add	x0, x0, #0x449
  401e80:	mov	x1, x23
  401e84:	bl	4017f0 <printf@plt>
  401e88:	b	401a94 <ferror@plt+0x244>
  401e8c:	bl	401790 <_nc_basename@plt>
  401e90:	mov	x19, x0
  401e94:	bl	4014e0 <strlen@plt>
  401e98:	cmp	w0, #0x2
  401e9c:	b.le	401e78 <ferror@plt+0x628>
  401ea0:	sxtw	x0, w0
  401ea4:	adrp	x1, 403000 <ferror@plt+0x17b0>
  401ea8:	sub	x0, x0, #0x3
  401eac:	add	x1, x1, #0x578
  401eb0:	add	x0, x19, x0
  401eb4:	bl	4016f0 <strcmp@plt>
  401eb8:	cbnz	w0, 401e78 <ferror@plt+0x628>
  401ebc:	adrp	x0, 403000 <ferror@plt+0x17b0>
  401ec0:	add	x0, x0, #0x453
  401ec4:	b	401e80 <ferror@plt+0x630>
  401ec8:	mov	x0, x23
  401ecc:	bl	4016d0 <puts@plt>
  401ed0:	b	401d50 <ferror@plt+0x500>
  401ed4:	mov	x29, #0x0                   	// #0
  401ed8:	mov	x30, #0x0                   	// #0
  401edc:	mov	x5, x0
  401ee0:	ldr	x1, [sp]
  401ee4:	add	x2, sp, #0x8
  401ee8:	mov	x6, sp
  401eec:	movz	x0, #0x0, lsl #48
  401ef0:	movk	x0, #0x0, lsl #32
  401ef4:	movk	x0, #0x40, lsl #16
  401ef8:	movk	x0, #0x1860
  401efc:	movz	x3, #0x0, lsl #48
  401f00:	movk	x3, #0x0, lsl #32
  401f04:	movk	x3, #0x40, lsl #16
  401f08:	movk	x3, #0x3300
  401f0c:	movz	x4, #0x0, lsl #48
  401f10:	movk	x4, #0x0, lsl #32
  401f14:	movk	x4, #0x40, lsl #16
  401f18:	movk	x4, #0x3380
  401f1c:	bl	401630 <__libc_start_main@plt>
  401f20:	bl	4016b0 <abort@plt>
  401f24:	adrp	x0, 414000 <ferror@plt+0x127b0>
  401f28:	ldr	x0, [x0, #4040]
  401f2c:	cbz	x0, 401f34 <ferror@plt+0x6e4>
  401f30:	b	4016a0 <__gmon_start__@plt>
  401f34:	ret
  401f38:	adrp	x0, 415000 <ferror@plt+0x137b0>
  401f3c:	add	x1, x0, #0x1e0
  401f40:	adrp	x0, 415000 <ferror@plt+0x137b0>
  401f44:	add	x0, x0, #0x1e0
  401f48:	cmp	x1, x0
  401f4c:	b.eq	401f78 <ferror@plt+0x728>  // b.none
  401f50:	sub	sp, sp, #0x10
  401f54:	adrp	x1, 403000 <ferror@plt+0x17b0>
  401f58:	ldr	x1, [x1, #928]
  401f5c:	str	x1, [sp, #8]
  401f60:	cbz	x1, 401f70 <ferror@plt+0x720>
  401f64:	mov	x16, x1
  401f68:	add	sp, sp, #0x10
  401f6c:	br	x16
  401f70:	add	sp, sp, #0x10
  401f74:	ret
  401f78:	ret
  401f7c:	adrp	x0, 415000 <ferror@plt+0x137b0>
  401f80:	add	x1, x0, #0x1e0
  401f84:	adrp	x0, 415000 <ferror@plt+0x137b0>
  401f88:	add	x0, x0, #0x1e0
  401f8c:	sub	x1, x1, x0
  401f90:	mov	x2, #0x2                   	// #2
  401f94:	asr	x1, x1, #3
  401f98:	sdiv	x1, x1, x2
  401f9c:	cbz	x1, 401fc8 <ferror@plt+0x778>
  401fa0:	sub	sp, sp, #0x10
  401fa4:	adrp	x2, 403000 <ferror@plt+0x17b0>
  401fa8:	ldr	x2, [x2, #936]
  401fac:	str	x2, [sp, #8]
  401fb0:	cbz	x2, 401fc0 <ferror@plt+0x770>
  401fb4:	mov	x16, x2
  401fb8:	add	sp, sp, #0x10
  401fbc:	br	x16
  401fc0:	add	sp, sp, #0x10
  401fc4:	ret
  401fc8:	ret
  401fcc:	stp	x29, x30, [sp, #-32]!
  401fd0:	mov	x29, sp
  401fd4:	str	x19, [sp, #16]
  401fd8:	adrp	x19, 415000 <ferror@plt+0x137b0>
  401fdc:	ldrb	w0, [x19, #480]
  401fe0:	cbnz	w0, 401ff0 <ferror@plt+0x7a0>
  401fe4:	bl	401f38 <ferror@plt+0x6e8>
  401fe8:	mov	w0, #0x1                   	// #1
  401fec:	strb	w0, [x19, #480]
  401ff0:	ldr	x19, [sp, #16]
  401ff4:	ldp	x29, x30, [sp], #32
  401ff8:	ret
  401ffc:	b	401f7c <ferror@plt+0x72c>
  402000:	adrp	x0, 414000 <ferror@plt+0x127b0>
  402004:	ldr	x0, [x0, #4008]
  402008:	ldr	x1, [x0]
  40200c:	ldrb	w0, [x1]
  402010:	cmp	w0, #0x5e
  402014:	b.ne	402030 <ferror@plt+0x7e0>  // b.any
  402018:	ldrb	w1, [x1, #1]
  40201c:	cbz	w1, 402030 <ferror@plt+0x7e0>
  402020:	and	w0, w1, #0x1f
  402024:	cmp	w1, #0x3f
  402028:	mov	w1, #0x7f                  	// #127
  40202c:	csel	w0, w0, w1, ne  // ne = any
  402030:	ret
  402034:	stp	x29, x30, [sp, #-32]!
  402038:	mov	x29, sp
  40203c:	str	x19, [sp, #16]
  402040:	adrp	x19, 414000 <ferror@plt+0x127b0>
  402044:	bl	403150 <ferror@plt+0x1900>
  402048:	ldr	x19, [x19, #4000]
  40204c:	mov	w0, #0xa                   	// #10
  402050:	ldr	x1, [x19]
  402054:	bl	401570 <fputc@plt>
  402058:	ldr	x0, [x19]
  40205c:	bl	401780 <fflush@plt>
  402060:	mov	w0, #0x1                   	// #1
  402064:	bl	401500 <exit@plt>
  402068:	stp	x29, x30, [sp, #-32]!
  40206c:	adrp	x0, 414000 <ferror@plt+0x127b0>
  402070:	adrp	x1, 403000 <ferror@plt+0x17b0>
  402074:	mov	x29, sp
  402078:	ldr	x0, [x0, #4048]
  40207c:	add	x1, x1, #0x3b0
  402080:	ldr	x2, [x0]
  402084:	str	x19, [sp, #16]
  402088:	adrp	x19, 414000 <ferror@plt+0x127b0>
  40208c:	ldr	x19, [x19, #4000]
  402090:	ldr	x0, [x19]
  402094:	bl	401820 <fprintf@plt>
  402098:	ldr	x1, [x19]
  40209c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  4020a0:	add	x0, x0, #0x5c4
  4020a4:	bl	4014f0 <fputs@plt>
  4020a8:	mov	w0, #0x1                   	// #1
  4020ac:	bl	401500 <exit@plt>
  4020b0:	stp	x29, x30, [sp, #-288]!
  4020b4:	mov	x29, sp
  4020b8:	stp	x19, x20, [sp, #16]
  4020bc:	mov	x20, x0
  4020c0:	add	x0, sp, #0x120
  4020c4:	stp	x0, x0, [sp, #64]
  4020c8:	add	x0, sp, #0xe0
  4020cc:	adrp	x19, 414000 <ferror@plt+0x127b0>
  4020d0:	str	x0, [sp, #80]
  4020d4:	mov	w0, #0xffffffc8            	// #-56
  4020d8:	str	w0, [sp, #88]
  4020dc:	mov	w0, #0xffffff80            	// #-128
  4020e0:	str	w0, [sp, #92]
  4020e4:	adrp	x0, 414000 <ferror@plt+0x127b0>
  4020e8:	ldr	x19, [x19, #4000]
  4020ec:	str	q0, [sp, #96]
  4020f0:	ldr	x0, [x0, #4048]
  4020f4:	str	q1, [sp, #112]
  4020f8:	str	q2, [sp, #128]
  4020fc:	str	q3, [sp, #144]
  402100:	str	q4, [sp, #160]
  402104:	str	q5, [sp, #176]
  402108:	str	q6, [sp, #192]
  40210c:	str	q7, [sp, #208]
  402110:	stp	x1, x2, [sp, #232]
  402114:	adrp	x1, 403000 <ferror@plt+0x17b0>
  402118:	add	x1, x1, #0x3d0
  40211c:	stp	x3, x4, [sp, #248]
  402120:	stp	x5, x6, [sp, #264]
  402124:	str	x7, [sp, #280]
  402128:	ldr	x2, [x0]
  40212c:	ldr	x0, [x19]
  402130:	bl	401820 <fprintf@plt>
  402134:	ldp	x0, x1, [sp, #64]
  402138:	stp	x0, x1, [sp, #32]
  40213c:	add	x2, sp, #0x20
  402140:	ldp	x0, x1, [sp, #80]
  402144:	stp	x0, x1, [sp, #48]
  402148:	ldr	x0, [x19]
  40214c:	mov	x1, x20
  402150:	bl	4017e0 <vfprintf@plt>
  402154:	bl	402034 <ferror@plt+0x7e4>
  402158:	stp	x29, x30, [sp, #-80]!
  40215c:	mov	x29, sp
  402160:	stp	x21, x22, [sp, #32]
  402164:	adrp	x21, 414000 <ferror@plt+0x127b0>
  402168:	ldr	x22, [x21, #4032]
  40216c:	stp	x19, x20, [sp, #16]
  402170:	mov	x19, x0
  402174:	stp	x23, x24, [sp, #48]
  402178:	adrp	x20, 414000 <ferror@plt+0x127b0>
  40217c:	ldr	x0, [x22]
  402180:	stp	x25, x26, [sp, #64]
  402184:	bl	401770 <clearerr@plt>
  402188:	ldr	x0, [x22]
  40218c:	bl	4016c0 <feof@plt>
  402190:	cbz	w0, 4021a8 <ferror@plt+0x958>
  402194:	ldr	x20, [x20, #4000]
  402198:	mov	w0, #0xa                   	// #10
  40219c:	ldr	x1, [x20]
  4021a0:	bl	401570 <fputc@plt>
  4021a4:	bl	402034 <ferror@plt+0x7e4>
  4021a8:	ldr	x0, [x22]
  4021ac:	bl	401850 <ferror@plt>
  4021b0:	cbnz	w0, 402194 <ferror@plt+0x944>
  4021b4:	ldr	x25, [x20, #4000]
  4021b8:	adrp	x22, 403000 <ferror@plt+0x17b0>
  4021bc:	adrp	x24, 415000 <ferror@plt+0x137b0>
  4021c0:	add	x22, x22, #0x3ea
  4021c4:	add	x23, x24, #0x1e8
  4021c8:	ldr	x0, [x25]
  4021cc:	cbz	x19, 402228 <ferror@plt+0x9d8>
  4021d0:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4021d4:	mov	x2, x19
  4021d8:	add	x1, x1, #0x3d5
  4021dc:	bl	401820 <fprintf@plt>
  4021e0:	ldr	x0, [x20, #4000]
  4021e4:	add	x26, x24, #0x1e8
  4021e8:	ldr	x0, [x0]
  4021ec:	bl	401780 <fflush@plt>
  4021f0:	ldr	x0, [x21, #4032]
  4021f4:	mov	w1, #0x100                 	// #256
  4021f8:	ldr	x2, [x0]
  4021fc:	mov	x0, x26
  402200:	bl	401830 <fgets@plt>
  402204:	cbnz	x0, 402238 <ferror@plt+0x9e8>
  402208:	cbz	x19, 4021a4 <ferror@plt+0x954>
  40220c:	mov	x0, x19
  402210:	ldp	x19, x20, [sp, #16]
  402214:	ldp	x21, x22, [sp, #32]
  402218:	ldp	x23, x24, [sp, #48]
  40221c:	ldp	x25, x26, [sp, #64]
  402220:	ldp	x29, x30, [sp], #80
  402224:	ret
  402228:	mov	x1, x0
  40222c:	mov	x0, x22
  402230:	bl	4014f0 <fputs@plt>
  402234:	b	4021e0 <ferror@plt+0x990>
  402238:	mov	x0, x26
  40223c:	mov	w1, #0xa                   	// #10
  402240:	bl	401740 <strchr@plt>
  402244:	cbz	x0, 40224c <ferror@plt+0x9fc>
  402248:	strb	wzr, [x0]
  40224c:	ldrb	w0, [x23]
  402250:	cbnz	w0, 40225c <ferror@plt+0xa0c>
  402254:	cbz	x19, 4021c8 <ferror@plt+0x978>
  402258:	b	40220c <ferror@plt+0x9bc>
  40225c:	mov	x19, x23
  402260:	b	40220c <ferror@plt+0x9bc>
  402264:	mov	x12, #0x2020                	// #8224
  402268:	sub	sp, sp, x12
  40226c:	adrp	x0, 414000 <ferror@plt+0x127b0>
  402270:	stp	x29, x30, [sp]
  402274:	mov	x29, sp
  402278:	ldr	x0, [x0, #4048]
  40227c:	stp	x19, x20, [sp, #16]
  402280:	add	x19, sp, #0x20
  402284:	ldr	x20, [x0]
  402288:	mov	x0, x20
  40228c:	bl	4014e0 <strlen@plt>
  402290:	add	x0, x0, #0x2
  402294:	mov	w1, #0x1ff3                	// #8179
  402298:	cmp	w0, w1
  40229c:	b.gt	4022e8 <ferror@plt+0xa98>
  4022a0:	mov	x1, x20
  4022a4:	mov	x0, x19
  4022a8:	bl	4017a0 <strcpy@plt>
  4022ac:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4022b0:	mov	x0, x19
  4022b4:	add	x1, x1, #0x3d2
  4022b8:	bl	401640 <strcat@plt>
  4022bc:	mov	x0, x19
  4022c0:	bl	4014e0 <strlen@plt>
  4022c4:	mov	x2, #0x1ffe                	// #8190
  4022c8:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4022cc:	sub	x2, x2, x0
  4022d0:	add	x1, x1, #0x401
  4022d4:	mov	x0, x19
  4022d8:	bl	4017b0 <strncat@plt>
  4022dc:	mov	x0, x19
  4022e0:	bl	401520 <perror@plt>
  4022e4:	bl	402034 <ferror@plt+0x7e4>
  4022e8:	mov	x0, x19
  4022ec:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4022f0:	add	x1, x1, #0x3fa
  4022f4:	bl	4017a0 <strcpy@plt>
  4022f8:	b	4022bc <ferror@plt+0xa6c>
  4022fc:	stp	x29, x30, [sp, #-160]!
  402300:	mov	x29, sp
  402304:	stp	x19, x20, [sp, #16]
  402308:	mov	x19, x1
  40230c:	stp	x21, x22, [sp, #32]
  402310:	stp	x23, x24, [sp, #48]
  402314:	stp	x25, x26, [sp, #64]
  402318:	stp	x27, x28, [sp, #80]
  40231c:	str	x0, [sp, #120]
  402320:	mov	x0, x1
  402324:	bl	401680 <strdup@plt>
  402328:	mov	x21, x0
  40232c:	mov	x0, #0x20                  	// #32
  402330:	bl	4015f0 <malloc@plt>
  402334:	cmp	x21, #0x0
  402338:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40233c:	b.ne	402344 <ferror@plt+0xaf4>  // b.any
  402340:	bl	402264 <ferror@plt+0xa14>
  402344:	mov	x27, x0
  402348:	adrp	x0, 415000 <ferror@plt+0x137b0>
  40234c:	add	x0, x0, #0x1e8
  402350:	str	xzr, [x27]
  402354:	ldr	x1, [x0, #256]
  402358:	cbnz	x1, 4023b0 <ferror@plt+0xb60>
  40235c:	str	x27, [x0, #256]
  402360:	str	x19, [x27, #8]
  402364:	adrp	x1, 403000 <ferror@plt+0x17b0>
  402368:	str	wzr, [x27, #24]
  40236c:	add	x1, x1, #0x408
  402370:	str	x27, [x0, #264]
  402374:	mov	x0, x19
  402378:	bl	401650 <strpbrk@plt>
  40237c:	mov	x22, x0
  402380:	cbnz	x0, 4023bc <ferror@plt+0xb6c>
  402384:	ldr	x0, [sp, #120]
  402388:	stp	xzr, x19, [x27, #8]
  40238c:	cbnz	x0, 4024a8 <ferror@plt+0xc58>
  402390:	mov	x0, x21
  402394:	ldp	x19, x20, [sp, #16]
  402398:	ldp	x21, x22, [sp, #32]
  40239c:	ldp	x23, x24, [sp, #48]
  4023a0:	ldp	x25, x26, [sp, #64]
  4023a4:	ldp	x27, x28, [sp, #80]
  4023a8:	ldp	x29, x30, [sp], #160
  4023ac:	b	401720 <free@plt>
  4023b0:	ldr	x1, [x0, #264]
  4023b4:	str	x27, [x1]
  4023b8:	b	402360 <ferror@plt+0xb10>
  4023bc:	cmp	x19, x0
  4023c0:	b.ne	402408 <ferror@plt+0xbb8>  // b.any
  4023c4:	str	xzr, [x27, #8]
  4023c8:	str	xzr, [sp, #104]
  4023cc:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4023d0:	add	x1, x1, #0x584
  4023d4:	ldrb	w0, [x22]
  4023d8:	cmp	w0, #0x21
  4023dc:	b.eq	402454 <ferror@plt+0xc04>  // b.none
  4023e0:	sub	w4, w0, #0x3c
  4023e4:	and	w5, w4, #0xff
  4023e8:	cmp	w5, #0x4
  4023ec:	b.hi	402460 <ferror@plt+0xc10>  // b.pmore
  4023f0:	cmp	w4, #0x4
  4023f4:	b.hi	402460 <ferror@plt+0xc10>  // b.pmore
  4023f8:	ldrb	w2, [x1, w4, uxtw]
  4023fc:	adr	x3, 402408 <ferror@plt+0xbb8>
  402400:	add	x2, x3, w2, sxtb #2
  402404:	br	x2
  402408:	str	x0, [sp, #104]
  40240c:	b	4023cc <ferror@plt+0xb7c>
  402410:	ldr	w0, [x27, #24]
  402414:	tbz	w0, #0, 402428 <ferror@plt+0xbd8>
  402418:	adrp	x0, 403000 <ferror@plt+0x17b0>
  40241c:	mov	x1, x21
  402420:	add	x0, x0, #0x40f
  402424:	bl	4020b0 <ferror@plt+0x860>
  402428:	orr	w0, w0, #0x4
  40242c:	add	x22, x22, #0x1
  402430:	str	w0, [x27, #24]
  402434:	b	4023d4 <ferror@plt+0xb84>
  402438:	ldr	w0, [x27, #24]
  40243c:	tbnz	w0, #2, 402418 <ferror@plt+0xbc8>
  402440:	orr	w0, w0, #0x1
  402444:	b	40242c <ferror@plt+0xbdc>
  402448:	ldr	w0, [x27, #24]
  40244c:	orr	w0, w0, #0x2
  402450:	b	40242c <ferror@plt+0xbdc>
  402454:	ldr	w0, [x27, #24]
  402458:	orr	w0, w0, #0x8
  40245c:	b	40242c <ferror@plt+0xbdc>
  402460:	cmp	w0, #0x3a
  402464:	b.ne	4024b4 <ferror@plt+0xc64>  // b.any
  402468:	ldr	w0, [x27, #24]
  40246c:	cbnz	w0, 402418 <ferror@plt+0xbc8>
  402470:	add	x19, x22, #0x1
  402474:	ldr	x0, [sp, #104]
  402478:	str	x19, [x27, #16]
  40247c:	cbz	x0, 402484 <ferror@plt+0xc34>
  402480:	strb	wzr, [x0]
  402484:	ldr	w0, [x27, #24]
  402488:	tbz	w0, #3, 402498 <ferror@plt+0xc48>
  40248c:	mvn	w0, w0
  402490:	and	w0, w0, #0x7
  402494:	str	w0, [x27, #24]
  402498:	ldr	x0, [sp, #120]
  40249c:	cbz	x0, 402390 <ferror@plt+0xb40>
  4024a0:	ldr	x0, [x27, #8]
  4024a4:	cbnz	x0, 402418 <ferror@plt+0xbc8>
  4024a8:	ldr	x0, [sp, #120]
  4024ac:	str	x0, [x27, #8]
  4024b0:	b	402390 <ferror@plt+0xb40>
  4024b4:	mov	x0, x22
  4024b8:	mov	w1, #0x3a                  	// #58
  4024bc:	bl	401740 <strchr@plt>
  4024c0:	mov	x19, x0
  4024c4:	cbz	x0, 402418 <ferror@plt+0xbc8>
  4024c8:	strb	wzr, [x19], #1
  4024cc:	ldrb	w0, [x22]
  4024d0:	cmp	w0, #0x42
  4024d4:	b.ne	4024dc <ferror@plt+0xc8c>  // b.any
  4024d8:	add	x22, x22, #0x1
  4024dc:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4024e0:	add	x1, x1, #0x5c4
  4024e4:	add	x28, x1, #0x1f8
  4024e8:	mov	w23, #0x500                 	// #1280
  4024ec:	str	xzr, [sp, #112]
  4024f0:	str	x28, [sp, #128]
  4024f4:	bl	401700 <__ctype_b_loc@plt>
  4024f8:	ldr	x25, [x0]
  4024fc:	mov	x5, #0x0                   	// #0
  402500:	ldrb	w4, [x22, x5]
  402504:	ldrb	w20, [x28, x5]
  402508:	ldrb	w24, [x28, x5]
  40250c:	ldrb	w26, [x22, x5]
  402510:	cbz	w4, 40257c <ferror@plt+0xd2c>
  402514:	ldrh	w0, [x25, x26, lsl #1]
  402518:	and	w0, w23, w0
  40251c:	cbz	w20, 40257c <ferror@plt+0xd2c>
  402520:	cmp	w0, #0x500
  402524:	b.ne	4025c8 <ferror@plt+0xd78>  // b.any
  402528:	str	w4, [sp, #140]
  40252c:	str	x5, [sp, #144]
  402530:	bl	401590 <__ctype_tolower_loc@plt>
  402534:	ldr	x0, [x0]
  402538:	ldr	w4, [sp, #140]
  40253c:	ldr	x5, [sp, #144]
  402540:	ldr	w6, [x0, x26, lsl #2]
  402544:	ldrh	w0, [x25, x24, lsl #1]
  402548:	and	w0, w23, w0
  40254c:	cmp	w0, #0x500
  402550:	b.ne	4025d0 <ferror@plt+0xd80>  // b.any
  402554:	stp	w4, w6, [sp, #140]
  402558:	str	x5, [sp, #152]
  40255c:	bl	401590 <__ctype_tolower_loc@plt>
  402560:	ldr	x0, [x0]
  402564:	ldp	w4, w6, [sp, #140]
  402568:	ldr	w0, [x0, x24, lsl #2]
  40256c:	ldr	x5, [sp, #152]
  402570:	add	x5, x5, #0x1
  402574:	cmp	w6, w0
  402578:	b.eq	402500 <ferror@plt+0xcb0>  // b.none
  40257c:	ldrh	w0, [x25, x26, lsl #1]
  402580:	and	w0, w23, w0
  402584:	cmp	w0, #0x500
  402588:	b.ne	4025d8 <ferror@plt+0xd88>  // b.any
  40258c:	bl	401590 <__ctype_tolower_loc@plt>
  402590:	ldr	x0, [x0]
  402594:	ldr	w26, [x0, x26, lsl #2]
  402598:	ldrh	w0, [x25, x24, lsl #1]
  40259c:	and	w0, w23, w0
  4025a0:	cmp	w0, #0x500
  4025a4:	b.ne	4025b4 <ferror@plt+0xd64>  // b.any
  4025a8:	bl	401590 <__ctype_tolower_loc@plt>
  4025ac:	ldr	x0, [x0]
  4025b0:	ldr	w20, [x0, x24, lsl #2]
  4025b4:	cmp	w26, w20
  4025b8:	b.ne	4025e0 <ferror@plt+0xd90>  // b.any
  4025bc:	ldr	w0, [x28, #8]
  4025c0:	str	w0, [x27, #28]
  4025c4:	b	402474 <ferror@plt+0xc24>
  4025c8:	mov	w6, w4
  4025cc:	b	402544 <ferror@plt+0xcf4>
  4025d0:	mov	w0, w20
  4025d4:	b	402570 <ferror@plt+0xd20>
  4025d8:	mov	w26, w4
  4025dc:	b	402598 <ferror@plt+0xd48>
  4025e0:	ldr	x0, [sp, #112]
  4025e4:	add	x0, x0, #0x1
  4025e8:	str	x0, [sp, #112]
  4025ec:	cmp	x0, #0x24
  4025f0:	b.eq	40260c <ferror@plt+0xdbc>  // b.none
  4025f4:	ldr	x0, [sp, #128]
  4025f8:	add	x28, x28, #0xc
  4025fc:	ldr	w4, [x0, #20]
  402600:	ldur	w0, [x28, #-4]
  402604:	cmp	w4, w0
  402608:	b.gt	4024f0 <ferror@plt+0xca0>
  40260c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  402610:	mov	x1, x22
  402614:	add	x0, x0, #0x42c
  402618:	b	402424 <ferror@plt+0xbd4>
  40261c:	adrp	x1, 415000 <ferror@plt+0x137b0>
  402620:	ldr	x1, [x1, #760]
  402624:	b	401560 <putc@plt>
  402628:	stp	x29, x30, [sp, #-48]!
  40262c:	mov	x29, sp
  402630:	stp	x19, x20, [sp, #16]
  402634:	mov	x19, x0
  402638:	stp	x21, x22, [sp, #32]
  40263c:	bl	401800 <__errno_location@plt>
  402640:	ldr	w20, [x0]
  402644:	adrp	x0, 414000 <ferror@plt+0x127b0>
  402648:	ldr	x0, [x0, #4000]
  40264c:	ldr	x21, [x0]
  402650:	adrp	x0, 414000 <ferror@plt+0x127b0>
  402654:	ldr	x0, [x0, #4048]
  402658:	ldr	x22, [x0]
  40265c:	mov	w0, w20
  402660:	bl	401690 <strerror@plt>
  402664:	mov	x4, x0
  402668:	mov	x3, x19
  40266c:	mov	x2, x22
  402670:	adrp	x1, 403000 <ferror@plt+0x17b0>
  402674:	add	x1, x1, #0x96c
  402678:	adrp	x19, 415000 <ferror@plt+0x137b0>
  40267c:	mov	x0, x21
  402680:	bl	401820 <fprintf@plt>
  402684:	bl	403150 <ferror@plt+0x1900>
  402688:	ldr	x1, [x19, #760]
  40268c:	mov	w0, #0xa                   	// #10
  402690:	bl	401570 <fputc@plt>
  402694:	ldr	x0, [x19, #760]
  402698:	bl	401780 <fflush@plt>
  40269c:	add	w0, w20, #0x4
  4026a0:	bl	401500 <exit@plt>
  4026a4:	mov	x12, #0x2040                	// #8256
  4026a8:	sub	sp, sp, x12
  4026ac:	stp	x29, x30, [sp]
  4026b0:	mov	x29, sp
  4026b4:	stp	x19, x20, [sp, #16]
  4026b8:	stp	x21, x22, [sp, #32]
  4026bc:	stp	x23, x24, [sp, #48]
  4026c0:	cbz	x0, 402754 <ferror@plt+0xf04>
  4026c4:	mov	x21, x0
  4026c8:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4026cc:	mov	w22, #0x0                   	// #0
  4026d0:	add	x1, x1, #0x978
  4026d4:	bl	4015d0 <fopen@plt>
  4026d8:	mov	x19, x0
  4026dc:	cbz	x0, 40274c <ferror@plt+0xefc>
  4026e0:	add	x23, sp, #0x40
  4026e4:	adrp	x24, 415000 <ferror@plt+0x137b0>
  4026e8:	mov	x3, x19
  4026ec:	mov	x0, x23
  4026f0:	mov	x2, #0x2000                	// #8192
  4026f4:	mov	x1, #0x1                   	// #1
  4026f8:	bl	401710 <fread@plt>
  4026fc:	mov	x20, x0
  402700:	cbnz	x0, 40272c <ferror@plt+0xedc>
  402704:	mov	x0, x19
  402708:	bl	4015c0 <fclose@plt>
  40270c:	mov	w0, w22
  402710:	mov	x12, #0x2040                	// #8256
  402714:	ldp	x29, x30, [sp]
  402718:	ldp	x19, x20, [sp, #16]
  40271c:	ldp	x21, x22, [sp, #32]
  402720:	ldp	x23, x24, [sp, #48]
  402724:	add	sp, sp, x12
  402728:	ret
  40272c:	ldr	x3, [x24, #760]
  402730:	mov	x2, x20
  402734:	mov	x0, x23
  402738:	mov	x1, #0x1                   	// #1
  40273c:	mov	w22, #0x1                   	// #1
  402740:	bl	401760 <fwrite@plt>
  402744:	cmp	x0, x20
  402748:	b.eq	4026e8 <ferror@plt+0xe98>  // b.none
  40274c:	mov	x0, x21
  402750:	bl	402628 <ferror@plt+0xdd8>
  402754:	mov	w22, #0x0                   	// #0
  402758:	b	40270c <ferror@plt+0xebc>
  40275c:	stp	x29, x30, [sp, #-32]!
  402760:	add	x1, x1, w3, sxtw
  402764:	add	x3, x0, w3, sxtw
  402768:	mov	x29, sp
  40276c:	stp	x19, x20, [sp, #16]
  402770:	ldrb	w19, [x1, #17]
  402774:	ldrb	w1, [x3, #17]
  402778:	cmp	w19, w1
  40277c:	ccmp	w1, w4, #0x0, eq  // eq = none
  402780:	b.eq	402864 <ferror@plt+0x1014>  // b.none
  402784:	adrp	x20, 414000 <ferror@plt+0x127b0>
  402788:	cmp	w19, w1
  40278c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  402790:	adrp	x3, 403000 <ferror@plt+0x17b0>
  402794:	ldr	x20, [x20, #4000]
  402798:	add	x0, x0, #0x981
  40279c:	add	x3, x3, #0x97a
  4027a0:	adrp	x1, 403000 <ferror@plt+0x17b0>
  4027a4:	csel	x3, x3, x0, ne  // ne = any
  4027a8:	add	x1, x1, #0x984
  4027ac:	ldr	x0, [x20]
  4027b0:	bl	401820 <fprintf@plt>
  4027b4:	cbnz	w19, 4027d0 <ferror@plt+0xf80>
  4027b8:	ldr	x1, [x20]
  4027bc:	adrp	x0, 403000 <ferror@plt+0x17b0>
  4027c0:	add	x0, x0, #0x98b
  4027c4:	ldp	x19, x20, [sp, #16]
  4027c8:	ldp	x29, x30, [sp], #32
  4027cc:	b	4014f0 <fputs@plt>
  4027d0:	cmp	w19, #0x7f
  4027d4:	ldr	x0, [x20]
  4027d8:	b.ne	4027ec <ferror@plt+0xf9c>  // b.any
  4027dc:	mov	x1, x0
  4027e0:	adrp	x0, 403000 <ferror@plt+0x17b0>
  4027e4:	add	x0, x0, #0x993
  4027e8:	b	4027c4 <ferror@plt+0xf74>
  4027ec:	adrp	x1, 414000 <ferror@plt+0x127b0>
  4027f0:	ldr	x1, [x1, #4064]
  4027f4:	ldr	x1, [x1]
  4027f8:	ldr	x1, [x1, #32]
  4027fc:	ldr	x1, [x1, #440]
  402800:	cbz	x1, 402828 <ferror@plt+0xfd8>
  402804:	ldrb	w2, [x1]
  402808:	cmp	w2, w19
  40280c:	b.ne	402828 <ferror@plt+0xfd8>  // b.any
  402810:	ldrb	w1, [x1, #1]
  402814:	cbnz	w1, 402828 <ferror@plt+0xfd8>
  402818:	mov	x1, x0
  40281c:	adrp	x0, 403000 <ferror@plt+0x17b0>
  402820:	add	x0, x0, #0x99c
  402824:	b	4027c4 <ferror@plt+0xf74>
  402828:	cmp	w19, #0x1f
  40282c:	b.hi	40284c <ferror@plt+0xffc>  // b.pmore
  402830:	eor	w3, w19, #0x40
  402834:	adrp	x1, 403000 <ferror@plt+0x17b0>
  402838:	ldp	x19, x20, [sp, #16]
  40283c:	mov	w2, w3
  402840:	ldp	x29, x30, [sp], #32
  402844:	add	x1, x1, #0x9a8
  402848:	b	401820 <fprintf@plt>
  40284c:	mov	w2, w19
  402850:	adrp	x1, 403000 <ferror@plt+0x17b0>
  402854:	ldp	x19, x20, [sp, #16]
  402858:	add	x1, x1, #0x9bb
  40285c:	ldp	x29, x30, [sp], #32
  402860:	b	401820 <fprintf@plt>
  402864:	ldp	x19, x20, [sp, #16]
  402868:	ldp	x29, x30, [sp], #32
  40286c:	ret
  402870:	sub	x1, x0, #0x1
  402874:	cmn	x1, #0x3
  402878:	b.hi	4028a0 <ferror@plt+0x1050>  // b.pmore
  40287c:	stp	x29, x30, [sp, #-16]!
  402880:	mov	w1, #0x0                   	// #0
  402884:	adrp	x2, 402000 <ferror@plt+0x7b0>
  402888:	mov	x29, sp
  40288c:	add	x2, x2, #0x61c
  402890:	bl	401540 <tputs@plt>
  402894:	mov	w0, #0x1                   	// #1
  402898:	ldp	x29, x30, [sp], #16
  40289c:	ret
  4028a0:	mov	w0, #0x0                   	// #0
  4028a4:	ret
  4028a8:	stp	x29, x30, [sp, #-16]!
  4028ac:	adrp	x0, 414000 <ferror@plt+0x127b0>
  4028b0:	mov	x29, sp
  4028b4:	ldr	x0, [x0, #4064]
  4028b8:	ldr	x0, [x0]
  4028bc:	ldr	x0, [x0, #32]
  4028c0:	ldr	x0, [x0, #16]
  4028c4:	sub	x1, x0, #0x1
  4028c8:	cmn	x1, #0x3
  4028cc:	b.hi	4028e0 <ferror@plt+0x1090>  // b.pmore
  4028d0:	bl	402870 <ferror@plt+0x1020>
  4028d4:	mov	w0, #0x1                   	// #1
  4028d8:	ldp	x29, x30, [sp], #16
  4028dc:	ret
  4028e0:	mov	w0, #0xd                   	// #13
  4028e4:	bl	40261c <ferror@plt+0xdcc>
  4028e8:	b	4028d4 <ferror@plt+0x1084>
  4028ec:	stp	x29, x30, [sp, #-32]!
  4028f0:	mov	x29, sp
  4028f4:	stp	x19, x20, [sp, #16]
  4028f8:	mov	x19, x1
  4028fc:	mov	w20, w0
  402900:	bl	4015a0 <tcgetattr@plt>
  402904:	ldrb	w0, [x19, #30]
  402908:	mov	w1, #0xf                   	// #15
  40290c:	mov	x2, x19
  402910:	cmp	w0, #0x0
  402914:	csel	w0, w0, w1, ne  // ne = any
  402918:	strb	w0, [x19, #30]
  40291c:	ldrb	w0, [x19, #21]
  402920:	mov	w1, #0x4                   	// #4
  402924:	cmp	w0, #0x0
  402928:	csel	w0, w0, w1, ne  // ne = any
  40292c:	ldrb	w1, [x19, #19]
  402930:	strb	w0, [x19, #21]
  402934:	mov	w0, #0x7f                  	// #127
  402938:	cmp	w1, #0x0
  40293c:	csel	w1, w1, w0, ne  // ne = any
  402940:	strb	w1, [x19, #19]
  402944:	ldrb	w1, [x19, #17]
  402948:	mov	w0, #0x3                   	// #3
  40294c:	cmp	w1, #0x0
  402950:	csel	w1, w1, w0, ne  // ne = any
  402954:	strb	w1, [x19, #17]
  402958:	ldrb	w1, [x19, #20]
  40295c:	mov	w0, #0x15                  	// #21
  402960:	cmp	w1, #0x0
  402964:	csel	w1, w1, w0, ne  // ne = any
  402968:	strb	w1, [x19, #20]
  40296c:	ldrb	w1, [x19, #32]
  402970:	mov	w0, #0x16                  	// #22
  402974:	cmp	w1, #0x0
  402978:	csel	w1, w1, w0, ne  // ne = any
  40297c:	strb	w1, [x19, #32]
  402980:	ldrb	w1, [x19, #18]
  402984:	mov	w0, #0x1c                  	// #28
  402988:	cmp	w1, #0x0
  40298c:	csel	w1, w1, w0, ne  // ne = any
  402990:	strb	w1, [x19, #18]
  402994:	ldrb	w1, [x19, #29]
  402998:	mov	w0, #0x12                  	// #18
  40299c:	cmp	w1, #0x0
  4029a0:	csel	w1, w1, w0, ne  // ne = any
  4029a4:	strb	w1, [x19, #29]
  4029a8:	ldrb	w1, [x19, #25]
  4029ac:	mov	w0, #0x11                  	// #17
  4029b0:	cmp	w1, #0x0
  4029b4:	csel	w1, w1, w0, ne  // ne = any
  4029b8:	strb	w1, [x19, #25]
  4029bc:	ldrb	w1, [x19, #26]
  4029c0:	mov	w0, #0x13                  	// #19
  4029c4:	cmp	w1, #0x0
  4029c8:	csel	w1, w1, w0, ne  // ne = any
  4029cc:	strb	w1, [x19, #26]
  4029d0:	ldrb	w1, [x19, #27]
  4029d4:	mov	w0, #0x1a                  	// #26
  4029d8:	cmp	w1, #0x0
  4029dc:	csel	w1, w1, w0, ne  // ne = any
  4029e0:	strb	w1, [x19, #27]
  4029e4:	ldrb	w1, [x19, #31]
  4029e8:	mov	w0, #0x17                  	// #23
  4029ec:	cmp	w1, #0x0
  4029f0:	csel	w1, w1, w0, ne  // ne = any
  4029f4:	strb	w1, [x19, #31]
  4029f8:	ldr	w1, [x19]
  4029fc:	mov	w0, #0xffffe506            	// #-6906
  402a00:	and	w1, w1, w0
  402a04:	mov	w0, #0x2506                	// #9478
  402a08:	orr	w1, w1, w0
  402a0c:	str	w1, [x19]
  402a10:	ldr	w1, [x19, #4]
  402a14:	mov	w0, #0xffff0005            	// #-65531
  402a18:	and	w1, w1, w0
  402a1c:	mov	w0, #0x5                   	// #5
  402a20:	orr	w1, w1, w0
  402a24:	str	w1, [x19, #4]
  402a28:	ldr	w1, [x19, #8]
  402a2c:	mov	w0, #0xfffff48f            	// #-2929
  402a30:	and	w1, w1, w0
  402a34:	mov	w0, #0xb0                  	// #176
  402a38:	orr	w1, w1, w0
  402a3c:	str	w1, [x19, #8]
  402a40:	ldr	w1, [x19, #12]
  402a44:	mov	w0, #0xfffffe3b            	// #-453
  402a48:	and	w1, w1, w0
  402a4c:	mov	w0, #0xa3b                 	// #2619
  402a50:	orr	w1, w1, w0
  402a54:	mov	w0, w20
  402a58:	str	w1, [x19, #12]
  402a5c:	mov	w1, #0x1                   	// #1
  402a60:	ldp	x19, x20, [sp, #16]
  402a64:	ldp	x29, x30, [sp], #32
  402a68:	b	4017c0 <tcsetattr@plt>
  402a6c:	stp	x29, x30, [sp, #-48]!
  402a70:	mov	x29, sp
  402a74:	stp	x19, x20, [sp, #16]
  402a78:	mov	x19, x0
  402a7c:	mov	w20, w3
  402a80:	stp	x21, x22, [sp, #32]
  402a84:	mov	w21, w2
  402a88:	ldrb	w0, [x0, #19]
  402a8c:	cbz	w0, 402abc <ferror@plt+0x126c>
  402a90:	tbz	w1, #31, 402ac0 <ferror@plt+0x1270>
  402a94:	ldrb	w0, [x19, #17]
  402a98:	cbz	w0, 402b18 <ferror@plt+0x12c8>
  402a9c:	tbz	w21, #31, 402b24 <ferror@plt+0x12d4>
  402aa0:	ldrb	w0, [x19, #20]
  402aa4:	cbz	w0, 402b2c <ferror@plt+0x12dc>
  402aa8:	tbz	w20, #31, 402b38 <ferror@plt+0x12e8>
  402aac:	ldp	x19, x20, [sp, #16]
  402ab0:	ldp	x21, x22, [sp, #32]
  402ab4:	ldp	x29, x30, [sp], #48
  402ab8:	ret
  402abc:	tbnz	w1, #31, 402acc <ferror@plt+0x127c>
  402ac0:	and	w1, w1, #0xff
  402ac4:	strb	w1, [x19, #19]
  402ac8:	b	402a94 <ferror@plt+0x1244>
  402acc:	adrp	x0, 414000 <ferror@plt+0x127b0>
  402ad0:	ldr	x0, [x0, #4064]
  402ad4:	ldr	x0, [x0]
  402ad8:	ldr	x1, [x0, #16]
  402adc:	ldrb	w1, [x1, #15]
  402ae0:	cbz	w1, 402b10 <ferror@plt+0x12c0>
  402ae4:	ldr	x0, [x0, #32]
  402ae8:	ldr	x22, [x0, #440]
  402aec:	sub	x0, x22, #0x1
  402af0:	cmn	x0, #0x3
  402af4:	b.hi	402b10 <ferror@plt+0x12c0>  // b.pmore
  402af8:	mov	x0, x22
  402afc:	bl	4014e0 <strlen@plt>
  402b00:	cmp	x0, #0x1
  402b04:	b.ne	402b10 <ferror@plt+0x12c0>  // b.any
  402b08:	ldrb	w1, [x22]
  402b0c:	b	402ac0 <ferror@plt+0x1270>
  402b10:	mov	w1, #0x7f                  	// #127
  402b14:	b	402ac0 <ferror@plt+0x1270>
  402b18:	cmp	w21, #0x0
  402b1c:	mov	w0, #0x3                   	// #3
  402b20:	csel	w21, w21, w0, ge  // ge = tcont
  402b24:	strb	w21, [x19, #17]
  402b28:	b	402aa0 <ferror@plt+0x1250>
  402b2c:	cmp	w20, #0x0
  402b30:	mov	w0, #0x15                  	// #21
  402b34:	csel	w20, w20, w0, ge  // ge = tcont
  402b38:	strb	w20, [x19, #20]
  402b3c:	b	402aac <ferror@plt+0x125c>
  402b40:	ldr	x1, [x0]
  402b44:	mov	x2, #0xfffffffffffffeff    	// #-257
  402b48:	mov	x3, #0x100                 	// #256
  402b4c:	movk	x2, #0xfffb, lsl #32
  402b50:	movk	x3, #0x4, lsl #32
  402b54:	and	x2, x1, x2
  402b58:	orr	x1, x1, x3
  402b5c:	str	x1, [x0]
  402b60:	ldr	w1, [x0, #12]
  402b64:	orr	w3, w1, #0x8
  402b68:	str	w3, [x0, #12]
  402b6c:	adrp	x3, 414000 <ferror@plt+0x127b0>
  402b70:	ldr	x3, [x3, #4064]
  402b74:	ldr	x3, [x3]
  402b78:	ldr	x3, [x3, #32]
  402b7c:	ldr	x3, [x3, #824]
  402b80:	sub	x4, x3, #0x1
  402b84:	cmn	x4, #0x3
  402b88:	b.hi	402ba4 <ferror@plt+0x1354>  // b.pmore
  402b8c:	ldrb	w4, [x3]
  402b90:	cmp	w4, #0xa
  402b94:	b.ne	402ba4 <ferror@plt+0x1354>  // b.any
  402b98:	ldrb	w3, [x3, #1]
  402b9c:	cbnz	w3, 402ba4 <ferror@plt+0x1354>
  402ba0:	str	x2, [x0]
  402ba4:	orr	w1, w1, #0x38
  402ba8:	str	w1, [x0, #12]
  402bac:	ret
  402bb0:	stp	x29, x30, [sp, #-96]!
  402bb4:	mov	x29, sp
  402bb8:	stp	x19, x20, [sp, #16]
  402bbc:	stp	x21, x22, [sp, #32]
  402bc0:	stp	x23, x24, [sp, #48]
  402bc4:	stp	x25, x26, [sp, #64]
  402bc8:	stp	x27, x28, [sp, #80]
  402bcc:	cbz	x1, 402bf0 <ferror@plt+0x13a0>
  402bd0:	mov	x2, x1
  402bd4:	ldr	w1, [x1, #4]
  402bd8:	mov	w3, #0x182c                	// #6188
  402bdc:	ands	w1, w1, w3
  402be0:	b.eq	402bf0 <ferror@plt+0x13a0>  // b.none
  402be4:	str	w1, [x2, #4]
  402be8:	mov	w1, #0x1                   	// #1
  402bec:	bl	4017c0 <tcsetattr@plt>
  402bf0:	adrp	x2, 415000 <ferror@plt+0x137b0>
  402bf4:	add	x0, x2, #0x2f8
  402bf8:	mov	x21, x2
  402bfc:	ldrb	w1, [x0, #8]
  402c00:	cbnz	w1, 402c0c <ferror@plt+0x13bc>
  402c04:	ldrb	w0, [x0, #9]
  402c08:	cbz	w0, 402dec <ferror@plt+0x159c>
  402c0c:	adrp	x1, 414000 <ferror@plt+0x127b0>
  402c10:	mov	x20, x1
  402c14:	ldr	x0, [x1, #4064]
  402c18:	ldr	x0, [x0]
  402c1c:	ldr	x0, [x0, #32]
  402c20:	ldr	x0, [x0, #1104]
  402c24:	sub	x2, x0, #0x1
  402c28:	cmn	x2, #0x3
  402c2c:	b.hi	402c34 <ferror@plt+0x13e4>  // b.pmore
  402c30:	bl	401670 <system@plt>
  402c34:	ldr	x0, [x20, #4064]
  402c38:	ldr	x0, [x0]
  402c3c:	ldr	x1, [x0, #32]
  402c40:	add	x0, x21, #0x2f8
  402c44:	ldrb	w0, [x0, #8]
  402c48:	cbz	w0, 402c54 <ferror@plt+0x1404>
  402c4c:	ldr	x0, [x1, #976]
  402c50:	cbnz	x0, 402c58 <ferror@plt+0x1408>
  402c54:	ldr	x0, [x1, #384]
  402c58:	bl	402870 <ferror@plt+0x1020>
  402c5c:	and	w22, w0, #0xff
  402c60:	add	x0, x21, #0x2f8
  402c64:	ldrb	w0, [x0, #8]
  402c68:	cbz	w0, 402c80 <ferror@plt+0x1430>
  402c6c:	ldr	x0, [x20, #4064]
  402c70:	ldr	x0, [x0]
  402c74:	ldr	x0, [x0, #32]
  402c78:	ldr	x0, [x0, #984]
  402c7c:	cbnz	x0, 402c90 <ferror@plt+0x1440>
  402c80:	ldr	x0, [x20, #4064]
  402c84:	ldr	x0, [x0]
  402c88:	ldr	x0, [x0, #32]
  402c8c:	ldr	x0, [x0, #392]
  402c90:	bl	402870 <ferror@plt+0x1020>
  402c94:	ldr	x23, [x20, #4064]
  402c98:	and	w0, w0, #0xff
  402c9c:	orr	w22, w22, w0
  402ca0:	ldr	x2, [x23]
  402ca4:	ldr	x1, [x2, #32]
  402ca8:	ldr	x0, [x1, #2160]
  402cac:	sub	x3, x0, #0x1
  402cb0:	cmn	x3, #0x3
  402cb4:	b.hi	402e08 <ferror@plt+0x15b8>  // b.pmore
  402cb8:	bl	402870 <ferror@plt+0x1020>
  402cbc:	and	w0, w0, #0xff
  402cc0:	orr	w22, w22, w0
  402cc4:	ldr	x24, [x20, #4064]
  402cc8:	ldr	x0, [x24]
  402ccc:	ldr	x1, [x0, #24]
  402cd0:	ldrsh	w3, [x1, #2]
  402cd4:	cmp	w3, #0x8
  402cd8:	mvn	w3, w3
  402cdc:	lsr	w3, w3, #31
  402ce0:	csel	w19, w3, wzr, ne  // ne = any
  402ce4:	cbz	w19, 402d74 <ferror@plt+0x1524>
  402ce8:	ldr	x2, [x0, #32]
  402cec:	ldr	x0, [x2, #1056]
  402cf0:	sub	x0, x0, #0x1
  402cf4:	cmn	x0, #0x3
  402cf8:	b.hi	402fc8 <ferror@plt+0x1778>  // b.pmore
  402cfc:	ldr	x0, [x2, #32]
  402d00:	sub	x0, x0, #0x1
  402d04:	cmn	x0, #0x3
  402d08:	b.hi	402fc8 <ferror@plt+0x1778>  // b.pmore
  402d0c:	ldrsh	w25, [x1]
  402d10:	bl	4028a8 <ferror@plt+0x1058>
  402d14:	ldr	x0, [x24]
  402d18:	mov	w1, #0x0                   	// #0
  402d1c:	adrp	x23, 402000 <ferror@plt+0x7b0>
  402d20:	add	x2, x23, #0x61c
  402d24:	ldr	x0, [x0, #32]
  402d28:	ldr	x0, [x0, #32]
  402d2c:	bl	401540 <tputs@plt>
  402d30:	ldr	x0, [x24]
  402d34:	ldr	x0, [x0, #24]
  402d38:	ldrsh	w1, [x0, #2]
  402d3c:	cmp	w1, #0x1
  402d40:	b.le	402d74 <ferror@plt+0x1524>
  402d44:	cmp	w25, w1
  402d48:	b.ge	402d50 <ferror@plt+0x1500>  // b.tcont
  402d4c:	strh	w25, [x0, #2]
  402d50:	ldrsh	w24, [x0, #2]
  402d54:	adrp	x26, 403000 <ferror@plt+0x17b0>
  402d58:	ldr	x27, [x20, #4064]
  402d5c:	adrp	x28, 403000 <ferror@plt+0x17b0>
  402d60:	add	x26, x26, #0x3d3
  402d64:	add	x28, x28, #0x9c0
  402d68:	cmp	w25, w24
  402d6c:	b.gt	402f80 <ferror@plt+0x1730>
  402d70:	bl	4028a8 <ferror@plt+0x1058>
  402d74:	ldr	x0, [x20, #4064]
  402d78:	orr	w19, w22, w19
  402d7c:	ldr	x0, [x0]
  402d80:	ldr	x1, [x0, #32]
  402d84:	add	x0, x21, #0x2f8
  402d88:	ldrb	w0, [x0, #8]
  402d8c:	cbz	w0, 402d98 <ferror@plt+0x1548>
  402d90:	ldr	x0, [x1, #1000]
  402d94:	cbnz	x0, 402d9c <ferror@plt+0x154c>
  402d98:	ldr	x0, [x1, #408]
  402d9c:	bl	4026a4 <ferror@plt+0xe54>
  402da0:	add	x2, x21, #0x2f8
  402da4:	and	w22, w0, #0xff
  402da8:	ldrb	w0, [x2, #8]
  402dac:	cbz	w0, 402dc4 <ferror@plt+0x1574>
  402db0:	ldr	x0, [x20, #4064]
  402db4:	ldr	x0, [x0]
  402db8:	ldr	x0, [x0, #32]
  402dbc:	ldr	x0, [x0, #992]
  402dc0:	cbnz	x0, 402dd4 <ferror@plt+0x1584>
  402dc4:	ldr	x1, [x20, #4064]
  402dc8:	ldr	x0, [x1]
  402dcc:	ldr	x0, [x0, #32]
  402dd0:	ldr	x0, [x0, #400]
  402dd4:	bl	402870 <ferror@plt+0x1020>
  402dd8:	cmp	w22, #0x0
  402ddc:	and	w0, w0, #0xff
  402de0:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402de4:	cset	w0, ne  // ne = any
  402de8:	orr	w0, w19, w0
  402dec:	ldp	x19, x20, [sp, #16]
  402df0:	ldp	x21, x22, [sp, #32]
  402df4:	ldp	x23, x24, [sp, #48]
  402df8:	ldp	x25, x26, [sp, #64]
  402dfc:	ldp	x27, x28, [sp, #80]
  402e00:	ldp	x29, x30, [sp], #96
  402e04:	ret
  402e08:	ldr	x0, [x1, #2944]
  402e0c:	sub	x3, x0, #0x1
  402e10:	cmn	x3, #0x3
  402e14:	b.hi	402e34 <ferror@plt+0x15e4>  // b.pmore
  402e18:	ldr	x1, [x2, #24]
  402e1c:	ldrsh	w2, [x1]
  402e20:	mov	x1, #0x0                   	// #0
  402e24:	sub	w2, w2, #0x1
  402e28:	sxtw	x2, w2
  402e2c:	bl	401610 <tparm@plt>
  402e30:	b	402cb8 <ferror@plt+0x1468>
  402e34:	ldr	x0, [x1, #2736]
  402e38:	sub	x2, x0, #0x1
  402e3c:	cmn	x2, #0x3
  402e40:	b.hi	402e98 <ferror@plt+0x1648>  // b.pmore
  402e44:	ldr	x2, [x1, #2744]
  402e48:	sub	x2, x2, #0x1
  402e4c:	cmn	x2, #0x3
  402e50:	b.hi	402e98 <ferror@plt+0x1648>  // b.pmore
  402e54:	mov	x1, #0x0                   	// #0
  402e58:	bl	401610 <tparm@plt>
  402e5c:	bl	402870 <ferror@plt+0x1020>
  402e60:	and	w19, w0, #0xff
  402e64:	ldr	x0, [x23]
  402e68:	ldp	x1, x0, [x0, #24]
  402e6c:	ldrsh	w1, [x1]
  402e70:	ldr	x0, [x0, #2744]
  402e74:	sub	w1, w1, #0x1
  402e78:	sxtw	x1, w1
  402e7c:	bl	401610 <tparm@plt>
  402e80:	bl	402870 <ferror@plt+0x1020>
  402e84:	and	w0, w0, #0xff
  402e88:	cmp	w19, #0x0
  402e8c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402e90:	cset	w0, ne  // ne = any
  402e94:	b	402cc0 <ferror@plt+0x1470>
  402e98:	ldr	x0, [x1, #2168]
  402e9c:	sub	x0, x0, #0x1
  402ea0:	cmn	x0, #0x3
  402ea4:	b.hi	402cc4 <ferror@plt+0x1474>  // b.pmore
  402ea8:	ldr	x0, [x1, #2176]
  402eac:	sub	x0, x0, #0x1
  402eb0:	cmn	x0, #0x3
  402eb4:	b.hi	402cc4 <ferror@plt+0x1474>  // b.pmore
  402eb8:	bl	4028a8 <ferror@plt+0x1058>
  402ebc:	and	w19, w0, #0xff
  402ec0:	ldr	x23, [x20, #4064]
  402ec4:	ldr	x0, [x23]
  402ec8:	ldr	x0, [x0, #32]
  402ecc:	ldr	x0, [x0, #2168]
  402ed0:	bl	402870 <ferror@plt+0x1020>
  402ed4:	and	w0, w0, #0xff
  402ed8:	ldr	x1, [x23]
  402edc:	cmp	w19, #0x0
  402ee0:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402ee4:	cset	w19, ne  // ne = any
  402ee8:	ldr	x0, [x1, #32]
  402eec:	orr	w19, w22, w19
  402ef0:	ldr	x0, [x0, #896]
  402ef4:	sub	x2, x0, #0x1
  402ef8:	cmn	x2, #0x3
  402efc:	b.hi	402f78 <ferror@plt+0x1728>  // b.pmore
  402f00:	ldr	x1, [x1, #24]
  402f04:	ldrsh	w1, [x1]
  402f08:	sub	w1, w1, #0x1
  402f0c:	sxtw	x1, w1
  402f10:	bl	401610 <tparm@plt>
  402f14:	bl	402870 <ferror@plt+0x1020>
  402f18:	orr	w19, w19, w0
  402f1c:	and	w19, w19, #0xff
  402f20:	ldr	x0, [x20, #4064]
  402f24:	ldr	x0, [x0]
  402f28:	ldr	x0, [x0, #32]
  402f2c:	ldr	x0, [x0, #2176]
  402f30:	bl	402870 <ferror@plt+0x1020>
  402f34:	and	w0, w0, #0xff
  402f38:	orr	w19, w19, w0
  402f3c:	bl	4028a8 <ferror@plt+0x1058>
  402f40:	and	w0, w0, #0xff
  402f44:	orr	w22, w19, w0
  402f48:	b	402cc4 <ferror@plt+0x1474>
  402f4c:	add	w22, w22, #0x1
  402f50:	mov	w19, #0x1                   	// #1
  402f54:	mov	w0, #0x20                  	// #32
  402f58:	bl	40261c <ferror@plt+0xdcc>
  402f5c:	ldr	x0, [x23]
  402f60:	ldr	x0, [x0, #24]
  402f64:	ldrsh	w0, [x0]
  402f68:	sub	w0, w0, #0x1
  402f6c:	cmp	w0, w22
  402f70:	b.gt	402f4c <ferror@plt+0x16fc>
  402f74:	b	402f20 <ferror@plt+0x16d0>
  402f78:	mov	w22, #0x0                   	// #0
  402f7c:	b	402f5c <ferror@plt+0x170c>
  402f80:	ldr	x0, [x27]
  402f84:	mov	x3, x26
  402f88:	mov	x1, x28
  402f8c:	ldr	x0, [x0, #24]
  402f90:	ldrsh	w2, [x0, #2]
  402f94:	ldr	x0, [x21, #760]
  402f98:	bl	401820 <fprintf@plt>
  402f9c:	ldr	x0, [x27]
  402fa0:	add	x2, x23, #0x61c
  402fa4:	mov	w1, #0x0                   	// #0
  402fa8:	ldr	x0, [x0, #32]
  402fac:	ldr	x0, [x0, #1056]
  402fb0:	bl	401540 <tputs@plt>
  402fb4:	ldr	x0, [x27]
  402fb8:	ldr	x0, [x0, #24]
  402fbc:	ldrsh	w0, [x0, #2]
  402fc0:	add	w24, w24, w0
  402fc4:	b	402d68 <ferror@plt+0x1518>
  402fc8:	mov	w19, #0x0                   	// #0
  402fcc:	b	402d74 <ferror@plt+0x1524>
  402fd0:	adrp	x4, 415000 <ferror@plt+0x137b0>
  402fd4:	add	x3, x4, #0x2f8
  402fd8:	str	x0, [x4, #760]
  402fdc:	strb	w1, [x3, #8]
  402fe0:	strb	w2, [x3, #9]
  402fe4:	ret
  402fe8:	adrp	x0, 415000 <ferror@plt+0x137b0>
  402fec:	ldr	x0, [x0, #760]
  402ff0:	cbz	x0, 402ff8 <ferror@plt+0x17a8>
  402ff4:	b	401780 <fflush@plt>
  402ff8:	ret
  402ffc:	stp	x29, x30, [sp, #-32]!
  403000:	mov	w4, #0x7f                  	// #127
  403004:	mov	w3, #0x2                   	// #2
  403008:	mov	x29, sp
  40300c:	adrp	x2, 403000 <ferror@plt+0x17b0>
  403010:	add	x2, x2, #0x9c4
  403014:	stp	x19, x20, [sp, #16]
  403018:	mov	x19, x0
  40301c:	mov	x20, x1
  403020:	bl	40275c <ferror@plt+0xf0c>
  403024:	mov	x1, x20
  403028:	mov	x0, x19
  40302c:	mov	w4, #0x15                  	// #21
  403030:	mov	w3, #0x3                   	// #3
  403034:	adrp	x2, 403000 <ferror@plt+0x17b0>
  403038:	add	x2, x2, #0x9ca
  40303c:	bl	40275c <ferror@plt+0xf0c>
  403040:	mov	x1, x20
  403044:	mov	x0, x19
  403048:	ldp	x19, x20, [sp, #16]
  40304c:	mov	w4, #0x3                   	// #3
  403050:	ldp	x29, x30, [sp], #32
  403054:	mov	w3, #0x0                   	// #0
  403058:	adrp	x2, 403000 <ferror@plt+0x17b0>
  40305c:	add	x2, x2, #0x9cf
  403060:	b	40275c <ferror@plt+0xf0c>
  403064:	stp	x29, x30, [sp, #-64]!
  403068:	mov	x29, sp
  40306c:	stp	x21, x22, [sp, #32]
  403070:	add	x22, sp, #0x38
  403074:	mov	w21, w0
  403078:	stp	x19, x20, [sp, #16]
  40307c:	mov	x20, x1
  403080:	mov	x19, x2
  403084:	mov	x1, #0x5413                	// #21523
  403088:	mov	x2, x22
  40308c:	bl	401840 <ioctl@plt>
  403090:	ldrh	w0, [sp, #56]
  403094:	ldrh	w1, [sp, #58]
  403098:	cbnz	w0, 4030e0 <ferror@plt+0x1890>
  40309c:	cbnz	w1, 4030d0 <ferror@plt+0x1880>
  4030a0:	ldrsh	w1, [x20]
  4030a4:	cmp	w1, #0x0
  4030a8:	b.le	4030d0 <ferror@plt+0x1880>
  4030ac:	ldrsh	w0, [x19]
  4030b0:	cmp	w0, #0x0
  4030b4:	b.le	4030d0 <ferror@plt+0x1880>
  4030b8:	mov	x2, x22
  4030bc:	strh	w1, [sp, #56]
  4030c0:	mov	x1, #0x5414                	// #21524
  4030c4:	strh	w0, [sp, #58]
  4030c8:	mov	w0, w21
  4030cc:	bl	401840 <ioctl@plt>
  4030d0:	ldp	x19, x20, [sp, #16]
  4030d4:	ldp	x21, x22, [sp, #32]
  4030d8:	ldp	x29, x30, [sp], #64
  4030dc:	ret
  4030e0:	cbz	w1, 4030d0 <ferror@plt+0x1880>
  4030e4:	strh	w0, [x20]
  4030e8:	strh	w1, [x19]
  4030ec:	b	4030d0 <ferror@plt+0x1880>
  4030f0:	stp	x29, x30, [sp, #-48]!
  4030f4:	mov	x29, sp
  4030f8:	stp	x19, x20, [sp, #16]
  4030fc:	mov	x19, x1
  403100:	str	x21, [sp, #32]
  403104:	mov	x21, x0
  403108:	bl	4014e0 <strlen@plt>
  40310c:	mov	x20, x0
  403110:	mov	x0, x19
  403114:	bl	4014e0 <strlen@plt>
  403118:	cmp	x20, x0
  40311c:	b.ne	403148 <ferror@plt+0x18f8>  // b.any
  403120:	mov	x2, x20
  403124:	mov	x1, x19
  403128:	mov	x0, x21
  40312c:	bl	401620 <strncmp@plt>
  403130:	cmp	w0, #0x0
  403134:	cset	w0, eq  // eq = none
  403138:	ldp	x19, x20, [sp, #16]
  40313c:	ldr	x21, [sp, #32]
  403140:	ldp	x29, x30, [sp], #48
  403144:	ret
  403148:	mov	w0, #0x0                   	// #0
  40314c:	b	403138 <ferror@plt+0x18e8>
  403150:	adrp	x1, 415000 <ferror@plt+0x137b0>
  403154:	add	x0, x1, #0x304
  403158:	ldrb	w1, [x1, #772]
  40315c:	cbz	w1, 403170 <ferror@plt+0x1920>
  403160:	add	x2, x0, #0x4
  403164:	ldr	w0, [x0, #64]
  403168:	mov	w1, #0x1                   	// #1
  40316c:	b	4017c0 <tcsetattr@plt>
  403170:	ret
  403174:	stp	x29, x30, [sp, #-64]!
  403178:	mov	x29, sp
  40317c:	stp	x19, x20, [sp, #16]
  403180:	adrp	x19, 415000 <ferror@plt+0x137b0>
  403184:	mov	x20, x0
  403188:	stp	x21, x22, [sp, #32]
  40318c:	add	x21, x19, #0x304
  403190:	mov	w22, #0x2                   	// #2
  403194:	str	x23, [sp, #48]
  403198:	and	w23, w1, #0xff
  40319c:	mov	x1, x0
  4031a0:	mov	w0, w22
  4031a4:	str	w22, [x21, #64]
  4031a8:	bl	4015a0 <tcgetattr@plt>
  4031ac:	tbz	w0, #31, 403260 <ferror@plt+0x1a10>
  4031b0:	mov	w0, #0x1                   	// #1
  4031b4:	mov	x1, x20
  4031b8:	str	w0, [x21, #64]
  4031bc:	bl	4015a0 <tcgetattr@plt>
  4031c0:	tbz	w0, #31, 403260 <ferror@plt+0x1a10>
  4031c4:	mov	x1, x20
  4031c8:	mov	w0, #0x0                   	// #0
  4031cc:	str	wzr, [x21, #64]
  4031d0:	bl	4015a0 <tcgetattr@plt>
  4031d4:	tbz	w0, #31, 403260 <ferror@plt+0x1a10>
  4031d8:	mov	w1, w22
  4031dc:	adrp	x0, 403000 <ferror@plt+0x17b0>
  4031e0:	add	x0, x0, #0x9d9
  4031e4:	bl	401600 <open@plt>
  4031e8:	str	w0, [x21, #64]
  4031ec:	tbz	w0, #31, 403254 <ferror@plt+0x1a04>
  4031f0:	cbz	w23, 403280 <ferror@plt+0x1a30>
  4031f4:	bl	401800 <__errno_location@plt>
  4031f8:	ldr	w20, [x0]
  4031fc:	adrp	x0, 414000 <ferror@plt+0x127b0>
  403200:	adrp	x19, 414000 <ferror@plt+0x127b0>
  403204:	ldr	x0, [x0, #4048]
  403208:	ldr	x19, [x19, #4000]
  40320c:	ldr	x22, [x0]
  403210:	mov	w0, w20
  403214:	ldr	x21, [x19]
  403218:	bl	401690 <strerror@plt>
  40321c:	mov	x2, x22
  403220:	mov	x4, x0
  403224:	adrp	x3, 403000 <ferror@plt+0x17b0>
  403228:	adrp	x1, 403000 <ferror@plt+0x17b0>
  40322c:	add	x3, x3, #0x9e2
  403230:	add	x1, x1, #0x96c
  403234:	mov	x0, x21
  403238:	bl	401820 <fprintf@plt>
  40323c:	bl	403150 <ferror@plt+0x1900>
  403240:	ldr	x1, [x19]
  403244:	mov	w0, #0xa                   	// #10
  403248:	bl	401570 <fputc@plt>
  40324c:	add	w0, w20, #0x4
  403250:	bl	401500 <exit@plt>
  403254:	mov	x1, x20
  403258:	bl	4015a0 <tcgetattr@plt>
  40325c:	tbnz	w0, #31, 4031f0 <ferror@plt+0x19a0>
  403260:	add	x0, x19, #0x304
  403264:	mov	w1, #0x1                   	// #1
  403268:	mov	x2, #0x3c                  	// #60
  40326c:	strb	w1, [x19, #772]
  403270:	add	x0, x0, #0x4
  403274:	mov	x1, x20
  403278:	bl	4014d0 <memcpy@plt>
  40327c:	b	403298 <ferror@plt+0x1a48>
  403280:	adrp	x0, 414000 <ferror@plt+0x127b0>
  403284:	ldr	x0, [x0, #4024]
  403288:	ldr	x0, [x0]
  40328c:	bl	4015b0 <fileno@plt>
  403290:	add	x1, x19, #0x304
  403294:	str	w0, [x1, #64]
  403298:	add	x19, x19, #0x304
  40329c:	ldp	x21, x22, [sp, #32]
  4032a0:	ldr	w0, [x19, #64]
  4032a4:	ldp	x19, x20, [sp, #16]
  4032a8:	ldr	x23, [sp, #48]
  4032ac:	ldp	x29, x30, [sp], #64
  4032b0:	ret
  4032b4:	stp	x29, x30, [sp, #-32]!
  4032b8:	mov	x2, #0x3c                  	// #60
  4032bc:	mov	x29, sp
  4032c0:	str	x19, [sp, #16]
  4032c4:	mov	x19, x1
  4032c8:	mov	x1, x0
  4032cc:	mov	x0, x19
  4032d0:	bl	4016e0 <memcmp@plt>
  4032d4:	cbz	w0, 4032f4 <ferror@plt+0x1aa4>
  4032d8:	mov	x2, x19
  4032dc:	adrp	x0, 415000 <ferror@plt+0x137b0>
  4032e0:	ldr	x19, [sp, #16]
  4032e4:	mov	w1, #0x1                   	// #1
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ldr	w0, [x0, #836]
  4032f0:	b	4017c0 <tcsetattr@plt>
  4032f4:	ldr	x19, [sp, #16]
  4032f8:	ldp	x29, x30, [sp], #32
  4032fc:	ret
  403300:	stp	x29, x30, [sp, #-64]!
  403304:	mov	x29, sp
  403308:	stp	x19, x20, [sp, #16]
  40330c:	adrp	x20, 414000 <ferror@plt+0x127b0>
  403310:	add	x20, x20, #0xd98
  403314:	stp	x21, x22, [sp, #32]
  403318:	adrp	x21, 414000 <ferror@plt+0x127b0>
  40331c:	add	x21, x21, #0xd90
  403320:	sub	x20, x20, x21
  403324:	mov	w22, w0
  403328:	stp	x23, x24, [sp, #48]
  40332c:	mov	x23, x1
  403330:	mov	x24, x2
  403334:	bl	401490 <memcpy@plt-0x40>
  403338:	cmp	xzr, x20, asr #3
  40333c:	b.eq	403368 <ferror@plt+0x1b18>  // b.none
  403340:	asr	x20, x20, #3
  403344:	mov	x19, #0x0                   	// #0
  403348:	ldr	x3, [x21, x19, lsl #3]
  40334c:	mov	x2, x24
  403350:	add	x19, x19, #0x1
  403354:	mov	x1, x23
  403358:	mov	w0, w22
  40335c:	blr	x3
  403360:	cmp	x20, x19
  403364:	b.ne	403348 <ferror@plt+0x1af8>  // b.any
  403368:	ldp	x19, x20, [sp, #16]
  40336c:	ldp	x21, x22, [sp, #32]
  403370:	ldp	x23, x24, [sp, #48]
  403374:	ldp	x29, x30, [sp], #64
  403378:	ret
  40337c:	nop
  403380:	ret

Disassembly of section .fini:

0000000000403384 <.fini>:
  403384:	stp	x29, x30, [sp, #-16]!
  403388:	mov	x29, sp
  40338c:	ldp	x29, x30, [sp], #16
  403390:	ret
