#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13ce15970 .scope module, "risc0_fpga_testbench" "risc0_fpga_testbench" 2 400;
 .timescale -9 -12;
v0x6000037c2fd0_0 .var "clk", 0 0;
v0x6000037c3060_0 .net "current_pc", 31 0, L_0x600002ec4a10;  1 drivers
v0x6000037c30f0_0 .net "execution_done", 0 0, L_0x600002ec4690;  1 drivers
v0x6000037c3180_0 .net "execution_error", 0 0, L_0x600002ec48c0;  1 drivers
v0x6000037c3210_0 .var "max_cycles", 31 0;
v0x6000037c32a0_0 .var "rst_n", 0 0;
v0x6000037c3330_0 .var "segment_threshold", 31 0;
v0x6000037c33c0_0 .var "start_execution", 0 0;
v0x6000037c3450_0 .var "test_addr", 31 0;
v0x6000037c34e0_0 .var "test_data_in", 31 0;
v0x6000037c3570_0 .net "test_data_out", 31 0, L_0x600002ec4620;  1 drivers
v0x6000037c3600_0 .var "test_re", 0 0;
L_0x140088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000037c3690_0 .net "test_ready", 0 0, L_0x140088058;  1 drivers
v0x6000037c3720_0 .var "test_we", 0 0;
v0x6000037c37b0_0 .net "total_cycles", 63 0, L_0x600002ec49a0;  1 drivers
v0x6000037c3840_0 .net "user_cycles", 63 0, L_0x600002ec4930;  1 drivers
S_0x13ce16b50 .scope module, "dut" "risc0_fpga_simple" 2 426, 2 7 0, S_0x13ce15970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "mem_addr";
    .port_info 3 /INPUT 32 "mem_data_in";
    .port_info 4 /OUTPUT 32 "mem_data_out";
    .port_info 5 /INPUT 1 "mem_we";
    .port_info 6 /INPUT 1 "mem_re";
    .port_info 7 /OUTPUT 1 "mem_ready";
    .port_info 8 /INPUT 1 "start_execution";
    .port_info 9 /INPUT 32 "segment_threshold";
    .port_info 10 /INPUT 32 "max_cycles";
    .port_info 11 /OUTPUT 1 "execution_done";
    .port_info 12 /OUTPUT 1 "execution_error";
    .port_info 13 /OUTPUT 64 "user_cycles";
    .port_info 14 /OUTPUT 64 "total_cycles";
    .port_info 15 /OUTPUT 32 "current_pc";
    .port_info 16 /OUTPUT 1 "segment_ready";
    .port_info 17 /OUTPUT 32 "segment_data";
    .port_info 18 /INPUT 1 "segment_ack";
P_0x13d00cc00 .param/l "DECODE" 0 2 60, C4<010>;
P_0x13d00cc40 .param/l "ERROR" 0 2 64, C4<111>;
P_0x13d00cc80 .param/l "EXECUTE" 0 2 61, C4<011>;
P_0x13d00ccc0 .param/l "FETCH" 0 2 59, C4<001>;
P_0x13d00cd00 .param/l "IDLE" 0 2 58, C4<000>;
P_0x13d00cd40 .param/l "INSN_ADD" 0 2 67, C4<00000000>;
P_0x13d00cd80 .param/l "INSN_ADDI" 0 2 69, C4<00000111>;
P_0x13d00cdc0 .param/l "INSN_BEQ" 0 2 73, C4<00001101>;
P_0x13d00ce00 .param/l "INSN_EANY" 0 2 75, C4<00111000>;
P_0x13d00ce40 .param/l "INSN_INVALID" 0 2 76, C4<11111111>;
P_0x13d00ce80 .param/l "INSN_JAL" 0 2 74, C4<00010011>;
P_0x13d00cec0 .param/l "INSN_LUI" 0 2 70, C4<00010101>;
P_0x13d00cf00 .param/l "INSN_LW" 0 2 71, C4<00101010>;
P_0x13d00cf40 .param/l "INSN_SUB" 0 2 68, C4<00000001>;
P_0x13d00cf80 .param/l "INSN_SW" 0 2 72, C4<00110010>;
P_0x13d00cfc0 .param/l "MEMORY" 0 2 62, C4<100>;
P_0x13d00d000 .param/l "SEGMENT_CHECK" 0 2 63, C4<110>;
L_0x600002ec4620 .functor BUFZ 32, L_0x6000034c01e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002ec4690 .functor BUFZ 1, v0x6000037c1e60_0, C4<0>, C4<0>, C4<0>;
L_0x600002ec48c0 .functor BUFZ 1, v0x6000037c1f80_0, C4<0>, C4<0>, C4<0>;
L_0x600002ec4930 .functor BUFZ 64, v0x6000037c2e20_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ec49a0 .functor BUFZ 64, v0x6000037c2d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ec4a10 .functor BUFZ 32, v0x6000037c25b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002ec4a80 .functor BUFZ 1, v0x6000037c2ac0_0, C4<0>, C4<0>, C4<0>;
L_0x600002ec4af0 .functor BUFZ 32, v0x6000037c29a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000037c1950_0 .net *"_ivl_0", 31 0, L_0x6000034c01e0;  1 drivers
v0x6000037c19e0_0 .net *"_ivl_3", 9 0, L_0x6000034c0140;  1 drivers
v0x6000037c1a70_0 .net *"_ivl_4", 11 0, L_0x6000034c0000;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000037c1b00_0 .net *"_ivl_7", 1 0, L_0x140088010;  1 drivers
v0x6000037c1b90_0 .net "clk", 0 0, v0x6000037c2fd0_0;  1 drivers
v0x6000037c1c20_0 .var "current_instruction", 31 0;
v0x6000037c1cb0_0 .net "current_pc", 31 0, L_0x600002ec4a10;  alias, 1 drivers
v0x6000037c1d40_0 .var "exec_state", 2 0;
v0x6000037c1dd0_0 .net "execution_done", 0 0, L_0x600002ec4690;  alias, 1 drivers
v0x6000037c1e60_0 .var "execution_done_reg", 0 0;
v0x6000037c1ef0_0 .net "execution_error", 0 0, L_0x600002ec48c0;  alias, 1 drivers
v0x6000037c1f80_0 .var "execution_error_reg", 0 0;
v0x6000037c2010_0 .var/i "i", 31 0;
v0x6000037c20a0_0 .var "instruction_type", 7 0;
v0x6000037c2130_0 .net "max_cycles", 31 0, v0x6000037c3210_0;  1 drivers
v0x6000037c21c0_0 .net "mem_addr", 31 0, v0x6000037c3450_0;  1 drivers
v0x6000037c2250_0 .net "mem_data_in", 31 0, v0x6000037c34e0_0;  1 drivers
v0x6000037c22e0_0 .net "mem_data_out", 31 0, L_0x600002ec4620;  alias, 1 drivers
v0x6000037c2370_0 .net "mem_re", 0 0, v0x6000037c3600_0;  1 drivers
v0x6000037c2400_0 .net "mem_ready", 0 0, L_0x140088058;  alias, 1 drivers
v0x6000037c2490_0 .net "mem_we", 0 0, v0x6000037c3720_0;  1 drivers
v0x6000037c2520 .array "memory", 1023 0, 31 0;
v0x6000037c25b0_0 .var "pc", 31 0;
v0x6000037c2640 .array "registers", 31 0, 31 0;
v0x6000037c26d0_0 .net "rst_n", 0 0, v0x6000037c32a0_0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000037c2760_0 .net "segment_ack", 0 0, L_0x1400880a0;  1 drivers
v0x6000037c27f0_0 .var "segment_counter", 31 0;
v0x6000037c2880_0 .var "segment_cycles", 31 0;
v0x6000037c2910_0 .net "segment_data", 31 0, L_0x600002ec4af0;  1 drivers
v0x6000037c29a0_0 .var "segment_data_reg", 31 0;
v0x6000037c2a30_0 .net "segment_ready", 0 0, L_0x600002ec4a80;  1 drivers
v0x6000037c2ac0_0 .var "segment_ready_reg", 0 0;
v0x6000037c2b50_0 .net "segment_threshold", 31 0, v0x6000037c3330_0;  1 drivers
v0x6000037c2be0_0 .net "start_execution", 0 0, v0x6000037c33c0_0;  1 drivers
v0x6000037c2c70_0 .net "total_cycles", 63 0, L_0x600002ec49a0;  alias, 1 drivers
v0x6000037c2d00_0 .var "total_cycles_reg", 63 0;
v0x6000037c2d90_0 .net "user_cycles", 63 0, L_0x600002ec4930;  alias, 1 drivers
v0x6000037c2e20_0 .var "user_cycles_reg", 63 0;
E_0x6000010ca940 .event posedge, v0x6000037c1b90_0;
E_0x6000010ca980/0 .event negedge, v0x6000037c26d0_0;
E_0x6000010ca980/1 .event posedge, v0x6000037c1b90_0;
E_0x6000010ca980 .event/or E_0x6000010ca980/0, E_0x6000010ca980/1;
L_0x6000034c01e0 .array/port v0x6000037c2520, L_0x6000034c0000;
L_0x6000034c0140 .part v0x6000037c3450_0, 2, 10;
L_0x6000034c0000 .concat [ 10 2 0 0], L_0x6000034c0140, L_0x140088010;
S_0x13ce17490 .scope function.vec4.s8, "decode_instruction" "decode_instruction" 2 273, 2 273 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable decode_instruction is vec4 return value of scope S_0x13ce17490
v0x6000037c0e10_0 .var "func3", 2 0;
v0x6000037c0ea0_0 .var "func7", 6 0;
v0x6000037c0f30_0 .var "instruction", 31 0;
v0x6000037c0fc0_0 .var "opcode", 6 0;
TD_risc0_fpga_testbench.dut.decode_instruction ;
    %load/vec4 v0x6000037c0f30_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x6000037c0fc0_0, 0, 7;
    %load/vec4 v0x6000037c0f30_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x6000037c0e10_0, 0, 3;
    %load/vec4 v0x6000037c0f30_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x6000037c0ea0_0, 0, 7;
    %vpi_call 2 283 "$display", "DECODE_DEBUG: opcode=0x%h, func3=0x%h, func7=0x%h", v0x6000037c0fc0_0, v0x6000037c0e10_0, v0x6000037c0ea0_0 {0 0 0};
    %load/vec4 v0x6000037c0fc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x6000037c0e10_0;
    %load/vec4 v0x6000037c0ea0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.13;
T_0.11 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x6000037c0e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 7, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x6000037c0e10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.19;
T_0.17 ;
    %pushi/vec4 42, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x6000037c0e10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 50, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 21, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x6000037c0e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.25;
T_0.23 ;
    %pushi/vec4 13, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 19, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x6000037c0e10_0;
    %load/vec4 v0x6000037c0ea0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.28;
T_0.26 ;
    %pushi/vec4 56, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_0.28;
T_0.28 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x13ce17600 .scope function.vec4.s32, "get_imm_b" "get_imm_b" 2 364, 2 364 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_imm_b is vec4 return value of scope S_0x13ce17600
v0x6000037c10e0_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_imm_b ;
    %load/vec4 v0x6000037c10e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6000037c10e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000037c10e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000037c10e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to get_imm_b (store_vec4_to_lval)
    %end;
S_0x13ce0ae60 .scope function.vec4.s32, "get_imm_i" "get_imm_i" 2 354, 2 354 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_imm_i is vec4 return value of scope S_0x13ce0ae60
v0x6000037c1200_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_imm_i ;
    %load/vec4 v0x6000037c1200_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6000037c1200_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to get_imm_i (store_vec4_to_lval)
    %end;
S_0x13ce0afd0 .scope function.vec4.s32, "get_imm_j" "get_imm_j" 2 369, 2 369 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_imm_j is vec4 return value of scope S_0x13ce0afd0
v0x6000037c1320_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_imm_j ;
    %load/vec4 v0x6000037c1320_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x6000037c1320_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000037c1320_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000037c1320_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to get_imm_j (store_vec4_to_lval)
    %end;
S_0x13ce04910 .scope function.vec4.s32, "get_imm_s" "get_imm_s" 2 359, 2 359 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_imm_s is vec4 return value of scope S_0x13ce04910
v0x6000037c1440_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_imm_s ;
    %load/vec4 v0x6000037c1440_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6000037c1440_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000037c1440_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to get_imm_s (store_vec4_to_lval)
    %end;
S_0x13ce04a80 .scope function.vec4.s32, "get_imm_u" "get_imm_u" 2 374, 2 374 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_imm_u is vec4 return value of scope S_0x13ce04a80
v0x6000037c1560_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_imm_u ;
    %load/vec4 v0x6000037c1560_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %ret/vec4 0, 0, 32;  Assign to get_imm_u (store_vec4_to_lval)
    %end;
S_0x13ce17a50 .scope function.vec4.s5, "get_rd" "get_rd" 2 339, 2 339 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_rd is vec4 return value of scope S_0x13ce17a50
v0x6000037c1680_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_rd ;
    %load/vec4 v0x6000037c1680_0;
    %parti/s 5, 7, 4;
    %ret/vec4 0, 0, 5;  Assign to get_rd (store_vec4_to_lval)
    %end;
S_0x13ce17bc0 .scope function.vec4.s5, "get_rs1" "get_rs1" 2 344, 2 344 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_rs1 is vec4 return value of scope S_0x13ce17bc0
v0x6000037c17a0_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_rs1 ;
    %load/vec4 v0x6000037c17a0_0;
    %parti/s 5, 15, 5;
    %ret/vec4 0, 0, 5;  Assign to get_rs1 (store_vec4_to_lval)
    %end;
S_0x13ce12c80 .scope function.vec4.s5, "get_rs2" "get_rs2" 2 349, 2 349 0, S_0x13ce16b50;
 .timescale -9 -12;
; Variable get_rs2 is vec4 return value of scope S_0x13ce12c80
v0x6000037c18c0_0 .var "instruction", 31 0;
TD_risc0_fpga_testbench.dut.get_rs2 ;
    %load/vec4 v0x6000037c18c0_0;
    %parti/s 5, 20, 6;
    %ret/vec4 0, 0, 5;  Assign to get_rs2 (store_vec4_to_lval)
    %end;
S_0x13ce12ff0 .scope task, "write_memory" "write_memory" 2 511, 2 511 0, S_0x13ce15970;
 .timescale -9 -12;
v0x6000037c2eb0_0 .var "addr", 31 0;
v0x6000037c2f40_0 .var "data", 31 0;
TD_risc0_fpga_testbench.write_memory ;
    %wait E_0x6000010ca940;
    %load/vec4 v0x6000037c2eb0_0;
    %store/vec4 v0x6000037c3450_0, 0, 32;
    %load/vec4 v0x6000037c2f40_0;
    %store/vec4 v0x6000037c34e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000037c3720_0, 0, 1;
    %wait E_0x6000010ca940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037c3720_0, 0, 1;
    %vpi_call 2 521 "$display", "Wrote 0x%h to address 0x%h", v0x6000037c2f40_0, v0x6000037c2eb0_0 {0 0 0};
    %end;
    .scope S_0x13ce16b50;
T_10 ;
    %wait E_0x6000010ca980;
    %load/vec4 v0x6000037c26d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6000037c2e20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6000037c2d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c27f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037c2ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037c1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037c1e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037c2010_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x6000037c2010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000037c2010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2640, 0, 4;
    %load/vec4 v0x6000037c2010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037c2010_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037c2010_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x6000037c2010_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000037c2010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2520, 0, 4;
    %load/vec4 v0x6000037c2010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037c2010_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000037c1d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.14;
T_10.6 ;
    %load/vec4 v0x6000037c2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %vpi_call 2 108 "$display", "Starting execution at time %t", $time {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6000037c2e20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6000037c2d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c27f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037c1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037c1e60_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %vpi_call 2 118 "$display", "IDLE: waiting for start_execution, current=%b", v0x6000037c2be0_0 {0 0 0};
T_10.16 ;
    %jmp T_10.14;
T_10.7 ;
    %load/vec4 v0x6000037c25b0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2520, 4;
    %vpi_call 2 123 "$display", "FETCH: PC=0x%h, instruction=0x%h", v0x6000037c25b0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x6000037c25b0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2520, 4;
    %assign/vec4 v0x6000037c1c20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %load/vec4 v0x6000037c2d00_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x6000037c2d00_0, 0;
    %jmp T_10.14;
T_10.8 ;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c0f30_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.decode_instruction, S_0x13ce17490;
    %assign/vec4 v0x6000037c20a0_0, 0;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c0f30_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.decode_instruction, S_0x13ce17490;
    %vpi_call 2 131 "$display", "DECODE: instruction=0x%h, type=0x%h", v0x6000037c1c20_0, S<0,vec4,u8> {1 0 0};
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.14;
T_10.9 ;
    %load/vec4 v0x6000037c20a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %vpi_call 2 208 "$display", "EXECUTE: INVALID instruction 0x%h", v0x6000037c20a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037c1f80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.17 ;
    %vpi_call 2 138 "$display", "EXECUTE: ADD" {0 0 0};
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c17a0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs1, S_0x13ce17bc0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c18c0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs2, S_0x13ce12c80;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %add;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1680_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rd, S_0x13ce17a50;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2640, 0, 4;
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.18 ;
    %vpi_call 2 147 "$display", "EXECUTE: SUB" {0 0 0};
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c17a0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs1, S_0x13ce17bc0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c18c0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs2, S_0x13ce12c80;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %sub;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1680_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rd, S_0x13ce17a50;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2640, 0, 4;
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.19 ;
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %vpi_call 2 156 "$display", "EXECUTE: ADDI - PC before: 0x%h, PC after: 0x%h", v0x6000037c25b0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c17a0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs1, S_0x13ce17bc0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1200_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_imm_i, S_0x13ce0ae60;
    %add;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1680_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rd, S_0x13ce17a50;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2640, 0, 4;
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.20 ;
    %vpi_call 2 165 "$display", "EXECUTE: LUI" {0 0 0};
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1560_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_imm_u, S_0x13ce04a80;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1680_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rd, S_0x13ce17a50;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2640, 0, 4;
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.21 ;
    %vpi_call 2 173 "$display", "EXECUTE: LW" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.22 ;
    %vpi_call 2 178 "$display", "EXECUTE: SW" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.23 ;
    %vpi_call 2 183 "$display", "EXECUTE: BEQ" {0 0 0};
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c17a0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs1, S_0x13ce17bc0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c18c0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs2, S_0x13ce12c80;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %cmp/e;
    %jmp/0xz  T_10.28, 4;
    %load/vec4 v0x6000037c25b0_0;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c10e0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_imm_b, S_0x13ce17600;
    %add;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %jmp T_10.29;
T_10.28 ;
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
T_10.29 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.24 ;
    %vpi_call 2 194 "$display", "EXECUTE: JAL" {0 0 0};
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1680_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rd, S_0x13ce17a50;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2640, 0, 4;
    %load/vec4 v0x6000037c25b0_0;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1320_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_imm_j, S_0x13ce0afd0;
    %add;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.25 ;
    %vpi_call 2 201 "$display", "EXECUTE: ECALL - terminating" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037c1e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.27;
T_10.27 ;
    %pop/vec4 1;
    %load/vec4 v0x6000037c2e20_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x6000037c2e20_0, 0;
    %load/vec4 v0x6000037c2880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000037c2880_0, 0;
    %jmp T_10.14;
T_10.10 ;
    %load/vec4 v0x6000037c20a0_0;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %jmp T_10.32;
T_10.30 ;
    %vpi_call 2 221 "$display", "MEMORY: LW" {0 0 0};
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c17a0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs1, S_0x13ce17bc0;
    %pad/u 32;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1200_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_imm_i, S_0x13ce0ae60;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2520, 4;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1680_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rd, S_0x13ce17a50;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2640, 0, 4;
    %jmp T_10.32;
T_10.31 ;
    %vpi_call 2 227 "$display", "MEMORY: SW" {0 0 0};
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c18c0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs2, S_0x13ce12c80;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000037c2640, 4;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c17a0_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_rs1, S_0x13ce17bc0;
    %pad/u 32;
    %load/vec4 v0x6000037c1c20_0;
    %store/vec4 v0x6000037c1440_0, 0, 32;
    %callf/vec4 TD_risc0_fpga_testbench.dut.get_imm_s, S_0x13ce04910;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2520, 0, 4;
    %jmp T_10.32;
T_10.32 ;
    %pop/vec4 1;
    %load/vec4 v0x6000037c25b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000037c25b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.14;
T_10.11 ;
    %load/vec4 v0x6000037c2b50_0;
    %load/vec4 v0x6000037c2880_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.33, 5;
    %vpi_call 2 239 "$display", "SEGMENT_CHECK: Creating segment" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037c2ac0_0, 0;
    %load/vec4 v0x6000037c27f0_0;
    %assign/vec4 v0x6000037c29a0_0, 0;
    %load/vec4 v0x6000037c27f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000037c27f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037c2880_0, 0;
    %load/vec4 v0x6000037c2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.35, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037c2ac0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
T_10.35 ;
    %jmp T_10.34;
T_10.33 ;
    %load/vec4 v0x6000037c2130_0;
    %pad/u 64;
    %load/vec4 v0x6000037c2d00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.37, 5;
    %vpi_call 2 250 "$display", "SEGMENT_CHECK: Max cycles reached" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037c1e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
T_10.38 ;
T_10.34 ;
    %jmp T_10.14;
T_10.12 ;
    %vpi_call 2 259 "$display", "ERROR: Execution error" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037c1f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037c1e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000037c1d40_0, 0;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13ce16b50;
T_11 ;
    %wait E_0x6000010ca940;
    %load/vec4 v0x6000037c2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x6000037c2250_0;
    %load/vec4 v0x6000037c21c0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037c2520, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13ce15970;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037c2fd0_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000037c2fd0_0;
    %inv;
    %store/vec4 v0x6000037c2fd0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x13ce15970;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037c32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037c33c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037c3450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037c34e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037c3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037c3600_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x6000037c3330_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x6000037c3210_0, 0, 32;
    %vpi_call 2 466 "$display", "Starting simulation at time %t", $time {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000037c32a0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 473 "$display", "Loading test program at time %t", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037c2eb0_0, 0, 32;
    %pushi/vec4 1048723, 0, 32;
    %store/vec4 v0x6000037c2f40_0, 0, 32;
    %fork TD_risc0_fpga_testbench.write_memory, S_0x13ce12ff0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000037c2eb0_0, 0, 32;
    %pushi/vec4 2097427, 0, 32;
    %store/vec4 v0x6000037c2f40_0, 0, 32;
    %fork TD_risc0_fpga_testbench.write_memory, S_0x13ce12ff0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000037c2eb0_0, 0, 32;
    %pushi/vec4 2130227, 0, 32;
    %store/vec4 v0x6000037c2f40_0, 0, 32;
    %fork TD_risc0_fpga_testbench.write_memory, S_0x13ce12ff0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x6000037c2eb0_0, 0, 32;
    %pushi/vec4 115, 0, 32;
    %store/vec4 v0x6000037c2f40_0, 0, 32;
    %fork TD_risc0_fpga_testbench.write_memory, S_0x13ce12ff0;
    %join;
    %vpi_call 2 481 "$display", "Starting execution at time %t", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000037c33c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037c33c0_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 492 "$display", "Execution completed:" {0 0 0};
    %vpi_call 2 493 "$display", "User cycles: %d", v0x6000037c3840_0 {0 0 0};
    %vpi_call 2 494 "$display", "Total cycles: %d", v0x6000037c37b0_0 {0 0 0};
    %vpi_call 2 495 "$display", "Final PC: 0x%h", v0x6000037c3060_0 {0 0 0};
    %vpi_call 2 496 "$display", "Execution done: %b", v0x6000037c30f0_0 {0 0 0};
    %vpi_call 2 497 "$display", "Execution error: %b", v0x6000037c3180_0 {0 0 0};
    %load/vec4 v0x6000037c3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 2 500 "$display", "ERROR: Execution failed" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000037c30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 502 "$display", "SUCCESS: Execution completed successfully" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call 2 504 "$display", "TIMEOUT: Execution did not complete" {0 0 0};
T_13.3 ;
T_13.1 ;
    %delay 100000, 0;
    %vpi_call 2 507 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x13ce15970;
T_14 ;
    %wait E_0x6000010ca940;
    %load/vec4 v0x6000037c30f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0x6000037c3180_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 2 528 "$display", "Simulation finished at time %t", $time {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "risc0_fpga_simple.v";
