// Seed: 4062607979
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = id_2, id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1;
  wire id_2;
  assign id_1 = id_1 ? 1'b0 : 1 - 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  id_3(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(id_4), .id_4(1), .id_5(1), .id_6(id_4), .id_7()
  );
endmodule
