

================================================================
== Vivado HLS Report for 'bilinear_1'
================================================================
* Date:           Tue Jun 16 15:51:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.171 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 1.220 us | 1.220 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      120|      120|         3|          2|          1|    60|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    208|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1050|    -|
|Register         |        -|      -|     277|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     277|   1258|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |Thinker_mac_muladudo_U3667  |Thinker_mac_muladudo  | i0 + i1 * i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln203_8_fu_1188_p2    |     *    |      0|  0|  30|           4|           7|
    |mul_ln203_fu_1099_p2      |     *    |      0|  0|  30|           4|           7|
    |add_ln19_fu_1049_p2       |     +    |      0|  0|  15|           6|           1|
    |add_ln203_30_fu_1174_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln203_32_fu_1194_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln203_33_fu_1220_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln203_fu_1149_p2      |     +    |      0|  0|  18|          11|          11|
    |h_fu_1226_p2              |     +    |      0|  0|  11|           3|           1|
    |w_fu_1055_p2              |     +    |      0|  0|  12|           4|           1|
    |icmp_ln19_fu_1043_p2      |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln21_fu_1061_p2      |   icmp   |      0|  0|   9|           3|           3|
    |or_ln19_fu_1139_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_fu_1179_p2        |    or    |      0|  0|   4|           4|           1|
    |select_ln19_1_fu_1075_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln19_fu_1067_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 208|          86|          77|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_1036_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_1014_p4  |   9|          2|    6|         12|
    |ap_phi_mux_w_0_phi_fu_1025_p4             |   9|          2|    4|          8|
    |fm_output_0_V_address0                    |  15|          3|   13|         39|
    |fm_output_0_V_address1                    |  15|          3|   13|         39|
    |fm_output_0_V_d0                          |  15|          3|   13|         39|
    |fm_output_0_V_d1                          |  15|          3|   13|         39|
    |fm_output_10_V_address0                   |  15|          3|   13|         39|
    |fm_output_10_V_address1                   |  15|          3|   13|         39|
    |fm_output_10_V_d0                         |  15|          3|   13|         39|
    |fm_output_10_V_d1                         |  15|          3|   13|         39|
    |fm_output_11_V_address0                   |  15|          3|   13|         39|
    |fm_output_11_V_address1                   |  15|          3|   13|         39|
    |fm_output_11_V_d0                         |  15|          3|   13|         39|
    |fm_output_11_V_d1                         |  15|          3|   13|         39|
    |fm_output_12_V_address0                   |  15|          3|   13|         39|
    |fm_output_12_V_address1                   |  15|          3|   13|         39|
    |fm_output_12_V_d0                         |  15|          3|   13|         39|
    |fm_output_12_V_d1                         |  15|          3|   13|         39|
    |fm_output_13_V_address0                   |  15|          3|   13|         39|
    |fm_output_13_V_address1                   |  15|          3|   13|         39|
    |fm_output_13_V_d0                         |  15|          3|   13|         39|
    |fm_output_13_V_d1                         |  15|          3|   13|         39|
    |fm_output_14_V_address0                   |  15|          3|   13|         39|
    |fm_output_14_V_address1                   |  15|          3|   13|         39|
    |fm_output_14_V_d0                         |  15|          3|   13|         39|
    |fm_output_14_V_d1                         |  15|          3|   13|         39|
    |fm_output_15_V_address0                   |  15|          3|   13|         39|
    |fm_output_15_V_address1                   |  15|          3|   13|         39|
    |fm_output_15_V_d0                         |  15|          3|   13|         39|
    |fm_output_15_V_d1                         |  15|          3|   13|         39|
    |fm_output_1_V_address0                    |  15|          3|   13|         39|
    |fm_output_1_V_address1                    |  15|          3|   13|         39|
    |fm_output_1_V_d0                          |  15|          3|   13|         39|
    |fm_output_1_V_d1                          |  15|          3|   13|         39|
    |fm_output_2_V_address0                    |  15|          3|   13|         39|
    |fm_output_2_V_address1                    |  15|          3|   13|         39|
    |fm_output_2_V_d0                          |  15|          3|   13|         39|
    |fm_output_2_V_d1                          |  15|          3|   13|         39|
    |fm_output_3_V_address0                    |  15|          3|   13|         39|
    |fm_output_3_V_address1                    |  15|          3|   13|         39|
    |fm_output_3_V_d0                          |  15|          3|   13|         39|
    |fm_output_3_V_d1                          |  15|          3|   13|         39|
    |fm_output_4_V_address0                    |  15|          3|   13|         39|
    |fm_output_4_V_address1                    |  15|          3|   13|         39|
    |fm_output_4_V_d0                          |  15|          3|   13|         39|
    |fm_output_4_V_d1                          |  15|          3|   13|         39|
    |fm_output_5_V_address0                    |  15|          3|   13|         39|
    |fm_output_5_V_address1                    |  15|          3|   13|         39|
    |fm_output_5_V_d0                          |  15|          3|   13|         39|
    |fm_output_5_V_d1                          |  15|          3|   13|         39|
    |fm_output_6_V_address0                    |  15|          3|   13|         39|
    |fm_output_6_V_address1                    |  15|          3|   13|         39|
    |fm_output_6_V_d0                          |  15|          3|   13|         39|
    |fm_output_6_V_d1                          |  15|          3|   13|         39|
    |fm_output_7_V_address0                    |  15|          3|   13|         39|
    |fm_output_7_V_address1                    |  15|          3|   13|         39|
    |fm_output_7_V_d0                          |  15|          3|   13|         39|
    |fm_output_7_V_d1                          |  15|          3|   13|         39|
    |fm_output_8_V_address0                    |  15|          3|   13|         39|
    |fm_output_8_V_address1                    |  15|          3|   13|         39|
    |fm_output_8_V_d0                          |  15|          3|   13|         39|
    |fm_output_8_V_d1                          |  15|          3|   13|         39|
    |fm_output_9_V_address0                    |  15|          3|   13|         39|
    |fm_output_9_V_address1                    |  15|          3|   13|         39|
    |fm_output_9_V_d0                          |  15|          3|   13|         39|
    |fm_output_9_V_d1                          |  15|          3|   13|         39|
    |h_0_reg_1032                              |   9|          2|    3|          6|
    |indvar_flatten_reg_1010                   |   9|          2|    6|         12|
    |w_0_reg_1021                              |   9|          2|    4|          8|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |1050|        211|  860|       2555|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln19_reg_1282            |   6|   0|    6|          0|
    |add_ln203_30_reg_1389        |  10|   0|   11|          1|
    |add_ln203_33_reg_1394        |  10|   0|   11|          1|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |fm_input_0_V_load_reg_1399   |  13|   0|   13|          0|
    |fm_input_10_V_load_reg_1459  |  13|   0|   13|          0|
    |fm_input_11_V_load_reg_1465  |  13|   0|   13|          0|
    |fm_input_12_V_load_reg_1471  |  13|   0|   13|          0|
    |fm_input_13_V_load_reg_1477  |  13|   0|   13|          0|
    |fm_input_14_V_load_reg_1483  |  13|   0|   13|          0|
    |fm_input_15_V_load_reg_1489  |  13|   0|   13|          0|
    |fm_input_1_V_load_reg_1405   |  13|   0|   13|          0|
    |fm_input_2_V_load_reg_1411   |  13|   0|   13|          0|
    |fm_input_3_V_load_reg_1417   |  13|   0|   13|          0|
    |fm_input_4_V_load_reg_1423   |  13|   0|   13|          0|
    |fm_input_5_V_load_reg_1429   |  13|   0|   13|          0|
    |fm_input_6_V_load_reg_1435   |  13|   0|   13|          0|
    |fm_input_7_V_load_reg_1441   |  13|   0|   13|          0|
    |fm_input_8_V_load_reg_1447   |  13|   0|   13|          0|
    |fm_input_9_V_load_reg_1453   |  13|   0|   13|          0|
    |h_0_reg_1032                 |   3|   0|    3|          0|
    |h_reg_1495                   |   3|   0|    3|          0|
    |icmp_ln19_reg_1278           |   1|   0|    1|          0|
    |indvar_flatten_reg_1010      |   6|   0|    6|          0|
    |mul_ln203_reg_1303           |  10|   0|   11|          1|
    |select_ln19_1_reg_1292       |   4|   0|    4|          0|
    |select_ln19_reg_1287         |   3|   0|    3|          0|
    |shl_ln27_1_reg_1298          |   3|   0|    4|          1|
    |w_0_reg_1021                 |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 277|   0|  281|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   bilinear_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   bilinear_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   bilinear_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   bilinear_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   bilinear_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   bilinear_1   | return value |
|fm_input_0_V_address0    | out |   13|  ap_memory |  fm_input_0_V  |     array    |
|fm_input_0_V_ce0         | out |    1|  ap_memory |  fm_input_0_V  |     array    |
|fm_input_0_V_q0          |  in |   13|  ap_memory |  fm_input_0_V  |     array    |
|fm_input_1_V_address0    | out |   13|  ap_memory |  fm_input_1_V  |     array    |
|fm_input_1_V_ce0         | out |    1|  ap_memory |  fm_input_1_V  |     array    |
|fm_input_1_V_q0          |  in |   13|  ap_memory |  fm_input_1_V  |     array    |
|fm_input_2_V_address0    | out |   13|  ap_memory |  fm_input_2_V  |     array    |
|fm_input_2_V_ce0         | out |    1|  ap_memory |  fm_input_2_V  |     array    |
|fm_input_2_V_q0          |  in |   13|  ap_memory |  fm_input_2_V  |     array    |
|fm_input_3_V_address0    | out |   13|  ap_memory |  fm_input_3_V  |     array    |
|fm_input_3_V_ce0         | out |    1|  ap_memory |  fm_input_3_V  |     array    |
|fm_input_3_V_q0          |  in |   13|  ap_memory |  fm_input_3_V  |     array    |
|fm_input_4_V_address0    | out |   13|  ap_memory |  fm_input_4_V  |     array    |
|fm_input_4_V_ce0         | out |    1|  ap_memory |  fm_input_4_V  |     array    |
|fm_input_4_V_q0          |  in |   13|  ap_memory |  fm_input_4_V  |     array    |
|fm_input_5_V_address0    | out |   13|  ap_memory |  fm_input_5_V  |     array    |
|fm_input_5_V_ce0         | out |    1|  ap_memory |  fm_input_5_V  |     array    |
|fm_input_5_V_q0          |  in |   13|  ap_memory |  fm_input_5_V  |     array    |
|fm_input_6_V_address0    | out |   13|  ap_memory |  fm_input_6_V  |     array    |
|fm_input_6_V_ce0         | out |    1|  ap_memory |  fm_input_6_V  |     array    |
|fm_input_6_V_q0          |  in |   13|  ap_memory |  fm_input_6_V  |     array    |
|fm_input_7_V_address0    | out |   13|  ap_memory |  fm_input_7_V  |     array    |
|fm_input_7_V_ce0         | out |    1|  ap_memory |  fm_input_7_V  |     array    |
|fm_input_7_V_q0          |  in |   13|  ap_memory |  fm_input_7_V  |     array    |
|fm_input_8_V_address0    | out |   13|  ap_memory |  fm_input_8_V  |     array    |
|fm_input_8_V_ce0         | out |    1|  ap_memory |  fm_input_8_V  |     array    |
|fm_input_8_V_q0          |  in |   13|  ap_memory |  fm_input_8_V  |     array    |
|fm_input_9_V_address0    | out |   13|  ap_memory |  fm_input_9_V  |     array    |
|fm_input_9_V_ce0         | out |    1|  ap_memory |  fm_input_9_V  |     array    |
|fm_input_9_V_q0          |  in |   13|  ap_memory |  fm_input_9_V  |     array    |
|fm_input_10_V_address0   | out |   13|  ap_memory |  fm_input_10_V |     array    |
|fm_input_10_V_ce0        | out |    1|  ap_memory |  fm_input_10_V |     array    |
|fm_input_10_V_q0         |  in |   13|  ap_memory |  fm_input_10_V |     array    |
|fm_input_11_V_address0   | out |   13|  ap_memory |  fm_input_11_V |     array    |
|fm_input_11_V_ce0        | out |    1|  ap_memory |  fm_input_11_V |     array    |
|fm_input_11_V_q0         |  in |   13|  ap_memory |  fm_input_11_V |     array    |
|fm_input_12_V_address0   | out |   13|  ap_memory |  fm_input_12_V |     array    |
|fm_input_12_V_ce0        | out |    1|  ap_memory |  fm_input_12_V |     array    |
|fm_input_12_V_q0         |  in |   13|  ap_memory |  fm_input_12_V |     array    |
|fm_input_13_V_address0   | out |   13|  ap_memory |  fm_input_13_V |     array    |
|fm_input_13_V_ce0        | out |    1|  ap_memory |  fm_input_13_V |     array    |
|fm_input_13_V_q0         |  in |   13|  ap_memory |  fm_input_13_V |     array    |
|fm_input_14_V_address0   | out |   13|  ap_memory |  fm_input_14_V |     array    |
|fm_input_14_V_ce0        | out |    1|  ap_memory |  fm_input_14_V |     array    |
|fm_input_14_V_q0         |  in |   13|  ap_memory |  fm_input_14_V |     array    |
|fm_input_15_V_address0   | out |   13|  ap_memory |  fm_input_15_V |     array    |
|fm_input_15_V_ce0        | out |    1|  ap_memory |  fm_input_15_V |     array    |
|fm_input_15_V_q0         |  in |   13|  ap_memory |  fm_input_15_V |     array    |
|fm_output_0_V_address0   | out |   13|  ap_memory |  fm_output_0_V |     array    |
|fm_output_0_V_ce0        | out |    1|  ap_memory |  fm_output_0_V |     array    |
|fm_output_0_V_we0        | out |    1|  ap_memory |  fm_output_0_V |     array    |
|fm_output_0_V_d0         | out |   13|  ap_memory |  fm_output_0_V |     array    |
|fm_output_0_V_address1   | out |   13|  ap_memory |  fm_output_0_V |     array    |
|fm_output_0_V_ce1        | out |    1|  ap_memory |  fm_output_0_V |     array    |
|fm_output_0_V_we1        | out |    1|  ap_memory |  fm_output_0_V |     array    |
|fm_output_0_V_d1         | out |   13|  ap_memory |  fm_output_0_V |     array    |
|fm_output_1_V_address0   | out |   13|  ap_memory |  fm_output_1_V |     array    |
|fm_output_1_V_ce0        | out |    1|  ap_memory |  fm_output_1_V |     array    |
|fm_output_1_V_we0        | out |    1|  ap_memory |  fm_output_1_V |     array    |
|fm_output_1_V_d0         | out |   13|  ap_memory |  fm_output_1_V |     array    |
|fm_output_1_V_address1   | out |   13|  ap_memory |  fm_output_1_V |     array    |
|fm_output_1_V_ce1        | out |    1|  ap_memory |  fm_output_1_V |     array    |
|fm_output_1_V_we1        | out |    1|  ap_memory |  fm_output_1_V |     array    |
|fm_output_1_V_d1         | out |   13|  ap_memory |  fm_output_1_V |     array    |
|fm_output_2_V_address0   | out |   13|  ap_memory |  fm_output_2_V |     array    |
|fm_output_2_V_ce0        | out |    1|  ap_memory |  fm_output_2_V |     array    |
|fm_output_2_V_we0        | out |    1|  ap_memory |  fm_output_2_V |     array    |
|fm_output_2_V_d0         | out |   13|  ap_memory |  fm_output_2_V |     array    |
|fm_output_2_V_address1   | out |   13|  ap_memory |  fm_output_2_V |     array    |
|fm_output_2_V_ce1        | out |    1|  ap_memory |  fm_output_2_V |     array    |
|fm_output_2_V_we1        | out |    1|  ap_memory |  fm_output_2_V |     array    |
|fm_output_2_V_d1         | out |   13|  ap_memory |  fm_output_2_V |     array    |
|fm_output_3_V_address0   | out |   13|  ap_memory |  fm_output_3_V |     array    |
|fm_output_3_V_ce0        | out |    1|  ap_memory |  fm_output_3_V |     array    |
|fm_output_3_V_we0        | out |    1|  ap_memory |  fm_output_3_V |     array    |
|fm_output_3_V_d0         | out |   13|  ap_memory |  fm_output_3_V |     array    |
|fm_output_3_V_address1   | out |   13|  ap_memory |  fm_output_3_V |     array    |
|fm_output_3_V_ce1        | out |    1|  ap_memory |  fm_output_3_V |     array    |
|fm_output_3_V_we1        | out |    1|  ap_memory |  fm_output_3_V |     array    |
|fm_output_3_V_d1         | out |   13|  ap_memory |  fm_output_3_V |     array    |
|fm_output_4_V_address0   | out |   13|  ap_memory |  fm_output_4_V |     array    |
|fm_output_4_V_ce0        | out |    1|  ap_memory |  fm_output_4_V |     array    |
|fm_output_4_V_we0        | out |    1|  ap_memory |  fm_output_4_V |     array    |
|fm_output_4_V_d0         | out |   13|  ap_memory |  fm_output_4_V |     array    |
|fm_output_4_V_address1   | out |   13|  ap_memory |  fm_output_4_V |     array    |
|fm_output_4_V_ce1        | out |    1|  ap_memory |  fm_output_4_V |     array    |
|fm_output_4_V_we1        | out |    1|  ap_memory |  fm_output_4_V |     array    |
|fm_output_4_V_d1         | out |   13|  ap_memory |  fm_output_4_V |     array    |
|fm_output_5_V_address0   | out |   13|  ap_memory |  fm_output_5_V |     array    |
|fm_output_5_V_ce0        | out |    1|  ap_memory |  fm_output_5_V |     array    |
|fm_output_5_V_we0        | out |    1|  ap_memory |  fm_output_5_V |     array    |
|fm_output_5_V_d0         | out |   13|  ap_memory |  fm_output_5_V |     array    |
|fm_output_5_V_address1   | out |   13|  ap_memory |  fm_output_5_V |     array    |
|fm_output_5_V_ce1        | out |    1|  ap_memory |  fm_output_5_V |     array    |
|fm_output_5_V_we1        | out |    1|  ap_memory |  fm_output_5_V |     array    |
|fm_output_5_V_d1         | out |   13|  ap_memory |  fm_output_5_V |     array    |
|fm_output_6_V_address0   | out |   13|  ap_memory |  fm_output_6_V |     array    |
|fm_output_6_V_ce0        | out |    1|  ap_memory |  fm_output_6_V |     array    |
|fm_output_6_V_we0        | out |    1|  ap_memory |  fm_output_6_V |     array    |
|fm_output_6_V_d0         | out |   13|  ap_memory |  fm_output_6_V |     array    |
|fm_output_6_V_address1   | out |   13|  ap_memory |  fm_output_6_V |     array    |
|fm_output_6_V_ce1        | out |    1|  ap_memory |  fm_output_6_V |     array    |
|fm_output_6_V_we1        | out |    1|  ap_memory |  fm_output_6_V |     array    |
|fm_output_6_V_d1         | out |   13|  ap_memory |  fm_output_6_V |     array    |
|fm_output_7_V_address0   | out |   13|  ap_memory |  fm_output_7_V |     array    |
|fm_output_7_V_ce0        | out |    1|  ap_memory |  fm_output_7_V |     array    |
|fm_output_7_V_we0        | out |    1|  ap_memory |  fm_output_7_V |     array    |
|fm_output_7_V_d0         | out |   13|  ap_memory |  fm_output_7_V |     array    |
|fm_output_7_V_address1   | out |   13|  ap_memory |  fm_output_7_V |     array    |
|fm_output_7_V_ce1        | out |    1|  ap_memory |  fm_output_7_V |     array    |
|fm_output_7_V_we1        | out |    1|  ap_memory |  fm_output_7_V |     array    |
|fm_output_7_V_d1         | out |   13|  ap_memory |  fm_output_7_V |     array    |
|fm_output_8_V_address0   | out |   13|  ap_memory |  fm_output_8_V |     array    |
|fm_output_8_V_ce0        | out |    1|  ap_memory |  fm_output_8_V |     array    |
|fm_output_8_V_we0        | out |    1|  ap_memory |  fm_output_8_V |     array    |
|fm_output_8_V_d0         | out |   13|  ap_memory |  fm_output_8_V |     array    |
|fm_output_8_V_address1   | out |   13|  ap_memory |  fm_output_8_V |     array    |
|fm_output_8_V_ce1        | out |    1|  ap_memory |  fm_output_8_V |     array    |
|fm_output_8_V_we1        | out |    1|  ap_memory |  fm_output_8_V |     array    |
|fm_output_8_V_d1         | out |   13|  ap_memory |  fm_output_8_V |     array    |
|fm_output_9_V_address0   | out |   13|  ap_memory |  fm_output_9_V |     array    |
|fm_output_9_V_ce0        | out |    1|  ap_memory |  fm_output_9_V |     array    |
|fm_output_9_V_we0        | out |    1|  ap_memory |  fm_output_9_V |     array    |
|fm_output_9_V_d0         | out |   13|  ap_memory |  fm_output_9_V |     array    |
|fm_output_9_V_address1   | out |   13|  ap_memory |  fm_output_9_V |     array    |
|fm_output_9_V_ce1        | out |    1|  ap_memory |  fm_output_9_V |     array    |
|fm_output_9_V_we1        | out |    1|  ap_memory |  fm_output_9_V |     array    |
|fm_output_9_V_d1         | out |   13|  ap_memory |  fm_output_9_V |     array    |
|fm_output_10_V_address0  | out |   13|  ap_memory | fm_output_10_V |     array    |
|fm_output_10_V_ce0       | out |    1|  ap_memory | fm_output_10_V |     array    |
|fm_output_10_V_we0       | out |    1|  ap_memory | fm_output_10_V |     array    |
|fm_output_10_V_d0        | out |   13|  ap_memory | fm_output_10_V |     array    |
|fm_output_10_V_address1  | out |   13|  ap_memory | fm_output_10_V |     array    |
|fm_output_10_V_ce1       | out |    1|  ap_memory | fm_output_10_V |     array    |
|fm_output_10_V_we1       | out |    1|  ap_memory | fm_output_10_V |     array    |
|fm_output_10_V_d1        | out |   13|  ap_memory | fm_output_10_V |     array    |
|fm_output_11_V_address0  | out |   13|  ap_memory | fm_output_11_V |     array    |
|fm_output_11_V_ce0       | out |    1|  ap_memory | fm_output_11_V |     array    |
|fm_output_11_V_we0       | out |    1|  ap_memory | fm_output_11_V |     array    |
|fm_output_11_V_d0        | out |   13|  ap_memory | fm_output_11_V |     array    |
|fm_output_11_V_address1  | out |   13|  ap_memory | fm_output_11_V |     array    |
|fm_output_11_V_ce1       | out |    1|  ap_memory | fm_output_11_V |     array    |
|fm_output_11_V_we1       | out |    1|  ap_memory | fm_output_11_V |     array    |
|fm_output_11_V_d1        | out |   13|  ap_memory | fm_output_11_V |     array    |
|fm_output_12_V_address0  | out |   13|  ap_memory | fm_output_12_V |     array    |
|fm_output_12_V_ce0       | out |    1|  ap_memory | fm_output_12_V |     array    |
|fm_output_12_V_we0       | out |    1|  ap_memory | fm_output_12_V |     array    |
|fm_output_12_V_d0        | out |   13|  ap_memory | fm_output_12_V |     array    |
|fm_output_12_V_address1  | out |   13|  ap_memory | fm_output_12_V |     array    |
|fm_output_12_V_ce1       | out |    1|  ap_memory | fm_output_12_V |     array    |
|fm_output_12_V_we1       | out |    1|  ap_memory | fm_output_12_V |     array    |
|fm_output_12_V_d1        | out |   13|  ap_memory | fm_output_12_V |     array    |
|fm_output_13_V_address0  | out |   13|  ap_memory | fm_output_13_V |     array    |
|fm_output_13_V_ce0       | out |    1|  ap_memory | fm_output_13_V |     array    |
|fm_output_13_V_we0       | out |    1|  ap_memory | fm_output_13_V |     array    |
|fm_output_13_V_d0        | out |   13|  ap_memory | fm_output_13_V |     array    |
|fm_output_13_V_address1  | out |   13|  ap_memory | fm_output_13_V |     array    |
|fm_output_13_V_ce1       | out |    1|  ap_memory | fm_output_13_V |     array    |
|fm_output_13_V_we1       | out |    1|  ap_memory | fm_output_13_V |     array    |
|fm_output_13_V_d1        | out |   13|  ap_memory | fm_output_13_V |     array    |
|fm_output_14_V_address0  | out |   13|  ap_memory | fm_output_14_V |     array    |
|fm_output_14_V_ce0       | out |    1|  ap_memory | fm_output_14_V |     array    |
|fm_output_14_V_we0       | out |    1|  ap_memory | fm_output_14_V |     array    |
|fm_output_14_V_d0        | out |   13|  ap_memory | fm_output_14_V |     array    |
|fm_output_14_V_address1  | out |   13|  ap_memory | fm_output_14_V |     array    |
|fm_output_14_V_ce1       | out |    1|  ap_memory | fm_output_14_V |     array    |
|fm_output_14_V_we1       | out |    1|  ap_memory | fm_output_14_V |     array    |
|fm_output_14_V_d1        | out |   13|  ap_memory | fm_output_14_V |     array    |
|fm_output_15_V_address0  | out |   13|  ap_memory | fm_output_15_V |     array    |
|fm_output_15_V_ce0       | out |    1|  ap_memory | fm_output_15_V |     array    |
|fm_output_15_V_we0       | out |    1|  ap_memory | fm_output_15_V |     array    |
|fm_output_15_V_d0        | out |   13|  ap_memory | fm_output_15_V |     array    |
|fm_output_15_V_address1  | out |   13|  ap_memory | fm_output_15_V |     array    |
|fm_output_15_V_ce1       | out |    1|  ap_memory | fm_output_15_V |     array    |
|fm_output_15_V_we1       | out |    1|  ap_memory | fm_output_15_V |     array    |
|fm_output_15_V_d1        | out |   13|  ap_memory | fm_output_15_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

