/*
 * ARM Cortex-M3 CPU emulator — instruction execution engine
 */
#include "arm_cpu.h"
#include "arm_decode.h"
#include "arm_config.h"
#include "arm_nvic.h"
#include "arm_trustzone.h"
#include "arm_jit.h"

/* Defined below, next to the JIT dispatcher; declared here because
 * arm_cpu_destroy/arm_cpu_reset appear earlier in the file. */
void arm_jit_flush(arm_cpu_t *cpu);
#include "gdb_stub.h"
#include <stdlib.h>
#include <string.h>
#include <stdio.h>
#include <sys/resource.h>

uint64_t arm_wfi_total, arm_wfi_pending, arm_wfi_skipped, arm_wfi_blocked, arm_wfi_noirq;

/* Multi-address PC watch: ARM_PC_WATCH="0xaaa,0xbbb,...".  Counts hits + first/
 * last cycle per address, dumped at exit.  Diagnostic only. */
#define ARM_PCW_MAX 12
uint32_t arm_pcw_addr[ARM_PCW_MAX]; uint64_t arm_pcw_n[ARM_PCW_MAX];
int64_t arm_pcw_first[ARM_PCW_MAX], arm_pcw_last[ARM_PCW_MAX]; int arm_pcw_count = -1;
void arm_pcw_init(void) {
    arm_pcw_count = 0;
    char *w = getenv("ARM_PC_WATCH"); if (!w) return;
    char buf[256]; snprintf(buf, sizeof buf, "%s", w);
    for (char *t = strtok(buf, ","); t && arm_pcw_count < ARM_PCW_MAX; t = strtok(NULL, ","))
        arm_pcw_addr[arm_pcw_count++] = (uint32_t)strtoul(t, 0, 16);
}
/* Memory-change watch: ARM_MEM_WATCH="0xaddr" logs every change of the byte at
 * that address with the writing PC.  Diagnostic only. */
uint32_t arm_memw_addr; int arm_memw_last = -1;
uint32_t arm_zt_kernel; int arm_zt_done;
__attribute__((destructor,used)) static void arm_pcw_dump(void) {
    for (int i = 0; i < arm_pcw_count; i++)
        fprintf(stderr, "PC-WATCH 0x%08x: hits=%llu first=%lld last=%lld\n",
            arm_pcw_addr[i], (unsigned long long)arm_pcw_n[i],
            (long long)arm_pcw_first[i], (long long)arm_pcw_last[i]);
}
__attribute__((destructor,used)) static void arm_wfi_dump(void) {
    if (!getenv("ARM_WFI_STATS")) return;
    fprintf(stderr, "WFI-STATS: total=%llu pending=%llu skipped=%llu blocked=%llu noirq=%llu\n",
        (unsigned long long)arm_wfi_total,
        (unsigned long long)arm_wfi_pending,
        (unsigned long long)arm_wfi_skipped,
        (unsigned long long)arm_wfi_blocked,
        (unsigned long long)arm_wfi_noirq);
}

/* --- Memory access helpers --- */

/*
 * The reference lookup: full linear scan, smallest containing region wins,
 * first-registered breaks size ties (strict `<`).  The overlap rule is
 * load-bearing for exactly one pair in the tree — NVIC 0xE000E000/0x1000
 * contains SysTick 0xE000E010/0x10 — but it is the semantic contract every
 * peripheral was registered against, so the fast path below must reproduce
 * it bit for bit.  Kept (a) as the fallback when the page table cannot
 * represent a region set, and (b) as the oracle for ARM_IO_XCHECK.
 */
static arm_io_region_t *find_io_region_linear(arm_cpu_t *cpu, uint32_t addr) {
    arm_io_region_t *best = NULL;
    for (int i = 0; i < cpu->num_io_regions; i++) {
        arm_io_region_t *r = &cpu->io_regions[i];
        if (addr >= r->base && addr < r->base + r->size) {
            if (!best || r->size < best->size)
                best = r;
        }
    }
    return best;
}

/*
 * Hot-path lookup: open-addressed hash on the 4 KB page number.
 *
 * The linear scan above was ~7% of runtime on Contiki-NG/cc2538 (profiled,
 * arm-performance-plan.md §5.13.3): it has no early exit — smallest-wins
 * forces a full walk of 17-27 regions on every MMIO access.  Nearly every
 * region an SoC registers is one 0x1000 page on a 0x1000 boundary, so a
 * page-keyed table resolves almost every access in one probe; the chain
 * (sorted by (size, registration index) at build time) carries the one
 * overlap and any sub-page windows, and its first containing entry is by
 * construction the linear scan's winner.
 *
 * A page miss returning NULL is correct, not approximate: any region
 * containing `addr` covers `addr`'s page and is therefore in that page's
 * chain.  ARM_IO_XCHECK=1 runs both lookups and aborts on any disagreement.
 */
static inline arm_io_region_t *find_io_region_fast(arm_cpu_t *cpu, uint32_t addr) {
    uint32_t page = addr >> 12;
    uint32_t h = (page * 2654435761u) >> 25;    /* Knuth; top 7 bits -> 0..127 */
    for (;;) {
        arm_io_page_t *e = &cpu->io_page_map[h & (ARM_IO_PAGE_SLOTS - 1)];
        if (e->n == 0) return NULL;             /* empty slot: page unmapped */
        if (e->page == page) {
            for (int i = 0; i < e->n; i++) {
                arm_io_region_t *r = &cpu->io_regions[e->idx[i]];
                if (addr - r->base < r->size)   /* unsigned: base<=addr<end */
                    return r;
            }
            return NULL;                        /* sub-page hole */
        }
        h++;
    }
}

static arm_io_region_t *find_io_region(arm_cpu_t *cpu, uint32_t addr) {
    static int xcheck = -1;
    if (__builtin_expect(xcheck == -1, 0))
        xcheck = getenv("ARM_IO_XCHECK") ? 1 : 0;

    arm_io_region_t *r = cpu->io_page_map_fallback
                       ? find_io_region_linear(cpu, addr)
                       : find_io_region_fast(cpu, addr);

    if (__builtin_expect(xcheck, 0)) {
        arm_io_region_t *ref = find_io_region_linear(cpu, addr);
        if (r != ref) {
            fprintf(stderr,
                    "ARM_IO_XCHECK: addr=0x%08x fast=%p (base=0x%08x) "
                    "linear=%p (base=0x%08x)\n", addr,
                    (void *)r,   r   ? r->base   : 0,
                    (void *)ref, ref ? ref->base : 0);
            abort();
        }
    }
    return r;
}

/* Diagnostic (ARM_MMIO_TRACE=1): log the FIRST access to each unmapped
 * peripheral page.  Surfaces exactly which peripheral a new firmware needs
 * that the SoC model is missing — e.g. bringing up Zephyr on the nRF.
 * Behaviour-neutral: only emits under the env var. */
static void trace_unmapped_mmio(uint32_t addr, int is_write, uint32_t val) {
    static int enabled = -1;
    if (enabled == -1) enabled = getenv("ARM_MMIO_TRACE") ? 1 : 0;
    if (!enabled) return;
    if (addr < 0x40000000u || addr >= 0x60000000u) return;  /* APB/AHB only */
    static uint32_t seen[256];
    static int nseen = 0;
    uint32_t page = addr & ~0xFFFu;
    for (int i = 0; i < nseen; i++) if (seen[i] == page) return;
    if (nseen < 256) seen[nseen++] = page;
    if (is_write)
        fprintf(stderr, "[mmio] UNMAPPED W 0x%08x = 0x%08x (page 0x%08x)\n",
                addr, val, page);
    else
        fprintf(stderr, "[mmio] UNMAPPED R 0x%08x (page 0x%08x)\n", addr, page);
}

/* IO dispatch entry: resolve the peripheral region for an address.
 *
 * On SoCs with a Non-secure peripheral alias (nRF54L15: 0x4xxx_xxxx is the
 * NS view of 0x5xxx_xxxx) every peripheral is registered once at its Secure
 * base, and a 0x4 access is folded onto it here. The handler then sees the
 * canonical 0x5 address, so `addr - BASE` offset arithmetic is unchanged.
 * `io_txn_ns` records which alias was used: that is the *transaction*
 * security the SPU sees on the bus (independent of the core's state), which
 * the GRTC's per-CC/SYSCOUNTER-view FEATURE checks consult. One
 * predicted-false branch for every other SoC; SRAM/flash never come here. */
static inline arm_io_region_t *io_lookup(arm_cpu_t *cpu, uint32_t *addr) {
    uint32_t a = *addr;
    if (__builtin_expect(cpu->io_ns_alias, 0)) {
        bool ns = (a >> 28) == 4;
        cpu->io_txn_ns = ns;
        if (ns) { a |= 0x10000000u; *addr = a; }
    }
    return find_io_region(cpu, a);
}

uint32_t arm_read32(arm_cpu_t *cpu, uint32_t addr) {
    addr &= ~3u;
    if (cpu->rom && addr < cpu->rom_size) {
        return cpu->rom[addr] | (cpu->rom[addr+1]<<8) |
               (cpu->rom[addr+2]<<16) | (cpu->rom[addr+3]<<24);
    }
    if (addr >= cpu->flash_base && addr < cpu->flash_end) {
        uint32_t off = addr - cpu->flash_base;
        return cpu->flash[off] | (cpu->flash[off+1]<<8) |
               (cpu->flash[off+2]<<16) | (cpu->flash[off+3]<<24);
    }
    if (addr >= cpu->sram_base && addr < cpu->sram_end) {
        uint32_t off = addr - cpu->sram_base;
        return cpu->sram[off] | (cpu->sram[off+1]<<8) |
               (cpu->sram[off+2]<<16) | (cpu->sram[off+3]<<24);
    }
    /* Bit-band alias for peripheral region */
    if (addr >= ARM_BITBAND_BASE && addr < ARM_BITBAND_BASE + 0x02000000) {
        uint32_t bb_off = addr - ARM_BITBAND_BASE;
        uint32_t base_addr = ARM_IO_BASE + (bb_off >> 5) * 4;
        int bit = (bb_off >> 2) & 0x1F;
        uint32_t val = arm_read32(cpu, base_addr);
        return (val >> bit) & 1;
    }
    arm_io_region_t *r = io_lookup(cpu, &addr);
    if (r) return r->read(r->user_data, addr);
    trace_unmapped_mmio(addr, 0, 0);
    return 0;
}

/* Old unaligned functions removed — replaced by mem_*_unaligned inline fast-paths below */

/* --- Fast-path inline memory access for interpreter hot loop ---
 * These check SRAM first (most common data target), then flash,
 * then fall back to the public functions for IO/ROM/bitband. */

/* TrustZone-M data-access enforcement gate. The common case — no security
 * extension, or executing Secure — is a single predicted-true branch with no
 * added cost. When a Non-secure access is refused by the attribution unit it
 * records a SecureFault and returns true; the caller then suppresses the
 * access (read yields 0, write is dropped) until the secure exception model
 * (Step 4) takes the pending fault. Dormant until Non-secure execution exists
 * (Step 3), so it changes no current behaviour. */
static inline bool arm_tz_blocks(arm_cpu_t *cpu, uint32_t addr) {
    if (__builtin_expect(!cpu->tz_enabled || cpu->secure, 1))
        return false;
    if (arm_mem_access_permitted(cpu, addr))
        return false;
    arm_record_secure_fault(cpu, addr);
    return true;
}

static inline uint32_t mem_read32(arm_cpu_t *cpu, uint32_t addr) {
    addr &= ~3u;
    if (arm_tz_blocks(cpu, addr)) return 0;
    if (__builtin_expect(addr >= cpu->sram_base && addr < cpu->sram_end, 1)) {
        uint32_t off = addr - cpu->sram_base;
        return cpu->sram[off] | (cpu->sram[off+1]<<8) |
               (cpu->sram[off+2]<<16) | (cpu->sram[off+3]<<24);
    }
    if (addr >= cpu->flash_base && addr < cpu->flash_end) {
        uint32_t off = addr - cpu->flash_base;
        return cpu->flash[off] | (cpu->flash[off+1]<<8) |
               (cpu->flash[off+2]<<16) | (cpu->flash[off+3]<<24);
    }
    return arm_read32(cpu, addr);
}

static inline uint16_t mem_read16(arm_cpu_t *cpu, uint32_t addr) {
    addr &= ~1u;
    if (arm_tz_blocks(cpu, addr)) return 0;
    if (__builtin_expect(addr >= cpu->sram_base && addr < cpu->sram_end, 1)) {
        uint32_t off = addr - cpu->sram_base;
        return cpu->sram[off] | (cpu->sram[off+1]<<8);
    }
    if (addr >= cpu->flash_base && addr < cpu->flash_end) {
        uint32_t off = addr - cpu->flash_base;
        return cpu->flash[off] | (cpu->flash[off+1]<<8);
    }
    return arm_read16(cpu, addr);
}

static inline uint8_t mem_read8(arm_cpu_t *cpu, uint32_t addr) {
    if (arm_tz_blocks(cpu, addr)) return 0;
    if (__builtin_expect(addr >= cpu->sram_base && addr < cpu->sram_end, 1))
        return cpu->sram[addr - cpu->sram_base];
    if (addr >= cpu->flash_base && addr < cpu->flash_end)
        return cpu->flash[addr - cpu->flash_base];
    return arm_read8(cpu, addr);
}

static inline void mem_write32(arm_cpu_t *cpu, uint32_t addr, uint32_t val) {
    addr &= ~3u;
    if (arm_tz_blocks(cpu, addr)) return;
    if (__builtin_expect(addr >= cpu->sram_base && addr < cpu->sram_end, 1)) {
        uint32_t off = addr - cpu->sram_base;
        cpu->sram[off]   = val & 0xFF;
        cpu->sram[off+1] = (val >> 8) & 0xFF;
        cpu->sram[off+2] = (val >> 16) & 0xFF;
        cpu->sram[off+3] = (val >> 24) & 0xFF;
        return;
    }
    arm_write32(cpu, addr, val);
}

static inline void mem_write16(arm_cpu_t *cpu, uint32_t addr, uint16_t val) {
    addr &= ~1u;
    if (arm_tz_blocks(cpu, addr)) return;
    if (__builtin_expect(addr >= cpu->sram_base && addr < cpu->sram_end, 1)) {
        uint32_t off = addr - cpu->sram_base;
        cpu->sram[off]   = val & 0xFF;
        cpu->sram[off+1] = (val >> 8) & 0xFF;
        return;
    }
    arm_write16(cpu, addr, val);
}

static inline void mem_write8(arm_cpu_t *cpu, uint32_t addr, uint8_t val) {
    if (arm_tz_blocks(cpu, addr)) return;
    if (__builtin_expect(addr >= cpu->sram_base && addr < cpu->sram_end, 1)) {
        cpu->sram[addr - cpu->sram_base] = val;
        return;
    }
    arm_write8(cpu, addr, val);
}

static inline uint32_t mem_read32_unaligned(arm_cpu_t *cpu, uint32_t addr) {
    if (__builtin_expect((addr & 3) == 0, 1))
        return mem_read32(cpu, addr);
    return mem_read8(cpu, addr) | ((uint32_t)mem_read8(cpu, addr+1) << 8) |
           ((uint32_t)mem_read8(cpu, addr+2) << 16) | ((uint32_t)mem_read8(cpu, addr+3) << 24);
}

static inline void mem_write32_unaligned(arm_cpu_t *cpu, uint32_t addr, uint32_t val) {
    if (__builtin_expect((addr & 3) == 0, 1)) {
        mem_write32(cpu, addr, val);
        return;
    }
    mem_write8(cpu, addr, val & 0xFF);
    mem_write8(cpu, addr+1, (val >> 8) & 0xFF);
    mem_write8(cpu, addr+2, (val >> 16) & 0xFF);
    mem_write8(cpu, addr+3, (val >> 24) & 0xFF);
}

static inline uint16_t mem_read16_unaligned(arm_cpu_t *cpu, uint32_t addr) {
    if (__builtin_expect((addr & 1) == 0, 1))
        return mem_read16(cpu, addr);
    return mem_read8(cpu, addr) | ((uint16_t)mem_read8(cpu, addr+1) << 8);
}

static inline void mem_write16_unaligned(arm_cpu_t *cpu, uint32_t addr, uint16_t val) {
    if (__builtin_expect((addr & 1) == 0, 1)) {
        mem_write16(cpu, addr, val);
        return;
    }
    mem_write8(cpu, addr, val & 0xFF);
    mem_write8(cpu, addr+1, (val >> 8) & 0xFF);
}

uint16_t arm_read16(arm_cpu_t *cpu, uint32_t addr) {
    addr &= ~1u;
    if (cpu->rom && addr < cpu->rom_size) {
        return cpu->rom[addr] | (cpu->rom[addr+1]<<8);
    }
    if (addr >= cpu->flash_base && addr < cpu->flash_end) {
        uint32_t off = addr - cpu->flash_base;
        return cpu->flash[off] | (cpu->flash[off+1]<<8);
    }
    if (addr >= cpu->sram_base && addr < cpu->sram_end) {
        uint32_t off = addr - cpu->sram_base;
        return cpu->sram[off] | (cpu->sram[off+1]<<8);
    }
    arm_io_region_t *r = io_lookup(cpu, &addr);
    if (r) return (uint16_t)r->read(r->user_data, addr);
    return 0;
}

uint8_t arm_read8(arm_cpu_t *cpu, uint32_t addr) {
    if (cpu->rom && addr < cpu->rom_size) return cpu->rom[addr];
    if (addr >= cpu->flash_base && addr < cpu->flash_end)
        return cpu->flash[addr - cpu->flash_base];
    if (addr >= cpu->sram_base && addr < cpu->sram_end)
        return cpu->sram[addr - cpu->sram_base];
    arm_io_region_t *r = io_lookup(cpu, &addr);
    if (r) return (uint8_t)r->read(r->user_data, addr);
    return 0;
}

/* ARM_WATCH=0xADDR — log every 32-bit write to that SRAM word (PC+LR). */
static uint32_t arm_watch_addr = (uint32_t)-1;
static uint32_t arm_get_watch_addr(void) {
    if (arm_watch_addr == (uint32_t)-1) {
        const char *e = getenv("ARM_WATCH");
        arm_watch_addr = e ? (uint32_t)strtoul(e, NULL, 0) : 0;
    }
    return arm_watch_addr;
}

void arm_write32(arm_cpu_t *cpu, uint32_t addr, uint32_t val) {
    addr &= ~3u;
    if (__builtin_expect(arm_get_watch_addr() != 0, 0) && addr == arm_watch_addr)
        fprintf(stderr, "[watch] *0x%08x = 0x%08x  pc=0x%08x lr=0x%08x\n",
                addr, val, cpu->reg[ARM_PC], cpu->reg[ARM_LR]);
    if (addr >= cpu->sram_base && addr < cpu->sram_end) {
        uint32_t off = addr - cpu->sram_base;
        cpu->sram[off]   = val & 0xFF;
        cpu->sram[off+1] = (val >> 8) & 0xFF;
        cpu->sram[off+2] = (val >> 16) & 0xFF;
        cpu->sram[off+3] = (val >> 24) & 0xFF;
        return;
    }
    if (addr >= cpu->flash_base && addr < cpu->flash_end) {
        /* Flash is treated as read-only.  Real nrf MCUs require an
         * NVMC/RRAMC unlock before flash writes; csim doesn't model
         * the flash controller, and stray writes through wild pointers
         * (r3=0 in an early-boot ISR) would otherwise corrupt the
         * firmware image and cause unrecoverable PC jumps. */
        return;
    }
    if (cpu->rom && addr < cpu->rom_size) return; /* ROM is read-only */
    /* Bit-band alias for peripheral region */
    if (addr >= ARM_BITBAND_BASE && addr < ARM_BITBAND_BASE + 0x02000000) {
        uint32_t bb_off = addr - ARM_BITBAND_BASE;
        uint32_t base_addr = ARM_IO_BASE + (bb_off >> 5) * 4;
        int bit = (bb_off >> 2) & 0x1F;
        uint32_t old = arm_read32(cpu, base_addr);
        if (val & 1)
            arm_write32(cpu, base_addr, old | (1u << bit));
        else
            arm_write32(cpu, base_addr, old & ~(1u << bit));
        return;
    }
    arm_io_region_t *r = io_lookup(cpu, &addr);
    if (r) r->write(r->user_data, addr, val);
    else trace_unmapped_mmio(addr, 1, val);
}

void arm_write16(arm_cpu_t *cpu, uint32_t addr, uint16_t val) {
    addr &= ~1u;
    if (addr >= cpu->sram_base && addr < cpu->sram_end) {
        uint32_t off = addr - cpu->sram_base;
        cpu->sram[off]   = val & 0xFF;
        cpu->sram[off+1] = (val >> 8) & 0xFF;
        return;
    }
    if (addr >= cpu->flash_base && addr < cpu->flash_end) return;
    arm_io_region_t *r = io_lookup(cpu, &addr);
    if (r) r->write(r->user_data, addr, val);
    else trace_unmapped_mmio(addr, 1, val);
}

void arm_write8(arm_cpu_t *cpu, uint32_t addr, uint8_t val) {
    if (addr >= cpu->sram_base && addr < cpu->sram_end) {
        uint32_t off = addr - cpu->sram_base;
        cpu->sram[off] = val;
        return;
    }
    if (addr >= cpu->flash_base && addr < cpu->flash_end) return;
    arm_io_region_t *r = io_lookup(cpu, &addr);
    if (r) r->write(r->user_data, addr, val);
    else trace_unmapped_mmio(addr, 1, val);
}

/* --- Inline fetch helpers --- */

static inline uint16_t fetch16(arm_cpu_t *cpu, uint32_t addr) {
    if (addr >= cpu->flash_base && addr < cpu->flash_end) {
        uint32_t off = addr - cpu->flash_base;
        return cpu->flash[off] | (cpu->flash[off+1] << 8);
    }
    if (cpu->rom && addr < cpu->rom_size)
        return cpu->rom[addr] | (cpu->rom[addr+1] << 8);
    if (addr >= cpu->sram_base && addr < cpu->sram_end) {
        uint32_t off = addr - cpu->sram_base;
        return cpu->sram[off] | (cpu->sram[off+1] << 8);
    }
    return arm_read16(cpu, addr);
}

/* --- Lifecycle --- */

void arm_cpu_init(arm_cpu_t *cpu, const arm_config_t *config) {
    memset(cpu, 0, sizeof(*cpu));
    cpu->config = config;
    cpu->gdb_stub = NULL;

    /* Cache memory layout from config — used by every load/store hot path. */
    cpu->flash_base   = config->flash_base;
    cpu->flash_end    = config->flash_base + config->flash_size;
    cpu->sram_base    = config->sram_base;
    cpu->sram_end     = config->sram_base + config->sram_size;
    cpu->rom_size     = config->rom_size;
    cpu->vtor_default = config->vtor_default;
    cpu->tz_enabled   = config->has_trustzone;  /* ARMv8-M security extension */
    cpu->io_ns_alias  = config->periph_ns_alias;
    cpu->cpuid        = config->cpuid;

    cpu->flash = (uint8_t *)calloc(config->flash_size, 1);

    /* JIT block cache.  Fixed-size and direct-mapped with a start_pc tag —
     * see include/arm/arm_jit.h for why it isn't a slot per flash address. */
    cpu->jit_cache = NULL; cpu->jit_exec_count = NULL; cpu->jit_cache_size = 0;
    cpu->jit_threshold = 50; cpu->jit_verify = 0;
    cpu->jit_blocks_run = 0; cpu->jit_insns_run = 0;
#ifdef HAVE_LIGHTNING
    {
        const char *e = getenv("CSIM_ARM_JIT");
        if (!e || atoi(e) != 0) {
            csim_lightning_init();
            cpu->jit_cache = (void **)calloc(ARM_JIT_CACHE_SLOTS, sizeof(void *));
            cpu->jit_exec_count =
                (int32_t *)calloc(ARM_JIT_CACHE_SLOTS, sizeof(int32_t));
            if (cpu->jit_cache && cpu->jit_exec_count) {
                cpu->jit_cache_size = ARM_JIT_CACHE_SLOTS;
            } else {
                free(cpu->jit_cache); free(cpu->jit_exec_count);
                cpu->jit_cache = NULL; cpu->jit_exec_count = NULL;
            }
        }
        e = getenv("CSIM_ARM_JIT_THRESHOLD");
        if (e) cpu->jit_threshold = atoi(e);
        e = getenv("CSIM_ARM_JIT_VERIFY");
        cpu->jit_verify = (e && atoi(e) != 0);
    }
#endif
    cpu->sram  = (uint8_t *)calloc(config->sram_size,  1);
    cpu->rom   = (config->rom_size > 0) ? (uint8_t *)calloc(config->rom_size, 1) : NULL;

    cpu->next_event_cycle = INT64_MAX;
    cpu->cycle_limit = INT64_MAX;
    cpu->last_execute_us = -1;
    cpu->last_micros_cycles = 0;
    cpu->last_micros_delta = 0;
    cpu->micro_clock_ready = false;
    cpu->step_cycle_remainder = 0.0;
    cpu->cpu_freq_hz = config->default_cpu_freq;
    cpu->interrupts_enabled = true;

    /* CC2538-specific ROM utility table — only present when the SoC has
     * an emulated ROM region (cc2538_config). nRF52840 and other ROM-less
     * SoCs skip this entirely; firmware that doesn't try to call into ROM
     * never notices.
     *
     * CC2538 ROM utility function table layout:
     * ROM[0x10] = pointer to rom_util_api struct (0x48)
     * rom_util_api struct at 0x48:
     *   offset 0x18 (addr 0x60): memset function pointer
     *   offset 0x1C (addr 0x64): memcpy function pointer
     *   offset 0x20 (addr 0x68): memcmp function pointer
     * Firmware loads function pointers via: ldr r3, [r4, #0x60] (with r4=0)
     * We place trap addresses at those ROM locations and intercept execution there.
     */
    if (cpu->rom) {
        cpu->rom_util_memset = 0x00000060;
        cpu->rom_util_memcpy = 0x00000064;
        cpu->rom_util_memcmp = 0x00000068;
#define WRITE_ROM32(off, val) do { \
    cpu->rom[(off)]   = (val) & 0xFF; \
    cpu->rom[(off)+1] = ((val) >> 8) & 0xFF; \
    cpu->rom[(off)+2] = ((val) >> 16) & 0xFF; \
    cpu->rom[(off)+3] = ((val) >> 24) & 0xFF; \
} while(0)
        WRITE_ROM32(0x10, 0x00000048);  /* rom_util_api table pointer */
        WRITE_ROM32(0x60, 0x00000061);  /* memset: points to 0x60 | Thumb */
        WRITE_ROM32(0x64, 0x00000065);  /* memcpy: points to 0x64 | Thumb */
        WRITE_ROM32(0x68, 0x00000069);  /* memcmp: points to 0x68 | Thumb */
#undef WRITE_ROM32
    }
}

void arm_cpu_destroy(arm_cpu_t *cpu) {
    /* CSIM_ARM_JIT_STATS=1: how much of the run actually went through
     * compiled code.  Coverage is the number that matters — a JIT that is
     * correct but only sees 3% of instructions cannot show up in wall time,
     * and without this you cannot tell that case from "the codegen is slow". */
    if (cpu->jit_insns_run || cpu->jit_blocks_run) {
        const char *e = getenv("CSIM_ARM_JIT_STATS");
        if (e && atoi(e) != 0) {
            double pct = cpu->instructions
                       ? 100.0 * (double)cpu->jit_insns_run / (double)cpu->instructions
                       : 0.0;
            fprintf(stderr,
                    "  [arm-jit] blocks_run=%llu insns_via_jit=%llu / %lld (%.1f%%)"
                    " avg_block=%.1f side_exits=%llu\n",
                    (unsigned long long)cpu->jit_blocks_run,
                    (unsigned long long)cpu->jit_insns_run,
                    (long long)cpu->instructions, pct,
                    cpu->jit_blocks_run
                        ? (double)cpu->jit_insns_run / (double)cpu->jit_blocks_run
                        : 0.0,
                    (unsigned long long)cpu->jit_side_exits);
            /* Compiled-block population and process peak RSS.  A low
             * min-block threshold fills the cache with short blocks, and
             * "how much memory did that cost" is not a question to answer by
             * reasoning about Lightning's allocator. */
            uint32_t live = 0;
            for (uint32_t i = 0; i < cpu->jit_cache_size; i++)
                if (cpu->jit_cache[i]) live++;
            struct rusage ru;
            getrusage(RUSAGE_SELF, &ru);
            fprintf(stderr, "  [arm-jit] blocks_live=%u  peak_rss=%.1f MB\n",
                    live, (double)ru.ru_maxrss / (1024.0 * 1024.0));
        }
    }
    arm_jit_flush(cpu);
    free(cpu->jit_cache);       cpu->jit_cache = NULL;
    free(cpu->jit_exec_count);  cpu->jit_exec_count = NULL;
    cpu->jit_cache_size = 0;
    free(cpu->rom);
    free(cpu->flash);
    free(cpu->sram);
    cpu->event_queue = NULL;
}


/* --- DWT (0xE0001000): the cycle counter Contiki's cycles API reads. --- */
#define ARM_DWT_BASE   0xE0001000u
#define ARM_DWT_SIZE   0x1000u
#define ARM_DWT_CTRL   0x000
#define ARM_DWT_CYCCNT 0x004

static int arm_dwt_read(void *user_data, uint32_t addr) {
    arm_cpu_t *cpu = (arm_cpu_t *)user_data;
    switch (addr - ARM_DWT_BASE) {
        case ARM_DWT_CTRL:   return (int)cpu->dwt_ctrl;
        case ARM_DWT_CYCCNT:
            if (!(cpu->dwt_ctrl & 1u)) return 0;
            return (int)(uint32_t)(cpu->cycles - cpu->dwt_cyccnt_base);
        default: return 0;
    }
}

static void arm_dwt_write(void *user_data, uint32_t addr, uint32_t value) {
    arm_cpu_t *cpu = (arm_cpu_t *)user_data;
    switch (addr - ARM_DWT_BASE) {
        case ARM_DWT_CTRL:
            /* Enabling the counter does not reset it (Contiki relies on
             * cycles_start() being idempotent and non-destructive). */
            if ((value & 1u) && !(cpu->dwt_ctrl & 1u))
                cpu->dwt_cyccnt_base = cpu->cycles - (uint32_t)0;
            cpu->dwt_ctrl = value;
            break;
        case ARM_DWT_CYCCNT:
            cpu->dwt_cyccnt_base = cpu->cycles - value;
            break;
        default: break;
    }
}

void arm_register_dwt(arm_cpu_t *cpu) {
    arm_register_io(cpu, ARM_DWT_BASE, ARM_DWT_SIZE,
                    arm_dwt_read, arm_dwt_write, cpu);
}

void arm_cpu_reset(arm_cpu_t *cpu) {
    cpu->reset_pending = false;
    cpu->demcr = 0;
    cpu->dwt_ctrl = 0;
    cpu->dwt_cyccnt_base = cpu->cycles;
    /* Peripherals first: they own scheduled events that must be cancelled
     * before the queue head is dropped below, and the NVIC/SysTick state
     * the firmware will re-program on the way back up. */
    if (cpu->reset_hook) cpu->reset_hook(cpu->reset_hook_user);
    /* Drop compiled blocks: a reset may follow a fresh ELF load (tz-boot
     * loads two images into one CPU), so cached code could describe
     * bytes that are no longer there.  Flash is read-only at run time,
     * so this is the only way the image can change under the cache. */
    arm_jit_flush(cpu);
    memset(cpu->reg, 0, sizeof(cpu->reg));
    cpu->xpsr = 0;
    cpu->it_state = 0;
    cpu->primask = 0;
    cpu->faultmask = 0;
    cpu->basepri = 0;
    cpu->use_psp = false;
    cpu->interrupts_enabled = true;
    cpu->cpu_off = false;
    cpu->stopping = false;

    cpu->event_queue = NULL;
    cpu->next_event_cycle = INT64_MAX;
    cpu->last_execute_us = -1;
    cpu->last_micros_cycles = 0;
    cpu->last_micros_delta = 0;
    cpu->micro_clock_ready = false;
    cpu->step_cycle_remainder = 0.0;

    /* Vector table discovery, in order of preference:
     *   1. cpu->vtor_default (seeded from SoC config, may be overridden
     *      by SoC init op based on platform config — e.g. nrf52840
     *      Dongle = 0x1000, DK = 0x0).
     *   2. CC2538 CCA at flash_end - 0x2C, where CCA+8 carries the
     *      application entry point. CCA is a TI-specific convention.
     *   3. Plain flash_base as a last resort. */
    if (cpu->vtor_default != 0) {
        cpu->vtor = cpu->vtor_default;
    } else {
        uint32_t cca_addr = cpu->flash_end - 0x2C;
        cpu->vtor = arm_read32(cpu, cca_addr + 8);
        if (cpu->vtor < cpu->flash_base || cpu->vtor >= cpu->flash_end)
            cpu->vtor = cpu->flash_base; /* fallback */
    }
    uint32_t sp = arm_read32(cpu, cpu->vtor);
    uint32_t pc = arm_read32(cpu, cpu->vtor + 4);

    cpu->reg[ARM_SP] = sp;
    cpu->msp = sp;
    cpu->reg[ARM_PC] = pc & ~1u; /* Clear thumb bit */
    cpu->xpsr = (1u << 24); /* Thumb bit in EPSR must be set */

    /* TrustZone-M reset state. On a part that implements the security
     * extension the core comes out of reset in Secure state, with the reset
     * SP and PC taken from the *secure* vector table (which is what `vtor`
     * already points at here). When tz_enabled is false this is all inert:
     * `secure` stays false and the banked fields below are never read. */
    cpu->secure    = cpu->tz_enabled;
    cpu->msp_s     = cpu->tz_enabled ? sp : 0;
    cpu->msp_ns    = 0;
    cpu->psp_s     = 0;
    cpu->psp_ns    = 0;
    cpu->msplim_s  = 0;
    cpu->msplim_ns = 0;
    cpu->psplim_s  = 0;
    cpu->psplim_ns = 0;
    cpu->control_s = 0;
    cpu->control_ns = 0;
    cpu->vtor_s    = cpu->tz_enabled ? cpu->vtor : 0;

    /* SAU: the Cortex-M33 implements 8 regions. Zero when there is no
     * security extension (the registers then RAZ/WI). */
    cpu->sau_ctrl = 0;
    cpu->sau_rnr  = 0;
    cpu->sau_sregions = cpu->tz_enabled ? 8 : 0;
    for (int i = 0; i < 8; i++) {
        cpu->sau_rbar[i] = 0;
        cpu->sau_rlar[i] = 0;
    }
    cpu->sfsr = 0;
    cpu->sfar = 0;
    cpu->secure_fault_pending = false;
    cpu->exc_crossed_domain = false;
    cpu->exc_bg_secure = false;
    cpu->primask_s = cpu->primask_ns = 0;
    cpu->basepri_s = cpu->basepri_ns = 0;
    cpu->faultmask_s = cpu->faultmask_ns = 0;
    cpu->tz_sg_count = 0;
    cpu->tz_bxns_count = 0;
    cpu->tz_secexc_count = 0;
}

void arm_stop(arm_cpu_t *cpu) {
    cpu->stopping = true;
}

/* --- IO registration --- */

/*
 * Rebuild the page-indexed lookup from the region list.  Cold: called once
 * per arm_register_io, and registration only happens at platform init
 * (regions are append-only; there is no unregister API in the tree).
 * Rebuilding from scratch every time makes the table a pure function of the
 * region list — no incremental state to get stale.
 *
 * Chains are kept sorted by (size, registration index) ascending, which is
 * exactly the linear scan's winner order, so lookup takes the first hit.
 * Anything the table cannot represent — a chain deeper than
 * ARM_IO_PAGE_CHAIN, more pages than the table holds comfortably — sets
 * io_page_map_fallback instead of trying harder: the linear scan is never
 * wrong, only slower.
 */
static void arm_io_page_map_rebuild(arm_cpu_t *cpu) {
    /* ARM_IO_LINEAR=1 pins the linear scan — the A/B and bisect knob, same
     * pattern as CSIM_ARM_JIT=0.  Behaviour-identical by construction (the
     * scan is the specification); only speed differs. */
    static int force_linear = -1;
    if (force_linear == -1) force_linear = getenv("ARM_IO_LINEAR") ? 1 : 0;
    if (force_linear) { cpu->io_page_map_fallback = true; return; }

    memset(cpu->io_page_map, 0, sizeof(cpu->io_page_map));
    cpu->io_page_map_fallback = false;
    int used_slots = 0;

    for (int i = 0; i < cpu->num_io_regions; i++) {
        arm_io_region_t *r = &cpu->io_regions[i];
        if (r->size == 0) continue;             /* can never match: addr < base+0 */
        uint32_t first = r->base >> 12;
        uint32_t last  = (r->base + r->size - 1) >> 12;
        for (uint32_t page = first; page <= last; page++) {
            uint32_t h = (page * 2654435761u) >> 25;
            arm_io_page_t *e;
            for (;;) {
                e = &cpu->io_page_map[h & (ARM_IO_PAGE_SLOTS - 1)];
                if (e->n == 0 || e->page == page) break;
                h++;
            }
            if (e->n == 0) {
                e->page = page;
                if (++used_slots > (ARM_IO_PAGE_SLOTS * 3) / 4) {
                    cpu->io_page_map_fallback = true;   /* keep probes short */
                    return;
                }
            }
            if (e->n >= ARM_IO_PAGE_CHAIN) {
                cpu->io_page_map_fallback = true;
                return;
            }
            /* Insert i keeping (size, registration index) ascending.  i is
             * the largest registration index so far, so it only moves past
             * strictly larger sizes. */
            int j = e->n++;
            while (j > 0) {
                arm_io_region_t *prev = &cpu->io_regions[e->idx[j - 1]];
                if (prev->size <= r->size) break;
                e->idx[j] = e->idx[j - 1];
                j--;
            }
            e->idx[j] = (uint8_t)i;
        }
    }
}

/* Test hook (test_arm_correctness.c): run both lookups for `addr` and report
 * whether they agree.  The linear scan is the specification; agreement over a
 * sweep of region edges and random addresses is the unit-level equivalence
 * proof, complementing ARM_IO_XCHECK which proves it over whole firmware
 * runs. */
int arm_io_lookup_check(arm_cpu_t *cpu, uint32_t addr);
int arm_io_lookup_check(arm_cpu_t *cpu, uint32_t addr) {
    arm_io_region_t *fast = cpu->io_page_map_fallback
                          ? find_io_region_linear(cpu, addr)
                          : find_io_region_fast(cpu, addr);
    return fast == find_io_region_linear(cpu, addr);
}

void arm_register_io(arm_cpu_t *cpu, uint32_t base, uint32_t size,
                     arm_io_read_fn read, arm_io_write_fn write, void *data) {
    if (cpu->num_io_regions >= ARM_MAX_IO_REGIONS) {
        fprintf(stderr, "ARM: too many IO regions\n");
        return;
    }
    arm_io_region_t *r = &cpu->io_regions[cpu->num_io_regions++];
    r->base = base;
    r->size = size;
    r->read = read;
    r->write = write;
    r->user_data = data;
    arm_io_page_map_rebuild(cpu);
}

/* --- Event management (generated from shared template) --- */

#include "event_queue.h"
EVENT_QUEUE_IMPL(arm, arm_cpu_t, arm_event_t)

/* --- Exception entry/return --- */

/* Banked stack pointer: cpu->reg[ARM_SP] is always the ACTIVE SP.  Handler
 * mode (IPSR != 0) always uses MSP; thread mode uses PSP iff CONTROL.SPSEL
 * (cpu->use_psp).  The INACTIVE bank's value lives in cpu->msp / cpu->psp. */
static inline bool arm_sp_is_psp(const arm_cpu_t *cpu) {
    return ((cpu->xpsr & 0x1FFu) == 0) && cpu->use_psp;
}

/* --- TrustZone-M security-state SP banking (Step 3b) ---
 * On a secure<->non-secure transition the whole {MSP,PSP,CONTROL} set is
 * banked. csim keeps the active SP in reg[ARM_SP] and the inactive one in
 * cpu->msp/psp; these helpers translate between that representation and the
 * per-security-state banks (msp_s/ns, psp_s/ns, control_s/ns). */
static void arm_tz_save_sp_bank(arm_cpu_t *cpu, bool secure) {
    uint32_t lmsp, lpsp;
    if (arm_sp_is_psp(cpu)) { lpsp = cpu->reg[ARM_SP]; lmsp = cpu->msp; }
    else                    { lmsp = cpu->reg[ARM_SP]; lpsp = cpu->psp; }
    uint32_t spsel = cpu->use_psp ? 2u : 0u;
    if (secure) {
        cpu->msp_s = lmsp; cpu->psp_s = lpsp;
        cpu->control_s = (cpu->control_s & ~2u) | spsel;
        cpu->primask_s = cpu->primask; cpu->basepri_s = cpu->basepri;
        cpu->faultmask_s = cpu->faultmask;
    } else {
        cpu->msp_ns = lmsp; cpu->psp_ns = lpsp;
        cpu->control_ns = (cpu->control_ns & ~2u) | spsel;
        cpu->primask_ns = cpu->primask; cpu->basepri_ns = cpu->basepri;
        cpu->faultmask_ns = cpu->faultmask;
    }
}

static void arm_tz_load_sp_bank(arm_cpu_t *cpu, bool secure) {
    uint32_t lmsp, lpsp, ctrl;
    if (secure) {
        lmsp = cpu->msp_s; lpsp = cpu->psp_s; ctrl = cpu->control_s;
        cpu->primask = cpu->primask_s; cpu->basepri = cpu->basepri_s;
        cpu->faultmask = cpu->faultmask_s;
    } else {
        lmsp = cpu->msp_ns; lpsp = cpu->psp_ns; ctrl = cpu->control_ns;
        cpu->primask = cpu->primask_ns; cpu->basepri = cpu->basepri_ns;
        cpu->faultmask = cpu->faultmask_ns;
    }
    cpu->use_psp = (ctrl & 2) != 0;
    if (arm_sp_is_psp(cpu)) { cpu->reg[ARM_SP] = lpsp; cpu->msp = lmsp; }
    else                    { cpu->reg[ARM_SP] = lmsp; cpu->psp = lpsp; }
}

/* Switch security state, banking the stack pointers. No-op without the
 * extension or when already in the target state. Thread-mode transitions
 * (SG/BXNS); exception-driven banking is handled by the secure exception
 * model (Step 4). */
static void arm_switch_security_state(arm_cpu_t *cpu, bool to_secure) {
    if (!cpu->tz_enabled || cpu->secure == to_secure)
        return;
    arm_tz_save_sp_bank(cpu, cpu->secure);
    cpu->secure = to_secure;
    arm_tz_load_sp_bank(cpu, to_secure);
}

/* ARMv8-M FNC_RETURN (0xFExxxxxx): return from a Non-secure callee to the
 * Secure caller that invoked it via BLXNS. Restore Secure state (and its
 * stack), then pop the return address + integrity signature BLXNS pushed. A
 * corrupted signature raises a SecureFault (INVIS). */
static void arm_fnc_return(arm_cpu_t *cpu, uint32_t magic) {
    (void)magic;
    arm_switch_security_state(cpu, true);
    uint32_t sp = cpu->reg[ARM_SP];
    uint32_t ret = arm_read32(cpu, sp + 0);
    uint32_t sig = arm_read32(cpu, sp + 4);
    arm_tz_trace(cpu, "fnc-return", ret, sig);
    if (sig != 0xFEFA125Au) {
        cpu->sfsr |= ARM_SFSR_INVIS;
        cpu->secure_fault_pending = true;
    }
    cpu->reg[ARM_SP] = sp + 8;
    cpu->reg[ARM_PC] = ret & ~1u;
}

/* Exception entry/return tracer (ARM_EXC_TRACE=1).  Behaviour-neutral; the
 * key scope for context-switch (PendSV) and ISR-dispatch bring-up. */
static void arm_exc_trace(const char *what, uint32_t a, uint32_t b, uint32_t c) {
    static int en = -1;
    if (en < 0) en = getenv("ARM_EXC_TRACE") ? 1 : 0;
    if (en) fprintf(stderr, "[exc] %-6s exc/lr=0x%08x sp=0x%08x pc=0x%08x\n",
                    what, a, b, c);
}

/* World-transition tracer (ARM_TZ_TRACE=1): one line per SG / BLXNS / BXNS /
 * FNC_RETURN and per cross-domain exception entry/return, tagged with the
 * CPU (so multi-node runs stay readable) and the cycle-derived time. */
void arm_tz_trace(const arm_cpu_t *cpu, const char *what, uint32_t a, uint32_t b) {
    static int en = -1;
    if (en < 0) en = getenv("ARM_TZ_TRACE") ? 1 : 0;
    if (!en) return;
    fprintf(stderr, "[tz] cpu=%p %10.6f %-10s %s pc=0x%08x a=0x%08x b=0x%08x sp=0x%08x\n",
            (const void *)cpu,
            (double)arm_cycles_to_ns(cpu->cycles, cpu->cpu_freq_hz) / 1e9,
            what, cpu->secure ? "S " : "NS", cpu->reg[ARM_PC], a, b, cpu->reg[ARM_SP]);
}

void arm_exception_entry(arm_cpu_t *cpu, int exception_num) {
    if (exception_num > 0 && exception_num < 16) {
        cpu->exc_entry_count[exception_num]++;
        if (exception_num >= EXC_HARDFAULT && exception_num <= EXC_SECUREFAULT) {
            cpu->last_fault_exc = exception_num;
            cpu->last_fault_pc = cpu->reg[ARM_PC];
            cpu->last_fault_bg_secure = cpu->secure;
        }
    }
    /* ARMv8-M: an exception may target Secure or Non-secure. The background
     * frame is stacked on the CURRENT (background) stack; then, if the handler
     * runs in the other security state, we bank across. SecureFault always
     * targets Secure; other exceptions keep the current domain until NVIC
     * target-security banking (Step 5). Entirely gated on tz_enabled. */
    bool tz_bg_secure = cpu->secure;
    bool target_secure = false;
    if (cpu->tz_enabled) {
        if (exception_num == EXC_SECUREFAULT)
            target_secure = true;
        else if (exception_num >= 16 && cpu->nvic)
            target_secure = arm_nvic_targets_secure(
                (arm_nvic_t *)cpu->nvic, exception_num);
        else
            target_secure = cpu->secure;   /* system exceptions: current domain */
    }

    /* Push exception frame on the ACTIVE stack (PSP or MSP). */
    bool from_psp = arm_sp_is_psp(cpu);
    uint32_t sp = cpu->reg[ARM_SP];
    uint32_t sp_align = sp & 4u; /* Non-zero if 4-byte but not 8-byte aligned */
    sp &= ~7u; /* 8-byte align */
    sp -= 32;

    /* Encode IT state into xPSR before saving.
     * ITSTATE is in xPSR bits [26:25] (lower 2) and [15:10] (upper 6).
     * Bit 9 indicates stack alignment padding occurred. */
    uint32_t saved_xpsr = cpu->xpsr;
    saved_xpsr &= ~((0x3u << 25) | (0x3Fu << 10) | (1u << 9)); /* Clear IT + align bits */
    saved_xpsr |= ((uint32_t)(cpu->it_state & 0x3) << 25);
    saved_xpsr |= ((uint32_t)((cpu->it_state >> 2) & 0x3F) << 10);
    if (sp_align) saved_xpsr |= (1u << 9); /* Mark alignment padding */

    arm_write32(cpu, sp + 0,  cpu->reg[0]);
    arm_write32(cpu, sp + 4,  cpu->reg[1]);
    arm_write32(cpu, sp + 8,  cpu->reg[2]);
    arm_write32(cpu, sp + 12, cpu->reg[3]);
    arm_write32(cpu, sp + 16, cpu->reg[12]);
    arm_write32(cpu, sp + 20, cpu->reg[ARM_LR]);
    arm_write32(cpu, sp + 24, cpu->reg[ARM_PC]);
    arm_write32(cpu, sp + 28, saved_xpsr);

    cpu->reg[ARM_SP] = sp;
    cpu->it_state = 0; /* Clear IT state for handler */

    /* The handler runs on MSP.  Save the frame'd stack to its bank, then make
     * MSP active.  (If we were already on MSP, keep the bank in sync.) */
    if (from_psp) { cpu->psp = sp; cpu->reg[ARM_SP] = cpu->msp; }
    else          { cpu->msp = sp; }

    /* Set EXC_RETURN in LR.
     * 0xFFFFFFF1 = Return to Handler mode (nested interrupt), MSP
     * 0xFFFFFFF9 = Return to Thread mode, MSP
     * 0xFFFFFFFD = Return to Thread mode, PSP */
    {
        /* ARMv8-M layout: bit6 S (background security), bit5 DCRS=1 (no
         * additional state context stacked — csim uses the plain 8-word
         * frame), bit4 FType=1 (no FP frame), bit3 Mode, bit2 SPSEL, bit0 ES
         * (exception security). Without the security extension S=ES=1 and
         * the values are the classic 0xFFFFFFF1 / F9 / FD. */
        uint32_t er = 0xFFFFFFB0u;
        bool s  = cpu->tz_enabled ? tz_bg_secure : true;
        bool es = cpu->tz_enabled ? target_secure : true;
        if (s)  er |= 0x40u;
        if (es) er |= 0x01u;
        if ((cpu->xpsr & 0x1FF) == 0) {
            er |= 0x08u;                      /* return to Thread */
            if (cpu->use_psp) er |= 0x04u;    /* ... using PSP */
        }
        cpu->reg[ARM_LR] = er;
    }

    /* Enter Handler mode (set IPSR) before any security banking, so SP
     * selection correctly resolves to MSP. */
    cpu->xpsr = (cpu->xpsr & ~0x1FFu) | (exception_num & 0x1FF);
    cpu->xpsr |= (1u << 24); /* Thumb bit */

    /* ARMv8-M: if the handler runs in the other security state, bank across
     * (the frame was stacked on the background stack above) and fetch from
     * that state's vector table. Record the background state for return. */
    /* The background security state travels in EXC_RETURN.S, so nested
     * cross-domain exceptions (S thread -> NS handler -> S handler) unwind
     * correctly; the old single-level flag lost the outer crossing. */
    if (cpu->tz_enabled && target_secure != tz_bg_secure) {
        arm_switch_security_state(cpu, target_secure);
        if (target_secure)
            cpu->tz_secexc_count++;
        arm_tz_trace(cpu, "exc-cross", (uint32_t)exception_num, cpu->reg[ARM_LR]);
    }
    uint32_t vtor = (cpu->tz_enabled && target_secure) ? cpu->vtor_s : cpu->vtor;

    /* Load vector */
    uint32_t vector = arm_read32(cpu, vtor + exception_num * 4);
    cpu->reg[ARM_PC] = vector & ~1u;

    cpu->cpu_off = false; /* Wake from WFI */
    cpu->cycles += 12; /* Exception entry latency */
    arm_exc_trace("enter", (uint32_t)exception_num, cpu->reg[ARM_SP], cpu->reg[ARM_PC]);
}

void arm_check_pending_exceptions(arm_cpu_t *cpu) {
    /* Simplified: this is called by NVIC when it determines an exception should fire */
    (void)cpu;
}

static void exception_return(arm_cpu_t *cpu, uint32_t exc_return) {
    /* ARMv8-M: return to the background security state first, as the frame
     * lives on that state's stack. Must precede the MSP sync below so the
     * active SP is the background frame's, not the handler's. */
    if (cpu->tz_enabled) {
        bool bg_secure = (exc_return & 0x40u) != 0;   /* EXC_RETURN.S */
        if (bg_secure != cpu->secure) {
            arm_switch_security_state(cpu, bg_secure);
            arm_tz_trace(cpu, "exc-return", exc_return, cpu->xpsr & 0x1FFu);
        }
    }

    /* The handler ran on MSP — sync the bank before re-banking. */
    cpu->msp = cpu->reg[ARM_SP];

    /* The frame to unstack is on the stack EXC_RETURN selects: bit 2 set =
     * return to Thread mode using PSP (0xFFFFFFFD); else MSP (0xF1 handler,
     * 0xF9 thread). */
    bool ret_psp = (exc_return & 0x4u) != 0;
    uint32_t sp = ret_psp ? cpu->psp : cpu->msp;

    cpu->reg[0]      = arm_read32(cpu, sp + 0);
    cpu->reg[1]      = arm_read32(cpu, sp + 4);
    cpu->reg[2]      = arm_read32(cpu, sp + 8);
    cpu->reg[3]      = arm_read32(cpu, sp + 12);
    cpu->reg[12]     = arm_read32(cpu, sp + 16);
    cpu->reg[ARM_LR] = arm_read32(cpu, sp + 20);
    cpu->reg[ARM_PC] = arm_read32(cpu, sp + 24) & ~1u;
    cpu->xpsr        = arm_read32(cpu, sp + 28);

    /* Restore IT state from xPSR bits [26:25] and [15:10] */
    cpu->it_state = (uint8_t)(((cpu->xpsr >> 25) & 0x3) |
                              (((cpu->xpsr >> 10) & 0x3F) << 2));

    /* Unstacked SP (account for the alignment padding in xPSR bit 9). */
    uint32_t newsp = sp + 32 + ((cpu->xpsr & (1u << 9)) ? 4 : 0);

    /* Restore execution mode + re-bank the active SP from EXC_RETURN. */
    if ((exc_return & 0x8u) == 0) {
        /* Return to (outer) Handler mode, MSP — IPSR kept from popped xPSR.
         * (Mode bit 3 clear; matches 0xFFFFFFF1 and the NS 0xFFFFFFB0/B1.) */
        cpu->msp = newsp;
        cpu->reg[ARM_SP] = newsp;
    } else {
        cpu->xpsr &= ~0x1FFu; /* Thread mode -> clear IPSR */
        cpu->use_psp = ret_psp;
        if (ret_psp) cpu->psp = newsp; else cpu->msp = newsp;
        cpu->reg[ARM_SP] = newsp;   /* active SP for the returned-to thread */
    }

    /* Restore active exception from the IPSR of the state we're returning to */
    if (cpu->nvic) {
        arm_nvic_t *nvic = (arm_nvic_t *)cpu->nvic;
        nvic->active_exception = cpu->xpsr & 0x1FF;
        arm_nvic_check_pending(nvic);
    }

    cpu->cycles += 12;
    arm_exc_trace("return", exc_return, cpu->reg[ARM_SP], cpu->reg[ARM_PC]);
}

/* Interworking branch through a loaded PC value (POP/LDM/LDR with Rt=PC):
 * an EXC_RETURN (0xFxxxxxxx) unstacks an exception frame; on ARMv8-M a
 * FNC_RETURN (0xFExxxxxx) seen in Non-secure state returns to the Secure
 * caller of BLXNS — the Non-secure callee's `pop {.., pc}` is the usual way
 * that value reaches PC, so it must be recognised here, not only on BX. */
static inline void arm_load_pc(arm_cpu_t *cpu, uint32_t v) {
    if ((v & 0xF0000000u) == 0xF0000000u) {
        if (cpu->tz_enabled && !cpu->secure && (v & 0xFF000000u) == 0xFE000000u)
            arm_fnc_return(cpu, v);
        else
            exception_return(cpu, v);
        return;
    }
    cpu->reg[ARM_PC] = v & ~1u;
}

/* --- APSR flag helpers --- */

static inline void set_nz(arm_cpu_t *cpu, uint32_t result) {
    cpu->xpsr &= ~(APSR_N | APSR_Z);
    if (result == 0) cpu->xpsr |= APSR_Z;
    if (result & 0x80000000) cpu->xpsr |= APSR_N;
}

static inline void set_nzc(arm_cpu_t *cpu, uint32_t result, int carry) {
    cpu->xpsr &= ~(APSR_N | APSR_Z | APSR_C);
    if (result == 0) cpu->xpsr |= APSR_Z;
    if (result & 0x80000000) cpu->xpsr |= APSR_N;
    if (carry) cpu->xpsr |= APSR_C;
}

static inline void set_add_flags(arm_cpu_t *cpu, uint32_t a, uint32_t b, uint64_t result) {
    uint32_t r32 = (uint32_t)result;
    cpu->xpsr &= ~(APSR_N | APSR_Z | APSR_C | APSR_V);
    if (r32 == 0) cpu->xpsr |= APSR_Z;
    if (r32 & 0x80000000) cpu->xpsr |= APSR_N;
    if (result > 0xFFFFFFFF) cpu->xpsr |= APSR_C;
    if (((a ^ r32) & (b ^ r32)) >> 31) cpu->xpsr |= APSR_V;
}

static inline void set_sub_flags(arm_cpu_t *cpu, uint32_t a, uint32_t b, uint64_t result) {
    uint32_t r32 = (uint32_t)result;
    cpu->xpsr &= ~(APSR_N | APSR_Z | APSR_C | APSR_V);
    if (r32 == 0) cpu->xpsr |= APSR_Z;
    if (r32 & 0x80000000) cpu->xpsr |= APSR_N;
    if (a >= b) cpu->xpsr |= APSR_C; /* No borrow = carry set */
    if (((a ^ b) & (a ^ r32)) >> 31) cpu->xpsr |= APSR_V;
}

/* always_inline, not just inline: the compiler declines to inline this into
 * arm_step (~3000 lines) at -O3, so it showed up as its own symbol at 10.5%
 * of self time in a profile — every conditional instruction and every
 * IT-block body paid a call.  Forcing it is worth ~8% on arm-bench.
 * See docs/design/arm-performance-plan.md §0.1. */
static inline __attribute__((always_inline))
int condition_passed(arm_cpu_t *cpu, int cond) {
    uint32_t f = cpu->xpsr;
    int result;
    switch (cond >> 1) {
        case 0: result = (f & APSR_Z) != 0; break;       /* EQ/NE */
        case 1: result = (f & APSR_C) != 0; break;       /* CS/CC */
        case 2: result = (f & APSR_N) != 0; break;       /* MI/PL */
        case 3: result = (f & APSR_V) != 0; break;       /* VS/VC */
        case 4: result = ((f & APSR_C) != 0) && ((f & APSR_Z) == 0); break; /* HI/LS */
        case 5: result = ((f >> 31) & 1) == ((f >> 28) & 1); break; /* GE/LT */
        case 6: result = (((f >> 31) & 1) == ((f >> 28) & 1)) && ((f & APSR_Z) == 0); break; /* GT/LE */
        case 7: result = 1; break; /* AL */
        default: result = 1; break;
    }
    if (cond & 1) result = !result;
    return result;
}

/* --- Barrel shifter helpers --- */

static inline uint32_t lsl_c(uint32_t val, int shift, int *carry) {
    if (shift == 0) return val;
    if (shift >= 32) { *carry = (shift == 32) ? (val & 1) : 0; return 0; }
    *carry = (val >> (32 - shift)) & 1;
    return val << shift;
}

static inline uint32_t lsr_c(uint32_t val, int shift, int *carry) {
    if (shift >= 32) { *carry = (shift == 32) ? ((val >> 31) & 1) : 0; return 0; }
    *carry = (val >> (shift - 1)) & 1;
    return val >> shift;
}

static inline uint32_t asr_c(uint32_t val, int shift, int *carry) {
    int32_t sval = (int32_t)val;
    if (shift >= 32) {
        *carry = (val >> 31) & 1;
        return (sval < 0) ? 0xFFFFFFFF : 0;
    }
    *carry = (val >> (shift - 1)) & 1;
    return (uint32_t)(sval >> shift);
}

/*
 * arm_execute_decoded — the reference semantics for the JIT-compilable subset.
 *
 * This is the contract the JIT's generated code must reproduce *exactly*
 * (registers, APSR flags and cycles).  It lives here rather than in
 * arm_decode.c so it can reuse the interpreter's own flag helpers — the same
 * arrangement MSP430 uses (execute_decoded is in msp430_cpu.c, not
 * msp430_decode.c), and for the same reason: two hand-written copies of the
 * flag rules would drift, and flag drift is invisible until a branch flips.
 *
 * Returns 1 if executed, 0 if the instruction is not in the subset.
 * PC handling matches arm_step: the caller has already advanced PC past the
 * instruction, so only B writes it.
 */
int arm_execute_decoded(arm_cpu_t *cpu, const arm_decoded_insn_t *di) {
    uint32_t *reg = cpu->reg;

    switch (di->klass) {
    case ARM_DEC_SHIFT_IMM: {
        int carry;
        uint32_t v = reg[di->rm];
        int sh = (int)di->imm;
        switch (di->shift) {
        case ARM_SH_LSL: reg[di->rd] = lsl_c(v, sh, &carry); break;
        case ARM_SH_LSR: reg[di->rd] = lsr_c(v, sh, &carry); break;
        default:         reg[di->rd] = asr_c(v, sh, &carry); break;
        }
        set_nzc(cpu, reg[di->rd], carry);
        return 1;
    }

    /*
     * Memory forms.  These call the same mem_*_unaligned() helpers the
     * interpreter's handlers do, deliberately: the point of this reference
     * model is that arm-decode can prove the *decode* is right, so it must not
     * introduce a second implementation of the *access* as well.  The JIT's
     * inline SRAM path is then checked against this by CSIM_ARM_JIT_VERIFY.
     *
     * The extra cycle is charged here because the caller has already applied
     * arm_step's central +1 and the interpreter's load/store handlers add a
     * second one of their own.
     */
    case ARM_DEC_NOP:
        return 1;                      /* the caller already charged the cycle */

    case ARM_DEC_EXTEND:
        reg[di->rd] = (di->msize == 1)
            ? (di->sext ? (uint32_t)(int32_t)(int8_t)(uint8_t)reg[di->rm]
                        : (reg[di->rm] & 0xFFu))
            : (di->sext ? (uint32_t)(int32_t)(int16_t)(uint16_t)reg[di->rm]
                        : (reg[di->rm] & 0xFFFFu));
        return 1;

    case ARM_DEC_CBZ: {
        int nonzero = (reg[di->rn] != 0);
        if (nonzero == (int)di->cond) reg[ARM_PC] = di->imm;
        return 1;
    }

    case ARM_DEC_LOAD_LIT:
        reg[di->rd] = mem_read32_unaligned(cpu, di->imm);
        cpu->cycles += di->cycles - 1;
        return 1;

    case ARM_DEC_LOAD: {
        uint32_t addr = reg[di->rn] + di->imm +
                        (di->rm == ARM_DEC_NO_RM ? 0 : reg[di->rm]);
        switch (di->msize) {
        case 1: reg[di->rd] = di->sext
                    ? (uint32_t)(int32_t)(int8_t)mem_read8(cpu, addr)
                    : (uint32_t)mem_read8(cpu, addr);
                break;
        case 2: reg[di->rd] = di->sext
                    ? (uint32_t)(int32_t)(int16_t)mem_read16_unaligned(cpu, addr)
                    : (uint32_t)mem_read16_unaligned(cpu, addr);
                break;
        default: reg[di->rd] = mem_read32_unaligned(cpu, addr); break;
        }
        cpu->cycles += di->cycles - 1;
        return 1;
    }

    case ARM_DEC_STORE: {
        uint32_t addr = reg[di->rn] + di->imm +
                        (di->rm == ARM_DEC_NO_RM ? 0 : reg[di->rm]);
        switch (di->msize) {
        case 1:  mem_write8(cpu, addr, (uint8_t)reg[di->rd]); break;
        case 2:  mem_write16_unaligned(cpu, addr, (uint16_t)reg[di->rd]); break;
        default: mem_write32_unaligned(cpu, addr, reg[di->rd]); break;
        }
        cpu->cycles += di->cycles - 1;
        return 1;
    }

    case ARM_DEC_ALU_REG:
    case ARM_DEC_ALU_IMM: {
        int is_imm = (di->klass == ARM_DEC_ALU_IMM);
        uint32_t n = reg[di->rn];
        uint32_t m = is_imm ? di->imm : reg[di->rm];

        switch (di->op) {
        case ARM_ALU_ADD: {
            uint64_t r = (uint64_t)n + m;
            if (di->writes_result) reg[di->rd] = (uint32_t)r;
            if (di->set_flags) set_add_flags(cpu, n, m, r);
            return 1;
        }
        case ARM_ALU_CMN: {
            uint64_t r = (uint64_t)n + m;
            set_add_flags(cpu, n, m, r);
            return 1;
        }
        case ARM_ALU_SUB: {
            uint64_t r = (uint64_t)n - m;
            if (di->writes_result) reg[di->rd] = (uint32_t)r;
            if (di->set_flags) set_sub_flags(cpu, n, m, r);
            return 1;
        }
        case ARM_ALU_CMP: {
            uint64_t r = (uint64_t)n - m;
            set_sub_flags(cpu, n, m, r);
            return 1;
        }
        case ARM_ALU_RSB: {
            /* NEG Rd, Rm — the interpreter computes 0 - Rm and takes flags
             * against a == 0, so reproduce that exactly. */
            uint32_t mv = reg[di->rn];
            uint64_t r = (uint64_t)0 - mv;
            reg[di->rd] = (uint32_t)r;
            set_sub_flags(cpu, 0, mv, r);
            return 1;
        }
        case ARM_ALU_AND: reg[di->rd] = n & m;  set_nz(cpu, reg[di->rd]); return 1;
        case ARM_ALU_EOR: reg[di->rd] = n ^ m;  set_nz(cpu, reg[di->rd]); return 1;
        case ARM_ALU_ORR: reg[di->rd] = n | m;  set_nz(cpu, reg[di->rd]); return 1;
        case ARM_ALU_BIC: reg[di->rd] = n & ~m; set_nz(cpu, reg[di->rd]); return 1;
        case ARM_ALU_TST: set_nz(cpu, n & m); return 1;
        case ARM_ALU_MVN: reg[di->rd] = ~reg[di->rn]; set_nz(cpu, reg[di->rd]); return 1;
        case ARM_ALU_MOV:
            reg[di->rd] = is_imm ? di->imm : reg[di->rn];
            if (di->set_flags) set_nz(cpu, reg[di->rd]);
            return 1;
        }
        return 0;
    }

    case ARM_DEC_B_UNCOND:
        reg[ARM_PC] = di->imm;
        return 1;

    case ARM_DEC_B_COND:
        /* Not-taken leaves PC where the caller put it (pc + 2). */
        if (condition_passed(cpu, di->cond)) reg[ARM_PC] = di->imm;
        return 1;

    default:
        return 0;
    }
}

static inline uint32_t ror_c(uint32_t val, int shift, int *carry) {
    shift &= 31;
    if (shift == 0) { *carry = (val >> 31) & 1; return val; }
    uint32_t result = (val >> shift) | (val << (32 - shift));
    *carry = (result >> 31) & 1;
    return result;
}

/* Thumb-2 modified immediate constant (i:imm3:imm8 with rotation) */
static inline uint32_t thumb_expand_imm_c(uint16_t imm12, int *carry_out, int carry_in) {
    if ((imm12 >> 10) == 0) {
        uint32_t imm8 = imm12 & 0xFF;
        switch ((imm12 >> 8) & 3) {
            case 0: *carry_out = carry_in; return imm8;
            case 1: *carry_out = carry_in; return (imm8 << 16) | imm8;
            case 2: *carry_out = carry_in; return (imm8 << 24) | (imm8 << 8);
            case 3: *carry_out = carry_in; return (imm8 << 24) | (imm8 << 16) | (imm8 << 8) | imm8;
        }
    }
    /* ROR rotation */
    int rot = imm12 >> 7;
    uint32_t val = 0x80 | (imm12 & 0x7F);
    return ror_c(val, rot, carry_out);
}

/* --- SP-balance auditor (ARM_SP_AUDIT) ---
 * On every BL/BLX, push (return_pc, sp_before_call, callee_pc, in_exc).
 * On every step, if PC matches the top entry's return_pc, pop and report
 * SP delta if non-zero — the callee returned with SP unbalanced.
 *
 * Cheap to leave compiled in; the per-call env-var check is cached on
 * first hit so the hot-path overhead is one inlined branch when the
 * diagnostic is off.
 */
static int arm_sp_audit_enabled = -1;
static const char *arm_bl_probe_str;

static void arm_audit_probe_env(void) {
    arm_sp_audit_enabled = getenv("ARM_SP_AUDIT") ? 1 : 0;
    arm_bl_probe_str = getenv("ARM_BL_PROBE");
}

static inline void arm_sp_audit_push(arm_cpu_t *cpu, uint32_t return_pc,
                                       uint32_t callee_pc) {
    if (__builtin_expect(arm_sp_audit_enabled < 0, 0)) arm_audit_probe_env();
    /* ARM_BL_PROBE=<callee_pc>:<sram_addr> — when bl jumps to <callee_pc>,
     * dump byte at <sram_addr>.  Lets us watch a state variable just
     * before a function reads it. */
    if (__builtin_expect(arm_bl_probe_str != NULL, 0)) {
        const char *e = arm_bl_probe_str;
        const char *colon = strchr(e, ':');
        if (colon) {
            uint32_t want_callee = (uint32_t)strtoul(e, NULL, 0) & ~1u;
            uint32_t addr = (uint32_t)strtoul(colon + 1, NULL, 0);
            if ((callee_pc & ~1u) == want_callee &&
                addr >= cpu->sram_base && addr + 1 <= cpu->sram_end) {
                static int n = 0;
                if (n++ < 30) {
                    uint8_t v = cpu->sram[addr - cpu->sram_base];
                    fprintf(stderr,
                            "[BL_PROBE cpu=%p callee=0x%08x mem[0x%08x]=0x%02x "
                            "sp=0x%08x lr=0x%08x cyc=%lld]\n",
                            (void*)cpu, callee_pc & ~1u, addr, v,
                            cpu->reg[ARM_SP], cpu->reg[ARM_LR],
                            (long long)cpu->cycles);
                }
            }
        }
    }
    if (__builtin_expect(!arm_sp_audit_enabled, 1)) return;
    if (cpu->sp_audit_top >= ARM_SP_AUDIT_DEPTH) {
        cpu->sp_audit_overflow++;
        return;
    }
    int i = cpu->sp_audit_top++;
    cpu->sp_audit[i].return_pc    = return_pc & ~1u;
    cpu->sp_audit[i].saved_sp     = cpu->reg[ARM_SP];
    cpu->sp_audit[i].callee_pc    = callee_pc & ~1u;
    cpu->sp_audit[i].in_exception = (cpu->xpsr & 0x1FF) != 0 ? 1 : 0;
}

/* One-time probe for the per-instruction debug facilities, so arm_step's hot
 * path pays a single predictable branch instead of one load+test per facility
 * (plus a loop setup for the PC watchpoints) on every emulated instruction.
 *
 * Does all the getenv/init work on first call.  Facilities are latched at that
 * point: setting ARM_MEM_WATCH etc. mid-run was never supported anyway, since
 * each site already cached its own env lookup. */
static int arm_dbg_any = -1;
static int arm_debug_probe(void) {
    extern int arm_pcw_count; extern void arm_pcw_init(void);
    extern uint32_t arm_zt_kernel;
    extern uint32_t arm_memw_addr;

    if (arm_pcw_count < 0) arm_pcw_init();

    const char *z = getenv("ZEPHYR_THREADS");
    if (z) arm_zt_kernel = (uint32_t)strtoul(z, 0, 16);

    const char *m = getenv("ARM_MEM_WATCH");
    if (m) arm_memw_addr = (uint32_t)strtoul(m, 0, 16);

    return (arm_pcw_count > 0) || (arm_zt_kernel != 0) || (arm_memw_addr != 0);
}
static inline int arm_debug_facilities_on(void) {
    if (__builtin_expect(arm_dbg_any < 0, 0)) arm_dbg_any = arm_debug_probe();
    return arm_dbg_any;
}

static inline void arm_sp_audit_check(arm_cpu_t *cpu) {
    if (__builtin_expect(arm_sp_audit_enabled <= 0, 1)) return;
    while (cpu->sp_audit_top > 0) {
        int i = cpu->sp_audit_top - 1;
        uint32_t pc = cpu->reg[ARM_PC] & ~1u;
        if (pc != cpu->sp_audit[i].return_pc) return;
        uint32_t expected_sp = cpu->sp_audit[i].saved_sp;
        uint32_t actual_sp = cpu->reg[ARM_SP];
        if (expected_sp != actual_sp) {
            static int n = 0;
            if (n++ < 30)
                fprintf(stderr,
                        "[SP_AUDIT cpu=%p callee=0x%08x return_pc=0x%08x "
                        "saved_sp=0x%08x sp_now=0x%08x delta=%d cyc=%lld]\n",
                        (void*)cpu, cpu->sp_audit[i].callee_pc,
                        cpu->sp_audit[i].return_pc,
                        expected_sp, actual_sp, (int)(actual_sp - expected_sp),
                        (long long)cpu->cycles);
        }
        cpu->sp_audit_top--;
    }
}

/* --- ROM utility trap handler --- */
static int handle_fw_trap(arm_cpu_t *cpu) {
    uint32_t pc = cpu->reg[ARM_PC];

    if (cpu->fw_udivmoddi4 && pc == cpu->fw_udivmoddi4) {
        /* __udivmoddi4(uint64_t num, uint64_t den, uint64_t *rem_p)
           R0:R1 = numerator, R2:R3 = denominator, [SP] = remainder pointer */
        uint64_t num = ((uint64_t)cpu->reg[1] << 32) | cpu->reg[0];
        uint64_t den = ((uint64_t)cpu->reg[3] << 32) | cpu->reg[2];
        uint64_t quot = 0;
        uint64_t rem = 0;
        if (den != 0) {
            quot = num / den;
            rem = num % den;
        }
        cpu->reg[0] = (uint32_t)(quot & 0xFFFFFFFFu);
        cpu->reg[1] = (uint32_t)(quot >> 32);
        /* Write remainder via pointer (5th arg on stack) */
        uint32_t rem_p = arm_read32(cpu, cpu->reg[ARM_SP]);
        if (rem_p) {
            arm_write32(cpu, rem_p, (uint32_t)(rem & 0xFFFFFFFFu));
            arm_write32(cpu, rem_p + 4, (uint32_t)(rem >> 32));
        }
        cpu->reg[ARM_PC] = cpu->reg[ARM_LR] & ~1u;
        cpu->cycles += 20;
        return 1;
    }

    if (cpu->fw_aeabi_uldivmod && pc == cpu->fw_aeabi_uldivmod) {
        /* __aeabi_uldivmod: R0:R1=num, R2:R3=den -> R0:R1=quot, R2:R3=rem */
        uint64_t num = ((uint64_t)cpu->reg[1] << 32) | cpu->reg[0];
        uint64_t den = ((uint64_t)cpu->reg[3] << 32) | cpu->reg[2];
        uint64_t quot = 0;
        uint64_t rem = 0;
        if (den != 0) {
            quot = num / den;
            rem = num % den;
        }
        cpu->reg[0] = (uint32_t)(quot & 0xFFFFFFFFu);
        cpu->reg[1] = (uint32_t)(quot >> 32);
        cpu->reg[2] = (uint32_t)(rem & 0xFFFFFFFFu);
        cpu->reg[3] = (uint32_t)(rem >> 32);
        cpu->reg[ARM_PC] = cpu->reg[ARM_LR] & ~1u;
        cpu->cycles += 20;
        return 1;
    }

    return 0;
}

static int handle_rom_trap(arm_cpu_t *cpu) {
    uint32_t pc = cpu->reg[ARM_PC];

    if (pc == cpu->rom_util_memcpy || pc == cpu->rom_util_memcpy + 1) {
        /* memcpy(dst, src, len) - R0=dst, R1=src, R2=len */
        uint32_t dst = cpu->reg[0], src = cpu->reg[1], len = cpu->reg[2];
        for (uint32_t i = 0; i < len; i++)
            arm_write8(cpu, dst + i, arm_read8(cpu, src + i));
        /* Return value in R0 = dst (already there) */
        cpu->reg[ARM_PC] = cpu->reg[ARM_LR] & ~1u;
        cpu->cycles += len + 3;
        return 1;
    }
    if (pc == cpu->rom_util_memset || pc == cpu->rom_util_memset + 1) {
        /* memset(dst, val, len) - R0=dst, R1=val, R2=len */
        uint32_t dst = cpu->reg[0], val = cpu->reg[1] & 0xFF, len = cpu->reg[2];
        for (uint32_t i = 0; i < len; i++)
            arm_write8(cpu, dst + i, (uint8_t)val);
        cpu->reg[ARM_PC] = cpu->reg[ARM_LR] & ~1u;
        cpu->cycles += len + 3;
        return 1;
    }
    if (pc == cpu->rom_util_memcmp || pc == cpu->rom_util_memcmp + 1) {
        /* memcmp(s1, s2, len) - R0=s1, R1=s2, R2=len */
        uint32_t s1 = cpu->reg[0], s2 = cpu->reg[1], len = cpu->reg[2];
        int result = 0;
        for (uint32_t i = 0; i < len; i++) {
            int a = arm_read8(cpu, s1 + i), b = arm_read8(cpu, s2 + i);
            if (a != b) { result = a - b; break; }
        }
        cpu->reg[0] = (uint32_t)result;
        cpu->reg[ARM_PC] = cpu->reg[ARM_LR] & ~1u;
        cpu->cycles += len + 3;
        return 1;
    }
    return 0;
}

/* --- Main execution loop --- */

/* ============================================================
 * Single-step instruction trace facility.
 *
 * Disabled by default (zero perf hit — one bool check per step).
 * Enable with ARM_TRACE_PC=1.  Optional filters:
 *   ARM_TRACE_FROM=<cycle>   start cycle (default 0)
 *   ARM_TRACE_TO=<cycle>     end cycle (default INT64_MAX)
 *   ARM_TRACE_MAX=<count>    max lines (default 5000)
 *   ARM_TRACE_NODE=<sram>    only trace cpu whose sram_base hash
 *                            matches the low 32 bits of this value;
 *                            otherwise trace all nodes
 *
 * Each line: PC, SP, LR, r0-r3, xPSR for one executed instruction.
 * Designed to be cross-referenced with `arm-none-eabi-objdump -d
 * <firmware> --start-address=<pc> --stop-address=<pc+8>`.
 * ============================================================ */
static int   arm_trace_state = -1;   /* -1 = not yet probed */
static int64_t arm_trace_from = 0;
static int64_t arm_trace_to   = INT64_MAX;
static int   arm_trace_max    = 5000;
static int   arm_trace_node   = 0;   /* 0 = any */
static int   arm_trace_count  = 0;

static void arm_trace_probe(void) {
    const char *v = getenv("ARM_TRACE_PC");
    arm_trace_state = (v && *v && *v != '0') ? 1 : 0;
    if (!arm_trace_state) return;
    const char *f = getenv("ARM_TRACE_FROM");
    const char *t = getenv("ARM_TRACE_TO");
    const char *m = getenv("ARM_TRACE_MAX");
    const char *n = getenv("ARM_TRACE_NODE");
    if (f) arm_trace_from = strtoll(f, NULL, 0);
    if (t) arm_trace_to   = strtoll(t, NULL, 0);
    if (m) arm_trace_max  = atoi(m);
    if (n) arm_trace_node = (int)strtoul(n, NULL, 0);
    fprintf(stderr, "[arm_trace ON from=%lld to=%lld max=%d node=0x%x]\n",
            (long long)arm_trace_from, (long long)arm_trace_to,
            arm_trace_max, arm_trace_node);
}

static inline void arm_trace_step(arm_cpu_t *cpu) {
    if (__builtin_expect(arm_trace_state == 0, 1)) return;
    if (arm_trace_state < 0) {
        arm_trace_probe();
        if (!arm_trace_state) return;
    }
    if (cpu->cycles < arm_trace_from || cpu->cycles > arm_trace_to) return;
    /* Node filter: low 16 bits of cpu pointer give an unstable but
     * unique-enough per-instance ID.  User picks a value that matches
     * the node they want to trace by trial and error, or 0 for all. */
    if (arm_trace_node) {
        int node_tag = (int)((uintptr_t)cpu & 0xFFFF);
        if (node_tag != (arm_trace_node & 0xFFFF)) return;
    }
    if (arm_trace_count >= arm_trace_max) return;
    arm_trace_count++;
    fprintf(stderr,
            "[t#%d cyc=%lld pc=0x%08x sp=0x%08x lr=0x%08x "
            "r0=%08x r1=%08x r2=%08x r3=%08x r4=%08x r5=%08x r6=%08x r7=%08x xpsr=%08x cpu=%p]\n",
            arm_trace_count, (long long)cpu->cycles,
            cpu->reg[15] & ~1u, cpu->reg[13], cpu->reg[14],
            cpu->reg[0], cpu->reg[1], cpu->reg[2], cpu->reg[3],
            cpu->reg[4], cpu->reg[5], cpu->reg[6], cpu->reg[7],
            cpu->xpsr, (void*)cpu);
}

static int arm_step_interpreter(arm_cpu_t *cpu, int count) {
    int remaining = count;

    /* Hoist the flash window into locals for the whole slice.
     *
     * `flash`, `flash_base` and `flash_end` are set once in arm_cpu_init and
     * never change afterwards, but the compiler cannot prove that: `flash` is
     * a *pointer* member, so any store in the loop (mem_write, a peripheral
     * callback, …) might alias it, forcing a reload of the pointer and both
     * bounds on every single fetch.
     *
     * MSP430's interpreter has always done this — msp430_step_interpreter
     * opens by caching `memory`/`max_mem` in locals — which is part of why it
     * out-runs the ARM interpreter on the same host.
     *
     * FETCH16 keeps the flash fast path inline off these locals and falls back
     * to the full fetch16() (ROM, SRAM, IO) for anything outside the window,
     * so behaviour is unchanged: fetch16 checks flash first as well. */
    const uint8_t *const fl_mem  = cpu->flash;
    const uint32_t       fl_base = cpu->flash_base;
    const uint32_t       fl_end  = cpu->flash_end;
#define FETCH16(a)                                                          \
    (__builtin_expect((a) >= fl_base && (a) < fl_end, 1)                     \
        ? (uint16_t)(fl_mem[(a) - fl_base] | (fl_mem[(a) - fl_base + 1] << 8))\
        : fetch16(cpu, (a)))

    /* Two more per-instruction obligations hoisted out of the loop, for the
     * same reason as the flash window above: both are set once (gdb_stub by
     * the GDB service at attach, the fw_* trap addresses by the ELF loader)
     * and never change while a slice runs, but they live behind `cpu->` so
     * the compiler must reload and re-test them on every instruction.
     *
     * MSP430's interpreter has neither obligation at all — it has no
     * per-instruction GDB check and no ROM-trap dispatch — which is part of
     * the measured ARM/MSP430 interpreter gap. */
    /* GDB and shell breakpoints/watchpoints are armed between slices, never
     * inside one, so one hoisted pointer covers both: per instruction this is
     * the same single compare the loop always had for gdb_stub, and the whole
     * check lives out of line in arm_debug_stop (arm_debug.c).  An inline
     * two-condition version measured 5-8% slower on arm-bench. */
    const void *const dbg_hook = cpu->gdb_stub ? cpu->gdb_stub
                               : (cpu->dbg_count > 0 ? (void *)cpu : NULL);
    /*
     * The two ROM-trap addresses, hoisted so the per-instruction test is two
     * register compares rather than a call.
     *
     * `handle_fw_trap()` used to be called on *every* instruction, and the
     * compiler will not inline a function that size into a loop this big — the
     * same thing that happened to `condition_passed` and cost 5.9% until Tier 0
     * forced it (§2). It showed up in a profile as its own symbol at **9.3% of
     * runtime on Contiki-NG/nRF52840 and 11% on cc2538**, which is not the cost
     * of emulating a 64-bit divide (those are rare) but the cost of asking
     * "is this one?" three million times a second.
     *
     * A trap address of 0 means "not armed", and PC is never 0 here, so the
     * comparison needs no separate armed test.
     */
    const uint32_t fw_trap_a = cpu->fw_udivmoddi4;
    const uint32_t fw_trap_b = cpu->fw_aeabi_uldivmod;

    while (remaining > 0 && !cpu->stopping) {
        arm_trace_step(cpu);
        /* GDB stub: check breakpoint at current PC, then poll for halt
         * commands. If halted, stop the inner loop so the multinode
         * driver can pump the stub's command processor. */
        if (__builtin_expect(dbg_hook != NULL, 0)) {
            if (arm_debug_stop(cpu)) {
                cpu->stopping = true;
                break;
            }
        }

        /* Check events */
        if (cpu->cycles >= cpu->next_event_cycle)
            execute_events(cpu);

        /* CPU off (WFI) — advance to next event or wake on interrupt.
         *
         * Cortex-M WFI wakes on any pending interrupt regardless of
         * PRIMASK. If PRIMASK is set, the IRQ stays pending and the
         * CPU just resumes at the instruction after WFI; the IRQ
         * fires later when PRIMASK clears. So `has_pending` always
         * clears `cpu_off` here, even though `arm_nvic_check_pending`
         * may decide not to take the exception yet. */
        if (cpu->cpu_off) {
            extern uint64_t arm_wfi_total, arm_wfi_pending, arm_wfi_skipped, arm_wfi_blocked, arm_wfi_noirq;
            if (cpu->nvic) {
                arm_nvic_t *nvic = (arm_nvic_t *)cpu->nvic;
                if (nvic->has_pending) {
                    arm_wfi_pending++;
                    /* A pending interrupt wakes WFI on real Cortex-M regardless
                     * of PRIMASK; the code right after WFI (Zephyr's
                     * arch_cpu_idle does `wfi; cpsie i`) then clears PRIMASK and
                     * takes the IRQ.  So wake at the CURRENT cycle and let the
                     * firmware service it — do NOT fast-forward to the next
                     * event.  (MSPSim's LPM loop likewise never jumps past a
                     * pending interrupt: it services it at that cycle.)
                     * Fast-forwarding here skewed Zephyr's tickless system clock
                     * far past the WFI, so its timeout ISR announced late and
                     * starved the kernel's timers — DAD never matured. */
                    arm_wfi_blocked++;
                    cpu->cpu_off = false;
                    arm_nvic_check_pending(nvic);
                    continue;
                }
            }
            if (cpu->event_queue) {
                arm_wfi_noirq++;
                int64_t target = cpu->event_queue->fire_cycle;
                /* Cap at the slice horizon.  Without this, idle firmware whose
                 * only pending event is far away (e.g. Zephyr's tickless RTC
                 * parks its compare ~256 s out) would fast-forward straight
                 * past the horizon.  If the event is beyond the slice, idle to
                 * the horizon and END the slice — the runner advances time and
                 * re-enters; otherwise jump to the event and process it. */
                if (target > cpu->cycle_limit) {
                    if (cpu->cycle_limit > cpu->cycles)
                        cpu->lpm_ns += arm_cycles_to_ns(
                            cpu->cycle_limit - cpu->cycles, cpu->cpu_freq_hz);
                    cpu->cycles = cpu->cycle_limit;
                    break;
                }
                if (target > cpu->cycles)
                    cpu->lpm_ns += arm_cycles_to_ns(target - cpu->cycles,
                                                    cpu->cpu_freq_hz);
                cpu->cycles = target;
                continue;
            }
            break;
        }

        uint32_t pc = cpu->reg[ARM_PC];

        /* Per-instruction debug facilities (PC watchpoints, the one-shot
         * Zephyr thread dump, the memory watch) behind ONE cached flag.
         *
         * Each used to cost its own load+test on every emulated instruction,
         * and the PC-watchpoint one cost a loop setup as well — on a path
         * that retires an instruction every ~20 host cycles.  All three are
         * off in every normal run.  arm_debug_facilities_on() does the
         * getenv work once and thereafter is a single predictable branch.
         *
         * This region has bitten us before: see the ARM_WILD_TRAP comment
         * below, where an unlatched getenv() was once ~35% of wall time. */
        if (__builtin_expect(arm_debug_facilities_on(), 0)) {
            extern int arm_pcw_count;
            extern uint32_t arm_pcw_addr[]; extern uint64_t arm_pcw_n[];
            extern int64_t arm_pcw_first[], arm_pcw_last[];
            for (int i = 0; i < arm_pcw_count; i++)
                if ((pc & ~1u) == (arm_pcw_addr[i] & ~1u)) {
                    if (arm_pcw_n[i] == 0) arm_pcw_first[i] = cpu->cycles;
                    arm_pcw_n[i]++; arm_pcw_last[i] = cpu->cycles;
                }
            /* ZEPHYR_THREADS=0x<_kernel addr>: one-shot dump of the Zephyr
             * thread list (CONFIG_THREAD_MONITOR) at the stall — name, state,
             * and the wait-queue each thread is pended on.  Offsets are for the
             * echo-s-nd build (z_kernel.threads +40, k_thread.next_thread +140,
             * .name +144, base.thread_state +16, base.pended_on +8). */
            extern uint32_t arm_zt_kernel; extern int arm_zt_done;
            if (arm_zt_kernel && !arm_zt_done && cpu->cycles > 20000000) {
                arm_zt_done = 1;
                uint32_t t = arm_read32(cpu, arm_zt_kernel + 40);
                fprintf(stderr, "[zthreads] cyc=%lld _kernel=0x%08x\n",
                        (long long)cpu->cycles, arm_zt_kernel);
                int guard = 0;
                while (t >= 0x20000000 && t < 0x20040000 && guard++ < 32) {
                    char nm[20]; int i;
                    for (i = 0; i < 19; i++) { nm[i] = (char)arm_read8(cpu, t + 144 + i); if (!nm[i]) break; }
                    nm[i] = 0;
                    fprintf(stderr, "  thr 0x%08x '%s' state=0x%02x pended_on=0x%08x prio=%d\n",
                            t, nm, (unsigned)arm_read8(cpu, t + 16), arm_read32(cpu, t + 8),
                            (int8_t)arm_read8(cpu, t + 17));
                    t = arm_read32(cpu, t + 140);
                }
            }
            extern uint32_t arm_memw_addr; extern int arm_memw_last;
            if (arm_memw_addr) {
                int v = (int)arm_read8(cpu, arm_memw_addr);
                if (v != arm_memw_last) {
                    fprintf(stderr, "[memw] cyc=%lld [0x%08x] %d->%d pc=0x%08x\n",
                            (long long)cpu->cycles, arm_memw_addr, arm_memw_last, v, pc);
                    arm_memw_last = v;
                }
            }
        }

        arm_sp_audit_check(cpu);

        /* Wild-jump detector: catch the first time PC lands in SRAM
         * (anywhere code shouldn't be executing — XN region on real HW
         * faults).  One-shot per-CPU; dump enough register state to
         * reverse-engineer which prior instruction redirected PC.
         * Enabled via ARM_WILD_TRAP.
         *
         * Latched: runs once per executed instruction; an unlatched
         * getenv() here was ~35% of simulation wall time (sample(1)). */
        static int wild_trap_env = -1;
        if (__builtin_expect(wild_trap_env < 0, 0))
            wild_trap_env = getenv("ARM_WILD_TRAP") != NULL;
        if (__builtin_expect(wild_trap_env, 0) &&
            ((pc >= cpu->sram_base && pc < cpu->sram_end) || pc >= 0x40000000u)) {
            if (!cpu->wild_trapped) {
                cpu->wild_trapped = 1;
                fprintf(stderr,
                        "[WILD JUMP cpu=%p cyc=%lld pc=0x%08x sp=0x%08x lr=0x%08x "
                        "r0=%08x r1=%08x r2=%08x r3=%08x r4=%08x r5=%08x r6=%08x r7=%08x "
                        "r8=%08x r9=%08x r10=%08x r11=%08x r12=%08x xpsr=%08x]\n",
                        (void*)cpu, (long long)cpu->cycles, pc, cpu->reg[ARM_SP], cpu->reg[ARM_LR],
                        cpu->reg[0], cpu->reg[1], cpu->reg[2], cpu->reg[3],
                        cpu->reg[4], cpu->reg[5], cpu->reg[6], cpu->reg[7],
                        cpu->reg[8], cpu->reg[9], cpu->reg[10], cpu->reg[11], cpu->reg[12],
                        cpu->xpsr);
            }
        }

        /* ROM utility traps — see the hoist above for why this is not a call. */
        if (__builtin_expect(pc == fw_trap_a || pc == fw_trap_b, 0) &&
            handle_fw_trap(cpu)) {
            cpu->instructions++;
            remaining--;
            continue;
        }
        if (pc < 0x100 && handle_rom_trap(cpu)) {
            cpu->instructions++;
            remaining--;
            continue;
        }

        /* Fetch first halfword */
        uint16_t hw1 = FETCH16(pc);
        uint16_t top5 = hw1 >> 11;

        /* Periodic PC trace for debugging */
#ifdef DEBUG
        if ((cpu->instructions % 5000000) == 0)
            fprintf(stderr, "[%lldM] PC=0x%08x R0=0x%08x R1=0x%08x R2=0x%08x R3=0x%08x SP=0x%08x\n",
                    cpu->instructions/1000000, pc, cpu->reg[0], cpu->reg[1],
                    cpu->reg[2], cpu->reg[3], cpu->reg[ARM_SP]);
#endif

        /* IT block: check if current instruction should execute */
        int in_it = (cpu->it_state & 0xF) != 0;
        if (in_it) {
            int cond = (cpu->it_state >> 4) & 0xF;
            if (!condition_passed(cpu, cond)) {
                /* Condition failed — skip instruction */
                cpu->reg[ARM_PC] = pc + ((top5 >= 0x1D) ? 4 : 2);
                cpu->cycles += 1;
                cpu->it_state = (cpu->it_state & 0xE0) | ((cpu->it_state << 1) & 0x1F);
                cpu->instructions++;
                remaining--;
                continue;
            }
        }

        /*
         * In IT blocks, Thumb-16 data processing instructions do NOT update
         * condition flags (the implicit S suffix is suppressed). Exceptions
         * are CMP, CMN, and TST which always update flags.
         * Save flags before and restore after, unless it's a compare/test.
         */
        uint32_t saved_flags_it = 0;
        int it_suppress_flags = 0;
        if (in_it && top5 < 0x1D) {
            saved_flags_it = cpu->xpsr & (APSR_N | APSR_Z | APSR_C | APSR_V);
            it_suppress_flags = 1;
            /* Check if instruction is CMP/CMN/TST — these always update flags */
            if ((hw1 >> 13) == 1 && ((hw1 >> 11) & 3) == 1)
                it_suppress_flags = 0; /* CMP Rn, #imm8 */
            else if ((hw1 >> 10) == 0x10) {
                int dp_op = (hw1 >> 6) & 0xF;
                if (dp_op == 0x8 || dp_op == 0xA || dp_op == 0xB)
                    it_suppress_flags = 0; /* TST, CMP, CMN */
            } else if ((hw1 >> 10) == 0x11 && ((hw1 >> 8) & 3) == 1)
                it_suppress_flags = 0; /* CMP Rn, Rm (high) */
        }

        /* --- Computed goto dispatch for Thumb instruction decode --- */
#if defined(__GNUC__) || defined(__clang__)
        {
            static const void *thumb_dispatch[32] = {
                &&t16_lsl_imm,    /*  0 */ &&t16_lsr_imm,    /*  1 */
                &&t16_asr_imm,    /*  2 */ &&t16_addsub,     /*  3 */
                &&t16_mov_imm,    /*  4 */ &&t16_cmp_imm,    /*  5 */
                &&t16_add_imm8,   /*  6 */ &&t16_sub_imm8,   /*  7 */
                &&t16_dp_spec,    /*  8 */ &&t16_ldr_lit,    /*  9 */
                &&t16_ls_reg,     /* 10 */ &&t16_ls_reg,     /* 11 */
                &&t16_str_imm,    /* 12 */ &&t16_ldr_imm,    /* 13 */
                &&t16_strb_imm,   /* 14 */ &&t16_ldrb_imm,   /* 15 */
                &&t16_strh_imm,   /* 16 */ &&t16_ldrh_imm,   /* 17 */
                &&t16_str_sp,     /* 18 */ &&t16_ldr_sp,     /* 19 */
                &&t16_adr,        /* 20 */ &&t16_add_sp_imm, /* 21 */
                &&t16_misc,       /* 22 */ &&t16_misc,       /* 23 */
                &&t16_stm,        /* 24 */ &&t16_ldm,        /* 25 */
                &&t16_bcond,      /* 26 */ &&t16_bcond,      /* 27 */
                &&t16_b_uncond,   /* 28 */ &&t32_decode,     /* 29 */
                &&t32_decode,     /* 30 */ &&t32_decode,     /* 31 */
            };
            if (top5 < 29) {
                cpu->reg[ARM_PC] = pc + 2;
                cpu->cycles += 1;
            }
            goto *thumb_dispatch[top5];
        }
#else
        /* Fallback for non-GCC/Clang compilers */
        if (top5 < 29) {
            cpu->reg[ARM_PC] = pc + 2;
            cpu->cycles += 1;
        }
        switch (top5) {
            case 0: goto t16_lsl_imm; case 1: goto t16_lsr_imm;
            case 2: goto t16_asr_imm; case 3: goto t16_addsub;
            case 4: goto t16_mov_imm; case 5: goto t16_cmp_imm;
            case 6: goto t16_add_imm8; case 7: goto t16_sub_imm8;
            case 8: goto t16_dp_spec; case 9: goto t16_ldr_lit;
            case 10: case 11: goto t16_ls_reg;
            case 12: goto t16_str_imm; case 13: goto t16_ldr_imm;
            case 14: goto t16_strb_imm; case 15: goto t16_ldrb_imm;
            case 16: goto t16_strh_imm; case 17: goto t16_ldrh_imm;
            case 18: goto t16_str_sp; case 19: goto t16_ldr_sp;
            case 20: goto t16_adr; case 21: goto t16_add_sp_imm;
            case 22: case 23: goto t16_misc;
            case 24: goto t16_stm; case 25: goto t16_ldm;
            case 26: case 27: goto t16_bcond;
            case 28: goto t16_b_uncond;
            default: goto t32_decode;
        }
#endif

        /* --- 16-bit Thumb handlers --- */

        t16_lsl_imm: {
            int rd = hw1 & 7;
            int rm = (hw1 >> 3) & 7;
            int imm5 = (hw1 >> 6) & 0x1F;
            if (imm5 == 0) {
                cpu->reg[rd] = cpu->reg[rm];
                set_nz(cpu, cpu->reg[rd]);
            } else {
                int carry;
                cpu->reg[rd] = lsl_c(cpu->reg[rm], imm5, &carry);
                set_nzc(cpu, cpu->reg[rd], carry);
            }
            goto insn_done;
        }

        t16_lsr_imm: {
            int rd = hw1 & 7;
            int rm = (hw1 >> 3) & 7;
            int imm5 = (hw1 >> 6) & 0x1F;
            int carry;
            if (imm5 == 0) imm5 = 32;
            cpu->reg[rd] = lsr_c(cpu->reg[rm], imm5, &carry);
            set_nzc(cpu, cpu->reg[rd], carry);
            goto insn_done;
        }

        t16_asr_imm: {
            int rd = hw1 & 7;
            int rm = (hw1 >> 3) & 7;
            int imm5 = (hw1 >> 6) & 0x1F;
            int carry;
            if (imm5 == 0) imm5 = 32;
            cpu->reg[rd] = asr_c(cpu->reg[rm], imm5, &carry);
            set_nzc(cpu, cpu->reg[rd], carry);
            goto insn_done;
        }

        t16_addsub: {
            int sub_op = (hw1 >> 9) & 3;
            int rd = hw1 & 7;
            int rn = (hw1 >> 3) & 7;
            /* Snapshot operands before writing rd — when rd == rn (e.g.
             * `subs r3, r3, r2`) the flag computation must use the
             * *original* rn value, not the just-written result. */
            uint32_t n_val = cpu->reg[rn];
            if (sub_op == 0) {
                /* ADD Rd, Rn, Rm */
                int rm = (hw1 >> 6) & 7;
                uint32_t m_val = cpu->reg[rm];
                uint64_t result = (uint64_t)n_val + m_val;
                cpu->reg[rd] = (uint32_t)result;
                set_add_flags(cpu, n_val, m_val, result);
            } else if (sub_op == 1) {
                /* SUB Rd, Rn, Rm */
                int rm = (hw1 >> 6) & 7;
                uint32_t m_val = cpu->reg[rm];
                uint64_t result = (uint64_t)n_val - m_val;
                cpu->reg[rd] = (uint32_t)result;
                set_sub_flags(cpu, n_val, m_val, result);
            } else if (sub_op == 2) {
                /* ADD Rd, Rn, #imm3 */
                uint32_t imm3 = (hw1 >> 6) & 7;
                uint64_t result = (uint64_t)n_val + imm3;
                cpu->reg[rd] = (uint32_t)result;
                set_add_flags(cpu, n_val, imm3, result);
            } else {
                /* SUB Rd, Rn, #imm3 */
                uint32_t imm3 = (hw1 >> 6) & 7;
                uint64_t result = (uint64_t)n_val - imm3;
                cpu->reg[rd] = (uint32_t)result;
                set_sub_flags(cpu, n_val, imm3, result);
            }
            goto insn_done;
        }


        t16_mov_imm: {
            int rd = (hw1 >> 8) & 7;
            uint32_t imm8 = hw1 & 0xFF;
            cpu->reg[rd] = imm8;
            set_nz(cpu, imm8);
            goto insn_done;
        }

        t16_cmp_imm: {
            int rd = (hw1 >> 8) & 7;
            uint32_t imm8 = hw1 & 0xFF;
            uint64_t result = (uint64_t)cpu->reg[rd] - imm8;
            set_sub_flags(cpu, cpu->reg[rd], imm8, result);
            goto insn_done;
        }

        t16_add_imm8: {
            int rd = (hw1 >> 8) & 7;
            uint32_t imm8 = hw1 & 0xFF;
            uint64_t result = (uint64_t)cpu->reg[rd] + imm8;
            set_add_flags(cpu, cpu->reg[rd], imm8, result);
            cpu->reg[rd] = (uint32_t)result;
            goto insn_done;
        }

        t16_sub_imm8: {
            int rd = (hw1 >> 8) & 7;
            uint32_t imm8 = hw1 & 0xFF;
            uint64_t result = (uint64_t)cpu->reg[rd] - imm8;
            set_sub_flags(cpu, cpu->reg[rd], imm8, result);
            cpu->reg[rd] = (uint32_t)result;
            goto insn_done;
        }

        t16_dp_spec: {
            if ((hw1 >> 10) == 0x10) {
                /* Data processing (register) */
                int opcode = (hw1 >> 6) & 0xF;
                int rd = hw1 & 7;
                int rm = (hw1 >> 3) & 7;
                switch (opcode) {
                    case 0x0: { /* AND */
                        cpu->reg[rd] &= cpu->reg[rm];
                        set_nz(cpu, cpu->reg[rd]);
                        break;
                    }
                    case 0x1: { /* EOR */
                        cpu->reg[rd] ^= cpu->reg[rm];
                        set_nz(cpu, cpu->reg[rd]);
                        break;
                    }
                    case 0x2: { /* LSL */
                        int shift = cpu->reg[rm] & 0xFF;
                        if (shift >= 32) {
                            int carry = (shift == 32) ? (cpu->reg[rd] & 1) : 0;
                            cpu->reg[rd] = 0;
                            set_nzc(cpu, 0, carry);
                        } else if (shift > 0) {
                            int carry;
                            cpu->reg[rd] = lsl_c(cpu->reg[rd], shift, &carry);
                            set_nzc(cpu, cpu->reg[rd], carry);
                        } else {
                            set_nz(cpu, cpu->reg[rd]);
                        }
                        break;
                    }
                    case 0x3: { /* LSR */
                        int shift = cpu->reg[rm] & 0xFF;
                        if (shift >= 32) {
                            int carry = (shift == 32) ? ((cpu->reg[rd] >> 31) & 1) : 0;
                            cpu->reg[rd] = 0;
                            set_nzc(cpu, 0, carry);
                        } else if (shift > 0) {
                            int carry;
                            cpu->reg[rd] = lsr_c(cpu->reg[rd], shift, &carry);
                            set_nzc(cpu, cpu->reg[rd], carry);
                        } else {
                            set_nz(cpu, cpu->reg[rd]);
                        }
                        break;
                    }
                    case 0x4: { /* ASR */
                        int shift = cpu->reg[rm] & 0xFF;
                        if (shift >= 32) {
                            int carry = (cpu->reg[rd] >> 31) & 1;
                            cpu->reg[rd] = carry ? 0xFFFFFFFF : 0;
                            set_nzc(cpu, cpu->reg[rd], carry);
                        } else if (shift > 0) {
                            int carry;
                            cpu->reg[rd] = asr_c(cpu->reg[rd], shift, &carry);
                            set_nzc(cpu, cpu->reg[rd], carry);
                        } else {
                            set_nz(cpu, cpu->reg[rd]);
                        }
                        break;
                    }
                    case 0x5: { /* ADC */
                        int carry_in = (cpu->xpsr & APSR_C) ? 1 : 0;
                        uint64_t result = (uint64_t)cpu->reg[rd] + cpu->reg[rm] + carry_in;
                        /* V uses the two true operands (carry-in is already in
                         * `result`); folding ci into b corrupts overflow when
                         * rm+ci crosses 0x7FFFFFFF→0x80000000. */
                        set_add_flags(cpu, cpu->reg[rd], cpu->reg[rm], result);
                        cpu->reg[rd] = (uint32_t)result;
                        break;
                    }
                    case 0x6: { /* SBC */
                        int carry_in = (cpu->xpsr & APSR_C) ? 1 : 0;
                        uint64_t result = (uint64_t)cpu->reg[rd] - cpu->reg[rm] - (1 - carry_in);
                        uint32_t r32 = (uint32_t)result;
                        cpu->xpsr &= ~(APSR_N | APSR_Z | APSR_C | APSR_V);
                        if (r32 == 0) cpu->xpsr |= APSR_Z;
                        if (r32 & 0x80000000) cpu->xpsr |= APSR_N;
                        if ((uint64_t)cpu->reg[rd] >= (uint64_t)cpu->reg[rm] + (1 - carry_in))
                            cpu->xpsr |= APSR_C;
                        if (((cpu->reg[rd] ^ cpu->reg[rm]) & (cpu->reg[rd] ^ r32)) >> 31)
                            cpu->xpsr |= APSR_V;
                        cpu->reg[rd] = r32;
                        break;
                    }
                    case 0x7: { /* ROR */
                        int shift = cpu->reg[rm] & 0xFF;
                        if (shift > 0) {
                            int carry;
                            cpu->reg[rd] = ror_c(cpu->reg[rd], shift, &carry);
                            set_nzc(cpu, cpu->reg[rd], carry);
                        } else {
                            set_nz(cpu, cpu->reg[rd]);
                        }
                        break;
                    }
                    case 0x8: { /* TST */
                        uint32_t result = cpu->reg[rd] & cpu->reg[rm];
                        set_nz(cpu, result);
                        break;
                    }
                    case 0x9: { /* RSB (NEG) Rd, Rm, #0 */
                        uint32_t m_val = cpu->reg[rm];
                        uint64_t result = (uint64_t)0 - m_val;
                        cpu->reg[rd] = (uint32_t)result;
                        set_sub_flags(cpu, 0, m_val, result);
                        break;
                    }
                    case 0xA: { /* CMP */
                        uint64_t result = (uint64_t)cpu->reg[rd] - cpu->reg[rm];
                        set_sub_flags(cpu, cpu->reg[rd], cpu->reg[rm], result);
                        break;
                    }
                    case 0xB: { /* CMN */
                        uint64_t result = (uint64_t)cpu->reg[rd] + cpu->reg[rm];
                        set_add_flags(cpu, cpu->reg[rd], cpu->reg[rm], result);
                        break;
                    }
                    case 0xC: { /* ORR */
                        cpu->reg[rd] |= cpu->reg[rm];
                        set_nz(cpu, cpu->reg[rd]);
                        break;
                    }
                    case 0xD: { /* MUL */
                        cpu->reg[rd] *= cpu->reg[rm];
                        set_nz(cpu, cpu->reg[rd]);
                        break;
                    }
                    case 0xE: { /* BIC */
                        cpu->reg[rd] &= ~cpu->reg[rm];
                        set_nz(cpu, cpu->reg[rd]);
                        break;
                    }
                    case 0xF: { /* MVN */
                        cpu->reg[rd] = ~cpu->reg[rm];
                        set_nz(cpu, cpu->reg[rd]);
                        break;
                    }
                }
            } else {
                /* Special data / branch-exchange.
                 *
                 * When PC is used as a source register here, the
                 * architecturally-visible R[15] is `ProcessorPC` =
                 * InstructionAddr + 4. Our `cpu->reg[15]` only updates
                 * at the END of an instruction, so reading it raw
                 * returns the current instruction's address. Read PC+4
                 * explicitly for any source = 15. Same rule applies to
                 * BX/BLX with Rm=PC (uncommon but architecturally
                 * defined). */
                int opcode = (hw1 >> 8) & 3;
                int d = ((hw1 >> 4) & 8) | (hw1 & 7); /* High bit from bit 7 */
                int m = (hw1 >> 3) & 0xF;

                uint32_t m_val = (m == ARM_PC) ? (pc + 4) : cpu->reg[m];
                uint32_t d_val = (d == ARM_PC) ? (pc + 4) : cpu->reg[d];

                switch (opcode) {
                    case 0: /* ADD Rd, Rm (high registers) */
                        cpu->reg[d] = d_val + m_val;
                        if (d == ARM_PC) cpu->reg[ARM_PC] &= ~1u;
                        break;
                    case 1: { /* CMP Rn, Rm (high registers) */
                        uint64_t result = (uint64_t)d_val - m_val;
                        set_sub_flags(cpu, d_val, m_val, result);
                        break;
                    }
                    case 2: /* MOV Rd, Rm (high registers) */
                        cpu->reg[d] = m_val;
                        if (d == ARM_PC) cpu->reg[ARM_PC] &= ~1u;
                        break;
                    case 3: { /* BX / BLX / BXNS / BLXNS */
                        bool link = (hw1 & (1 << 7)) != 0;
                        /* The Non-secure variant (bit[2]) is only meaningful
                         * when executing Secure; in Non-secure it decodes as
                         * plain BX/BLX. */
                        bool ns_variant = (hw1 & (1 << 2)) && cpu->tz_enabled
                                          && cpu->secure;
                        uint32_t target = m_val;
                        if (ns_variant && link) {
                            /* BLXNS Rm: Secure -> Non-secure call. Save the
                             * secure return address + integrity signature on
                             * the Secure stack, set LR = FNC_RETURN, switch to
                             * Non-secure, and branch. */
                            uint32_t ret = cpu->reg[ARM_PC] | 1u;
                            uint32_t sp = cpu->reg[ARM_SP] - 8;
                            arm_write32(cpu, sp + 0, ret);
                            arm_write32(cpu, sp + 4, 0xFEFA125Au);
                            cpu->reg[ARM_SP] = sp;
                            cpu->reg[ARM_LR] = 0xFEFFFFFFu;   /* FNC_RETURN */
                            arm_switch_security_state(cpu, false);
                            cpu->tz_bxns_count++;
                            arm_tz_trace(cpu, "blxns", target, cpu->reg[ARM_SP]);
                            cpu->reg[ARM_PC] = target & ~1u;
                        } else if (ns_variant && !link) {
                            /* BXNS Rm: FNC_RETURN / EXC_RETURN, else branch
                             * switching to Non-secure iff target bit[0] == 0. */
                            if ((target & 0xFF000000u) == 0xFE000000u) {
                                arm_fnc_return(cpu, target);
                            } else if ((target & 0xFF000000u) == 0xFF000000u) {
                                exception_return(cpu, target);
                            } else {
                                if ((target & 1) == 0) {
                                    arm_switch_security_state(cpu, false);
                                    cpu->tz_bxns_count++;
                                    arm_tz_trace(cpu, "bxns", target, cpu->reg[ARM_LR]);
                                }
                                cpu->reg[ARM_PC] = target & ~1u;
                            }
                        } else if (link) {
                            /* BLX Rm */
                            cpu->reg[ARM_LR] = (cpu->reg[ARM_PC]) | 1;
                            arm_sp_audit_push(cpu, cpu->reg[ARM_PC], target);
                            cpu->reg[ARM_PC] = target & ~1u;
                        } else {
                            /* BX Rm: a Non-secure FNC_RETURN returns to the
                             * Secure caller (BLXNS partner); otherwise it is a
                             * normal branch or an exception return. */
                            if (cpu->tz_enabled && !cpu->secure &&
                                (target & 0xFF000000u) == 0xFE000000u) {
                                arm_fnc_return(cpu, target);
                            } else if ((target & 0xF0000000) == 0xF0000000) {
                                exception_return(cpu, target);
                            } else {
                                cpu->reg[ARM_PC] = target & ~1u;
                            }
                        }
                        break;
                    }
                }
            }
            goto insn_done;
        }

        t16_ldr_lit: {
            /* LDR Rt, [PC, #imm8*4] (PC-relative) */
            int rt = (hw1 >> 8) & 7;
            uint32_t imm8 = (hw1 & 0xFF) << 2;
            uint32_t addr = ((pc + 4) & ~3u) + imm8;
            cpu->reg[rt] = mem_read32_unaligned(cpu, addr);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_ls_reg: {
            /* Load/store register offset */
            int opcode = (hw1 >> 9) & 7;
            int rm = (hw1 >> 6) & 7;
            int rn = (hw1 >> 3) & 7;
            int rt = hw1 & 7;
            uint32_t addr = cpu->reg[rn] + cpu->reg[rm];
            switch (opcode) {
                case 0: /* STR */
                    mem_write32_unaligned(cpu, addr, cpu->reg[rt]);
                    break;
                case 1: /* STRH */
                    mem_write16_unaligned(cpu, addr, (uint16_t)cpu->reg[rt]);
                    break;
                case 2: /* STRB */
                    mem_write8(cpu, addr, (uint8_t)cpu->reg[rt]);
                    break;
                case 3: /* LDRSB */
                    cpu->reg[rt] = (uint32_t)(int32_t)(int8_t)mem_read8(cpu, addr);
                    break;
                case 4: /* LDR */
                    cpu->reg[rt] = mem_read32_unaligned(cpu, addr);
                    break;
                case 5: /* LDRH */
                    cpu->reg[rt] = mem_read16_unaligned(cpu, addr);
                    break;
                case 6: /* LDRB */
                    cpu->reg[rt] = mem_read8(cpu, addr);
                    break;
                case 7: /* LDRSH */
                    cpu->reg[rt] = (uint32_t)(int32_t)(int16_t)mem_read16_unaligned(cpu, addr);
                    break;
            }
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_str_imm: {
            /* STR Rt, [Rn, #imm5*4] */
            int imm5 = (hw1 >> 6) & 0x1F;
            int rn = (hw1 >> 3) & 7;
            int rt = hw1 & 7;
            uint32_t addr = cpu->reg[rn] + (imm5 << 2);
            mem_write32_unaligned(cpu, addr, cpu->reg[rt]);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_ldr_imm: {
            /* LDR Rt, [Rn, #imm5*4] */
            int imm5 = (hw1 >> 6) & 0x1F;
            int rn = (hw1 >> 3) & 7;
            int rt = hw1 & 7;
            uint32_t addr = cpu->reg[rn] + (imm5 << 2);
            cpu->reg[rt] = mem_read32_unaligned(cpu, addr);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_strb_imm: {
            /* STRB Rt, [Rn, #imm5] */
            int imm5 = (hw1 >> 6) & 0x1F;
            int rn = (hw1 >> 3) & 7;
            int rt = hw1 & 7;
            uint32_t addr = cpu->reg[rn] + imm5;
            mem_write8(cpu, addr, (uint8_t)cpu->reg[rt]);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_ldrb_imm: {
            /* LDRB Rt, [Rn, #imm5] */
            int imm5 = (hw1 >> 6) & 0x1F;
            int rn = (hw1 >> 3) & 7;
            int rt = hw1 & 7;
            uint32_t addr = cpu->reg[rn] + imm5;
            cpu->reg[rt] = mem_read8(cpu, addr);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_strh_imm: {
            /* STRH Rt, [Rn, #imm5*2] */
            int imm5 = (hw1 >> 6) & 0x1F;
            int rn = (hw1 >> 3) & 7;
            int rt = hw1 & 7;
            uint32_t addr = cpu->reg[rn] + (imm5 << 1);
            mem_write16_unaligned(cpu, addr, (uint16_t)cpu->reg[rt]);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_ldrh_imm: {
            /* LDRH Rt, [Rn, #imm5*2] */
            int imm5 = (hw1 >> 6) & 0x1F;
            int rn = (hw1 >> 3) & 7;
            int rt = hw1 & 7;
            uint32_t addr = cpu->reg[rn] + (imm5 << 1);
            cpu->reg[rt] = mem_read16_unaligned(cpu, addr);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_str_sp: {
            /* STR Rt, [SP, #imm8*4] */
            int rt = (hw1 >> 8) & 7;
            uint32_t imm8 = (hw1 & 0xFF) << 2;
            uint32_t addr = cpu->reg[ARM_SP] + imm8;
            mem_write32_unaligned(cpu, addr, cpu->reg[rt]);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_ldr_sp: {
            /* LDR Rt, [SP, #imm8*4] */
            int rt = (hw1 >> 8) & 7;
            uint32_t imm8 = (hw1 & 0xFF) << 2;
            uint32_t addr = cpu->reg[ARM_SP] + imm8;
            cpu->reg[rt] = mem_read32_unaligned(cpu, addr);
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_adr: {
            /* ADD Rd, PC, #imm8*4 */
            int rd = (hw1 >> 8) & 7;
            uint32_t imm8 = (hw1 & 0xFF) << 2;
            cpu->reg[rd] = ((pc + 4) & ~3u) + imm8;
            goto insn_done;
        }

        t16_add_sp_imm: {
            /* ADD Rd, SP, #imm8*4 */
            int rd = (hw1 >> 8) & 7;
            uint32_t imm8 = (hw1 & 0xFF) << 2;
            cpu->reg[rd] = cpu->reg[ARM_SP] + imm8;
            goto insn_done;
        }

        t16_misc: {
            /* Miscellaneous 16-bit */
            int sub_op = (hw1 >> 8) & 0xF;
            switch (sub_op) {
                case 0x0: {
                    /* ADD SP, #imm7*4 or SUB SP, #imm7*4 */
                    uint32_t imm7 = (hw1 & 0x7F) << 2;
                    if (hw1 & (1 << 7))
                        cpu->reg[ARM_SP] -= imm7;
                    else
                        cpu->reg[ARM_SP] += imm7;
                    break;
                }
                case 0x2: { /* SXTH, SXTB, UXTH, UXTB */
                    int rd = hw1 & 7;
                    int rm = (hw1 >> 3) & 7;
                    int op2 = (hw1 >> 6) & 3;
                    switch (op2) {
                        case 0: /* SXTH */
                            cpu->reg[rd] = (uint32_t)(int32_t)(int16_t)(uint16_t)cpu->reg[rm];
                            break;
                        case 1: /* SXTB */
                            cpu->reg[rd] = (uint32_t)(int32_t)(int8_t)(uint8_t)cpu->reg[rm];
                            break;
                        case 2: /* UXTH */
                            cpu->reg[rd] = cpu->reg[rm] & 0xFFFF;
                            break;
                        case 3: /* UXTB */
                            cpu->reg[rd] = cpu->reg[rm] & 0xFF;
                            break;
                    }
                    break;
                }
                case 0x1: /* CBZ */
                case 0x3: /* CBZ */
                case 0x9: /* CBNZ */
                case 0xB: { /* CBNZ */
                    int rn = hw1 & 7;
                    int i = (hw1 >> 9) & 1;
                    uint32_t imm5 = (hw1 >> 3) & 0x1F;
                    uint32_t offset = (i << 6) | (imm5 << 1);
                    int is_nonzero = (sub_op >> 3) & 1;
                    if (is_nonzero ? (cpu->reg[rn] != 0) : (cpu->reg[rn] == 0))
                        cpu->reg[ARM_PC] = pc + 4 + offset;
                    break;
                }
                case 0x4: /* PUSH */
                case 0x5: { /* PUSH with LR */
                    uint32_t reglist = hw1 & 0xFF;
                    int push_lr = (hw1 >> 8) & 1;
                    int count_regs = 0;
                    for (int i = 0; i < 8; i++) if (reglist & (1 << i)) count_regs++;
                    if (push_lr) count_regs++;
                    uint32_t sp = cpu->reg[ARM_SP] - count_regs * 4;
                    cpu->reg[ARM_SP] = sp;
                    uint32_t addr = sp;
                    for (int i = 0; i < 8; i++) {
                        if (reglist & (1 << i)) {
                            mem_write32(cpu, addr, cpu->reg[i]);
                            addr += 4;
                        }
                    }
                    if (push_lr) mem_write32(cpu, addr, cpu->reg[ARM_LR]);
                    cpu->cycles += count_regs;
                    break;
                }
                case 0x6: { /* CPS (CPSIE/CPSID) */
                    if (hw1 & (1 << 4)) {
                        cpu->primask = 1; /* CPSID i */
                    } else {
                        cpu->primask = 0; /* CPSIE i */
                        /* Re-evaluate any IRQs that pended while PRIMASK was 1.
                         * Without this, an IRQ that pends during a critical
                         * section is deferred until the next set_pending call
                         * — for the nrf54l15 GRTC tick that meant ~390 ms
                         * between handler runs instead of ~7.8 ms. */
                        if (cpu->nvic && ((arm_nvic_t *)cpu->nvic)->has_pending)
                            arm_nvic_check_pending((arm_nvic_t *)cpu->nvic);
                    }
                    break;
                }
                case 0xA: { /* REV, REV16, REVSH */
                    int rd = hw1 & 7;
                    int rm = (hw1 >> 3) & 7;
                    int op2 = (hw1 >> 6) & 3;
                    uint32_t val = cpu->reg[rm];
                    switch (op2) {
                        case 0: /* REV */
                            cpu->reg[rd] = ((val & 0xFF) << 24) | ((val & 0xFF00) << 8) |
                                           ((val >> 8) & 0xFF00) | ((val >> 24) & 0xFF);
                            break;
                        case 1: /* REV16 */
                            cpu->reg[rd] = ((val & 0x00FF) << 8) | ((val & 0xFF00) >> 8) |
                                           ((val & 0x00FF0000) << 8) | ((val & 0xFF000000) >> 8);
                            break;
                        case 3: /* REVSH */
                            cpu->reg[rd] = (uint32_t)(int32_t)(int16_t)(
                                ((val & 0xFF) << 8) | ((val >> 8) & 0xFF));
                            break;
                        default: break;
                    }
                    break;
                }
                case 0xC: /* POP */
                case 0xD: { /* POP with PC */
                    uint32_t reglist = hw1 & 0xFF;
                    int pop_pc = (hw1 >> 8) & 1;
                    uint32_t addr = cpu->reg[ARM_SP];
                    for (int i = 0; i < 8; i++) {
                        if (reglist & (1 << i)) {
                            cpu->reg[i] = mem_read32(cpu, addr);
                            addr += 4;
                        }
                    }
                    if (pop_pc) {
                        uint32_t target = mem_read32(cpu, addr);
                        addr += 4;
                        /* Update SP BEFORE exception_return so it reads
                           the exception frame from the correct address */
                        cpu->reg[ARM_SP] = addr;
                        arm_load_pc(cpu, target);
                    } else {
                        cpu->reg[ARM_SP] = addr;
                    }
                    cpu->cycles += 1;
                    break;
                }
                case 0xE: { /* BKPT */
                    /* Treat as NOP in emulation */
                    break;
                }
                case 0xF: { /* IT / hints */
                    if ((hw1 & 0xF) != 0) {
                        /* IT instruction: firstcond in bits[7:4], mask in bits[3:0] */
                        cpu->it_state = hw1 & 0xFF;
                    } else {
                        /* Hints: NOP, YIELD, WFE, WFI, SEV */
                        uint8_t hint = hw1 & 0xFF;
                        if (hint == 0x30) {
                            /* WFI */
                            arm_wfi_total++;
                            cpu->cpu_off = true;
                        } else if (hint == 0x20) {
                            /* WFE — wait for event. Consume the event latch
                             * if set; otherwise sleep like WFI. */
                            if (cpu->event_latch) {
                                cpu->event_latch = 0;
                            } else {
                                cpu->cpu_off = true;
                            }
                        } else if (hint == 0x40) {
                            /* SEV — set event latch (wakes the next WFE). */
                            cpu->event_latch = 1;
                        }
                        /* Other hints (NOP, YIELD): no effect */
                    }
                    break;
                }
                default:
                    break;
            }
            goto insn_done;
        }

        t16_stm: {
            /* STMIA Rn!, {reglist} */
            int rn = (hw1 >> 8) & 7;
            uint32_t reglist = hw1 & 0xFF;
            uint32_t addr = cpu->reg[rn];
            for (int i = 0; i < 8; i++) {
                if (reglist & (1 << i)) {
                    mem_write32(cpu, addr, cpu->reg[i]);
                    addr += 4;
                }
            }
            cpu->reg[rn] = addr;
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_ldm: {
            /* LDMIA Rn!, {reglist} */
            int rn = (hw1 >> 8) & 7;
            uint32_t reglist = hw1 & 0xFF;
            uint32_t addr = cpu->reg[rn];
            for (int i = 0; i < 8; i++) {
                if (reglist & (1 << i)) {
                    cpu->reg[i] = mem_read32(cpu, addr);
                    addr += 4;
                }
            }
            /* Update Rn if not in reglist */
            if (!(reglist & (1 << rn)))
                cpu->reg[rn] = addr;
            cpu->cycles += 1;
            goto insn_done;
        }

        t16_bcond: {
            /* Conditional branch B<cond> */
            int cond = (hw1 >> 8) & 0xF;
            if (cond == 0xE) {
                /* UDF (undefined) - treat as NOP */
            } else if (cond == 0xF) {
                /* SVC */
                /* SVC #imm8 - typically not used in Contiki-NG, treat as NOP */
            } else {
                int8_t imm8 = (int8_t)(hw1 & 0xFF);
                if (condition_passed(cpu, cond))
                    cpu->reg[ARM_PC] = pc + 4 + (int32_t)imm8 * 2;
            }
            goto insn_done;
        }

        t16_b_uncond: {
            /* Unconditional branch B */
            int32_t imm11 = hw1 & 0x7FF;
            if (imm11 & 0x400) imm11 |= (int32_t)0xFFFFF800; /* sign extend */
            cpu->reg[ARM_PC] = pc + 4 + imm11 * 2;
            goto insn_done;
        }

        t32_decode: {
            /* 32-bit Thumb-2 instruction */
            uint16_t hw2 = FETCH16(pc + 2);
            cpu->reg[ARM_PC] = pc + 4;
            cpu->cycles += 1;

            uint32_t insn32 = ((uint32_t)hw1 << 16) | hw2;
            int op1 = (hw1 >> 11) & 3;
            int op2_5 = (hw1 >> 4) & 0x7F;
            int op_hw2 = (hw2 >> 15) & 1;

            /* ARMv8-M SG — Secure Gateway (0xE97FE97F). From Non-secure state:
             * if fetched from a Non-secure-callable region it switches to
             * Secure and clears LR[0] so the paired BXNS returns to NS; if
             * fetched from a non-NSC region it is an invalid entry point and
             * raises a SecureFault (INVEP). In Secure state it is a NOP. */
            if (cpu->tz_enabled && insn32 == 0xE97FE97Fu) {
                if (!cpu->secure) {
                    if (arm_security_attr(cpu, pc) == ARM_SEC_NSC) {
                        arm_switch_security_state(cpu, true);
                        cpu->reg[ARM_LR] &= ~1u;
                        cpu->tz_sg_count++;
                        arm_tz_trace(cpu, "sg", pc, cpu->reg[ARM_LR]);
                    } else {
                        arm_tz_trace(cpu, "sg-invep", pc, cpu->reg[ARM_LR]);
                        cpu->sfsr |= ARM_SFSR_INVEP;
                        cpu->secure_fault_pending = true;
                    }
                }
                goto insn_done;
            }

            /* ARMv8-M TT / TTT / TTA / TTAT — test target attributes.
             * hw1 = 0xE84|Rn, hw2 = 0xF|Rd|A|T|000000. Distinguished from
             * LDRD/STRD (same hw1 range) by hw2[15:12]==0xF, which those
             * never have (Rt=PC is invalid there). Gated on tz_enabled, so
             * non-TZ decode is entirely unaffected. */
            if (cpu->tz_enabled &&
                (hw1 & 0xFFF0) == 0xE840 && (hw2 & 0xF03F) == 0xF000) {
                int rn = hw1 & 0xF;
                int rd = (hw2 >> 8) & 0xF;
                bool alt = (hw2 >> 7) & 1;          /* A: alternate domain */
                if (rn != 15 && rd != 15 && rd != 13) {
                    /* TTA/TTAT (alt) are only valid from Secure state. */
                    bool ok = !alt || cpu->secure;
                    cpu->reg[rd] = ok ? arm_tt_response(cpu, cpu->reg[rn], alt) : 0;
                }
                goto insn_done;
            }

            if (op1 == 1 && (op2_5 & 0x64) == 0x00) {
                /* Load/Store multiple, SRS, RFE */
                int W = (hw1 >> 5) & 1;
                int L = (hw1 >> 4) & 1;  /* 1=load, 0=store */
                int rn = hw1 & 0xF;
                uint32_t reglist = hw2;
                uint32_t addr = cpu->reg[rn];

                if (L) {
                    /* LDM.W — defer exception_return until after writeback */
                    uint32_t exc_ret = 0;
                    bool do_exc_ret = false;
                    for (int i = 0; i < 16; i++) {
                        if (reglist & (1 << i)) {
                            uint32_t val = mem_read32(cpu, addr);
                            if (i == ARM_PC) {
                                if ((val & 0xF0000000) == 0xF0000000) {
                                    do_exc_ret = true;
                                    exc_ret = val;
                                } else {
                                    cpu->reg[ARM_PC] = val & ~1u;
                                }
                            } else {
                                cpu->reg[i] = val;
                            }
                            addr += 4;
                        }
                    }
                    if (W && !(reglist & (1 << rn)))
                        cpu->reg[rn] = addr;
                    if (do_exc_ret)
                        arm_load_pc(cpu, exc_ret);
                } else {
                    /* STM.W */
                    /* Check if decrement before (STMDB) */
                    int U = (hw1 >> 7) & 1; /* 1=increment, 0=decrement */
                    if (!U) {
                        int count_regs = 0;
                        for (int i = 0; i < 16; i++) if (reglist & (1 << i)) count_regs++;
                        addr -= count_regs * 4;
                        uint32_t base_addr = addr;
                        for (int i = 0; i < 16; i++) {
                            if (reglist & (1 << i)) {
                                mem_write32(cpu, addr, cpu->reg[i]);
                                addr += 4;
                            }
                        }
                        if (W) cpu->reg[rn] = base_addr;
                    } else {
                        for (int i = 0; i < 16; i++) {
                            if (reglist & (1 << i)) {
                                mem_write32(cpu, addr, cpu->reg[i]);
                                addr += 4;
                            }
                        }
                        if (W) cpu->reg[rn] = addr;
                    }
                }
                cpu->cycles += 1;
            } else if (op1 == 1 && (op2_5 & 0x64) == 0x04) {
                /* Load/store dual, exclusive, table branch */
                int rn = hw1 & 0xF;
                int rt = (hw2 >> 12) & 0xF;
                int rt2 = (hw2 >> 8) & 0xF;
                uint32_t imm8 = (hw2 & 0xFF) << 2;
                int U = (hw1 >> 7) & 1;
                int P = (hw1 >> 8) & 1;
                int W = (hw1 >> 5) & 1;
                int L = (hw1 >> 4) & 1;

                if (U == 1 && (hw2 & 0x0FC0) == 0x0FC0) {
                    /* ARMv8-M LDAEX{B,H} / STLEX{B,H} family — load-acquire
                     * / store-release exclusive.  Encoding T1:
                     *
                     *   hw1 1110 1000 110L Rn   (L=1 load, L=0 store)
                     *   hw2 Rt 1111 110S 1111   (LDAEX{B/H},
                     *                            S=00 byte, 01 halfword, 10 word)
                     *   hw2 Rt 1111 110S Rd     (STLEX{B/H} — Rd at bits 3:0)
                     *
                     * The U bit (hw1[7]) distinguishes the acquire/release
                     * variants from plain LDREX/STREX (U=0).  hw2[5:4] selects
                     * byte (00), halfword (01), or word (10) — the discriminator
                     * is the `0x0FC0` mask matching the high half of the hw2
                     * low byte at positions [11:6] = 0xFC, with [5:4] varying.
                     *
                     * Used by Nordic's nrf_802154 atomic ops via
                     * `nrfx_atomic_u32_fetch_*` (word variant).  Byte/halfword
                     * variants haven't shown up in nrf54l15 firmware yet but
                     * are cheap to support.
                     *
                     * No exclusive-monitor model — single-CPU simulation,
                     * the store always succeeds (returns Rd = 0). */
                    int sz = (hw2 >> 4) & 0x3;   /* 00=B, 01=H, 10=W */
                    uint32_t addr = cpu->reg[rn];
                    if (L) {
                        switch (sz) {
                            case 0:  cpu->reg[rt] = mem_read8(cpu, addr);  break;
                            case 1:  cpu->reg[rt] = mem_read16(cpu, addr); break;
                            default: cpu->reg[rt] = mem_read32(cpu, addr); break;
                        }
                    } else {
                        int rd = hw2 & 0xF;
                        switch (sz) {
                            case 0:  mem_write8 (cpu, addr, cpu->reg[rt] & 0xFF);   break;
                            case 1:  mem_write16(cpu, addr, cpu->reg[rt] & 0xFFFF); break;
                            default: mem_write32(cpu, addr, cpu->reg[rt]);          break;
                        }
                        cpu->reg[rd] = 0;
                    }
                    cpu->cycles += 2;
                } else if (P == 0 && U == 1 && W == 0 &&
                           (((hw2 >> 4) & 0xF) == 0x4 ||
                            ((hw2 >> 4) & 0xF) == 0x5 ||
                            ((hw2 >> 4) & 0xF) == 0x7)) {
                    /* LDREX{B,H,D} / STREX{B,H,D} — ARMv7-M A5.3.6
                     * "Load/store dual, load/store exclusive, table branch",
                     * op1 = hw1[8:7] = 01 (P=0, U=1), op2 = hw1[5:4] = 0L:
                     *
                     *   STREXB  hw1 1110 1000 1100 Rn   hw2 Rt 1111 0100 Rd
                     *   STREXH  hw1 1110 1000 1100 Rn   hw2 Rt 1111 0101 Rd
                     *   STREXD  hw1 1110 1000 1100 Rn   hw2 Rt Rt2  0111 Rd
                     *   LDREXB  hw1 1110 1000 1101 Rn   hw2 Rt 1111 0100 1111
                     *   LDREXH  hw1 1110 1000 1101 Rn   hw2 Rt 1111 0101 1111
                     *   LDREXD  hw1 1110 1000 1101 Rn   hw2 Rt Rt2  0111 1111
                     *
                     * op3 = hw2[7:4] separates them from TBB/TBH (op3 = 0000 /
                     * 0001, handled below) and from the ARMv8-M acquire/release
                     * forms (op3 = 11xx, handled above).  Rd is hw2[3:0] here,
                     * unlike word STREX where it sits at hw2[11:8].
                     *
                     * Without this branch the encodings fell through to the
                     * LDRD/STRD case, which reads hw2[11:8] as Rt2 — 0xF for
                     * the byte/halfword forms, i.e. the PC.  A byte LDREXB
                     * then loaded a stack word into PC.  Contiki-NG's
                     * `mutex_try_lock` (os/sys/mutex.h) compiles to exactly
                     * LDREXB/STREXB on a one-byte lock, so every `spi_acquire`
                     * on the nRF SPI driver hit it: the firmware printed
                     * "could not acquire the SPI bus" and ran on from PC 0.
                     * Same shape as the LDREX (word) misdecode fixed below.
                     *
                     * No exclusive monitor is modelled (single-CPU
                     * simulation), so the store always succeeds: Rd = 0. */
                    int op3 = (hw2 >> 4) & 0xF;
                    uint32_t addr = cpu->reg[rn];
                    if (L) {
                        switch (op3) {
                            case 0x4: cpu->reg[rt] = mem_read8(cpu, addr);  break;
                            case 0x5: cpu->reg[rt] = mem_read16(cpu, addr); break;
                            default:  cpu->reg[rt]  = mem_read32(cpu, addr);
                                      cpu->reg[rt2] = mem_read32(cpu, addr + 4);
                                      break;
                        }
                    } else {
                        int rd = hw2 & 0xF;
                        switch (op3) {
                            case 0x4: mem_write8 (cpu, addr, cpu->reg[rt] & 0xFF);   break;
                            case 0x5: mem_write16(cpu, addr, cpu->reg[rt] & 0xFFFF); break;
                            default:  mem_write32(cpu, addr, cpu->reg[rt]);
                                      mem_write32(cpu, addr + 4, cpu->reg[rt2]);
                                      break;
                        }
                        cpu->reg[rd] = 0;   /* always succeeds */
                    }
                    cpu->cycles += 1;
                } else if ((hw2 & 0xFFE0) == 0xF000) {
                    /* TBB / TBH (Table Branch Byte / Halfword) */
                    int H = (hw2 >> 4) & 1;
                    int rm = hw2 & 0xF;
                    uint32_t base = (rn == 0xF) ? (pc + 4) : cpu->reg[rn];
                    if (H) {
                        /* TBH: halfword table */
                        uint16_t idx = mem_read16(cpu, base + cpu->reg[rm] * 2);
                        cpu->reg[ARM_PC] = pc + 4 + idx * 2;
                    } else {
                        /* TBB: byte table */
                        uint8_t idx = mem_read8(cpu, base + cpu->reg[rm]);
                        cpu->reg[ARM_PC] = pc + 4 + idx * 2;
                    }
                } else if (rn == 0xF && L) {
                    /* LDRD (literal): imm8 already holds the byte offset (field << 2). */
                    uint32_t base = (pc + 4) & ~3u;
                    uint32_t off  = imm8;
                    uint32_t addr = U ? base + off : base - off;
                    cpu->reg[rt]  = mem_read32(cpu, addr);
                    cpu->reg[rt2] = mem_read32(cpu, addr + 4);
                } else if (!P && !U && !L && (hw2 & 0x0F00) != 0x0F00) {
                    /* STREX T1: hw1 = 1110_1000_0100_Rn, hw2 = Rt_Rd_imm8.
                     * Distinguished from LDRD/STRD by hw1 bit 8 = 0.
                     * Distinguished from LDREX by L = 0. */
                    int rd = (hw2 >> 8) & 0xF;
                    uint32_t addr = cpu->reg[rn] + imm8;
                    mem_write32(cpu, addr, cpu->reg[rt]);
                    cpu->reg[rd] = 0; /* Always succeed */
                } else if (!P && !U && L && (hw2 & 0x0F00) == 0x0F00) {
                    /* LDREX T1: hw1 = 1110_1000_0101_Rn, hw2 = Rt_1111_imm8.
                     * Distinguished from LDRD/STRD by hw1 bit 8 = 0
                     * (bit 8 set → LDRD/LDREXB/LDREXH branches).
                     * hw2[11:8] == 0xF means no Rt2 register.
                     *
                     * The old decode used op2_2 == 0, but op2_2 = hw1[5:4]
                     * is 0b01 for LDREX (L=1), so the check always failed
                     * and we fell through to LDRD — which then loaded
                     * mem[rn+4] into rt2 = hw2[11:8] = 0xF = PC.  Nordic
                     * nrf_802154 uses LDREX in nrfx_atomic_u32_fetch_*;
                     * that LDRD-misdecode wrote a stale stack value into
                     * PC, sending the firmware into BSS data. */
                    uint32_t addr = cpu->reg[rn] + imm8;
                    cpu->reg[rt] = mem_read32(cpu, addr);
                } else {
                    /* LDRD / STRD (immediate): imm8 already holds the byte offset (field << 2). */
                    uint32_t offset = imm8;
                    uint32_t addr;
                    if (P) {
                        addr = U ? cpu->reg[rn] + offset : cpu->reg[rn] - offset;
                    } else {
                        addr = cpu->reg[rn];
                    }
                    if (L) {
                        cpu->reg[rt]  = mem_read32(cpu, addr);
                        cpu->reg[rt2] = mem_read32(cpu, addr + 4);
                    } else {
                        mem_write32(cpu, addr, cpu->reg[rt]);
                        mem_write32(cpu, addr + 4, cpu->reg[rt2]);
                    }
                    if (W) {
                        if (P)
                            cpu->reg[rn] = addr;
                        else
                            cpu->reg[rn] = U ? addr + offset : addr - offset;
                    }
                }
                cpu->cycles += 1;
            } else if (op1 == 1 && (op2_5 & 0x60) == 0x20) {
                /* Data processing (shifted register) */
                int op_dp = (hw1 >> 5) & 0xF;
                int S = (hw1 >> 4) & 1;
                int rn = hw1 & 0xF;
                int rd = (hw2 >> 8) & 0xF;
                int rm = hw2 & 0xF;
                int shift_type = (hw2 >> 4) & 3;
                int imm3 = (hw2 >> 12) & 7;
                int imm2 = (hw2 >> 6) & 3;
                int shift_n = (imm3 << 2) | imm2;

                uint32_t rm_val = cpu->reg[rm];
                /* Snapshot rn before any rd write — flag formulas below
                 * read rn after the write, which is wrong when rd == rn
                 * (e.g. `subs r3, r3, r2`). */
                uint32_t rn_val = cpu->reg[rn];
                int carry_out = (cpu->xpsr & APSR_C) ? 1 : 0;

                /* Apply shift */
                if (shift_n > 0 || shift_type != 0) {
                    if (shift_n == 0 && (shift_type == 1 || shift_type == 2)) shift_n = 32;
                    switch (shift_type) {
                        case 0: rm_val = lsl_c(rm_val, shift_n, &carry_out); break;
                        case 1: rm_val = lsr_c(rm_val, shift_n, &carry_out); break;
                        case 2: rm_val = asr_c(rm_val, shift_n, &carry_out); break;
                        case 3:
                            if (shift_n == 0) {
                                /* RRX */
                                int old_c = (cpu->xpsr & APSR_C) ? 1 : 0;
                                carry_out = rm_val & 1;
                                rm_val = (rm_val >> 1) | (old_c << 31);
                            } else {
                                rm_val = ror_c(rm_val, shift_n, &carry_out);
                            }
                            break;
                    }
                }

                uint32_t result;
                switch (op_dp) {
                    case 0x0: /* AND / TST */
                        result = rn_val & rm_val;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x1: /* BIC */
                        result = rn_val & ~rm_val;
                        cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x2: /* ORR / MOV */
                        if (rn == 0xF) {
                            result = rm_val; /* MOV */
                        } else {
                            result = rn_val | rm_val; /* ORR */
                        }
                        cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x3: /* ORN / MVN */
                        if (rn == 0xF) {
                            result = ~rm_val; /* MVN */
                        } else {
                            result = rn_val | ~rm_val; /* ORN */
                        }
                        cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x4: /* EOR / TEQ */
                        result = rn_val ^ rm_val;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x8: { /* ADD / CMN */
                        uint64_t r64 = (uint64_t)rn_val + rm_val;
                        result = (uint32_t)r64;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_add_flags(cpu, rn_val, rm_val, r64);
                        break;
                    }
                    case 0xA: { /* ADC */
                        int ci = (cpu->xpsr & APSR_C) ? 1 : 0;
                        uint64_t r64 = (uint64_t)rn_val + rm_val + ci;
                        result = (uint32_t)r64;
                        cpu->reg[rd] = result;
                        if (S) set_add_flags(cpu, rn_val, rm_val, r64);
                        break;
                    }
                    case 0xB: { /* SBC */
                        int ci = (cpu->xpsr & APSR_C) ? 1 : 0;
                        uint64_t r64 = (uint64_t)rn_val - rm_val - (1 - ci);
                        result = (uint32_t)r64;
                        cpu->reg[rd] = result;
                        if (S) {
                            cpu->xpsr &= ~(APSR_N | APSR_Z | APSR_C | APSR_V);
                            if (result == 0) cpu->xpsr |= APSR_Z;
                            if (result & 0x80000000) cpu->xpsr |= APSR_N;
                            if ((uint64_t)rn_val >= (uint64_t)rm_val + (1 - ci))
                                cpu->xpsr |= APSR_C;
                            if (((rn_val ^ rm_val) & (rn_val ^ result)) >> 31)
                                cpu->xpsr |= APSR_V;
                        }
                        break;
                    }
                    case 0xD: { /* SUB / CMP */
                        uint64_t r64 = (uint64_t)rn_val - rm_val;
                        result = (uint32_t)r64;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_sub_flags(cpu, rn_val, rm_val, r64);
                        break;
                    }
                    case 0xE: { /* RSB */
                        uint64_t r64 = (uint64_t)rm_val - rn_val;
                        result = (uint32_t)r64;
                        cpu->reg[rd] = result;
                        if (S) set_sub_flags(cpu, rm_val, rn_val, r64);
                        break;
                    }
                    default:
                        result = 0;
                        break;
                }
                if (rd == ARM_PC) cpu->reg[ARM_PC] &= ~1u;
            } else if (op1 == 2 && (op2_5 & 0x20) == 0 && !op_hw2) {
                /* Data processing (modified 12-bit immediate) */
                int op_dp = (hw1 >> 5) & 0xF;
                int S = (hw1 >> 4) & 1;
                int rn = hw1 & 0xF;
                int rd = (hw2 >> 8) & 0xF;

                int i = (hw1 >> 10) & 1;
                int imm3 = (hw2 >> 12) & 7;
                int imm8 = hw2 & 0xFF;
                uint16_t imm12 = (i << 11) | (imm3 << 8) | imm8;

                int carry_out = (cpu->xpsr & APSR_C) ? 1 : 0;
                uint32_t imm_val = thumb_expand_imm_c(imm12, &carry_out, carry_out);
                /* Snapshot rn — see same-named comment in shifted-register
                 * dispatch above. */
                uint32_t rn_val = (rn == 0xF) ? 0 : cpu->reg[rn];

                uint32_t result;
                switch (op_dp) {
                    case 0x0: /* AND / TST */
                        result = rn_val & imm_val;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x1: /* BIC */
                        result = rn_val & ~imm_val;
                        cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x2: /* ORR / MOV */
                        if (rn == 0xF) {
                            result = imm_val;
                        } else {
                            result = rn_val | imm_val;
                        }
                        cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x3: /* ORN / MVN */
                        if (rn == 0xF) {
                            result = ~imm_val;
                        } else {
                            result = rn_val | ~imm_val;
                        }
                        cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x4: /* EOR / TEQ */
                        result = rn_val ^ imm_val;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_nzc(cpu, result, carry_out);
                        break;
                    case 0x8: { /* ADD / CMN */
                        uint64_t r64 = (uint64_t)rn_val + imm_val;
                        result = (uint32_t)r64;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_add_flags(cpu, rn_val, imm_val, r64);
                        break;
                    }
                    case 0xA: { /* ADC */
                        int ci = (cpu->xpsr & APSR_C) ? 1 : 0;
                        uint64_t r64 = (uint64_t)rn_val + imm_val + ci;
                        result = (uint32_t)r64;
                        cpu->reg[rd] = result;
                        if (S) set_add_flags(cpu, rn_val, imm_val, r64);
                        break;
                    }
                    case 0xB: { /* SBC */
                        int ci = (cpu->xpsr & APSR_C) ? 1 : 0;
                        uint64_t r64 = (uint64_t)rn_val - imm_val - (1 - ci);
                        result = (uint32_t)r64;
                        cpu->reg[rd] = result;
                        if (S) {
                            cpu->xpsr &= ~(APSR_N | APSR_Z | APSR_C | APSR_V);
                            if (result == 0) cpu->xpsr |= APSR_Z;
                            if (result & 0x80000000) cpu->xpsr |= APSR_N;
                            if ((uint64_t)rn_val >= (uint64_t)imm_val + (1 - ci))
                                cpu->xpsr |= APSR_C;
                            if (((rn_val ^ imm_val) & (rn_val ^ result)) >> 31)
                                cpu->xpsr |= APSR_V;
                        }
                        break;
                    }
                    case 0xD: { /* SUB / CMP */
                        uint64_t r64 = (uint64_t)rn_val - imm_val;
                        result = (uint32_t)r64;
                        if (rd != 0xF) cpu->reg[rd] = result;
                        if (S) set_sub_flags(cpu, rn_val, imm_val, r64);
                        break;
                    }
                    case 0xE: { /* RSB */
                        uint64_t r64 = (uint64_t)imm_val - rn_val;
                        result = (uint32_t)r64;
                        cpu->reg[rd] = result;
                        if (S) set_sub_flags(cpu, imm_val, rn_val, r64);
                        break;
                    }
                    default:
                        result = 0;
                        break;
                }
            } else if (op1 == 2 && (op2_5 & 0x20) == 0x20 && !op_hw2) {
                /* Data processing (plain 16-bit immediate) */
                int op_imm = (hw1 >> 4) & 0x1F;
                int rn = hw1 & 0xF;
                int rd = (hw2 >> 8) & 0xF;

                int i = (hw1 >> 10) & 1;
                int imm3 = (hw2 >> 12) & 7;
                int imm8 = hw2 & 0xFF;
                /* 12-bit immediate for ADDW/SUBW: i:imm3:imm8 */
                uint32_t imm12 = (i << 11) | (imm3 << 8) | imm8;
                /* 16-bit immediate for MOVW/MOVT: imm4:i:imm3:imm8 */
                uint32_t imm16 = ((hw1 & 0xF) << 12) | imm12;

                if (op_imm == 0x04) {
                    /* MOVW Rd, #imm16 */
                    cpu->reg[rd] = imm16;
                } else if (op_imm == 0x0C) {
                    /* MOVT Rd, #imm16 */
                    cpu->reg[rd] = (cpu->reg[rd] & 0xFFFF) | (imm16 << 16);
                } else if ((op_imm & 0x1A) == 0x00) {
                    /* ADDW Rd, Rn, #imm12 / ADR Rd, label (T3 when Rn==PC).
                     * For Rn == PC the architecture mandates Align(PC, 4) as
                     * the base, where PC = InstructionAddr + 4. Without the
                     * alignment a non-word-aligned ADDW (e.g. dio_input's
                     * `addw ip, pc, #8` at an odd-halfword PC) returns a
                     * base off by 2 → the subsequent jump-table LDR reads
                     * a misaligned word → PC jumps to garbage and the CPU
                     * walks SRAM. */
                    if (rn == 0xF)
                        cpu->reg[rd] = ((pc + 4) & ~3u) + imm12;
                    else
                        cpu->reg[rd] = cpu->reg[rn] + imm12;
                } else if ((op_imm & 0x1A) == 0x0A) {
                    /* SUBW Rd, Rn, #imm12 (ADR T2 when Rn==PC). */
                    if (rn == 0xF)
                        cpu->reg[rd] = ((pc + 4) & ~3u) - imm12;
                    else
                        cpu->reg[rd] = cpu->reg[rn] - imm12;
                } else if ((op_imm & 0x1E) == 0x10) {
                    /* SSAT / SSAT16 — saturate signed (simplified). op=0x10,0x12. */
                    cpu->reg[rd] = cpu->reg[rn];
                } else if (op_imm == 0x14) {
                    /* SBFX — signed bit field extract. Encoding T1: op=10100. */
                    int lsb = imm3 * 4 + ((hw2 >> 6) & 3);
                    int widthm1 = hw2 & 0x1F;
                    int32_t val = (int32_t)(cpu->reg[rn] << (31 - lsb - widthm1));
                    cpu->reg[rd] = (uint32_t)(val >> (31 - widthm1));
                } else if (op_imm == 0x16) {
                    /* BFI / BFC — bit field insert (Rn != PC) / clear (Rn == PC).
                     * Encoding T1: op=10110.  Must be matched exactly — the
                     * earlier `(op_imm & 0x1C) == 0x18` form misrouted BFI
                     * (op=0x16, which `& 0x1C` gives 0x14) into the SBFX path,
                     * silently corrupting any 5-bit bitfield write (e.g.
                     * `uint8_t channel : 5` in nrf_802154's PIB struct). */
                    int lsb = imm3 * 4 + ((hw2 >> 6) & 3);
                    int msb = hw2 & 0x1F;
                    int width = msb - lsb + 1;
                    uint32_t mask = ((1u << width) - 1) << lsb;
                    if (rn == 0xF) {
                        cpu->reg[rd] &= ~mask;
                    } else {
                        cpu->reg[rd] = (cpu->reg[rd] & ~mask) |
                                       ((cpu->reg[rn] << lsb) & mask);
                    }
                } else if ((op_imm & 0x1E) == 0x18) {
                    /* USAT / USAT16 — saturate unsigned (simplified). op=0x18,0x1A. */
                    cpu->reg[rd] = cpu->reg[rn];
                } else if (op_imm == 0x1C) {
                    /* UBFX — unsigned bit field extract. */
                    int lsb = imm3 * 4 + ((hw2 >> 6) & 3);
                    int widthm1 = hw2 & 0x1F;
                    cpu->reg[rd] = (cpu->reg[rn] >> lsb) & ((1u << (widthm1 + 1)) - 1);
                } else if ((op_imm & 0x1A) == 0x02) {
                    /* ADR (subtract) */
                    cpu->reg[rd] = ((pc + 4) & ~3u) - imm12;
                }
            } else if (op1 == 2 && op_hw2) {
                /* Branches and misc control */
                int op_br = (hw1 >> 4) & 0x7F;
                int op2_br = (hw2 >> 12) & 7;

                if ((op2_br & 5) == 0 && (op_br & 0x38) != 0x38) {
                    /* B<cond>.W — conditional branch */
                    int cond = (hw1 >> 6) & 0xF;
                    int S = (hw1 >> 10) & 1;
                    int J1 = (hw2 >> 13) & 1;
                    int J2 = (hw2 >> 11) & 1;
                    int imm6 = hw1 & 0x3F;
                    int imm11 = hw2 & 0x7FF;
                    int32_t offset = (S << 20) | (J2 << 19) | (J1 << 18) |
                                     (imm6 << 12) | (imm11 << 1);
                    if (S) offset |= (int32_t)0xFFE00000;
                    if (condition_passed(cpu, cond))
                        cpu->reg[ARM_PC] = pc + 4 + offset;
                } else if ((op2_br & 5) == 5) {
                    /* BL — branch with link */
                    int S = (hw1 >> 10) & 1;
                    int J1 = (hw2 >> 13) & 1;
                    int J2 = (hw2 >> 11) & 1;
                    int imm10 = hw1 & 0x3FF;
                    int imm11 = hw2 & 0x7FF;
                    int I1 = !(J1 ^ S);
                    int I2 = !(J2 ^ S);
                    int32_t offset = (S << 24) | (I1 << 23) | (I2 << 22) |
                                     (imm10 << 12) | (imm11 << 1);
                    if (S) offset |= (int32_t)0xFE000000;
                    cpu->reg[ARM_LR] = (pc + 4) | 1;
                    cpu->reg[ARM_PC] = pc + 4 + offset;
                    arm_sp_audit_push(cpu, pc + 4, cpu->reg[ARM_PC]);
                } else if ((op2_br & 5) == 1) {
                    /* B.W — unconditional branch */
                    int S = (hw1 >> 10) & 1;
                    int J1 = (hw2 >> 13) & 1;
                    int J2 = (hw2 >> 11) & 1;
                    int imm10 = hw1 & 0x3FF;
                    int imm11 = hw2 & 0x7FF;
                    int I1 = !(J1 ^ S);
                    int I2 = !(J2 ^ S);
                    int32_t offset = (S << 24) | (I1 << 23) | (I2 << 22) |
                                     (imm10 << 12) | (imm11 << 1);
                    if (S) offset |= (int32_t)0xFE000000;
                    cpu->reg[ARM_PC] = pc + 4 + offset;
                } else if ((op_br & 0x38) == 0x38 && (op2_br & 5) == 0) {
                    /* MSR, MRS, hints, barriers, misc */
                    int op_misc = (hw2 >> 8) & 0xFF;
                    if (op_br == 0x38 && (op_misc & 0xF0) == 0xF0) {
                        /* DSB, DMB, ISB */
                        /* Barriers - NOP for single-core emulator */
                    } else if ((op_br & 0x7E) == 0x3E) {
                        /* MRS */
                        int rd = (hw2 >> 8) & 0xF;
                        int sysm = hw2 & 0xFF;
                        switch (sysm) {
                            case 0: cpu->reg[rd] = cpu->xpsr; break;       /* APSR */
                            case 1: cpu->reg[rd] = cpu->xpsr & 0x1FF; break; /* IAPSR */
                            case 2: cpu->reg[rd] = cpu->xpsr & (1u << 24); break; /* EAPSR */
                            case 3: cpu->reg[rd] = cpu->xpsr; break;       /* XPSR (full) */
                            /* IPSR (SYSm=5) is the exception number only — bits
                             * [8:0].  Zephyr's _isr_wrapper does `mrs IPSR; sub
                             * #16` to index the SW ISR table, so returning the
                             * full xPSR here mis-dispatches every IRQ. */
                            case 5: cpu->reg[rd] = cpu->xpsr & 0x1FFu; break; /* IPSR */
                            case 6: case 7:
                                cpu->reg[rd] = cpu->xpsr; break; /* (I)EPSR (approx) */
                            /* Banked: the active SP lives in reg[ARM_SP], the
                             * inactive bank in cpu->msp / cpu->psp. */
                            case 8: cpu->reg[rd] = arm_sp_is_psp(cpu) ? cpu->msp
                                                 : cpu->reg[ARM_SP]; break; /* MSP */
                            case 9: cpu->reg[rd] = arm_sp_is_psp(cpu) ? cpu->reg[ARM_SP]
                                                 : cpu->psp; break;        /* PSP */
                            case 16: cpu->reg[rd] = cpu->primask; break;
                            case 17: cpu->reg[rd] = cpu->basepri; break;
                            case 19: cpu->reg[rd] = cpu->faultmask; break;
                            case 20: /* CONTROL: SPSEL live; other bits from the bank */
                                cpu->reg[rd] = cpu->tz_enabled
                                    ? (((cpu->secure ? cpu->control_s : cpu->control_ns) & ~2u)
                                       | (cpu->use_psp ? 2u : 0u))
                                    : (cpu->use_psp ? 2u : 0u);
                                break;
                            case 0x0A: cpu->reg[rd] = cpu->tz_enabled && cpu->secure
                                       ? cpu->msplim_s : cpu->msplim_ns; break; /* MSPLIM */
                            case 0x0B: cpu->reg[rd] = cpu->tz_enabled && cpu->secure
                                       ? cpu->psplim_s : cpu->psplim_ns; break; /* PSPLIM */
                            /* ARMv8-M Non-secure banks, Secure-only (RAZ otherwise). */
                            case 0x88: case 0x89: case 0x8A: case 0x8B:
                            case 0x90: case 0x91: case 0x93: case 0x94: case 0x98:
                                if (!(cpu->tz_enabled && cpu->secure)) { cpu->reg[rd] = 0; break; }
                                switch (sysm) {
                                    case 0x88: cpu->reg[rd] = cpu->msp_ns; break;
                                    case 0x89: cpu->reg[rd] = cpu->psp_ns; break;
                                    case 0x8A: cpu->reg[rd] = cpu->msplim_ns; break;
                                    case 0x8B: cpu->reg[rd] = cpu->psplim_ns; break;
                                    case 0x90: cpu->reg[rd] = cpu->primask_ns; break;
                                    case 0x91: cpu->reg[rd] = cpu->basepri_ns; break;
                                    case 0x93: cpu->reg[rd] = cpu->faultmask_ns; break;
                                    case 0x94: cpu->reg[rd] = cpu->control_ns; break;
                                    case 0x98: cpu->reg[rd] = (cpu->control_ns & 2u)
                                               ? cpu->psp_ns : cpu->msp_ns; break;
                                }
                                break;
                            default: cpu->reg[rd] = 0; break;
                        }
                    } else if ((op_br & 0x7E) == 0x38 && (op_misc & 0xF0) != 0xF0) {
                        /* MSR */
                        int rn = hw1 & 0xF;
                        int sysm = hw2 & 0xFF;
                        uint32_t val = cpu->reg[rn];
                        switch (sysm) {
                            case 0: /* APSR */
                                cpu->xpsr = (cpu->xpsr & 0x0FFFFFFF) | (val & 0xF0000000);
                                break;
                            case 8: if (arm_sp_is_psp(cpu)) cpu->msp = val;
                                    else cpu->reg[ARM_SP] = val; break; /* MSP */
                            case 9: if (arm_sp_is_psp(cpu)) cpu->reg[ARM_SP] = val;
                                    else cpu->psp = val; break;         /* PSP */
                            case 16:
                                cpu->primask = val & 1;
                                /* Like CPSIE i above — when PRIMASK clears,
                                 * re-evaluate pending IRQs that may have been
                                 * deferred during the critical section. */
                                if (cpu->primask == 0 && cpu->nvic &&
                                    ((arm_nvic_t *)cpu->nvic)->has_pending)
                                    arm_nvic_check_pending((arm_nvic_t *)cpu->nvic);
                                break;
                            case 17: cpu->basepri = val & 0xFF;
                                /* Lowering BASEPRI may unmask a pending IRQ. */
                                if (cpu->nvic &&
                                    ((arm_nvic_t *)cpu->nvic)->has_pending)
                                    arm_nvic_check_pending((arm_nvic_t *)cpu->nvic);
                                break;
                            case 18: /* BASEPRI_MAX: writes BASEPRI only if it
                                      * raises the masking (higher priority / a
                                      * smaller non-zero value). */
                                if ((val & 0xFFu) != 0 &&
                                    (cpu->basepri == 0 ||
                                     (val & 0xFFu) < cpu->basepri))
                                    cpu->basepri = val & 0xFF;
                                break;
                            case 19: cpu->faultmask = val & 1;
                                if (cpu->faultmask == 0 && cpu->nvic &&
                                    ((arm_nvic_t *)cpu->nvic)->has_pending)
                                    arm_nvic_check_pending((arm_nvic_t *)cpu->nvic);
                                break;
                            case 20: { /* CONTROL */
                                bool new_psp = (val & 2) != 0;
                                /* In thread mode, flipping SPSEL swaps the
                                 * active stack (save old bank, load new). */
                                if ((cpu->xpsr & 0x1FFu) == 0 &&
                                    new_psp != cpu->use_psp) {
                                    if (new_psp) { cpu->msp = cpu->reg[ARM_SP];
                                                   cpu->reg[ARM_SP] = cpu->psp; }
                                    else         { cpu->psp = cpu->reg[ARM_SP];
                                                   cpu->reg[ARM_SP] = cpu->msp; }
                                }
                                cpu->use_psp = new_psp;
                                if (cpu->tz_enabled) {
                                    uint32_t *c = cpu->secure ? &cpu->control_s : &cpu->control_ns;
                                    *c = val & 0x7u;   /* nPRIV | SPSEL | FPCA */
                                }
                                break;
                            }
                            case 0x0A: if (cpu->tz_enabled && cpu->secure) cpu->msplim_s = val & ~7u;
                                       else cpu->msplim_ns = val & ~7u; break;   /* MSPLIM */
                            case 0x0B: if (cpu->tz_enabled && cpu->secure) cpu->psplim_s = val & ~7u;
                                       else cpu->psplim_ns = val & ~7u; break;   /* PSPLIM */
                            /* ARMv8-M Non-secure banks — the secure world's
                             * TZ_NonSecure_SetMSP/CONTROL idiom before BLXNS to
                             * the NS reset handler. Secure-only (WI otherwise). */
                            case 0x88: case 0x89: case 0x8A: case 0x8B:
                            case 0x90: case 0x91: case 0x93: case 0x94: case 0x98:
                                if (!(cpu->tz_enabled && cpu->secure)) break;
                                switch (sysm) {
                                    case 0x88: cpu->msp_ns = val & ~3u; break;
                                    case 0x89: cpu->psp_ns = val & ~3u; break;
                                    case 0x8A: cpu->msplim_ns = val & ~7u; break;
                                    case 0x8B: cpu->psplim_ns = val & ~7u; break;
                                    case 0x90: cpu->primask_ns = val & 1u; break;
                                    case 0x91: cpu->basepri_ns = val & 0xFFu; break;
                                    case 0x93: cpu->faultmask_ns = val & 1u; break;
                                    case 0x94: cpu->control_ns = val & 0x7u; break;
                                    case 0x98: if (cpu->control_ns & 2u) cpu->psp_ns = val & ~3u;
                                               else cpu->msp_ns = val & ~3u; break;
                                }
                                break;
                            default: break;
                        }
                    }
                }
            } else if (op1 == 3 && (op2_5 & 0x71) == 0x00) {
                /* Store single: STR.W, STRB.W, STRH.W (12-bit immediate) */
                int size = (hw1 >> 5) & 3; /* 0=STRB, 1=STRH, 2=STR */
                int rn = hw1 & 0xF;
                int rt = (hw2 >> 12) & 0xF;
                if (hw1 & (1 << 7)) {
                    /* 12-bit unsigned offset (T2/T3 encoding: hw1 bit 7 = 1) */
                    uint32_t imm12 = hw2 & 0xFFF;
                    uint32_t addr = cpu->reg[rn] + imm12;
                    switch (size) {
                        case 0: mem_write8(cpu, addr, (uint8_t)cpu->reg[rt]); break;
                        case 1: mem_write16_unaligned(cpu, addr, (uint16_t)cpu->reg[rt]); break;
                        case 2: mem_write32_unaligned(cpu, addr, cpu->reg[rt]); break;
                    }
                } else {
                    /* 8-bit immediate with pre/post index, or register */
                    int P = (hw2 >> 10) & 1;
                    int U = (hw2 >> 9) & 1;
                    int W = (hw2 >> 8) & 1;

                    if (P == 0 && U == 0 && W == 0) {
                        /* Register offset: STR Rt, [Rn, Rm, LSL #imm2] */
                        int rm = hw2 & 0xF;
                        int imm2 = (hw2 >> 4) & 3;
                        uint32_t addr = cpu->reg[rn] + (cpu->reg[rm] << imm2);
                        switch (size) {
                            case 0: mem_write8(cpu, addr, (uint8_t)cpu->reg[rt]); break;
                            case 1: mem_write16_unaligned(cpu, addr, (uint16_t)cpu->reg[rt]); break;
                            case 2: mem_write32_unaligned(cpu, addr, cpu->reg[rt]); break;
                        }
                    } else {
                        uint32_t imm8 = hw2 & 0xFF;
                        uint32_t addr;
                        if (P) {
                            addr = U ? cpu->reg[rn] + imm8 : cpu->reg[rn] - imm8;
                        } else {
                            addr = cpu->reg[rn];
                        }
                        switch (size) {
                            case 0: mem_write8(cpu, addr, (uint8_t)cpu->reg[rt]); break;
                            case 1: mem_write16_unaligned(cpu, addr, (uint16_t)cpu->reg[rt]); break;
                            case 2: mem_write32_unaligned(cpu, addr, cpu->reg[rt]); break;
                        }
                        if (W) {
                            if (P)
                                cpu->reg[rn] = addr;
                            else
                                cpu->reg[rn] = U ? addr + imm8 : addr - imm8;
                        }
                    }
                }
                cpu->cycles += 1;
            } else if (op1 == 3 && (op2_5 & 0x61) == 0x01) {
                /* Load byte/halfword: LDR.W, LDRB.W, LDRH.W, LDRSB.W, LDRSH.W
                   Mask 0x61 matches bits[6:5]=size, bit[0]=load; excludes bit[4]
                   (hw1[8]) which is the sign-extend bit, handled inside. */
                int size = (hw1 >> 5) & 3;
                int sign_extend = (hw1 >> 8) & 1;
                int rn = hw1 & 0xF;
                int rt = (hw2 >> 12) & 0xF;

                uint32_t addr;
                if (rn == 0xF) {
                    /* PC-relative (literal) */
                    uint32_t imm12 = hw2 & 0xFFF;
                    int U = (hw1 >> 7) & 1;
                    uint32_t base = (pc + 4) & ~3u;
                    addr = U ? base + imm12 : base - imm12;
                } else if (hw1 & (1 << 7)) {
                    /* 12-bit unsigned offset (T2/T3 encoding: hw1 bit 7 = 1) */
                    uint32_t imm12 = hw2 & 0xFFF;
                    addr = cpu->reg[rn] + imm12;
                } else if ((hw2 & 0xFC0) == 0) {
                    /* Register offset */
                    int rm = hw2 & 0xF;
                    int imm2 = (hw2 >> 4) & 3;
                    addr = cpu->reg[rn] + (cpu->reg[rm] << imm2);
                } else {
                    /* 8-bit immediate with P/U/W */
                    int P = (hw2 >> 10) & 1;
                    int U = (hw2 >> 9) & 1;
                    int W = (hw2 >> 8) & 1;
                    uint32_t imm8 = hw2 & 0xFF;
                    if (P) {
                        addr = U ? cpu->reg[rn] + imm8 : cpu->reg[rn] - imm8;
                    } else {
                        addr = cpu->reg[rn];
                    }
                    if (W) {
                        if (P)
                            cpu->reg[rn] = addr;
                        else
                            cpu->reg[rn] = U ? addr + imm8 : addr - imm8;
                    }
                }

                uint32_t val;
                switch (size) {
                    case 0: /* Byte */
                        val = mem_read8(cpu, addr);
                        if (sign_extend) val = (uint32_t)(int32_t)(int8_t)val;
                        break;
                    case 1: /* Halfword */
                        val = mem_read16_unaligned(cpu, addr);
                        if (sign_extend) val = (uint32_t)(int32_t)(int16_t)val;
                        break;
                    case 2: /* Word */
                    default:
                        val = mem_read32_unaligned(cpu, addr);
                        break;
                }
                if (rt == ARM_PC) {
                    if (size != 2) {
                        /* A byte/halfword "load" with Rt=PC is not a load — it's
                         * a PLD/PLI/PLDW preload hint (NOP on Cortex-M, which has
                         * no cache).  libc strlen/memcpy/memchr emit these; doing
                         * the load wrote a byte into PC and crashed.  Skip it. */
                    } else {
                        arm_load_pc(cpu, val);
                    }
                } else {
                    cpu->reg[rt] = val;
                }
                cpu->cycles += 1;
            } else if (op1 == 3 && (op2_5 & 0x71) == 0x10) {
                /* Store single: STR.W 12-bit offset alternate encoding */
                int rn = hw1 & 0xF;
                int rt = (hw2 >> 12) & 0xF;
                uint32_t imm12 = hw2 & 0xFFF;
                uint32_t addr = cpu->reg[rn] + imm12;
                mem_write32(cpu, addr, cpu->reg[rt]);
                cpu->cycles += 1;
            } else if (op1 == 3 && (op2_5 & 0x71) == 0x11) {
                /* Load word: LDR.W 12-bit offset alternate encoding */
                int rn = hw1 & 0xF;
                int rt = (hw2 >> 12) & 0xF;
                uint32_t imm12 = hw2 & 0xFFF;
                uint32_t addr;
                if (rn == 0xF) {
                    uint32_t base = (pc + 4) & ~3u;
                    int U = (hw1 >> 7) & 1;
                    addr = U ? base + imm12 : base - imm12;
                } else {
                    addr = cpu->reg[rn] + imm12;
                }
                uint32_t val = mem_read32(cpu, addr);
                if (rt == ARM_PC) {
                    arm_load_pc(cpu, val);
                } else {
                    cpu->reg[rt] = val;
                }
                cpu->cycles += 1;
            } else if (op1 == 3 && (op2_5 & 0x60) == 0x20) {
                /* Data processing (register): shifts, multiply, divide, misc */
                int op_misc = (hw1 >> 4) & 0xF;
                int rn = hw1 & 0xF;
                int rd = (hw2 >> 8) & 0xF;
                int rm = hw2 & 0xF;
                int ra = (hw2 >> 12) & 0xF;
                int op2_misc = (hw2 >> 4) & 0xF;

                if (!(hw1 & 0x100) && op_misc < 8 && (op2_misc & 0x8) == 0) {
                    /* Register-register shifts: LSL, LSR, ASR, ROR (hw1=0xFA0.-0xFA7.)
                       hw2[7:4] must be 0000 to distinguish from extend instructions */
                    int shift_type = (hw1 >> 5) & 3; /* 0=LSL,1=LSR,2=ASR,3=ROR */
                    int S = (hw1 >> 4) & 1;
                    uint32_t val = cpu->reg[rn];
                    uint32_t shift_n = cpu->reg[rm] & 0xFF;
                    uint32_t result;
                    int carry = (cpu->xpsr >> 29) & 1; /* current C */

                    switch (shift_type) {
                        case 0: /* LSL */
                            if (shift_n == 0) { result = val; }
                            else if (shift_n < 32) { carry = (val >> (32 - shift_n)) & 1; result = val << shift_n; }
                            else if (shift_n == 32) { carry = val & 1; result = 0; }
                            else { carry = 0; result = 0; }
                            break;
                        case 1: /* LSR */
                            if (shift_n == 0) { result = val; }
                            else if (shift_n < 32) { carry = (val >> (shift_n - 1)) & 1; result = val >> shift_n; }
                            else if (shift_n == 32) { carry = (val >> 31) & 1; result = 0; }
                            else { carry = 0; result = 0; }
                            break;
                        case 2: /* ASR */
                            if (shift_n == 0) { result = val; }
                            else if (shift_n < 32) { carry = (val >> (shift_n - 1)) & 1; result = (uint32_t)((int32_t)val >> shift_n); }
                            else { carry = (val >> 31) & 1; result = (uint32_t)((int32_t)val >> 31); }
                            break;
                        case 3: /* ROR */
                            if (shift_n == 0) { result = val; }
                            else { shift_n &= 31; if (shift_n == 0) { carry = (val >> 31) & 1; result = val; } else { carry = (val >> (shift_n - 1)) & 1; result = (val >> shift_n) | (val << (32 - shift_n)); } }
                            break;
                        default: result = val; break;
                    }
                    cpu->reg[rd] = result;
                    if (S) {
                        /* Update N, Z, C flags (V unchanged) */
                        cpu->xpsr = (cpu->xpsr & ~(APSR_N | APSR_Z | APSR_C))
                                  | (result & 0x80000000 ? APSR_N : 0)
                                  | (result == 0 ? APSR_Z : 0)
                                  | (carry ? APSR_C : 0);
                    }
                } else if (!(hw1 & 0x100) && op_misc < 6 && (op2_misc & 0x8)) {
                    /* Signed/unsigned extend (and add): SXTH, UXTH, SXTB, UXTB, etc.
                       hw2[7:4] has bit 7 set, rotation in hw2[5:4] */
                    int rot = ((hw2 >> 4) & 3) * 8;
                    uint32_t rm_val = cpu->reg[rm];
                    if (rot) rm_val = (rm_val >> rot) | (rm_val << (32 - rot));
                    uint32_t result;
                    switch (op_misc) {
                        case 0: /* SXTH / SXTAH */
                            result = (uint32_t)(int32_t)(int16_t)(uint16_t)rm_val;
                            if (rn != 0xF) result += cpu->reg[rn];
                            break;
                        case 1: /* UXTH / UXTAH */
                            result = rm_val & 0xFFFF;
                            if (rn != 0xF) result += cpu->reg[rn];
                            break;
                        case 2: /* SXTB16 / SXTAB16 (M4+, skip for M3) */
                        case 3: /* UXTB16 / UXTAB16 (M4+, skip for M3) */
                            result = rm_val; /* Not supported on M3 */
                            break;
                        case 4: /* SXTB / SXTAB */
                            result = (uint32_t)(int32_t)(int8_t)(uint8_t)rm_val;
                            if (rn != 0xF) result += cpu->reg[rn];
                            break;
                        case 5: /* UXTB / UXTAB */
                            result = rm_val & 0xFF;
                            if (rn != 0xF) result += cpu->reg[rn];
                            break;
                        default:
                            result = rm_val;
                            break;
                    }
                    cpu->reg[rd] = result;
                } else if (op_misc == 0) {
                    /* MUL / MLA / MLS (hw1=0xFB0.) */
                    if (ra == 0xF) {
                        /* MUL Rd, Rn, Rm */
                        cpu->reg[rd] = cpu->reg[rn] * cpu->reg[rm];
                    } else if (op2_misc == 0) {
                        /* MLA Rd, Rn, Rm, Ra */
                        cpu->reg[rd] = cpu->reg[rn] * cpu->reg[rm] + cpu->reg[ra];
                    } else if (op2_misc == 1) {
                        /* MLS Rd, Rn, Rm, Ra */
                        cpu->reg[rd] = cpu->reg[ra] - cpu->reg[rn] * cpu->reg[rm];
                    }
                } else if (op_misc == 1 && (hw1 & 0x100)) {
                    /* M4 DSP — halfword multiply (hw1=0xFB1.).
                     * SMUL{B,T}{B,T}: ra=0xF, no accumulator.
                     * SMLA{B,T}{B,T}: ra<0xF, 32-bit accumulator (sets Q on overflow).
                     * op2_misc layout: 00 N M  — N selects top half of Rn, M of Rm. */
                    if ((op2_misc & 0xC) == 0) {
                        int n_half = (op2_misc >> 1) & 1;
                        int m_half = op2_misc & 1;
                        int16_t a = (int16_t)(n_half ? (cpu->reg[rn] >> 16)
                                                     : (cpu->reg[rn] & 0xFFFF));
                        int16_t b = (int16_t)(m_half ? (cpu->reg[rm] >> 16)
                                                     : (cpu->reg[rm] & 0xFFFF));
                        int32_t prod = (int32_t)a * (int32_t)b;
                        if (ra == 0xF) {
                            cpu->reg[rd] = (uint32_t)prod;
                        } else {
                            int64_t sum = (int64_t)(int32_t)cpu->reg[ra] + (int64_t)prod;
                            cpu->reg[rd] = (uint32_t)(int32_t)sum;
                            if (sum != (int64_t)(int32_t)sum)
                                cpu->xpsr |= APSR_Q;
                        }
                    }
                } else if (op_misc == 3 && (hw1 & 0x100)) {
                    /* M4 DSP — SMULWB/WT and SMLAWB/WT (hw1=0xFB3.).
                     * 32x16 → middle 32 bits of 48-bit product (bits [47:16]).
                     * op2_misc layout: 000 M — M selects top half of Rm. */
                    if ((op2_misc & 0xE) == 0) {
                        int m_half = op2_misc & 1;
                        int16_t b = (int16_t)(m_half ? (cpu->reg[rm] >> 16)
                                                     : (cpu->reg[rm] & 0xFFFF));
                        int64_t prod48 = (int64_t)(int32_t)cpu->reg[rn] * (int64_t)b;
                        int32_t result = (int32_t)(prod48 >> 16);
                        if (ra == 0xF) {
                            cpu->reg[rd] = (uint32_t)result;
                        } else {
                            int64_t sum = (int64_t)(int32_t)cpu->reg[ra] + (int64_t)result;
                            cpu->reg[rd] = (uint32_t)(int32_t)sum;
                            if (sum != (int64_t)(int32_t)sum)
                                cpu->xpsr |= APSR_Q;
                        }
                    }
                } else if (op_misc == 8 && !(hw1 & 0x100)) {
                    /* M4 parallel add, byte (hw1=0xFA8.): UADD8 (op2_misc=4) /
                     * SADD8 (op2_misc=0).  These set the per-byte APSR.GE[3:0]
                     * flags that SEL reads — newlib's optimized strlen/strcmp
                     * pair UADD8+SEL to find a zero byte in a word. */
                    uint32_t a = cpu->reg[rn], b = cpu->reg[rm];
                    uint32_t res = 0, ge = 0;
                    for (int i = 0; i < 4; i++) {
                        uint32_t ba = (a >> (i*8)) & 0xFF, bb = (b >> (i*8)) & 0xFF;
                        if (op2_misc == 0) {              /* SADD8 (signed) */
                            int32_t s = (int32_t)(int8_t)ba + (int32_t)(int8_t)bb;
                            res |= (uint32_t)(s & 0xFF) << (i*8);
                            if (s >= 0) ge |= 1u << i;
                        } else {                          /* UADD8 (unsigned) */
                            uint32_t s = ba + bb;
                            res |= (s & 0xFF) << (i*8);
                            if (s >= 0x100) ge |= 1u << i;
                        }
                    }
                    cpu->reg[rd] = res;
                    cpu->xpsr = (cpu->xpsr & ~(0xFu << 16)) | (ge << 16);
                } else if (op_misc == 8) {
                    /* SMULL RdLo, RdHi, Rn, Rm (hw1=0xFB8.)
                       hw2[15:12]=RdLo(=ra), hw2[11:8]=RdHi(=rd) */
                    int64_t result = (int64_t)(int32_t)cpu->reg[rn] *
                                     (int64_t)(int32_t)cpu->reg[rm];
                    cpu->reg[ra] = (uint32_t)result;          /* RdLo */
                    cpu->reg[rd] = (uint32_t)(result >> 32);  /* RdHi */
                } else if (op_misc == 9) {
                    if (hw1 & 0x100) {
                        /* SDIV Rd, Rn, Rm (hw1=0xFB9.) */
                        int32_t denom = (int32_t)cpu->reg[rm];
                        if (denom == 0)
                            cpu->reg[rd] = 0;
                        else if (denom == -1 && cpu->reg[rn] == 0x80000000u)
                            /* INT_MIN / -1 overflows int32 (C UB → SIGFPE on
                             * x86); ARMv7-M defines the result as INT_MIN. */
                            cpu->reg[rd] = 0x80000000u;
                        else
                            cpu->reg[rd] = (uint32_t)((int32_t)cpu->reg[rn] / denom);
                    } else {
                        /* Misc register ops (hw1=0xFA9.): REV, REV16, RBIT, REVSH */
                        if (op2_misc == 8) {
                            /* REV */
                            uint32_t val = cpu->reg[rm];
                            cpu->reg[rd] = ((val & 0xFF) << 24) | ((val & 0xFF00) << 8) |
                                           ((val >> 8) & 0xFF00) | ((val >> 24) & 0xFF);
                        } else if (op2_misc == 9) {
                            /* REV16 */
                            uint32_t val = cpu->reg[rm];
                            cpu->reg[rd] = ((val & 0x00FF) << 8) | ((val & 0xFF00) >> 8) |
                                           ((val & 0x00FF0000) << 8) | ((val & 0xFF000000) >> 8);
                        } else if (op2_misc == 0xA) {
                            /* RBIT */
                            uint32_t val = cpu->reg[rm];
                            uint32_t result = 0;
                            for (int i = 0; i < 32; i++)
                                if (val & (1u << i)) result |= (1u << (31 - i));
                            cpu->reg[rd] = result;
                        } else if (op2_misc == 0xB) {
                            /* REVSH */
                            uint32_t val = cpu->reg[rm];
                            cpu->reg[rd] = (uint32_t)(int32_t)(int16_t)
                                           (uint16_t)(((val & 0xFF) << 8) | ((val >> 8) & 0xFF));
                        }
                    }
                } else if (op_misc == 0xA) {
                    if (hw1 & 0x100) {
                        /* UMULL RdLo, RdHi, Rn, Rm (hw1=0xFBA.)
                           hw2[15:12]=RdLo(=ra), hw2[11:8]=RdHi(=rd) */
                        uint64_t result = (uint64_t)cpu->reg[rn] * (uint64_t)cpu->reg[rm];
                        cpu->reg[ra] = (uint32_t)result;          /* RdLo */
                        cpu->reg[rd] = (uint32_t)(result >> 32);  /* RdHi */
                    } else if (op2_misc == 8) {
                        /* M4 SEL Rd, Rn, Rm (hw1=0xFAA.): per-byte select by
                         * APSR.GE[3:0] (set by UADD8/SADD8) — Rn where GE=1, else Rm. */
                        uint32_t a = cpu->reg[rn], b = cpu->reg[rm];
                        uint32_t ge = (cpu->xpsr >> 16) & 0xF, res = 0;
                        for (int i = 0; i < 4; i++) {
                            uint32_t byte = (ge & (1u << i)) ? ((a >> (i*8)) & 0xFF)
                                                            : ((b >> (i*8)) & 0xFF);
                            res |= byte << (i*8);
                        }
                        cpu->reg[rd] = res;
                    }
                    /* other hw1=0xFAA. parallel ops unused by current firmware */
                } else if (op_misc == 0xB) {
                    if (op2_misc == 8) {
                        /* CLZ (Count Leading Zeros) */
                        uint32_t val = cpu->reg[rm];
                        int count = 0;
                        if (val == 0) { count = 32; }
                        else { while (!(val & 0x80000000)) { count++; val <<= 1; } }
                        cpu->reg[rd] = count;
                    } else if (hw1 & 0x100) {
                        /* UDIV Rd, Rn, Rm (hw1=0xFBB.) */
                        if (cpu->reg[rm] == 0)
                            cpu->reg[rd] = 0;
                        else
                            cpu->reg[rd] = cpu->reg[rn] / cpu->reg[rm];
                    }
                } else if (op_misc == 0xC) {
                    /* SMLAL family (hw1=0xFBC.), discriminated by op2_misc.
                       hw2[15:12]=RdLo(=ra), hw2[11:8]=RdHi(=rd). */
                    if (op2_misc == 0) {
                        /* SMLAL RdLo, RdHi, Rn, Rm — 32x32 + 64-bit accumulator */
                        int64_t acc = ((int64_t)(uint32_t)cpu->reg[ra]) |
                                      ((int64_t)(int32_t)cpu->reg[rd] << 32);
                        acc += (int64_t)(int32_t)cpu->reg[rn] * (int64_t)(int32_t)cpu->reg[rm];
                        cpu->reg[ra] = (uint32_t)acc;          /* RdLo */
                        cpu->reg[rd] = (uint32_t)(acc >> 32);  /* RdHi */
                    } else if ((op2_misc & 0xC) == 0x8) {
                        /* M4 DSP — SMLALBB/BT/TB/TT.
                         * op2_misc layout: 10 N M — N selects top half of Rn, M of Rm.
                         * 16x16 sign-extended to 64, added to {RdHi:RdLo}. */
                        int n_half = (op2_misc >> 1) & 1;
                        int m_half = op2_misc & 1;
                        int16_t a = (int16_t)(n_half ? (cpu->reg[rn] >> 16)
                                                     : (cpu->reg[rn] & 0xFFFF));
                        int16_t b = (int16_t)(m_half ? (cpu->reg[rm] >> 16)
                                                     : (cpu->reg[rm] & 0xFFFF));
                        int64_t prod = (int64_t)((int32_t)a * (int32_t)b);
                        int64_t acc = ((int64_t)(uint32_t)cpu->reg[ra]) |
                                      ((int64_t)(int32_t)cpu->reg[rd] << 32);
                        acc += prod;
                        cpu->reg[ra] = (uint32_t)acc;
                        cpu->reg[rd] = (uint32_t)(acc >> 32);
                    }
                } else if (op_misc == 0xE) {
                    int op2_misc = (hw2 >> 4) & 0xF;
                    if (op2_misc == 0x6) {
                        /* UMAAL RdLo, RdHi, Rn, Rm (hw1=0xFBE., hw2[7:4]=0110)
                           {RdHi:RdLo} = Rn*Rm + RdLo + RdHi  (all unsigned 32-bit addends) */
                        uint64_t result = (uint64_t)cpu->reg[rn] * (uint64_t)cpu->reg[rm]
                                        + (uint64_t)cpu->reg[ra]
                                        + (uint64_t)cpu->reg[rd];
                        cpu->reg[ra] = (uint32_t)result;          /* RdLo */
                        cpu->reg[rd] = (uint32_t)(result >> 32);  /* RdHi */
                    } else {
                        /* UMLAL RdLo, RdHi, Rn, Rm (hw1=0xFBE., hw2[7:4]=0000)
                           {RdHi:RdLo} += Rn*Rm */
                        uint64_t acc = ((uint64_t)cpu->reg[ra]) |
                                       ((uint64_t)cpu->reg[rd] << 32);
                        acc += (uint64_t)cpu->reg[rn] * (uint64_t)cpu->reg[rm];
                        cpu->reg[ra] = (uint32_t)acc;          /* RdLo */
                        cpu->reg[rd] = (uint32_t)(acc >> 32);  /* RdHi */
                    }
                }
            } else if ((hw1 & 0xFFE0) == 0xEC20 && hw2 == 0x0A00 && cpu->tz_enabled) {
                /* ARMv8-M VLSTM (EC2n 0A00) / VLLDM (EC3n 0A00) — the CMSE
                 * secure-gateway / non-secure-call prologue+epilogue that
                 * preserves the FP context across a world switch. Modelled
                 * eagerly (no lazy state preservation): VLSTM stores
                 * S0-S15 + FPSCR at [Rn], VLLDM restores them. The 0x48-byte
                 * slot is reserved by the caller; nothing else touches it. */
                int rn = hw1 & 0xF;
                uint32_t base = cpu->reg[rn];
                bool store = (hw1 & 0x0010) == 0;
                for (int i = 0; i < 16; i++) {
                    if (store) arm_write32(cpu, base + 4 * i, cpu->vfp_s[i]);
                    else       cpu->vfp_s[i] = arm_read32(cpu, base + 4 * i);
                }
                if (store) arm_write32(cpu, base + 0x40, cpu->fpscr);
                else       cpu->fpscr = arm_read32(cpu, base + 0x40);
                (void)insn32;
            } else if ((hw1 & 0xEC00) == 0xEC00) {
                /* Cortex-M4F single-precision VFP. Real implementations
                 * live in arm_vfp.c — `arm_vfp_step` returns true if it
                 * handled the instruction, false otherwise. On false we
                 * loudly fault so unhandled FP arithmetic doesn't
                 * silently produce wrong results downstream. */
                if (!arm_vfp_step(cpu, hw1, hw2)) {
                    fprintf(stderr, "ARM: unhandled VFP insn at PC=0x%08x: %04x %04x\n",
                            pc, hw1, hw2);
                }
                (void)insn32;
            } else {
                /* Unhandled 32-bit instruction */
                fprintf(stderr, "ARM: unhandled 32-bit insn at PC=0x%08x: %04x %04x\n",
                        pc, hw1, hw2);
                (void)insn32;
            }
            goto insn_done;
        }

        insn_done:
        /* Restore flags for Thumb-16 in IT block (suppress implicit S) */
        if (it_suppress_flags) {
            cpu->xpsr = (cpu->xpsr & ~(APSR_N | APSR_Z | APSR_C | APSR_V))
                      | saved_flags_it;
        }

        /* Advance IT state after each executed instruction */
        if (in_it) {
            cpu->it_state = (cpu->it_state & 0xE0) | ((cpu->it_state << 1) & 0x1F);
        }

        cpu->instructions++;
        remaining--;

        /* ARMv8-M: take a recorded SecureFault (Step 2/4). It is the
         * highest-priority configurable fault; escalation to secure HardFault
         * when masked is not modelled. Gated on tz_enabled. */
        if (cpu->tz_enabled && cpu->secure_fault_pending) {
            cpu->secure_fault_pending = false;
            arm_exception_entry(cpu, EXC_SECUREFAULT);
        }

        /* System reset requested during this instruction (SYSRESETREQ or a
         * watchdog timeout): take it here, between instructions. */
        if (__builtin_expect(cpu->reset_pending, 0)) {
            arm_cpu_reset(cpu);
            break;
        }

        /* Service any IRQ that became pending mid-instruction.  Peripherals
         * (radio, timer, etc.) call arm_nvic_set_pending → check_pending,
         * which would normally take the exception immediately — but if
         * PRIMASK was set at that moment, the IRQ stays pending until
         * PRIMASK is later cleared (CPSIE i / MSR PRIMASK).  Some driver
         * loops (e.g. nrf_802154's wait_for_flag using __WFE — a NOP for
         * us) never touch PRIMASK while waiting, leaving the IRQ pending
         * for the entire spin.  A per-instruction check is what real
         * Cortex-M does between every instruction; gate on has_pending so
         * the common no-IRQ-pending path stays O(1). */
        if (cpu->nvic) {
            arm_nvic_t *nvic = (arm_nvic_t *)cpu->nvic;
            if (nvic->has_pending && (cpu->primask & 1) == 0)
                arm_nvic_check_pending(nvic);
        }

        /* LR-write trap: dump the instruction that set LR to a target
         * value.  Useful for tracing where bogus return addresses come
         * from when chasing wild-PC bugs.  Set ARM_LR_WATCH=<value>
         * (e.g. 0x20003bb9) — checks against `value` and `value^1`
         * (with/without thumb bit).  One-shot per-CPU.
         *
         * Latched: this runs once per executed instruction, and an
         * unlatched getenv() here (libc env lock) measured ~25% of total
         * simulation wall time (sample(1), nRF52840 TSCH run). */
        static const char *lr_watch_env;
        static int lr_watch_probed;
        if (__builtin_expect(!lr_watch_probed, 0)) {
            lr_watch_env = getenv("ARM_LR_WATCH");
            lr_watch_probed = 1;
        }
        if (__builtin_expect(lr_watch_env != NULL, 0) && !cpu->lr_trapped) {
            uint32_t want = (uint32_t)strtoul(lr_watch_env, NULL, 0);
            uint32_t lr = cpu->reg[ARM_LR];
            if (lr == want || lr == (want ^ 1u)) {
                cpu->lr_trapped = 1;
                fprintf(stderr,
                        "[LR_WATCH cpu=%p cyc=%lld src_pc=0x%08x lr=0x%08x sp=0x%08x "
                        "r0=%08x r1=%08x r2=%08x r3=%08x r4=%08x r5=%08x r6=%08x r7=%08x "
                        "r8=%08x r9=%08x r10=%08x r11=%08x r12=%08x next_pc=0x%08x]\n",
                        (void*)cpu, (long long)cpu->cycles, pc, lr, cpu->reg[ARM_SP],
                        cpu->reg[0], cpu->reg[1], cpu->reg[2], cpu->reg[3],
                        cpu->reg[4], cpu->reg[5], cpu->reg[6], cpu->reg[7],
                        cpu->reg[8], cpu->reg[9], cpu->reg[10], cpu->reg[11], cpu->reg[12],
                        cpu->reg[ARM_PC]);
            }
        }

        /* PC trace callback */
        if (cpu->pc_callback)
            cpu->pc_callback(cpu->pc_callback_data, cpu->reg[ARM_PC]);
    }

    if (cpu->cpu_freq_hz > 0)
        cpu->sim_time_ns = arm_cycles_to_ns(cpu->cycles, cpu->cpu_freq_hz);

    return remaining;
}


/* ============================================================
 * JIT dispatcher
 *
 * Deliberately an OUTER loop around the interpreter, mirroring msp430_step:
 * the interpreter's own loop is left untouched.  Putting the cache probe
 * inside arm_step_interpreter would have undone the two per-instruction
 * hoists that bought 15.9% earlier (8c3cb60) — the whole point of that work
 * was to get checks *out* of that loop.
 *
 * Conditions the compiled path does not model are simply handed back to the
 * interpreter, which is the only thing that makes the subset argument work:
 * the JIT never has to be right about anything it declined to compile.
 * ============================================================ */
#ifdef HAVE_LIGHTNING

/*
 * Interpreter run-length between JIT cache probes.  0 = hand the interpreter
 * the caller's full budget, which is the default and is NOT a tuning choice:
 *
 * Chopping arm_step's budget into fixed batches changes simulation timing.
 * Measured directly — dispatcher present but threshold set so high that
 * nothing compiles, so the only variable is the batch size:
 *
 *   batch=32   vs no dispatcher  ->  DIFFERS  (a TX moves 4.240 s -> 3.078 s)
 *   batch=full vs no dispatcher  ->  byte-identical
 *
 * arm_step's contract is "up to count instructions", and the interpreter's
 * WFI/event handling is sensitive to that budget, so re-entering it with a
 * different count is observable.  With batch=full the JIT is cycle-exact:
 * CSIM_ARM_JIT=0 and CSIM_ARM_JIT=1 produce byte-identical output on
 * test-2node-nrf54l15-dk (209 lines) and chain-3node-nrf52840-dk (1067).
 * That property is required here — determinism is a gated guarantee, and a
 * JIT that shifted timing would make results depend on whether GNU Lightning
 * happened to be installed.
 *
 * Cost: one cache probe per arm_step call rather than one per 32
 * instructions.  That is ample — a 3 s zephyr run makes 4.18M arm_step calls.
 */
#define ARM_JIT_BATCH 0
int arm_jit_batch_size(void);
int arm_jit_batch_size(void) {
    static int v = -1;
    if (v < 0) { const char *e = getenv("CSIM_ARM_JIT_BATCH"); v = e ? atoi(e) : ARM_JIT_BATCH; }
    return v;
}

/*
 * Lockstep verification (CSIM_ARM_JIT_VERIFY=1): run the compiled block, keep
 * what it produced, rewind, re-run the same instructions through the
 * interpreter, and compare architectural state exactly.
 *
 * This exists because of the single correctness bug the MSP430 JIT ever
 * shipped — an inlined ADDC left the V flag stale.  It was warm-block-only,
 * so no functional test could reach it, and a wrong *flag* stays invisible
 * until some later conditional branch reads it.  Comparing state per block is
 * the only thing that catches that class.
 */
/*
 * Run one compiled block and do its bookkeeping.
 *
 * Cycle/instruction accounting lives here rather than in generated code
 * because a loop block's iteration count is only known afterwards, and
 * because the budget that bounds it has to come from the dispatcher's view of
 * `remaining` and the next scheduled event.  Returns instructions executed, or
 * 0 if the block could not be run (caller falls back to the interpreter).
 */
/*
 * How many times this block may run before control has to come back.
 * Returns 0 when it cannot run at all (caller falls back to the interpreter).
 *
 * Three bounds, and which one binds is the whole story of this function:
 *
 *  - the caller's instruction budget (`remaining`).
 *  - the caller's *cycle* target (`cpu->cycle_limit`), when it set one.
 *  - the next scheduled event.  A block has no internal event check, so
 *    running past `next_event_cycle` would deliver a peripheral event late —
 *    the one way a JIT could silently change simulation results.  This one
 *    only ever tightens.
 *
 * The second bound is why this is not simply `remaining / length`.  Measured
 * on cc2538 RPL-UDP, **79.8% of arm_step calls arrive with a budget of exactly
 * 1 instruction** — they are the tail of arm_step_until's convergence loop,
 * which single-steps once it is within 10 cycles of its target.  A 4-
 * instruction block (the average on that firmware) can never run on a budget
 * of 1, so before this the JIT was locked out of about 61% of all executed
 * instructions no matter how good its instruction coverage got.
 *
 * Relaxing the instruction cap to the cycle target is sound because the cycle
 * target is what arm_step_until is actually converging to; the instruction
 * count was only ever a proxy for it.  And it is *stricter* than what the
 * interpreter offers: `arm_step(cpu, 1)` can overshoot the target by however
 * many cycles one instruction happens to cost (2 for a load, 12 for an
 * exception entry, 20 for a divide), whereas a block is admitted only if its
 * whole measured cost fits.  Nothing may exceed the target that would not
 * already have exceeded it.
 */
static int arm_jit_iters(arm_cpu_t *cpu, arm_compiled_block_t *cb,
                         int remaining) {
    int64_t lim = remaining / cb->length;
    if (cpu->cycle_limit != INT64_MAX) {
        int64_t by_limit =
            (cpu->cycle_limit - cpu->cycles) / cb->cycles_total;
        if (by_limit > lim) lim = by_limit;
    }
    int64_t by_events =
        (cpu->next_event_cycle - cpu->cycles - 1) / cb->cycles_total;
    if (by_events < lim) lim = by_events;
    if (!cb->is_loop && lim > 1) lim = 1;
    if (lim < 1) return 0;
    return (int)(lim > INT32_MAX ? INT32_MAX : lim);
}

static int arm_jit_run(arm_cpu_t *cpu, arm_compiled_block_t *cb, int remaining) {
    int iters_max = arm_jit_iters(cpu, cb, remaining);
    if (iters_max < 1) return 0;
    cpu->jit_iter_budget = iters_max;
    cpu->jit_partial     = -1;
    cb->fn(cpu);

    /* `partial >= 0` means a guarded memory access missed and the block
     * stopped there, having run only insns[0..partial-1] of its final pass. */
    int partial = cpu->jit_partial;
    int iters   = cb->is_loop ? (iters_max - cpu->jit_iter_budget)
                              : (partial < 0 ? 1 : 0);
    int tail    = partial < 0 ? 0 : partial;
    int executed = iters * cb->length + tail;
    cpu->cycles       += (int64_t)iters * cb->cycles_total + cb->cyc_prefix[tail];
    cpu->instructions += executed;
    if (partial >= 0) cpu->jit_side_exits++;
    return executed;
}

/*
 * Memory has to be rewound too, and finding that out cost a false alarm worth
 * recording: the first run of this verifier against a block containing
 * `ldr r3,[sp,#4] / adds r3,#1 / str r3,[sp,#4]` reported r3 off by exactly
 * one, every time.  Nothing was wrong with the generated code — the verifier
 * replayed the block over the memory the *first* run had already updated, so
 * the interpreter incremented a value that had been incremented once already.
 * Re-running a block is only a valid comparison if the whole input state is
 * restored, and memory became part of that state the moment stores were
 * compiled.
 *
 * The snapshot is skipped for blocks that only load, which is most of them,
 * and the buffers are allocated once per CPU rather than per block.  This is a
 * debug mode; a memcpy of SRAM per storing block is an acceptable price for
 * comparing the two implementations exactly rather than approximately.
 */
static int arm_jit_verify_mem(arm_cpu_t *cpu, uint8_t **pre, uint8_t **post) {
    uint32_t sz = cpu->sram_end - cpu->sram_base;
    if (!*pre)  *pre  = (uint8_t *)malloc(sz);
    if (!*post) *post = (uint8_t *)malloc(sz);
    return (*pre && *post);
}

static int arm_jit_run_verified(arm_cpu_t *cpu, arm_compiled_block_t *cb,
                                int remaining) {
    static uint8_t *mem_pre, *mem_post;
    uint32_t sram_sz = cpu->sram_end - cpu->sram_base;
    int check_mem = cb->has_store && arm_jit_verify_mem(cpu, &mem_pre, &mem_post);

    uint32_t save_reg[16];
    memcpy(save_reg, cpu->reg, sizeof(save_reg));
    uint32_t save_xpsr   = cpu->xpsr;
    int64_t  save_cycles = cpu->cycles;
    int64_t  save_instr  = cpu->instructions;
    if (check_mem) memcpy(mem_pre, cpu->sram, sram_sz);

    int executed = arm_jit_run(cpu, cb, remaining);
    if (executed == 0) return 0;

    uint32_t jit_reg[16];
    memcpy(jit_reg, cpu->reg, sizeof(jit_reg));
    uint32_t jit_xpsr   = cpu->xpsr;
    int64_t  jit_cycles = cpu->cycles;
    if (check_mem) {
        memcpy(mem_post, cpu->sram, sram_sz);   /* what the JIT produced */
        memcpy(cpu->sram, mem_pre, sram_sz);    /* rewind for the replay */
    }

    /* Rewind and re-run the same instructions interpreted. */
    memcpy(cpu->reg, save_reg, sizeof(save_reg));
    cpu->xpsr         = save_xpsr;
    cpu->cycles       = save_cycles;
    cpu->instructions = save_instr;
    if (executed > 0) arm_step_interpreter(cpu, executed);

    int bad = 0;
    if (check_mem && memcmp(mem_post, cpu->sram, sram_sz) != 0) {
        uint32_t i = 0;
        while (i < sram_sz && mem_post[i] == cpu->sram[i]) i++;
        fprintf(stderr, "ARM JIT MEM MISMATCH pc=0x%08x len=%d: "
                        "sram[0x%08x] jit=0x%02x interp=0x%02x\n",
                cb->start_pc, cb->length, cpu->sram_base + i,
                mem_post[i], cpu->sram[i]);
        bad = 1;
    }
    for (int r = 0; r < 16; r++) {
        if (jit_reg[r] != cpu->reg[r]) {
            if (!bad)
                fprintf(stderr, "ARM JIT MISMATCH pc=0x%08x len=%d:\n",
                        cb->start_pc, cb->length);
            fprintf(stderr, "  r%-2d  jit=0x%08x interp=0x%08x\n",
                    r, jit_reg[r], cpu->reg[r]);
            bad = 1;
        }
    }
    if ((jit_xpsr & 0xF0000000u) != (cpu->xpsr & 0xF0000000u)) {
        if (!bad)
            fprintf(stderr, "ARM JIT MISMATCH pc=0x%08x len=%d:\n",
                    cb->start_pc, cb->length);
        fprintf(stderr, "  APSR jit=N%dZ%dC%dV%d interp=N%dZ%dC%dV%d\n",
                !!(jit_xpsr & 0x80000000u), !!(jit_xpsr & 0x40000000u),
                !!(jit_xpsr & 0x20000000u), !!(jit_xpsr & 0x10000000u),
                !!(cpu->xpsr & 0x80000000u), !!(cpu->xpsr & 0x40000000u),
                !!(cpu->xpsr & 0x20000000u), !!(cpu->xpsr & 0x10000000u));
        bad = 1;
    }
    if (jit_cycles != cpu->cycles && !bad)
        fprintf(stderr, "ARM JIT CYCLE MISMATCH pc=0x%08x: jit=%lld interp=%lld\n",
                cb->start_pc, (long long)jit_cycles, (long long)cpu->cycles);
    return executed;
}

void arm_jit_flush(arm_cpu_t *cpu);
void arm_jit_flush(arm_cpu_t *cpu) {
    if (!cpu->jit_cache) return;
    for (uint32_t i = 0; i < cpu->jit_cache_size; i++) {
        if (cpu->jit_cache[i]) {
            arm_jit_free((arm_compiled_block_t *)cpu->jit_cache[i]);
            cpu->jit_cache[i] = NULL;
        }
        cpu->jit_exec_count[i] = 0;
    }
}

int arm_step(arm_cpu_t *cpu, int count) {
    if (cpu->jit_cache_size == 0) return arm_step_interpreter(cpu, count);

    int remaining = count;
    while (remaining > 0 && !cpu->stopping) {
        /* Anything the compiled path does not model -> interpreter.  A due
         * event or a pending IRQ must be taken at an instruction boundary,
         * and a block has no internal check; mid-IT-block execution needs the
         * interpreter's flag suppression; WFI and GDB are its business too. */
        /* TrustZone: arm_tz_blocks() sits at the top of every mem_* helper,
         * and the JIT's inline SRAM path bypasses it by design.  That is
         * sound only because blocks never run Non-secure: arm_tz_blocks is
         * inert while Secure (or with TZ absent), and no instruction in the
         * compilable subset can change security state (SG/BXNS/BLXNS and
         * exception entry/return are all interpreter-only), so gating entry
         * here is exact.  Non-secure execution takes the interpreter, whose
         * attribution checks and SecureFault recording are the reference. */
        int interp_only = cpu->cpu_off || cpu->gdb_stub != NULL || cpu->dbg_count > 0 ||
                          (cpu->it_state & 0xF) != 0 ||
                          (cpu->tz_enabled && !cpu->secure) ||
                          cpu->cycles >= cpu->next_event_cycle;
        if (!interp_only && cpu->nvic &&
            ((arm_nvic_t *)cpu->nvic)->has_pending)
            interp_only = 1;

        if (!interp_only) {
            uint32_t pc = cpu->reg[ARM_PC] & ~1u;
            if (pc >= cpu->flash_base && pc < cpu->flash_end) {
                uint32_t ci = (pc >> 1) & (ARM_JIT_CACHE_SLOTS - 1);
                arm_compiled_block_t *cb =
                    (arm_compiled_block_t *)cpu->jit_cache[ci];

                if (cb && cb->start_pc == pc) {
                    int executed = cpu->jit_verify
                                 ? arm_jit_run_verified(cpu, cb, remaining)
                                 : arm_jit_run(cpu, cb, remaining);
                    if (executed > 0) {
                        cpu->jit_blocks_run++;
                        cpu->jit_insns_run += (uint64_t)executed;
                        /* A block admitted on the cycle bound can run past the
                         * instruction budget; that is the point.  Clamp rather
                         * than let `remaining` go negative. */
                        remaining = (executed >= remaining) ? 0
                                                            : remaining - executed;
                        continue;
                    }
                }

                if ((!cb || cb->start_pc != pc) && cpu->jit_exec_count[ci] >= 0 &&
                    ++cpu->jit_exec_count[ci] >= cpu->jit_threshold) {
                    arm_basic_block_t blk;
                    arm_decode_block(cpu->flash, cpu->flash_base,
                                     cpu->flash_end - cpu->flash_base,
                                     pc, &blk);
                    arm_compiled_block_t *ncb = arm_jit_compile(&blk, cpu);
                    if (ncb) {
                        if (cb) arm_jit_free(cb);   /* evict the collision */
                        cpu->jit_cache[ci] = ncb;
                        cpu->jit_exec_count[ci] = 0;
                        continue;
                    }
                    /* Not compilable (too short / unsupported at this PC).
                     * Mark so we don't re-decode it on every pass. */
                    cpu->jit_exec_count[ci] = -1;
                }
            }
        }

        int arm_jit_batch_size(void);
        int bsz = arm_jit_batch_size();
        int batch = (bsz <= 0 || remaining < bsz) ? remaining : bsz;
        int rem   = arm_step_interpreter(cpu, batch);
        int done  = batch - rem;
        if (done <= 0) break;          /* no progress -> stop, don't spin */
        remaining -= done;
    }
    return remaining;
}

#else  /* !HAVE_LIGHTNING */

void arm_jit_flush(arm_cpu_t *cpu);
void arm_jit_flush(arm_cpu_t *cpu) { (void)cpu; }

int arm_step(arm_cpu_t *cpu, int count) {
    return arm_step_interpreter(cpu, count);
}

#endif /* HAVE_LIGHTNING */

void arm_step_until(arm_cpu_t *cpu, int64_t target_cycle) {
    if (cpu->cycles >= target_cycle) return;
    cpu->cycle_limit = target_cycle;
    while (cpu->cycles < target_cycle && !cpu->stopping && !cpu->dbg_halted) {
        /* Estimate instructions needed, batch for efficiency */
        int64_t remaining = target_cycle - cpu->cycles;
        int steps;
        if (remaining > 50000) {
            steps = 10000;
        } else if (remaining <= 10) {
            /* Single-step near target to match MSPSim's per-instruction
             * cycle check. Prevents LPM→event→ISR overshoot that would
             * cause TSCH desync when ported to future ARM TSCH firmware. */
            steps = 1;
        } else {
            steps = (int)(remaining / 2);
            if (steps < 1) steps = 1;
            if (steps > 10000) steps = 10000;
        }
        cpu->stopping = false;
        arm_step(cpu, steps);
        cpu->stopping = false;
    }
    /* Drain events that became due at the boundary.  Without this, a
     * pending event at exactly cycle_limit stays queued until the next
     * arm_step call, introducing one tick of latency per boundary event.
     * Matches msp430_step_until's drain loop. */
    while (cpu->cycles >= cpu->next_event_cycle)
        execute_events(cpu);

    cpu->cycle_limit = INT64_MAX;
    if (cpu->cpu_freq_hz > 0)
        cpu->sim_time_ns = arm_cycles_to_ns(cpu->cycles, cpu->cpu_freq_hz);
}

int64_t arm_step_micros(arm_cpu_t *cpu, int64_t jump_us, int64_t execute_us) {
    if (jump_us < 0) jump_us = 0;
    if (execute_us < 0) execute_us = 0;

    /* Direct port of msp430_step_micros — exact MSPSim stepMicros replication:
     * - last_micros_delta accumulates ALL jump values (never reset)
     * - last_micros_cycles is set ONCE (first call) and NEVER changes
     * - maxCycles = last_micros_cycles + ((last_micros_delta + execute_us) * freq) / 1e6
     * This does ONE integer division for the total accumulated time,
     * bounding truncation error to 1 cycle total (not 1 per tick).
     *
     * Returns an µs hint to the next natural wakeup — the caller uses
     * this to schedule its next tick. Returns 0 if the CPU has pending
     * work (interrupts, events already due, or not in WFI). */

    /* Initialize on first call */
    if (!cpu->micro_clock_ready) {
        cpu->last_micros_cycles = cpu->cycles;
        cpu->last_micros_delta = 0;
        cpu->micro_clock_ready = true;
    }

    /* Accumulate jump (matches: last_micros_delta += jump_us) */
    cpu->last_micros_delta += jump_us;

    /* Compute target from ORIGINAL base + TOTAL accumulated delta */
    int64_t target_cycle = cpu->last_micros_cycles +
        ((cpu->last_micros_delta + execute_us) * (int64_t)cpu->cpu_freq_hz) / 1000000LL;

    if (target_cycle > cpu->cycles)
        arm_step_until(cpu, target_cycle);

    /* If the CPU is in WFI with no pending NVIC interrupts and the next
     * scheduled event is in the future, hint how long the caller can sleep. */
    bool nvic_has_pending = cpu->nvic && ((arm_nvic_t *)cpu->nvic)->has_pending;
    if (cpu->cpu_off && !nvic_has_pending &&
        cpu->cpu_freq_hz > 0 &&
        cpu->next_event_cycle > cpu->cycles) {
        return ((cpu->next_event_cycle - cpu->cycles) * 1000000LL) /
               cpu->cpu_freq_hz;
    }
    return 0;
}
