INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/IDEXE_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_IDEXE_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/IFID_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/Pc_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/imm_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sources_1/new/regDst_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regDst_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab3/331_lab3_yubo/331_lab3_yubo.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
