// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "sd_audio")
  (DATE "07/24/2018 15:52:45")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.617:1.617:1.617) (1.617:1.617:1.617))
        (PORT ena (2.367:2.367:2.367) (2.367:2.367:2.367))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (2.612:2.612:2.612) (2.612:2.612:2.612))
        (PORT d[2] (2.505:2.505:2.505) (2.505:2.505:2.505))
        (PORT d[3] (2.647:2.647:2.647) (2.647:2.647:2.647))
        (PORT d[4] (3.037:3.037:3.037) (3.037:3.037:3.037))
        (PORT d[5] (2.868:2.868:2.868) (2.868:2.868:2.868))
        (PORT d[6] (2.44:2.44:2.44) (2.44:2.44:2.44))
        (PORT d[7] (2.665:2.665:2.665) (2.665:2.665:2.665))
        (PORT d[8] (2.633:2.633:2.633) (2.633:2.633:2.633))
        (PORT d[9] (3.104:3.104:3.104) (3.104:3.104:3.104))
        (PORT d[10] (3.35:3.35:3.35) (3.35:3.35:3.35))
        (PORT d[11] (2.825:2.825:2.825) (2.825:2.825:2.825))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (2.368:2.368:2.368) (2.368:2.368:2.368))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (2.368:2.368:2.368) (2.368:2.368:2.368))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT d[0] (2.368:2.368:2.368) (2.368:2.368:2.368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.827:1.827:1.827))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.827:1.827:1.827))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.827:1.827:1.827))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.928:1.928:1.928) (1.928:1.928:1.928))
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT ena (2.837:2.837:2.837) (2.837:2.837:2.837))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.191:2.191:2.191) (2.191:2.191:2.191))
        (PORT d[1] (2.235:2.235:2.235) (2.235:2.235:2.235))
        (PORT d[2] (2.509:2.509:2.509) (2.509:2.509:2.509))
        (PORT d[3] (2.481:2.481:2.481) (2.481:2.481:2.481))
        (PORT d[4] (2.602:2.602:2.602) (2.602:2.602:2.602))
        (PORT d[5] (2.158:2.158:2.158) (2.158:2.158:2.158))
        (PORT d[6] (2.214:2.214:2.214) (2.214:2.214:2.214))
        (PORT d[7] (2.219:2.219:2.219) (2.219:2.219:2.219))
        (PORT d[8] (2.415:2.415:2.415) (2.415:2.415:2.415))
        (PORT d[9] (2.371:2.371:2.371) (2.371:2.371:2.371))
        (PORT d[10] (2.254:2.254:2.254) (2.254:2.254:2.254))
        (PORT d[11] (2.511:2.511:2.511) (2.511:2.511:2.511))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (2.853:2.853:2.853) (2.853:2.853:2.853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.505:2.505:2.505) (2.505:2.505:2.505))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (2.853:2.853:2.853) (2.853:2.853:2.853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT d[0] (2.853:2.853:2.853) (2.853:2.853:2.853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.597:1.597:1.597) (1.597:1.597:1.597))
        (PORT ena (1.992:1.992:1.992) (1.992:1.992:1.992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.125:3.125:3.125) (3.125:3.125:3.125))
        (PORT d[2] (3.064:3.064:3.064) (3.064:3.064:3.064))
        (PORT d[3] (2.955:2.955:2.955) (2.955:2.955:2.955))
        (PORT d[4] (2.729:2.729:2.729) (2.729:2.729:2.729))
        (PORT d[5] (3.107:3.107:3.107) (3.107:3.107:3.107))
        (PORT d[6] (2.739:2.739:2.739) (2.739:2.739:2.739))
        (PORT d[7] (2.637:2.637:2.637) (2.637:2.637:2.637))
        (PORT d[8] (2.079:2.079:2.079) (2.079:2.079:2.079))
        (PORT d[9] (3.41:3.41:3.41) (3.41:3.41:3.41))
        (PORT d[10] (3.337:3.337:3.337) (3.337:3.337:3.337))
        (PORT d[11] (3.052:3.052:3.052) (3.052:3.052:3.052))
        (PORT clk (1.598:1.598:1.598) (1.598:1.598:1.598))
        (PORT ena (1.993:1.993:1.993) (1.993:1.993:1.993))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.598:1.598:1.598) (1.598:1.598:1.598))
        (PORT ena (1.993:1.993:1.993) (1.993:1.993:1.993))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.598:1.598:1.598))
        (PORT d[0] (1.993:1.993:1.993) (1.993:1.993:1.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.807:1.807:1.807) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.807:1.807:1.807) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.807:1.807:1.807) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.766:1.766:1.766) (1.766:1.766:1.766))
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT ena (2.763:2.763:2.763) (2.763:2.763:2.763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.901:1.901:1.901) (1.901:1.901:1.901))
        (PORT d[1] (2.439:2.439:2.439) (2.439:2.439:2.439))
        (PORT d[2] (2.532:2.532:2.532) (2.532:2.532:2.532))
        (PORT d[3] (2.515:2.515:2.515) (2.515:2.515:2.515))
        (PORT d[4] (2.322:2.322:2.322) (2.322:2.322:2.322))
        (PORT d[5] (2.48:2.48:2.48) (2.48:2.48:2.48))
        (PORT d[6] (1.896:1.896:1.896) (1.896:1.896:1.896))
        (PORT d[7] (2.192:2.192:2.192) (2.192:2.192:2.192))
        (PORT d[8] (2.424:2.424:2.424) (2.424:2.424:2.424))
        (PORT d[9] (2.541:2.541:2.541) (2.541:2.541:2.541))
        (PORT d[10] (2.597:2.597:2.597) (2.597:2.597:2.597))
        (PORT d[11] (2.224:2.224:2.224) (2.224:2.224:2.224))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (2.779:2.779:2.779) (2.779:2.779:2.779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.431:2.431:2.431) (2.431:2.431:2.431))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (2.779:2.779:2.779) (2.779:2.779:2.779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT d[0] (2.779:2.779:2.779) (2.779:2.779:2.779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.594:1.594:1.594) (1.594:1.594:1.594))
        (PORT ena (3.402:3.402:3.402) (3.402:3.402:3.402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.677:3.677:3.677) (3.677:3.677:3.677))
        (PORT d[2] (3.765:3.765:3.765) (3.765:3.765:3.765))
        (PORT d[3] (3.35:3.35:3.35) (3.35:3.35:3.35))
        (PORT d[4] (2.616:2.616:2.616) (2.616:2.616:2.616))
        (PORT d[5] (3.358:3.358:3.358) (3.358:3.358:3.358))
        (PORT d[6] (3.99:3.99:3.99) (3.99:3.99:3.99))
        (PORT d[7] (3.115:3.115:3.115) (3.115:3.115:3.115))
        (PORT d[8] (3.038:3.038:3.038) (3.038:3.038:3.038))
        (PORT d[9] (3.121:3.121:3.121) (3.121:3.121:3.121))
        (PORT d[10] (3.41:3.41:3.41) (3.41:3.41:3.41))
        (PORT d[11] (2.617:2.617:2.617) (2.617:2.617:2.617))
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT ena (3.403:3.403:3.403) (3.403:3.403:3.403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT ena (3.403:3.403:3.403) (3.403:3.403:3.403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT d[0] (3.403:3.403:3.403) (3.403:3.403:3.403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.328:2.328:2.328) (2.328:2.328:2.328))
        (PORT clk (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (2.835:2.835:2.835) (2.835:2.835:2.835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.833:2.833:2.833) (2.833:2.833:2.833))
        (PORT d[1] (3.158:3.158:3.158) (3.158:3.158:3.158))
        (PORT d[2] (3.481:3.481:3.481) (3.481:3.481:3.481))
        (PORT d[3] (3.328:3.328:3.328) (3.328:3.328:3.328))
        (PORT d[4] (3.262:3.262:3.262) (3.262:3.262:3.262))
        (PORT d[5] (2.865:2.865:2.865) (2.865:2.865:2.865))
        (PORT d[6] (3.708:3.708:3.708) (3.708:3.708:3.708))
        (PORT d[7] (2.904:2.904:2.904) (2.904:2.904:2.904))
        (PORT d[8] (3.774:3.774:3.774) (3.774:3.774:3.774))
        (PORT d[9] (3.674:3.674:3.674) (3.674:3.674:3.674))
        (PORT d[10] (3.788:3.788:3.788) (3.788:3.788:3.788))
        (PORT d[11] (3.145:3.145:3.145) (3.145:3.145:3.145))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (2.851:2.851:2.851) (2.851:2.851:2.851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.503:2.503:2.503) (2.503:2.503:2.503))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (2.851:2.851:2.851) (2.851:2.851:2.851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[0] (2.851:2.851:2.851) (2.851:2.851:2.851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (4.088:4.088:4.088) (4.088:4.088:4.088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.684:3.684:3.684) (3.684:3.684:3.684))
        (PORT d[2] (3.785:3.785:3.785) (3.785:3.785:3.785))
        (PORT d[3] (3.345:3.345:3.345) (3.345:3.345:3.345))
        (PORT d[4] (2.628:2.628:2.628) (2.628:2.628:2.628))
        (PORT d[5] (3.339:3.339:3.339) (3.339:3.339:3.339))
        (PORT d[6] (4.013:4.013:4.013) (4.013:4.013:4.013))
        (PORT d[7] (3.098:3.098:3.098) (3.098:3.098:3.098))
        (PORT d[8] (3.096:3.096:3.096) (3.096:3.096:3.096))
        (PORT d[9] (3.103:3.103:3.103) (3.103:3.103:3.103))
        (PORT d[10] (3.42:3.42:3.42) (3.42:3.42:3.42))
        (PORT d[11] (2.2:2.2:2.2) (2.2:2.2:2.2))
        (PORT clk (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT ena (4.089:4.089:4.089) (4.089:4.089:4.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT ena (4.089:4.089:4.089) (4.089:4.089:4.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT d[0] (4.089:4.089:4.089) (4.089:4.089:4.089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.066:2.066:2.066) (2.066:2.066:2.066))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (2.686:2.686:2.686) (2.686:2.686:2.686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.454:3.454:3.454) (3.454:3.454:3.454))
        (PORT d[1] (3.139:3.139:3.139) (3.139:3.139:3.139))
        (PORT d[2] (3.485:3.485:3.485) (3.485:3.485:3.485))
        (PORT d[3] (3.307:3.307:3.307) (3.307:3.307:3.307))
        (PORT d[4] (3.493:3.493:3.493) (3.493:3.493:3.493))
        (PORT d[5] (2.867:2.867:2.867) (2.867:2.867:2.867))
        (PORT d[6] (3.241:3.241:3.241) (3.241:3.241:3.241))
        (PORT d[7] (2.886:2.886:2.886) (2.886:2.886:2.886))
        (PORT d[8] (3.792:3.792:3.792) (3.792:3.792:3.792))
        (PORT d[9] (3.446:3.446:3.446) (3.446:3.446:3.446))
        (PORT d[10] (3.534:3.534:3.534) (3.534:3.534:3.534))
        (PORT d[11] (2.923:2.923:2.923) (2.923:2.923:2.923))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (2.702:2.702:2.702) (2.702:2.702:2.702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.354:2.354:2.354) (2.354:2.354:2.354))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (2.702:2.702:2.702) (2.702:2.702:2.702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT d[0] (2.702:2.702:2.702) (2.702:2.702:2.702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.706:3.706:3.706) (3.706:3.706:3.706))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.711:3.711:3.711) (3.711:3.711:3.711))
        (PORT d[2] (4.168:4.168:4.168) (4.168:4.168:4.168))
        (PORT d[3] (3.308:3.308:3.308) (3.308:3.308:3.308))
        (PORT d[4] (2.922:2.922:2.922) (2.922:2.922:2.922))
        (PORT d[5] (3.363:3.363:3.363) (3.363:3.363:3.363))
        (PORT d[6] (3.767:3.767:3.767) (3.767:3.767:3.767))
        (PORT d[7] (3.081:3.081:3.081) (3.081:3.081:3.081))
        (PORT d[8] (3.379:3.379:3.379) (3.379:3.379:3.379))
        (PORT d[9] (3.044:3.044:3.044) (3.044:3.044:3.044))
        (PORT d[10] (3.429:3.429:3.429) (3.429:3.429:3.429))
        (PORT d[11] (2.171:2.171:2.171) (2.171:2.171:2.171))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.707:3.707:3.707) (3.707:3.707:3.707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.707:3.707:3.707) (3.707:3.707:3.707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT d[0] (3.707:3.707:3.707) (3.707:3.707:3.707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.265:2.265:2.265) (2.265:2.265:2.265))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.145:3.145:3.145) (3.145:3.145:3.145))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.13:3.13:3.13) (3.13:3.13:3.13))
        (PORT d[1] (3.47:3.47:3.47) (3.47:3.47:3.47))
        (PORT d[2] (3.798:3.798:3.798) (3.798:3.798:3.798))
        (PORT d[3] (2.996:2.996:2.996) (2.996:2.996:2.996))
        (PORT d[4] (2.979:2.979:2.979) (2.979:2.979:2.979))
        (PORT d[5] (2.571:2.571:2.571) (2.571:2.571:2.571))
        (PORT d[6] (3.776:3.776:3.776) (3.776:3.776:3.776))
        (PORT d[7] (2.889:2.889:2.889) (2.889:2.889:2.889))
        (PORT d[8] (3.817:3.817:3.817) (3.817:3.817:3.817))
        (PORT d[9] (3.713:3.713:3.713) (3.713:3.713:3.713))
        (PORT d[10] (3.818:3.818:3.818) (3.818:3.818:3.818))
        (PORT d[11] (2.916:2.916:2.916) (2.916:2.916:2.916))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (3.161:3.161:3.161) (3.161:3.161:3.161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.813:2.813:2.813) (2.813:2.813:2.813))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (3.161:3.161:3.161) (3.161:3.161:3.161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT d[0] (3.161:3.161:3.161) (3.161:3.161:3.161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (4.678:4.678:4.678) (4.678:4.678:4.678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.703:3.703:3.703) (3.703:3.703:3.703))
        (PORT d[2] (3.788:3.788:3.788) (3.788:3.788:3.788))
        (PORT d[3] (3.345:3.345:3.345) (3.345:3.345:3.345))
        (PORT d[4] (2.634:2.634:2.634) (2.634:2.634:2.634))
        (PORT d[5] (3.032:3.032:3.032) (3.032:3.032:3.032))
        (PORT d[6] (3.498:3.498:3.498) (3.498:3.498:3.498))
        (PORT d[7] (3.033:3.033:3.033) (3.033:3.033:3.033))
        (PORT d[8] (3.113:3.113:3.113) (3.113:3.113:3.113))
        (PORT d[9] (3.062:3.062:3.062) (3.062:3.062:3.062))
        (PORT d[10] (3.432:3.432:3.432) (3.432:3.432:3.432))
        (PORT d[11] (2.193:2.193:2.193) (2.193:2.193:2.193))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (4.679:4.679:4.679) (4.679:4.679:4.679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (4.679:4.679:4.679) (4.679:4.679:4.679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT d[0] (4.679:4.679:4.679) (4.679:4.679:4.679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.236:2.236:2.236) (2.236:2.236:2.236))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (2.972:2.972:2.972) (2.972:2.972:2.972))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.461:3.461:3.461) (3.461:3.461:3.461))
        (PORT d[1] (2.832:2.832:2.832) (2.832:2.832:2.832))
        (PORT d[2] (3.756:3.756:3.756) (3.756:3.756:3.756))
        (PORT d[3] (3.3:3.3:3.3) (3.3:3.3:3.3))
        (PORT d[4] (2.923:2.923:2.923) (2.923:2.923:2.923))
        (PORT d[5] (2.584:2.584:2.584) (2.584:2.584:2.584))
        (PORT d[6] (3.247:3.247:3.247) (3.247:3.247:3.247))
        (PORT d[7] (2.832:2.832:2.832) (2.832:2.832:2.832))
        (PORT d[8] (3.812:3.812:3.812) (3.812:3.812:3.812))
        (PORT d[9] (3.455:3.455:3.455) (3.455:3.455:3.455))
        (PORT d[10] (3.548:3.548:3.548) (3.548:3.548:3.548))
        (PORT d[11] (2.838:2.838:2.838) (2.838:2.838:2.838))
        (PORT clk (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT ena (2.988:2.988:2.988) (2.988:2.988:2.988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.64:2.64:2.64) (2.64:2.64:2.64))
        (PORT clk (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT ena (2.988:2.988:2.988) (2.988:2.988:2.988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT d[0] (2.988:2.988:2.988) (2.988:2.988:2.988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.853:1.853:1.853) (1.853:1.853:1.853))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.853:1.853:1.853) (1.853:1.853:1.853))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.853:1.853:1.853) (1.853:1.853:1.853))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.594:1.594:1.594) (1.594:1.594:1.594))
        (PORT ena (2.559:2.559:2.559) (2.559:2.559:2.559))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.58:3.58:3.58) (3.58:3.58:3.58))
        (PORT d[2] (2.708:2.708:2.708) (2.708:2.708:2.708))
        (PORT d[3] (3.839:3.839:3.839) (3.839:3.839:3.839))
        (PORT d[4] (3.5:3.5:3.5) (3.5:3.5:3.5))
        (PORT d[5] (3.003:3.003:3.003) (3.003:3.003:3.003))
        (PORT d[6] (3.18:3.18:3.18) (3.18:3.18:3.18))
        (PORT d[7] (3.14:3.14:3.14) (3.14:3.14:3.14))
        (PORT d[8] (3.371:3.371:3.371) (3.371:3.371:3.371))
        (PORT d[9] (2.825:2.825:2.825) (2.825:2.825:2.825))
        (PORT d[10] (3.364:3.364:3.364) (3.364:3.364:3.364))
        (PORT d[11] (3.519:3.519:3.519) (3.519:3.519:3.519))
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT ena (2.56:2.56:2.56) (2.56:2.56:2.56))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT ena (2.56:2.56:2.56) (2.56:2.56:2.56))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT d[0] (2.56:2.56:2.56) (2.56:2.56:2.56))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.489:2.489:2.489) (2.489:2.489:2.489))
        (PORT clk (1.589:1.589:1.589) (1.589:1.589:1.589))
        (PORT ena (3.829:3.829:3.829) (3.829:3.829:3.829))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.826:2.826:2.826) (2.826:2.826:2.826))
        (PORT d[1] (3.12:3.12:3.12) (3.12:3.12:3.12))
        (PORT d[2] (3.984:3.984:3.984) (3.984:3.984:3.984))
        (PORT d[3] (2.921:2.921:2.921) (2.921:2.921:2.921))
        (PORT d[4] (2.869:2.869:2.869) (2.869:2.869:2.869))
        (PORT d[5] (2.571:2.571:2.571) (2.571:2.571:2.571))
        (PORT d[6] (2.818:2.818:2.818) (2.818:2.818:2.818))
        (PORT d[7] (3.619:3.619:3.619) (3.619:3.619:3.619))
        (PORT d[8] (3.341:3.341:3.341) (3.341:3.341:3.341))
        (PORT d[9] (4.21:4.21:4.21) (4.21:4.21:4.21))
        (PORT d[10] (3.858:3.858:3.858) (3.858:3.858:3.858))
        (PORT d[11] (2.705:2.705:2.705) (2.705:2.705:2.705))
        (PORT clk (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT ena (3.845:3.845:3.845) (3.845:3.845:3.845))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.497:3.497:3.497) (3.497:3.497:3.497))
        (PORT clk (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT ena (3.845:3.845:3.845) (3.845:3.845:3.845))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT d[0] (3.845:3.845:3.845) (3.845:3.845:3.845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.608:1.608:1.608) (1.608:1.608:1.608))
        (PORT ena (4.062:4.062:4.062) (4.062:4.062:4.062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.132:3.132:3.132) (3.132:3.132:3.132))
        (PORT d[2] (3.042:3.042:3.042) (3.042:3.042:3.042))
        (PORT d[3] (2.938:2.938:2.938) (2.938:2.938:2.938))
        (PORT d[4] (3.024:3.024:3.024) (3.024:3.024:3.024))
        (PORT d[5] (3.12:3.12:3.12) (3.12:3.12:3.12))
        (PORT d[6] (3.025:3.025:3.025) (3.025:3.025:3.025))
        (PORT d[7] (2.65:2.65:2.65) (2.65:2.65:2.65))
        (PORT d[8] (2.607:2.607:2.607) (2.607:2.607:2.607))
        (PORT d[9] (3.387:3.387:3.387) (3.387:3.387:3.387))
        (PORT d[10] (3.838:3.838:3.838) (3.838:3.838:3.838))
        (PORT d[11] (2.519:2.519:2.519) (2.519:2.519:2.519))
        (PORT clk (1.609:1.609:1.609) (1.609:1.609:1.609))
        (PORT ena (4.063:4.063:4.063) (4.063:4.063:4.063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.609:1.609:1.609) (1.609:1.609:1.609))
        (PORT ena (4.063:4.063:4.063) (4.063:4.063:4.063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.609:1.609:1.609))
        (PORT d[0] (4.063:4.063:4.063) (4.063:4.063:4.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.786:1.786:1.786) (1.786:1.786:1.786))
        (PORT clk (1.603:1.603:1.603) (1.603:1.603:1.603))
        (PORT ena (2.465:2.465:2.465) (2.465:2.465:2.465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.177:2.177:2.177) (2.177:2.177:2.177))
        (PORT d[1] (2.431:2.431:2.431) (2.431:2.431:2.431))
        (PORT d[2] (2.2:2.2:2.2) (2.2:2.2:2.2))
        (PORT d[3] (2.257:2.257:2.257) (2.257:2.257:2.257))
        (PORT d[4] (2.305:2.305:2.305) (2.305:2.305:2.305))
        (PORT d[5] (2.179:2.179:2.179) (2.179:2.179:2.179))
        (PORT d[6] (2.195:2.195:2.195) (2.195:2.195:2.195))
        (PORT d[7] (2.203:2.203:2.203) (2.203:2.203:2.203))
        (PORT d[8] (2.435:2.435:2.435) (2.435:2.435:2.435))
        (PORT d[9] (2.642:2.642:2.642) (2.642:2.642:2.642))
        (PORT d[10] (2.563:2.563:2.563) (2.563:2.563:2.563))
        (PORT d[11] (2.225:2.225:2.225) (2.225:2.225:2.225))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (2.481:2.481:2.481) (2.481:2.481:2.481))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.133:2.133:2.133) (2.133:2.133:2.133))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (2.481:2.481:2.481) (2.481:2.481:2.481))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT d[0] (2.481:2.481:2.481) (2.481:2.481:2.481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (3.718:3.718:3.718) (3.718:3.718:3.718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (4.033:4.033:4.033) (4.033:4.033:4.033))
        (PORT d[2] (4.49:4.49:4.49) (4.49:4.49:4.49))
        (PORT d[3] (3.553:3.553:3.553) (3.553:3.553:3.553))
        (PORT d[4] (1.804:1.804:1.804) (1.804:1.804:1.804))
        (PORT d[5] (3.118:3.118:3.118) (3.118:3.118:3.118))
        (PORT d[6] (4.098:4.098:4.098) (4.098:4.098:4.098))
        (PORT d[7] (3.106:3.106:3.106) (3.106:3.106:3.106))
        (PORT d[8] (3.922:3.922:3.922) (3.922:3.922:3.922))
        (PORT d[9] (2.723:2.723:2.723) (2.723:2.723:2.723))
        (PORT d[10] (3.737:3.737:3.737) (3.737:3.737:3.737))
        (PORT d[11] (1.855:1.855:1.855) (1.855:1.855:1.855))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.719:3.719:3.719) (3.719:3.719:3.719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.719:3.719:3.719) (3.719:3.719:3.719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT d[0] (3.719:3.719:3.719) (3.719:3.719:3.719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.232:2.232:2.232) (2.232:2.232:2.232))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (3.452:3.452:3.452) (3.452:3.452:3.452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.432:3.432:3.432) (3.432:3.432:3.432))
        (PORT d[1] (3.758:3.758:3.758) (3.758:3.758:3.758))
        (PORT d[2] (4.043:4.043:4.043) (4.043:4.043:4.043))
        (PORT d[3] (2.947:2.947:2.947) (2.947:2.947:2.947))
        (PORT d[4] (3.031:3.031:3.031) (3.031:3.031:3.031))
        (PORT d[5] (2.229:2.229:2.229) (2.229:2.229:2.229))
        (PORT d[6] (3.855:3.855:3.855) (3.855:3.855:3.855))
        (PORT d[7] (2.911:2.911:2.911) (2.911:2.911:2.911))
        (PORT d[8] (4.096:4.096:4.096) (4.096:4.096:4.096))
        (PORT d[9] (4.053:4.053:4.053) (4.053:4.053:4.053))
        (PORT d[10] (4.103:4.103:4.103) (4.103:4.103:4.103))
        (PORT d[11] (2.938:2.938:2.938) (2.938:2.938:2.938))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.468:3.468:3.468) (3.468:3.468:3.468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.12:3.12:3.12) (3.12:3.12:3.12))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.468:3.468:3.468) (3.468:3.468:3.468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT d[0] (3.468:3.468:3.468) (3.468:3.468:3.468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (4.693:4.693:4.693) (4.693:4.693:4.693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (4.015:4.015:4.015) (4.015:4.015:4.015))
        (PORT d[2] (4.451:4.451:4.451) (4.451:4.451:4.451))
        (PORT d[3] (3.261:3.261:3.261) (3.261:3.261:3.261))
        (PORT d[4] (2.933:2.933:2.933) (2.933:2.933:2.933))
        (PORT d[5] (3.092:3.092:3.092) (3.092:3.092:3.092))
        (PORT d[6] (4.046:4.046:4.046) (4.046:4.046:4.046))
        (PORT d[7] (3.394:3.394:3.394) (3.394:3.394:3.394))
        (PORT d[8] (3.12:3.12:3.12) (3.12:3.12:3.12))
        (PORT d[9] (3.035:3.035:3.035) (3.035:3.035:3.035))
        (PORT d[10] (3.714:3.714:3.714) (3.714:3.714:3.714))
        (PORT d[11] (1.859:1.859:1.859) (1.859:1.859:1.859))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (4.694:4.694:4.694) (4.694:4.694:4.694))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (4.694:4.694:4.694) (4.694:4.694:4.694))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[0] (4.694:4.694:4.694) (4.694:4.694:4.694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.789:2.789:2.789) (2.789:2.789:2.789))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.261:3.261:3.261) (3.261:3.261:3.261))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.133:3.133:3.133) (3.133:3.133:3.133))
        (PORT d[1] (3.468:3.468:3.468) (3.468:3.468:3.468))
        (PORT d[2] (4.045:4.045:4.045) (4.045:4.045:4.045))
        (PORT d[3] (2.988:2.988:2.988) (2.988:2.988:2.988))
        (PORT d[4] (2.997:2.997:2.997) (2.997:2.997:2.997))
        (PORT d[5] (3.188:3.188:3.188) (3.188:3.188:3.188))
        (PORT d[6] (3.552:3.552:3.552) (3.552:3.552:3.552))
        (PORT d[7] (2.895:2.895:2.895) (2.895:2.895:2.895))
        (PORT d[8] (3.801:3.801:3.801) (3.801:3.801:3.801))
        (PORT d[9] (3.764:3.764:3.764) (3.764:3.764:3.764))
        (PORT d[10] (4.103:4.103:4.103) (4.103:4.103:4.103))
        (PORT d[11] (2.922:2.922:2.922) (2.922:2.922:2.922))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (3.277:3.277:3.277) (3.277:3.277:3.277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.929:2.929:2.929) (2.929:2.929:2.929))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (3.277:3.277:3.277) (3.277:3.277:3.277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT d[0] (3.277:3.277:3.277) (3.277:3.277:3.277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.603:1.603:1.603) (1.603:1.603:1.603))
        (PORT ena (2.577:2.577:2.577) (2.577:2.577:2.577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.05:3.05:3.05) (3.05:3.05:3.05))
        (PORT d[2] (2.655:2.655:2.655) (2.655:2.655:2.655))
        (PORT d[3] (3.851:3.851:3.851) (3.851:3.851:3.851))
        (PORT d[4] (3.53:3.53:3.53) (3.53:3.53:3.53))
        (PORT d[5] (2.723:2.723:2.723) (2.723:2.723:2.723))
        (PORT d[6] (2.861:2.861:2.861) (2.861:2.861:2.861))
        (PORT d[7] (2.608:2.608:2.608) (2.608:2.608:2.608))
        (PORT d[8] (3.065:3.065:3.065) (3.065:3.065:3.065))
        (PORT d[9] (2.834:2.834:2.834) (2.834:2.834:2.834))
        (PORT d[10] (3.385:3.385:3.385) (3.385:3.385:3.385))
        (PORT d[11] (3.558:3.558:3.558) (3.558:3.558:3.558))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (2.578:2.578:2.578) (2.578:2.578:2.578))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (2.578:2.578:2.578) (2.578:2.578:2.578))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT d[0] (2.578:2.578:2.578) (2.578:2.578:2.578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.549:2.549:2.549) (2.549:2.549:2.549))
        (PORT clk (1.599:1.599:1.599) (1.599:1.599:1.599))
        (PORT ena (3.296:3.296:3.296) (3.296:3.296:3.296))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.841:2.841:2.841) (2.841:2.841:2.841))
        (PORT d[1] (2.814:2.814:2.814) (2.814:2.814:2.814))
        (PORT d[2] (3.431:3.431:3.431) (3.431:3.431:3.431))
        (PORT d[3] (2.854:2.854:2.854) (2.854:2.854:2.854))
        (PORT d[4] (2.893:2.893:2.893) (2.893:2.893:2.893))
        (PORT d[5] (2.536:2.536:2.536) (2.536:2.536:2.536))
        (PORT d[6] (2.822:2.822:2.822) (2.822:2.822:2.822))
        (PORT d[7] (3.596:3.596:3.596) (3.596:3.596:3.596))
        (PORT d[8] (3.095:3.095:3.095) (3.095:3.095:3.095))
        (PORT d[9] (3.652:3.652:3.652) (3.652:3.652:3.652))
        (PORT d[10] (3.557:3.557:3.557) (3.557:3.557:3.557))
        (PORT d[11] (2.983:2.983:2.983) (2.983:2.983:2.983))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (3.312:3.312:3.312) (3.312:3.312:3.312))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.964:2.964:2.964) (2.964:2.964:2.964))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (3.312:3.312:3.312) (3.312:3.312:3.312))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT d[0] (3.312:3.312:3.312) (3.312:3.312:3.312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (2.227:2.227:2.227) (2.227:2.227:2.227))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (1.775:1.775:1.775) (1.775:1.775:1.775))
        (PORT d[2] (3.189:3.189:3.189) (3.189:3.189:3.189))
        (PORT d[3] (3.285:3.285:3.285) (3.285:3.285:3.285))
        (PORT d[4] (1.774:1.774:1.774) (1.774:1.774:1.774))
        (PORT d[5] (2.008:2.008:2.008) (2.008:2.008:2.008))
        (PORT d[6] (3.047:3.047:3.047) (3.047:3.047:3.047))
        (PORT d[7] (2.389:2.389:2.389) (2.389:2.389:2.389))
        (PORT d[8] (2.007:2.007:2.007) (2.007:2.007:2.007))
        (PORT d[9] (2.09:2.09:2.09) (2.09:2.09:2.09))
        (PORT d[10] (3.652:3.652:3.652) (3.652:3.652:3.652))
        (PORT d[11] (2.027:2.027:2.027) (2.027:2.027:2.027))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (2.228:2.228:2.228) (2.228:2.228:2.228))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (2.228:2.228:2.228) (2.228:2.228:2.228))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT d[0] (2.228:2.228:2.228) (2.228:2.228:2.228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.524:1.524:1.524) (1.524:1.524:1.524))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (3.184:3.184:3.184) (3.184:3.184:3.184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.565:2.565:2.565) (2.565:2.565:2.565))
        (PORT d[1] (2.205:2.205:2.205) (2.205:2.205:2.205))
        (PORT d[2] (1.906:1.906:1.906) (1.906:1.906:1.906))
        (PORT d[3] (2.876:2.876:2.876) (2.876:2.876:2.876))
        (PORT d[4] (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT d[5] (1.302:1.302:1.302) (1.302:1.302:1.302))
        (PORT d[6] (2.551:2.551:2.551) (2.551:2.551:2.551))
        (PORT d[7] (1.883:1.883:1.883) (1.883:1.883:1.883))
        (PORT d[8] (2.214:2.214:2.214) (2.214:2.214:2.214))
        (PORT d[9] (1.989:1.989:1.989) (1.989:1.989:1.989))
        (PORT d[10] (3.259:3.259:3.259) (3.259:3.259:3.259))
        (PORT d[11] (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT clk (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT ena (3.2:3.2:3.2) (3.2:3.2:3.2))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.852:2.852:2.852) (2.852:2.852:2.852))
        (PORT clk (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT ena (3.2:3.2:3.2) (3.2:3.2:3.2))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT d[0] (3.2:3.2:3.2) (3.2:3.2:3.2))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.873:1.873:1.873) (1.873:1.873:1.873))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.873:1.873:1.873) (1.873:1.873:1.873))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.873:1.873:1.873) (1.873:1.873:1.873))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT ena (4.057:4.057:4.057) (4.057:4.057:4.057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.608:3.608:3.608) (3.608:3.608:3.608))
        (PORT d[2] (2.729:2.729:2.729) (2.729:2.729:2.729))
        (PORT d[3] (3.799:3.799:3.799) (3.799:3.799:3.799))
        (PORT d[4] (3.205:3.205:3.205) (3.205:3.205:3.205))
        (PORT d[5] (2.728:2.728:2.728) (2.728:2.728:2.728))
        (PORT d[6] (3.176:3.176:3.176) (3.176:3.176:3.176))
        (PORT d[7] (3.364:3.364:3.364) (3.364:3.364:3.364))
        (PORT d[8] (3.369:3.369:3.369) (3.369:3.369:3.369))
        (PORT d[9] (3.345:3.345:3.345) (3.345:3.345:3.345))
        (PORT d[10] (3.337:3.337:3.337) (3.337:3.337:3.337))
        (PORT d[11] (3.523:3.523:3.523) (3.523:3.523:3.523))
        (PORT clk (1.584:1.584:1.584) (1.584:1.584:1.584))
        (PORT ena (4.058:4.058:4.058) (4.058:4.058:4.058))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.584:1.584:1.584) (1.584:1.584:1.584))
        (PORT ena (4.058:4.058:4.058) (4.058:4.058:4.058))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.584:1.584:1.584) (1.584:1.584:1.584))
        (PORT d[0] (4.058:4.058:4.058) (4.058:4.058:4.058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.092:3.092:3.092) (3.092:3.092:3.092))
        (PORT clk (1.6:1.6:1.6) (1.6:1.6:1.6))
        (PORT ena (2.753:2.753:2.753) (2.753:2.753:2.753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.554:2.554:2.554) (2.554:2.554:2.554))
        (PORT d[1] (3.361:3.361:3.361) (3.361:3.361:3.361))
        (PORT d[2] (3.995:3.995:3.995) (3.995:3.995:3.995))
        (PORT d[3] (2.947:2.947:2.947) (2.947:2.947:2.947))
        (PORT d[4] (2.588:2.588:2.588) (2.588:2.588:2.588))
        (PORT d[5] (3.043:3.043:3.043) (3.043:3.043:3.043))
        (PORT d[6] (3.125:3.125:3.125) (3.125:3.125:3.125))
        (PORT d[7] (3.449:3.449:3.449) (3.449:3.449:3.449))
        (PORT d[8] (3.113:3.113:3.113) (3.113:3.113:3.113))
        (PORT d[9] (3.978:3.978:3.978) (3.978:3.978:3.978))
        (PORT d[10] (3.885:3.885:3.885) (3.885:3.885:3.885))
        (PORT d[11] (3.014:3.014:3.014) (3.014:3.014:3.014))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (2.769:2.769:2.769) (2.769:2.769:2.769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.421:2.421:2.421) (2.421:2.421:2.421))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (2.769:2.769:2.769) (2.769:2.769:2.769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT d[0] (2.769:2.769:2.769) (2.769:2.769:2.769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (3.079:3.079:3.079) (3.079:3.079:3.079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.347:3.347:3.347) (3.347:3.347:3.347))
        (PORT d[2] (3.227:3.227:3.227) (3.227:3.227:3.227))
        (PORT d[3] (3.653:3.653:3.653) (3.653:3.653:3.653))
        (PORT d[4] (2.296:2.296:2.296) (2.296:2.296:2.296))
        (PORT d[5] (3.121:3.121:3.121) (3.121:3.121:3.121))
        (PORT d[6] (3.167:3.167:3.167) (3.167:3.167:3.167))
        (PORT d[7] (3.12:3.12:3.12) (3.12:3.12:3.12))
        (PORT d[8] (3.124:3.124:3.124) (3.124:3.124:3.124))
        (PORT d[9] (3.147:3.147:3.147) (3.147:3.147:3.147))
        (PORT d[10] (3.381:3.381:3.381) (3.381:3.381:3.381))
        (PORT d[11] (2.592:2.592:2.592) (2.592:2.592:2.592))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (3.08:3.08:3.08) (3.08:3.08:3.08))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (3.08:3.08:3.08) (3.08:3.08:3.08))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT d[0] (3.08:3.08:3.08) (3.08:3.08:3.08))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.325:3.325:3.325) (3.325:3.325:3.325))
        (PORT clk (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT ena (3.123:3.123:3.123) (3.123:3.123:3.123))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.127:3.127:3.127) (3.127:3.127:3.127))
        (PORT d[1] (3.156:3.156:3.156) (3.156:3.156:3.156))
        (PORT d[2] (3.172:3.172:3.172) (3.172:3.172:3.172))
        (PORT d[3] (3.609:3.609:3.609) (3.609:3.609:3.609))
        (PORT d[4] (3.26:3.26:3.26) (3.26:3.26:3.26))
        (PORT d[5] (2.896:2.896:2.896) (2.896:2.896:2.896))
        (PORT d[6] (3.16:3.16:3.16) (3.16:3.16:3.16))
        (PORT d[7] (2.92:2.92:2.92) (2.92:2.92:2.92))
        (PORT d[8] (3.132:3.132:3.132) (3.132:3.132:3.132))
        (PORT d[9] (3.078:3.078:3.078) (3.078:3.078:3.078))
        (PORT d[10] (2.97:2.97:2.97) (2.97:2.97:2.97))
        (PORT d[11] (2.948:2.948:2.948) (2.948:2.948:2.948))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (3.139:3.139:3.139) (3.139:3.139:3.139))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.791:2.791:2.791) (2.791:2.791:2.791))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (3.139:3.139:3.139) (3.139:3.139:3.139))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT d[0] (3.139:3.139:3.139) (3.139:3.139:3.139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.835:1.835:1.835))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.835:1.835:1.835))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.835:1.835:1.835))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT ena (4.089:4.089:4.089) (4.089:4.089:4.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (3.344:3.344:3.344) (3.344:3.344:3.344))
        (PORT d[2] (3.837:3.837:3.837) (3.837:3.837:3.837))
        (PORT d[3] (3.64:3.64:3.64) (3.64:3.64:3.64))
        (PORT d[4] (2.562:2.562:2.562) (2.562:2.562:2.562))
        (PORT d[5] (3.391:3.391:3.391) (3.391:3.391:3.391))
        (PORT d[6] (3.475:3.475:3.475) (3.475:3.475:3.475))
        (PORT d[7] (3.115:3.115:3.115) (3.115:3.115:3.115))
        (PORT d[8] (3.334:3.334:3.334) (3.334:3.334:3.334))
        (PORT d[9] (3.133:3.133:3.133) (3.133:3.133:3.133))
        (PORT d[10] (3.363:3.363:3.363) (3.363:3.363:3.363))
        (PORT d[11] (2.496:2.496:2.496) (2.496:2.496:2.496))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (4.09:4.09:4.09) (4.09:4.09:4.09))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (4.09:4.09:4.09) (4.09:4.09:4.09))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT d[0] (4.09:4.09:4.09) (4.09:4.09:4.09))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.815:1.815:1.815))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.815:1.815:1.815))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.815:1.815:1.815))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.366:3.366:3.366) (3.366:3.366:3.366))
        (PORT clk (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT ena (2.99:2.99:2.99) (2.99:2.99:2.99))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.095:3.095:3.095) (3.095:3.095:3.095))
        (PORT d[1] (3.157:3.157:3.157) (3.157:3.157:3.157))
        (PORT d[2] (3.443:3.443:3.443) (3.443:3.443:3.443))
        (PORT d[3] (3.345:3.345:3.345) (3.345:3.345:3.345))
        (PORT d[4] (3.496:3.496:3.496) (3.496:3.496:3.496))
        (PORT d[5] (2.885:2.885:2.885) (2.885:2.885:2.885))
        (PORT d[6] (3.201:3.201:3.201) (3.201:3.201:3.201))
        (PORT d[7] (2.924:2.924:2.924) (2.924:2.924:2.924))
        (PORT d[8] (3.476:3.476:3.476) (3.476:3.476:3.476))
        (PORT d[9] (3.4:3.4:3.4) (3.4:3.4:3.4))
        (PORT d[10] (3.515:3.515:3.515) (3.515:3.515:3.515))
        (PORT d[11] (2.942:2.942:2.942) (2.942:2.942:2.942))
        (PORT clk (1.617:1.617:1.617) (1.617:1.617:1.617))
        (PORT ena (3.006:3.006:3.006) (3.006:3.006:3.006))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.658:2.658:2.658) (2.658:2.658:2.658))
        (PORT clk (1.617:1.617:1.617) (1.617:1.617:1.617))
        (PORT ena (3.006:3.006:3.006) (3.006:3.006:3.006))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.617:1.617:1.617) (1.617:1.617:1.617))
        (PORT d[0] (3.006:3.006:3.006) (3.006:3.006:3.006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.826:1.826:1.826))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.826:1.826:1.826))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.826:1.826:1.826))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.418:1.418:1.418) (1.418:1.418:1.418))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.137:2.137:2.137) (2.137:2.137:2.137))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.14:2.14:2.14) (2.14:2.14:2.14))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.14:2.14:2.14) (2.14:2.14:2.14))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.145:2.145:2.145) (2.145:2.145:2.145))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sclr (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sclr (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.508:1.508:1.508) (1.508:1.508:1.508))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.623:0.623:0.623) (0.623:0.623:0.623))
        (PORT sload (1.446:1.446:1.446) (1.446:1.446:1.446))
        (PORT ena (0.899:0.899:0.899) (0.899:0.899:0.899))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.628:0.628:0.628) (0.628:0.628:0.628))
        (PORT sload (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.689:0.689:0.689) (0.689:0.689:0.689))
        (PORT sload (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (3.605:3.605:3.605) (3.605:3.605:3.605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.124:3.124:3.124) (3.124:3.124:3.124))
        (PORT d[1] (3.404:3.404:3.404) (3.404:3.404:3.404))
        (PORT d[2] (2.846:2.846:2.846) (2.846:2.846:2.846))
        (PORT d[3] (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT d[4] (3.382:3.382:3.382) (3.382:3.382:3.382))
        (PORT d[5] (3.396:3.396:3.396) (3.396:3.396:3.396))
        (PORT d[6] (3.197:3.197:3.197) (3.197:3.197:3.197))
        (PORT d[7] (1.911:1.911:1.911) (1.911:1.911:1.911))
        (PORT d[8] (1.86:1.86:1.86) (1.86:1.86:1.86))
        (PORT d[9] (2.792:2.792:2.792) (2.792:2.792:2.792))
        (PORT d[10] (2.666:2.666:2.666) (2.666:2.666:2.666))
        (PORT d[11] (3.192:3.192:3.192) (3.192:3.192:3.192))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.606:3.606:3.606) (3.606:3.606:3.606))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.606:3.606:3.606) (3.606:3.606:3.606))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT d[0] (3.606:3.606:3.606) (3.606:3.606:3.606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.832:1.832:1.832))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.832:1.832:1.832))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.832:1.832:1.832))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.485:2.485:2.485) (2.485:2.485:2.485))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (4.506:4.506:4.506) (4.506:4.506:4.506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.721:3.721:3.721) (3.721:3.721:3.721))
        (PORT d[1] (4.02:4.02:4.02) (4.02:4.02:4.02))
        (PORT d[2] (4.984:4.984:4.984) (4.984:4.984:4.984))
        (PORT d[3] (3.615:3.615:3.615) (3.615:3.615:3.615))
        (PORT d[4] (2.472:2.472:2.472) (2.472:2.472:2.472))
        (PORT d[5] (3.038:3.038:3.038) (3.038:3.038:3.038))
        (PORT d[6] (3.211:3.211:3.211) (3.211:3.211:3.211))
        (PORT d[7] (4.362:4.362:4.362) (4.362:4.362:4.362))
        (PORT d[8] (3.769:3.769:3.769) (3.769:3.769:3.769))
        (PORT d[9] (4.659:4.659:4.659) (4.659:4.659:4.659))
        (PORT d[10] (4.527:4.527:4.527) (4.527:4.527:4.527))
        (PORT d[11] (3.621:3.621:3.621) (3.621:3.621:3.621))
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT ena (4.522:4.522:4.522) (4.522:4.522:4.522))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.174:4.174:4.174) (4.174:4.174:4.174))
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT ena (4.522:4.522:4.522) (4.522:4.522:4.522))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT d[0] (4.522:4.522:4.522) (4.522:4.522:4.522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (3.604:3.604:3.604) (3.604:3.604:3.604))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.418:3.418:3.418) (3.418:3.418:3.418))
        (PORT d[1] (3.723:3.723:3.723) (3.723:3.723:3.723))
        (PORT d[2] (2.867:2.867:2.867) (2.867:2.867:2.867))
        (PORT d[3] (2.171:2.171:2.171) (2.171:2.171:2.171))
        (PORT d[4] (3.405:3.405:3.405) (3.405:3.405:3.405))
        (PORT d[5] (3.395:3.395:3.395) (3.395:3.395:3.395))
        (PORT d[6] (3.601:3.601:3.601) (3.601:3.601:3.601))
        (PORT d[7] (2.199:2.199:2.199) (2.199:2.199:2.199))
        (PORT d[8] (3.022:3.022:3.022) (3.022:3.022:3.022))
        (PORT d[9] (2.812:2.812:2.812) (2.812:2.812:2.812))
        (PORT d[10] (2.945:2.945:2.945) (2.945:2.945:2.945))
        (PORT d[11] (3.231:3.231:3.231) (3.231:3.231:3.231))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (3.605:3.605:3.605) (3.605:3.605:3.605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (3.605:3.605:3.605) (3.605:3.605:3.605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT d[0] (3.605:3.605:3.605) (3.605:3.605:3.605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.493:2.493:2.493) (2.493:2.493:2.493))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.407:3.407:3.407) (3.407:3.407:3.407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.725:3.725:3.725) (3.725:3.725:3.725))
        (PORT d[1] (4.028:4.028:4.028) (4.028:4.028:4.028))
        (PORT d[2] (4.973:4.973:4.973) (4.973:4.973:4.973))
        (PORT d[3] (3.626:3.626:3.626) (3.626:3.626:3.626))
        (PORT d[4] (2.255:2.255:2.255) (2.255:2.255:2.255))
        (PORT d[5] (3.028:3.028:3.028) (3.028:3.028:3.028))
        (PORT d[6] (3.239:3.239:3.239) (3.239:3.239:3.239))
        (PORT d[7] (4.386:4.386:4.386) (4.386:4.386:4.386))
        (PORT d[8] (3.793:3.793:3.793) (3.793:3.793:3.793))
        (PORT d[9] (4.649:4.649:4.649) (4.649:4.649:4.649))
        (PORT d[10] (4.527:4.527:4.527) (4.527:4.527:4.527))
        (PORT d[11] (3.651:3.651:3.651) (3.651:3.651:3.651))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.423:3.423:3.423) (3.423:3.423:3.423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.075:3.075:3.075) (3.075:3.075:3.075))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.423:3.423:3.423) (3.423:3.423:3.423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT d[0] (3.423:3.423:3.423) (3.423:3.423:3.423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (3.088:3.088:3.088) (3.088:3.088:3.088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.218:4.218:4.218) (4.218:4.218:4.218))
        (PORT d[1] (2.555:2.555:2.555) (2.555:2.555:2.555))
        (PORT d[2] (1.72:1.72:1.72) (1.72:1.72:1.72))
        (PORT d[3] (2.021:2.021:2.021) (2.021:2.021:2.021))
        (PORT d[4] (2.775:2.775:2.775) (2.775:2.775:2.775))
        (PORT d[5] (2.619:2.619:2.619) (2.619:2.619:2.619))
        (PORT d[6] (3.024:3.024:3.024) (3.024:3.024:3.024))
        (PORT d[7] (2.359:2.359:2.359) (2.359:2.359:2.359))
        (PORT d[8] (2.037:2.037:2.037) (2.037:2.037:2.037))
        (PORT d[9] (2.326:2.326:2.326) (2.326:2.326:2.326))
        (PORT d[10] (2.791:2.791:2.791) (2.791:2.791:2.791))
        (PORT d[11] (2.713:2.713:2.713) (2.713:2.713:2.713))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.089:3.089:3.089) (3.089:3.089:3.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.089:3.089:3.089) (3.089:3.089:3.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[0] (3.089:3.089:3.089) (3.089:3.089:3.089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.78:1.78:1.78) (1.78:1.78:1.78))
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT ena (2.858:2.858:2.858) (2.858:2.858:2.858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.242:2.242:2.242) (2.242:2.242:2.242))
        (PORT d[1] (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT d[2] (2.251:2.251:2.251) (2.251:2.251:2.251))
        (PORT d[3] (2.84:2.84:2.84) (2.84:2.84:2.84))
        (PORT d[4] (1.984:1.984:1.984) (1.984:1.984:1.984))
        (PORT d[5] (2.798:2.798:2.798) (2.798:2.798:2.798))
        (PORT d[6] (2.233:2.233:2.233) (2.233:2.233:2.233))
        (PORT d[7] (1.594:1.594:1.594) (1.594:1.594:1.594))
        (PORT d[8] (2.186:2.186:2.186) (2.186:2.186:2.186))
        (PORT d[9] (1.994:1.994:1.994) (1.994:1.994:1.994))
        (PORT d[10] (2.937:2.937:2.937) (2.937:2.937:2.937))
        (PORT d[11] (1.875:1.875:1.875) (1.875:1.875:1.875))
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT ena (2.874:2.874:2.874) (2.874:2.874:2.874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.526:2.526:2.526) (2.526:2.526:2.526))
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT ena (2.874:2.874:2.874) (2.874:2.874:2.874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT d[0] (2.874:2.874:2.874) (2.874:2.874:2.874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.866:1.866:1.866) (1.866:1.866:1.866))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.866:1.866:1.866) (1.866:1.866:1.866))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.866:1.866:1.866) (1.866:1.866:1.866))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (2.819:2.819:2.819) (2.819:2.819:2.819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.191:4.191:4.191) (4.191:4.191:4.191))
        (PORT d[1] (2.303:2.303:2.303) (2.303:2.303:2.303))
        (PORT d[2] (1.789:1.789:1.789) (1.789:1.789:1.789))
        (PORT d[3] (2.039:2.039:2.039) (2.039:2.039:2.039))
        (PORT d[4] (2.763:2.763:2.763) (2.763:2.763:2.763))
        (PORT d[5] (2.342:2.342:2.342) (2.342:2.342:2.342))
        (PORT d[6] (3.001:3.001:3.001) (3.001:3.001:3.001))
        (PORT d[7] (2.068:2.068:2.068) (2.068:2.068:2.068))
        (PORT d[8] (2.044:2.044:2.044) (2.044:2.044:2.044))
        (PORT d[9] (2.301:2.301:2.301) (2.301:2.301:2.301))
        (PORT d[10] (2.487:2.487:2.487) (2.487:2.487:2.487))
        (PORT d[11] (2.697:2.697:2.697) (2.697:2.697:2.697))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (2.82:2.82:2.82) (2.82:2.82:2.82))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (2.82:2.82:2.82) (2.82:2.82:2.82))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT d[0] (2.82:2.82:2.82) (2.82:2.82:2.82))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.511:1.511:1.511) (1.511:1.511:1.511))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (2.803:2.803:2.803) (2.803:2.803:2.803))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.235:2.235:2.235) (2.235:2.235:2.235))
        (PORT d[1] (1.867:1.867:1.867) (1.867:1.867:1.867))
        (PORT d[2] (2.238:2.238:2.238) (2.238:2.238:2.238))
        (PORT d[3] (2.554:2.554:2.554) (2.554:2.554:2.554))
        (PORT d[4] (2.226:2.226:2.226) (2.226:2.226:2.226))
        (PORT d[5] (2.514:2.514:2.514) (2.514:2.514:2.514))
        (PORT d[6] (2.226:2.226:2.226) (2.226:2.226:2.226))
        (PORT d[7] (1.857:1.857:1.857) (1.857:1.857:1.857))
        (PORT d[8] (2.186:2.186:2.186) (2.186:2.186:2.186))
        (PORT d[9] (2.263:2.263:2.263) (2.263:2.263:2.263))
        (PORT d[10] (2.861:2.861:2.861) (2.861:2.861:2.861))
        (PORT d[11] (2.141:2.141:2.141) (2.141:2.141:2.141))
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT ena (2.819:2.819:2.819) (2.819:2.819:2.819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.471:2.471:2.471) (2.471:2.471:2.471))
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT ena (2.819:2.819:2.819) (2.819:2.819:2.819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT d[0] (2.819:2.819:2.819) (2.819:2.819:2.819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.6:1.6:1.6) (1.6:1.6:1.6))
        (PORT ena (3.481:3.481:3.481) (3.481:3.481:3.481))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.431:3.431:3.431) (3.431:3.431:3.431))
        (PORT d[1] (3.055:3.055:3.055) (3.055:3.055:3.055))
        (PORT d[2] (2.358:2.358:2.358) (2.358:2.358:2.358))
        (PORT d[3] (2.285:2.285:2.285) (2.285:2.285:2.285))
        (PORT d[4] (2.77:2.77:2.77) (2.77:2.77:2.77))
        (PORT d[5] (2.785:2.785:2.785) (2.785:2.785:2.785))
        (PORT d[6] (2.794:2.794:2.794) (2.794:2.794:2.794))
        (PORT d[7] (2.562:2.562:2.562) (2.562:2.562:2.562))
        (PORT d[8] (2.501:2.501:2.501) (2.501:2.501:2.501))
        (PORT d[9] (2.238:2.238:2.238) (2.238:2.238:2.238))
        (PORT d[10] (2.304:2.304:2.304) (2.304:2.304:2.304))
        (PORT d[11] (2.582:2.582:2.582) (2.582:2.582:2.582))
        (PORT clk (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT ena (3.482:3.482:3.482) (3.482:3.482:3.482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT ena (3.482:3.482:3.482) (3.482:3.482:3.482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT d[0] (3.482:3.482:3.482) (3.482:3.482:3.482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.21:2.21:2.21) (2.21:2.21:2.21))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (4.137:4.137:4.137) (4.137:4.137:4.137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.856:2.856:2.856) (2.856:2.856:2.856))
        (PORT d[1] (3.389:3.389:3.389) (3.389:3.389:3.389))
        (PORT d[2] (4.019:4.019:4.019) (4.019:4.019:4.019))
        (PORT d[3] (2.961:2.961:2.961) (2.961:2.961:2.961))
        (PORT d[4] (2.567:2.567:2.567) (2.567:2.567:2.567))
        (PORT d[5] (3.016:3.016:3.016) (3.016:3.016:3.016))
        (PORT d[6] (3.155:3.155:3.155) (3.155:3.155:3.155))
        (PORT d[7] (3.97:3.97:3.97) (3.97:3.97:3.97))
        (PORT d[8] (2.538:2.538:2.538) (2.538:2.538:2.538))
        (PORT d[9] (3.976:3.976:3.976) (3.976:3.976:3.976))
        (PORT d[10] (3.905:3.905:3.905) (3.905:3.905:3.905))
        (PORT d[11] (3.027:3.027:3.027) (3.027:3.027:3.027))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (4.153:4.153:4.153) (4.153:4.153:4.153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.805:3.805:3.805) (3.805:3.805:3.805))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (4.153:4.153:4.153) (4.153:4.153:4.153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT d[0] (4.153:4.153:4.153) (4.153:4.153:4.153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (3.5:3.5:3.5) (3.5:3.5:3.5))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.452:3.452:3.452) (3.452:3.452:3.452))
        (PORT d[1] (3.06:3.06:3.06) (3.06:3.06:3.06))
        (PORT d[2] (2.349:2.349:2.349) (2.349:2.349:2.349))
        (PORT d[3] (2.259:2.259:2.259) (2.259:2.259:2.259))
        (PORT d[4] (2.815:2.815:2.815) (2.815:2.815:2.815))
        (PORT d[5] (2.804:2.804:2.804) (2.804:2.804:2.804))
        (PORT d[6] (2.892:2.892:2.892) (2.892:2.892:2.892))
        (PORT d[7] (2.284:2.284:2.284) (2.284:2.284:2.284))
        (PORT d[8] (2.49:2.49:2.49) (2.49:2.49:2.49))
        (PORT d[9] (2.25:2.25:2.25) (2.25:2.25:2.25))
        (PORT d[10] (2.331:2.331:2.331) (2.331:2.331:2.331))
        (PORT d[11] (3.214:3.214:3.214) (3.214:3.214:3.214))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (3.501:3.501:3.501) (3.501:3.501:3.501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (3.501:3.501:3.501) (3.501:3.501:3.501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[0] (3.501:3.501:3.501) (3.501:3.501:3.501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.166:2.166:2.166) (2.166:2.166:2.166))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (2.788:2.788:2.788) (2.788:2.788:2.788))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.877:2.877:2.877) (2.877:2.877:2.877))
        (PORT d[1] (3.433:3.433:3.433) (3.433:3.433:3.433))
        (PORT d[2] (4.583:4.583:4.583) (4.583:4.583:4.583))
        (PORT d[3] (3.266:3.266:3.266) (3.266:3.266:3.266))
        (PORT d[4] (2.288:2.288:2.288) (2.288:2.288:2.288))
        (PORT d[5] (2.967:2.967:2.967) (2.967:2.967:2.967))
        (PORT d[6] (3.161:3.161:3.161) (3.161:3.161:3.161))
        (PORT d[7] (3.976:3.976:3.976) (3.976:3.976:3.976))
        (PORT d[8] (3.143:3.143:3.143) (3.143:3.143:3.143))
        (PORT d[9] (4.305:4.305:4.305) (4.305:4.305:4.305))
        (PORT d[10] (4.186:4.186:4.186) (4.186:4.186:4.186))
        (PORT d[11] (3.015:3.015:3.015) (3.015:3.015:3.015))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (2.804:2.804:2.804) (2.804:2.804:2.804))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.456:2.456:2.456) (2.456:2.456:2.456))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (2.804:2.804:2.804) (2.804:2.804:2.804))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT d[0] (2.804:2.804:2.804) (2.804:2.804:2.804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (2.5:2.5:2.5) (2.5:2.5:2.5))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.889:3.889:3.889) (3.889:3.889:3.889))
        (PORT d[1] (2.239:2.239:2.239) (2.239:2.239:2.239))
        (PORT d[2] (1.817:1.817:1.817) (1.817:1.817:1.817))
        (PORT d[3] (2.046:2.046:2.046) (2.046:2.046:2.046))
        (PORT d[4] (2.234:2.234:2.234) (2.234:2.234:2.234))
        (PORT d[5] (2.066:2.066:2.066) (2.066:2.066:2.066))
        (PORT d[6] (2.682:2.682:2.682) (2.682:2.682:2.682))
        (PORT d[7] (2.078:2.078:2.078) (2.078:2.078:2.078))
        (PORT d[8] (2.056:2.056:2.056) (2.056:2.056:2.056))
        (PORT d[9] (2.016:2.016:2.016) (2.016:2.016:2.016))
        (PORT d[10] (2.78:2.78:2.78) (2.78:2.78:2.78))
        (PORT d[11] (2.678:2.678:2.678) (2.678:2.678:2.678))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (2.501:2.501:2.501) (2.501:2.501:2.501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (2.501:2.501:2.501) (2.501:2.501:2.501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[0] (2.501:2.501:2.501) (2.501:2.501:2.501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.585:1.585:1.585) (1.585:1.585:1.585))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (2.832:2.832:2.832) (2.832:2.832:2.832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.203:2.203:2.203) (2.203:2.203:2.203))
        (PORT d[1] (2.185:2.185:2.185) (2.185:2.185:2.185))
        (PORT d[2] (1.905:1.905:1.905) (1.905:1.905:1.905))
        (PORT d[3] (2.789:2.789:2.789) (2.789:2.789:2.789))
        (PORT d[4] (2.311:2.311:2.311) (2.311:2.311:2.311))
        (PORT d[5] (2.498:2.498:2.498) (2.498:2.498:2.498))
        (PORT d[6] (2.187:2.187:2.187) (2.187:2.187:2.187))
        (PORT d[7] (2.174:2.174:2.174) (2.174:2.174:2.174))
        (PORT d[8] (2.408:2.408:2.408) (2.408:2.408:2.408))
        (PORT d[9] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[10] (2.595:2.595:2.595) (2.595:2.595:2.595))
        (PORT d[11] (1.918:1.918:1.918) (1.918:1.918:1.918))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (2.848:2.848:2.848) (2.848:2.848:2.848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.5:2.5:2.5) (2.5:2.5:2.5))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (2.848:2.848:2.848) (2.848:2.848:2.848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT d[0] (2.848:2.848:2.848) (2.848:2.848:2.848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.592:1.592:1.592) (1.592:1.592:1.592))
        (PORT ena (2.945:2.945:2.945) (2.945:2.945:2.945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.422:3.422:3.422) (3.422:3.422:3.422))
        (PORT d[1] (2.487:2.487:2.487) (2.487:2.487:2.487))
        (PORT d[2] (2.363:2.363:2.363) (2.363:2.363:2.363))
        (PORT d[3] (2.287:2.287:2.287) (2.287:2.287:2.287))
        (PORT d[4] (2.243:2.243:2.243) (2.243:2.243:2.243))
        (PORT d[5] (2.497:2.497:2.497) (2.497:2.497:2.497))
        (PORT d[6] (2.46:2.46:2.46) (2.46:2.46:2.46))
        (PORT d[7] (2.567:2.567:2.567) (2.567:2.567:2.567))
        (PORT d[8] (2.507:2.507:2.507) (2.507:2.507:2.507))
        (PORT d[9] (2.02:2.02:2.02) (2.02:2.02:2.02))
        (PORT d[10] (2.233:2.233:2.233) (2.233:2.233:2.233))
        (PORT d[11] (2.607:2.607:2.607) (2.607:2.607:2.607))
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT ena (2.946:2.946:2.946) (2.946:2.946:2.946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT ena (2.946:2.946:2.946) (2.946:2.946:2.946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[0] (2.946:2.946:2.946) (2.946:2.946:2.946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.328:2.328:2.328) (2.328:2.328:2.328))
        (PORT clk (1.609:1.609:1.609) (1.609:1.609:1.609))
        (PORT ena (2.78:2.78:2.78) (2.78:2.78:2.78))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.102:3.102:3.102) (3.102:3.102:3.102))
        (PORT d[1] (3.379:3.379:3.379) (3.379:3.379:3.379))
        (PORT d[2] (4.267:4.267:4.267) (4.267:4.267:4.267))
        (PORT d[3] (2.951:2.951:2.951) (2.951:2.951:2.951))
        (PORT d[4] (2.577:2.577:2.577) (2.577:2.577:2.577))
        (PORT d[5] (3.014:3.014:3.014) (3.014:3.014:3.014))
        (PORT d[6] (2.576:2.576:2.576) (2.576:2.576:2.576))
        (PORT d[7] (3.456:3.456:3.456) (3.456:3.456:3.456))
        (PORT d[8] (3.108:3.108:3.108) (3.108:3.108:3.108))
        (PORT d[9] (3.989:3.989:3.989) (3.989:3.989:3.989))
        (PORT d[10] (3.907:3.907:3.907) (3.907:3.907:3.907))
        (PORT d[11] (3.015:3.015:3.015) (3.015:3.015:3.015))
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT ena (2.796:2.796:2.796) (2.796:2.796:2.796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.448:2.448:2.448) (2.448:2.448:2.448))
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT ena (2.796:2.796:2.796) (2.796:2.796:2.796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT d[0] (2.796:2.796:2.796) (2.796:2.796:2.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.834:1.834:1.834))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.834:1.834:1.834))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.834:1.834:1.834))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (2.837:2.837:2.837) (2.837:2.837:2.837))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.22:4.22:4.22) (4.22:4.22:4.22))
        (PORT d[1] (2.331:2.331:2.331) (2.331:2.331:2.331))
        (PORT d[2] (2.009:2.009:2.009) (2.009:2.009:2.009))
        (PORT d[3] (1.718:1.718:1.718) (1.718:1.718:1.718))
        (PORT d[4] (3.289:3.289:3.289) (3.289:3.289:3.289))
        (PORT d[5] (2.377:2.377:2.377) (2.377:2.377:2.377))
        (PORT d[6] (3.021:3.021:3.021) (3.021:3.021:3.021))
        (PORT d[7] (2.016:2.016:2.016) (2.016:2.016:2.016))
        (PORT d[8] (1.75:1.75:1.75) (1.75:1.75:1.75))
        (PORT d[9] (1.712:1.712:1.712) (1.712:1.712:1.712))
        (PORT d[10] (2.791:2.791:2.791) (2.791:2.791:2.791))
        (PORT d[11] (2.982:2.982:2.982) (2.982:2.982:2.982))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (2.838:2.838:2.838) (2.838:2.838:2.838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (2.838:2.838:2.838) (2.838:2.838:2.838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT d[0] (2.838:2.838:2.838) (2.838:2.838:2.838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.126:2.126:2.126) (2.126:2.126:2.126))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (3.174:3.174:3.174) (3.174:3.174:3.174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.542:2.542:2.542) (2.542:2.542:2.542))
        (PORT d[1] (2.205:2.205:2.205) (2.205:2.205:2.205))
        (PORT d[2] (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT d[3] (2.859:2.859:2.859) (2.859:2.859:2.859))
        (PORT d[4] (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT d[5] (2.828:2.828:2.828) (2.828:2.828:2.828))
        (PORT d[6] (2.538:2.538:2.538) (2.538:2.538:2.538))
        (PORT d[7] (1.789:1.789:1.789) (1.789:1.789:1.789))
        (PORT d[8] (2.463:2.463:2.463) (2.463:2.463:2.463))
        (PORT d[9] (1.706:1.706:1.706) (1.706:1.706:1.706))
        (PORT d[10] (2.94:2.94:2.94) (2.94:2.94:2.94))
        (PORT d[11] (1.803:1.803:1.803) (1.803:1.803:1.803))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.19:3.19:3.19) (3.19:3.19:3.19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.842:2.842:2.842) (2.842:2.842:2.842))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.19:3.19:3.19) (3.19:3.19:3.19))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT d[0] (3.19:3.19:3.19) (3.19:3.19:3.19))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT ena (2.809:2.809:2.809) (2.809:2.809:2.809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.916:3.916:3.916) (3.916:3.916:3.916))
        (PORT d[1] (2.532:2.532:2.532) (2.532:2.532:2.532))
        (PORT d[2] (1.802:1.802:1.802) (1.802:1.802:1.802))
        (PORT d[3] (2.04:2.04:2.04) (2.04:2.04:2.04))
        (PORT d[4] (2.785:2.785:2.785) (2.785:2.785:2.785))
        (PORT d[5] (2.607:2.607:2.607) (2.607:2.607:2.607))
        (PORT d[6] (2.984:2.984:2.984) (2.984:2.984:2.984))
        (PORT d[7] (2.073:2.073:2.073) (2.073:2.073:2.073))
        (PORT d[8] (2.063:2.063:2.063) (2.063:2.063:2.063))
        (PORT d[9] (2.011:2.011:2.011) (2.011:2.011:2.011))
        (PORT d[10] (2.763:2.763:2.763) (2.763:2.763:2.763))
        (PORT d[11] (2.679:2.679:2.679) (2.679:2.679:2.679))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (2.81:2.81:2.81) (2.81:2.81:2.81))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (2.81:2.81:2.81) (2.81:2.81:2.81))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT d[0] (2.81:2.81:2.81) (2.81:2.81:2.81))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.794:1.794:1.794) (1.794:1.794:1.794))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (2.798:2.798:2.798) (2.798:2.798:2.798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.467:2.467:2.467) (2.467:2.467:2.467))
        (PORT d[1] (1.906:1.906:1.906) (1.906:1.906:1.906))
        (PORT d[2] (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT d[3] (2.546:2.546:2.546) (2.546:2.546:2.546))
        (PORT d[4] (2.283:2.283:2.283) (2.283:2.283:2.283))
        (PORT d[5] (1.875:1.875:1.875) (1.875:1.875:1.875))
        (PORT d[6] (2.214:2.214:2.214) (2.214:2.214:2.214))
        (PORT d[7] (1.898:1.898:1.898) (1.898:1.898:1.898))
        (PORT d[8] (1.89:1.89:1.89) (1.89:1.89:1.89))
        (PORT d[9] (2.685:2.685:2.685) (2.685:2.685:2.685))
        (PORT d[10] (2.613:2.613:2.613) (2.613:2.613:2.613))
        (PORT d[11] (1.912:1.912:1.912) (1.912:1.912:1.912))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (2.814:2.814:2.814) (2.814:2.814:2.814))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.466:2.466:2.466) (2.466:2.466:2.466))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (2.814:2.814:2.814) (2.814:2.814:2.814))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT d[0] (2.814:2.814:2.814) (2.814:2.814:2.814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.583:3.583:3.583) (3.583:3.583:3.583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.744:3.744:3.744) (3.744:3.744:3.744))
        (PORT d[1] (3.403:3.403:3.403) (3.403:3.403:3.403))
        (PORT d[2] (2.572:2.572:2.572) (2.572:2.572:2.572))
        (PORT d[3] (1.921:1.921:1.921) (1.921:1.921:1.921))
        (PORT d[4] (3.374:3.374:3.374) (3.374:3.374:3.374))
        (PORT d[5] (3.373:3.373:3.373) (3.373:3.373:3.373))
        (PORT d[6] (3.206:3.206:3.206) (3.206:3.206:3.206))
        (PORT d[7] (2.208:2.208:2.208) (2.208:2.208:2.208))
        (PORT d[8] (2.467:2.467:2.467) (2.467:2.467:2.467))
        (PORT d[9] (2.246:2.246:2.246) (2.246:2.246:2.246))
        (PORT d[10] (2.642:2.642:2.642) (2.642:2.642:2.642))
        (PORT d[11] (2.916:2.916:2.916) (2.916:2.916:2.916))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (3.584:3.584:3.584) (3.584:3.584:3.584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (3.584:3.584:3.584) (3.584:3.584:3.584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT d[0] (3.584:3.584:3.584) (3.584:3.584:3.584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.179:2.179:2.179) (2.179:2.179:2.179))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (4.515:4.515:4.515) (4.515:4.515:4.515))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.18:3.18:3.18) (3.18:3.18:3.18))
        (PORT d[1] (3.76:3.76:3.76) (3.76:3.76:3.76))
        (PORT d[2] (4.934:4.934:4.934) (4.934:4.934:4.934))
        (PORT d[3] (3.848:3.848:3.848) (3.848:3.848:3.848))
        (PORT d[4] (2.176:2.176:2.176) (2.176:2.176:2.176))
        (PORT d[5] (3.044:3.044:3.044) (3.044:3.044:3.044))
        (PORT d[6] (2.936:2.936:2.936) (2.936:2.936:2.936))
        (PORT d[7] (4.072:4.072:4.072) (4.072:4.072:4.072))
        (PORT d[8] (3.482:3.482:3.482) (3.482:3.482:3.482))
        (PORT d[9] (4.627:4.627:4.627) (4.627:4.627:4.627))
        (PORT d[10] (4.515:4.515:4.515) (4.515:4.515:4.515))
        (PORT d[11] (3.632:3.632:3.632) (3.632:3.632:3.632))
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT ena (4.531:4.531:4.531) (4.531:4.531:4.531))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.183:4.183:4.183) (4.183:4.183:4.183))
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT ena (4.531:4.531:4.531) (4.531:4.531:4.531))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT d[0] (4.531:4.531:4.531) (4.531:4.531:4.531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (3.274:3.274:3.274) (3.274:3.274:3.274))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.42:3.42:3.42) (3.42:3.42:3.42))
        (PORT d[1] (3.373:3.373:3.373) (3.373:3.373:3.373))
        (PORT d[2] (2.047:2.047:2.047) (2.047:2.047:2.047))
        (PORT d[3] (1.969:1.969:1.969) (1.969:1.969:1.969))
        (PORT d[4] (3.077:3.077:3.077) (3.077:3.077:3.077))
        (PORT d[5] (3.059:3.059:3.059) (3.059:3.059:3.059))
        (PORT d[6] (3.407:3.407:3.407) (3.407:3.407:3.407))
        (PORT d[7] (1.989:1.989:1.989) (1.989:1.989:1.989))
        (PORT d[8] (2.19:2.19:2.19) (2.19:2.19:2.19))
        (PORT d[9] (2.456:2.456:2.456) (2.456:2.456:2.456))
        (PORT d[10] (2.34:2.34:2.34) (2.34:2.34:2.34))
        (PORT d[11] (2.908:2.908:2.908) (2.908:2.908:2.908))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (3.275:3.275:3.275) (3.275:3.275:3.275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (3.275:3.275:3.275) (3.275:3.275:3.275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT d[0] (3.275:3.275:3.275) (3.275:3.275:3.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.159:2.159:2.159) (2.159:2.159:2.159))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.086:3.086:3.086) (3.086:3.086:3.086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.394:3.394:3.394) (3.394:3.394:3.394))
        (PORT d[1] (3.705:3.705:3.705) (3.705:3.705:3.705))
        (PORT d[2] (4.622:4.622:4.622) (4.622:4.622:4.622))
        (PORT d[3] (3.294:3.294:3.294) (3.294:3.294:3.294))
        (PORT d[4] (2.264:2.264:2.264) (2.264:2.264:2.264))
        (PORT d[5] (3.073:3.073:3.073) (3.073:3.073:3.073))
        (PORT d[6] (2.905:2.905:2.905) (2.905:2.905:2.905))
        (PORT d[7] (4.502:4.502:4.502) (4.502:4.502:4.502))
        (PORT d[8] (3.462:3.462:3.462) (3.462:3.462:3.462))
        (PORT d[9] (4.306:4.306:4.306) (4.306:4.306:4.306))
        (PORT d[10] (4.221:4.221:4.221) (4.221:4.221:4.221))
        (PORT d[11] (3.594:3.594:3.594) (3.594:3.594:3.594))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.102:3.102:3.102) (3.102:3.102:3.102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.754:2.754:2.754) (2.754:2.754:2.754))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.102:3.102:3.102) (3.102:3.102:3.102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT d[0] (3.102:3.102:3.102) (3.102:3.102:3.102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (3.383:3.383:3.383) (3.383:3.383:3.383))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.543:4.543:4.543) (4.543:4.543:4.543))
        (PORT d[1] (2.883:2.883:2.883) (2.883:2.883:2.883))
        (PORT d[2] (2.321:2.321:2.321) (2.321:2.321:2.321))
        (PORT d[3] (2.039:2.039:2.039) (2.039:2.039:2.039))
        (PORT d[4] (3.945:3.945:3.945) (3.945:3.945:3.945))
        (PORT d[5] (2.963:2.963:2.963) (2.963:2.963:2.963))
        (PORT d[6] (3.359:3.359:3.359) (3.359:3.359:3.359))
        (PORT d[7] (2.682:2.682:2.682) (2.682:2.682:2.682))
        (PORT d[8] (2.002:2.002:2.002) (2.002:2.002:2.002))
        (PORT d[9] (2.645:2.645:2.645) (2.645:2.645:2.645))
        (PORT d[10] (3.102:3.102:3.102) (3.102:3.102:3.102))
        (PORT d[11] (3.028:3.028:3.028) (3.028:3.028:3.028))
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT ena (3.384:3.384:3.384) (3.384:3.384:3.384))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT ena (3.384:3.384:3.384) (3.384:3.384:3.384))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT d[0] (3.384:3.384:3.384) (3.384:3.384:3.384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.846:1.846:1.846) (1.846:1.846:1.846))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.846:1.846:1.846) (1.846:1.846:1.846))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.846:1.846:1.846) (1.846:1.846:1.846))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.816:1.816:1.816) (1.816:1.816:1.816))
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT ena (3.484:3.484:3.484) (3.484:3.484:3.484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.557:2.557:2.557) (2.557:2.557:2.557))
        (PORT d[1] (2.524:2.524:2.524) (2.524:2.524:2.524))
        (PORT d[2] (1.953:1.953:1.953) (1.953:1.953:1.953))
        (PORT d[3] (3.183:3.183:3.183) (3.183:3.183:3.183))
        (PORT d[4] (2.218:2.218:2.218) (2.218:2.218:2.218))
        (PORT d[5] (3.124:3.124:3.124) (3.124:3.124:3.124))
        (PORT d[6] (2.861:2.861:2.861) (2.861:2.861:2.861))
        (PORT d[7] (1.902:1.902:1.902) (1.902:1.902:1.902))
        (PORT d[8] (2.518:2.518:2.518) (2.518:2.518:2.518))
        (PORT d[9] (2.028:2.028:2.028) (2.028:2.028:2.028))
        (PORT d[10] (3.297:3.297:3.297) (3.297:3.297:3.297))
        (PORT d[11] (2.118:2.118:2.118) (2.118:2.118:2.118))
        (PORT clk (1.668:1.668:1.668) (1.668:1.668:1.668))
        (PORT ena (3.5:3.5:3.5) (3.5:3.5:3.5))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.152:3.152:3.152) (3.152:3.152:3.152))
        (PORT clk (1.668:1.668:1.668) (1.668:1.668:1.668))
        (PORT ena (3.5:3.5:3.5) (3.5:3.5:3.5))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.668:1.668:1.668) (1.668:1.668:1.668))
        (PORT d[0] (3.5:3.5:3.5) (3.5:3.5:3.5))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.877:1.877:1.877) (1.877:1.877:1.877))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.877:1.877:1.877) (1.877:1.877:1.877))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.877:1.877:1.877) (1.877:1.877:1.877))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.162:3.162:3.162) (3.162:3.162:3.162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.551:4.551:4.551) (4.551:4.551:4.551))
        (PORT d[1] (2.648:2.648:2.648) (2.648:2.648:2.648))
        (PORT d[2] (2.344:2.344:2.344) (2.344:2.344:2.344))
        (PORT d[3] (2.055:2.055:2.055) (2.055:2.055:2.055))
        (PORT d[4] (3.624:3.624:3.624) (3.624:3.624:3.624))
        (PORT d[5] (3.262:3.262:3.262) (3.262:3.262:3.262))
        (PORT d[6] (3.358:3.358:3.358) (3.358:3.358:3.358))
        (PORT d[7] (2.709:2.709:2.709) (2.709:2.709:2.709))
        (PORT d[8] (1.735:1.735:1.735) (1.735:1.735:1.735))
        (PORT d[9] (2.645:2.645:2.645) (2.645:2.645:2.645))
        (PORT d[10] (3.123:3.123:3.123) (3.123:3.123:3.123))
        (PORT d[11] (3.313:3.313:3.313) (3.313:3.313:3.313))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (3.163:3.163:3.163) (3.163:3.163:3.163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (3.163:3.163:3.163) (3.163:3.163:3.163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT d[0] (3.163:3.163:3.163) (3.163:3.163:3.163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.823:1.823:1.823) (1.823:1.823:1.823))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (2.071:2.071:2.071) (2.071:2.071:2.071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.863:2.863:2.863) (2.863:2.863:2.863))
        (PORT d[1] (2.545:2.545:2.545) (2.545:2.545:2.545))
        (PORT d[2] (2.251:2.251:2.251) (2.251:2.251:2.251))
        (PORT d[3] (3.173:3.173:3.173) (3.173:3.173:3.173))
        (PORT d[4] (1.988:1.988:1.988) (1.988:1.988:1.988))
        (PORT d[5] (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[6] (2.871:2.871:2.871) (2.871:2.871:2.871))
        (PORT d[7] (2.202:2.202:2.202) (2.202:2.202:2.202))
        (PORT d[8] (2.777:2.777:2.777) (2.777:2.777:2.777))
        (PORT d[9] (2.018:2.018:2.018) (2.018:2.018:2.018))
        (PORT d[10] (3.316:3.316:3.316) (3.316:3.316:3.316))
        (PORT d[11] (1.891:1.891:1.891) (1.891:1.891:1.891))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (2.087:2.087:2.087) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.739:1.739:1.739) (1.739:1.739:1.739))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (2.087:2.087:2.087) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT d[0] (2.087:2.087:2.087) (2.087:2.087:2.087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.275:3.275:3.275) (3.275:3.275:3.275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.45:3.45:3.45) (3.45:3.45:3.45))
        (PORT d[1] (3.064:3.064:3.064) (3.064:3.064:3.064))
        (PORT d[2] (2.32:2.32:2.32) (2.32:2.32:2.32))
        (PORT d[3] (1.958:1.958:1.958) (1.958:1.958:1.958))
        (PORT d[4] (2.792:2.792:2.792) (2.792:2.792:2.792))
        (PORT d[5] (3.311:3.311:3.311) (3.311:3.311:3.311))
        (PORT d[6] (2.845:2.845:2.845) (2.845:2.845:2.845))
        (PORT d[7] (2.265:2.265:2.265) (2.265:2.265:2.265))
        (PORT d[8] (2.196:2.196:2.196) (2.196:2.196:2.196))
        (PORT d[9] (1.965:1.965:1.965) (1.965:1.965:1.965))
        (PORT d[10] (2.592:2.592:2.592) (2.592:2.592:2.592))
        (PORT d[11] (2.905:2.905:2.905) (2.905:2.905:2.905))
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT ena (3.276:3.276:3.276) (3.276:3.276:3.276))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT ena (3.276:3.276:3.276) (3.276:3.276:3.276))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT d[0] (3.276:3.276:3.276) (3.276:3.276:3.276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.822:1.822:1.822))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.822:1.822:1.822))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.822:1.822:1.822))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.908:1.908:1.908) (1.908:1.908:1.908))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (4.168:4.168:4.168) (4.168:4.168:4.168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.883:2.883:2.883) (2.883:2.883:2.883))
        (PORT d[1] (3.693:3.693:3.693) (3.693:3.693:3.693))
        (PORT d[2] (4.643:4.643:4.643) (4.643:4.643:4.643))
        (PORT d[3] (3.524:3.524:3.524) (3.524:3.524:3.524))
        (PORT d[4] (2.885:2.885:2.885) (2.885:2.885:2.885))
        (PORT d[5] (3.067:3.067:3.067) (3.067:3.067:3.067))
        (PORT d[6] (2.872:2.872:2.872) (2.872:2.872:2.872))
        (PORT d[7] (3.758:3.758:3.758) (3.758:3.758:3.758))
        (PORT d[8] (3.15:3.15:3.15) (3.15:3.15:3.15))
        (PORT d[9] (4.308:4.308:4.308) (4.308:4.308:4.308))
        (PORT d[10] (4.216:4.216:4.216) (4.216:4.216:4.216))
        (PORT d[11] (3.543:3.543:3.543) (3.543:3.543:3.543))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (4.184:4.184:4.184) (4.184:4.184:4.184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.836:3.836:3.836) (3.836:3.836:3.836))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (4.184:4.184:4.184) (4.184:4.184:4.184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT d[0] (4.184:4.184:4.184) (4.184:4.184:4.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.141:3.141:3.141) (3.141:3.141:3.141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.531:4.531:4.531) (4.531:4.531:4.531))
        (PORT d[1] (2.627:2.627:2.627) (2.627:2.627:2.627))
        (PORT d[2] (2.036:2.036:2.036) (2.036:2.036:2.036))
        (PORT d[3] (2.04:2.04:2.04) (2.04:2.04:2.04))
        (PORT d[4] (3.961:3.961:3.961) (3.961:3.961:3.961))
        (PORT d[5] (3.252:3.252:3.252) (3.252:3.252:3.252))
        (PORT d[6] (3.347:3.347:3.347) (3.347:3.347:3.347))
        (PORT d[7] (1.731:1.731:1.731) (1.731:1.731:1.731))
        (PORT d[8] (1.722:1.722:1.722) (1.722:1.722:1.722))
        (PORT d[9] (2.641:2.641:2.641) (2.641:2.641:2.641))
        (PORT d[10] (2.827:2.827:2.827) (2.827:2.827:2.827))
        (PORT d[11] (3.031:3.031:3.031) (3.031:3.031:3.031))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.142:3.142:3.142) (3.142:3.142:3.142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.142:3.142:3.142) (3.142:3.142:3.142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT d[0] (3.142:3.142:3.142) (3.142:3.142:3.142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.498:1.498:1.498) (1.498:1.498:1.498))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (1.753:1.753:1.753) (1.753:1.753:1.753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.551:2.551:2.551) (2.551:2.551:2.551))
        (PORT d[1] (2.212:2.212:2.212) (2.212:2.212:2.212))
        (PORT d[2] (1.929:1.929:1.929) (1.929:1.929:1.929))
        (PORT d[3] (2.873:2.873:2.873) (2.873:2.873:2.873))
        (PORT d[4] (1.938:1.938:1.938) (1.938:1.938:1.938))
        (PORT d[5] (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT d[6] (2.829:2.829:2.829) (2.829:2.829:2.829))
        (PORT d[7] (1.914:1.914:1.914) (1.914:1.914:1.914))
        (PORT d[8] (2.731:2.731:2.731) (2.731:2.731:2.731))
        (PORT d[9] (1.998:1.998:1.998) (1.998:1.998:1.998))
        (PORT d[10] (3.291:3.291:3.291) (3.291:3.291:3.291))
        (PORT d[11] (1.88:1.88:1.88) (1.88:1.88:1.88))
        (PORT clk (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT ena (1.769:1.769:1.769) (1.769:1.769:1.769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.421:1.421:1.421) (1.421:1.421:1.421))
        (PORT clk (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT ena (1.769:1.769:1.769) (1.769:1.769:1.769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT d[0] (1.769:1.769:1.769) (1.769:1.769:1.769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.875:1.875:1.875) (1.875:1.875:1.875))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.875:1.875:1.875) (1.875:1.875:1.875))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.875:1.875:1.875) (1.875:1.875:1.875))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[16\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[23\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.354:0.354:0.354))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[25\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[26\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[28\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.146:0.146:0.146) (0.146:0.146:0.146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_finish)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.844:0.844:0.844) (0.844:0.844:0.844))
        (PORT sclr (2.216:2.216:2.216) (2.216:2.216:2.216))
        (PORT sload (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[14\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[16\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[19\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.566:0.566:0.566) (0.566:0.566:0.566))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datab (0.444:0.444:0.444) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.505:0.505:0.505) (0.505:0.505:0.505))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.741:0.741:0.741) (0.741:0.741:0.741))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.525:0.525:0.525) (0.525:0.525:0.525))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.556:1.556:1.556) (1.556:1.556:1.556))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.204:2.204:2.204) (2.204:2.204:2.204))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.338:0.338:0.338))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.348:0.348:0.348))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[6\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[7\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[9\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[13\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.486:0.486:0.486) (0.486:0.486:0.486))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.492:0.492:0.492) (0.492:0.492:0.492))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.499:0.499:0.499) (0.499:0.499:0.499))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.073:1.073:1.073) (1.073:1.073:1.073))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sclr (1.273:1.273:1.273) (1.273:1.273:1.273))
        (PORT ena (1.309:1.309:1.309) (1.309:1.309:1.309))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.175:1.175:1.175) (1.175:1.175:1.175))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sload (1.406:1.406:1.406) (1.406:1.406:1.406))
        (PORT ena (1.308:1.308:1.308) (1.308:1.308:1.308))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.17:1.17:1.17) (1.17:1.17:1.17))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sload (1.406:1.406:1.406) (1.406:1.406:1.406))
        (PORT ena (1.308:1.308:1.308) (1.308:1.308:1.308))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sclr (1.273:1.273:1.273) (1.273:1.273:1.273))
        (PORT ena (1.309:1.309:1.309) (1.309:1.309:1.309))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.168:1.168:1.168) (1.168:1.168:1.168))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sload (1.406:1.406:1.406) (1.406:1.406:1.406))
        (PORT ena (1.308:1.308:1.308) (1.308:1.308:1.308))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.143:1.143:1.143) (1.143:1.143:1.143))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sload (1.406:1.406:1.406) (1.406:1.406:1.406))
        (PORT ena (1.308:1.308:1.308) (1.308:1.308:1.308))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sclr (1.273:1.273:1.273) (1.273:1.273:1.273))
        (PORT ena (1.309:1.309:1.309) (1.309:1.309:1.309))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.294:1.294:1.294) (1.294:1.294:1.294))
        (PORT datad (1.24:1.24:1.24) (1.24:1.24:1.24))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.2:2.2:2.2) (2.2:2.2:2.2))
        (PORT datac (2.214:2.214:2.214) (2.214:2.214:2.214))
        (PORT datad (0.874:0.874:0.874) (0.874:0.874:0.874))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.921:1.921:1.921) (1.921:1.921:1.921))
        (PORT datac (1.699:1.699:1.699) (1.699:1.699:1.699))
        (PORT datad (0.879:0.879:0.879) (0.879:0.879:0.879))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.295:1.295:1.295) (1.295:1.295:1.295))
        (PORT datac (2.424:2.424:2.424) (2.424:2.424:2.424))
        (PORT datad (0.885:0.885:0.885) (0.885:0.885:0.885))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.69:1.69:1.69) (1.69:1.69:1.69))
        (PORT datab (1.386:1.386:1.386) (1.386:1.386:1.386))
        (PORT datad (0.882:0.882:0.882) (0.882:0.882:0.882))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.426:2.426:2.426) (2.426:2.426:2.426))
        (PORT datab (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT datac (0.798:0.798:0.798) (0.798:0.798:0.798))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.017:2.017:2.017) (2.017:2.017:2.017))
        (PORT datac (2.042:2.042:2.042) (2.042:2.042:2.042))
        (PORT datad (0.886:0.886:0.886) (0.886:0.886:0.886))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.707:0.707:0.707) (0.707:0.707:0.707))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.56:0.56:0.56) (0.56:0.56:0.56))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.815:0.815:0.815) (0.815:0.815:0.815))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.495:0.495:0.495) (0.495:0.495:0.495))
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datab (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datac (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datad (0.73:0.73:0.73) (0.73:0.73:0.73))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.524:0.524:0.524) (0.524:0.524:0.524))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (0.515:0.515:0.515) (0.515:0.515:0.515))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.705:0.705:0.705) (0.705:0.705:0.705))
        (PORT datab (0.45:0.45:0.45) (0.45:0.45:0.45))
        (PORT datac (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datac (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.816:0.816:0.816) (0.816:0.816:0.816))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datac (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datac (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datad (0.787:0.787:0.787) (0.787:0.787:0.787))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.488:0.488:0.488) (0.488:0.488:0.488))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.716:0.716:0.716) (0.716:0.716:0.716))
        (PORT datac (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datab (0.491:0.491:0.491) (0.491:0.491:0.491))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.501:0.501:0.501) (0.501:0.501:0.501))
        (PORT datac (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.431:0.431:0.431) (0.431:0.431:0.431))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.9:0.9:0.9) (0.9:0.9:0.9))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.9:0.9:0.9) (0.9:0.9:0.9))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.455:0.455:0.455) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.465:0.465:0.465) (0.465:0.465:0.465))
        (PORT datab (0.72:0.72:0.72) (0.72:0.72:0.72))
        (PORT datac (0.726:0.726:0.726) (0.726:0.726:0.726))
        (PORT datad (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.372:0.372:0.372) (0.372:0.372:0.372))
        (PORT datac (0.374:0.374:0.374) (0.374:0.374:0.374))
        (PORT datad (0.357:0.357:0.357) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.447:0.447:0.447) (0.447:0.447:0.447))
        (PORT datab (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datac (0.517:0.517:0.517) (0.517:0.517:0.517))
        (PORT datad (0.441:0.441:0.441) (0.441:0.441:0.441))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.37:0.37:0.37))
        (PORT datac (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.35:1.35:1.35) (1.35:1.35:1.35))
        (PORT datac (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT datad (1.455:1.455:1.455) (1.455:1.455:1.455))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode4\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datac (1.022:1.022:1.022) (1.022:1.022:1.022))
        (PORT datad (1.064:1.064:1.064) (1.064:1.064:1.064))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode_a\|eq_node\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (1.354:1.354:1.354) (1.354:1.354:1.354))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (0.819:0.819:0.819) (0.819:0.819:0.819))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datac (0.959:0.959:0.959) (0.959:0.959:0.959))
        (PORT datad (1.355:1.355:1.355) (1.355:1.355:1.355))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.348:1.348:1.348) (1.348:1.348:1.348))
        (PORT datac (2.188:2.188:2.188) (2.188:2.188:2.188))
        (PORT datad (2.291:2.291:2.291) (2.291:2.291:2.291))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datac (1.435:1.435:1.435) (1.435:1.435:1.435))
        (PORT datad (1.356:1.356:1.356) (1.356:1.356:1.356))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datac (0.672:0.672:0.672) (0.672:0.672:0.672))
        (PORT datad (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.194:2.194:2.194) (2.194:2.194:2.194))
        (PORT datab (1.347:1.347:1.347) (1.347:1.347:1.347))
        (PORT datad (1.37:1.37:1.37) (1.37:1.37:1.37))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datac (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datad (1.357:1.357:1.357) (1.357:1.357:1.357))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datab (1.346:1.346:1.346) (1.346:1.346:1.346))
        (PORT datac (1.894:1.894:1.894) (1.894:1.894:1.894))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (0.826:0.826:0.826) (0.826:0.826:0.826))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datac (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|rx_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datab (0.738:0.738:0.738) (0.738:0.738:0.738))
        (PORT datac (0.566:0.566:0.566) (0.566:0.566:0.566))
        (PORT datad (0.455:0.455:0.455) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.93:0.93:0.93) (0.93:0.93:0.93))
        (PORT datad (1.556:1.556:1.556) (1.556:1.556:1.556))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.931:0.931:0.931) (0.931:0.931:0.931))
        (PORT datad (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.937:0.937:0.937) (0.937:0.937:0.937))
        (PORT datad (1.562:1.562:1.562) (1.562:1.562:1.562))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datac (0.934:0.934:0.934) (0.934:0.934:0.934))
        (PORT datad (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datac (0.936:0.936:0.936) (0.936:0.936:0.936))
        (PORT datad (1.56:1.56:1.56) (1.56:1.56:1.56))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.767:1.767:1.767) (1.767:1.767:1.767))
        (PORT datac (0.623:0.623:0.623) (0.623:0.623:0.623))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datac (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datad (0.509:0.509:0.509) (0.509:0.509:0.509))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datac (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.522:0.522:0.522) (0.522:0.522:0.522))
        (PORT datac (0.96:0.96:0.96) (0.96:0.96:0.96))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datac (0.467:0.467:0.467) (0.467:0.467:0.467))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datac (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.536:0.536:0.536))
        (PORT datab (0.943:0.943:0.943) (0.943:0.943:0.943))
        (PORT datad (0.796:0.796:0.796) (0.796:0.796:0.796))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.939:0.939:0.939) (0.939:0.939:0.939))
        (PORT datac (0.519:0.519:0.519) (0.519:0.519:0.519))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.935:0.935:0.935) (0.935:0.935:0.935))
        (PORT datac (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.542:0.542:0.542) (0.542:0.542:0.542))
        (PORT datab (0.938:0.938:0.938) (0.938:0.938:0.938))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.535:0.535:0.535) (0.535:0.535:0.535))
        (PORT datab (0.94:0.94:0.94) (0.94:0.94:0.94))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.519:0.519:0.519) (0.519:0.519:0.519))
        (PORT datab (0.941:0.941:0.941) (0.941:0.941:0.941))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datab (0.942:0.942:0.942) (0.942:0.942:0.942))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.573:0.573:0.573) (0.573:0.573:0.573))
        (PORT datac (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datad (0.938:0.938:0.938) (0.938:0.938:0.938))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.942:0.942:0.942) (0.942:0.942:0.942))
        (PORT datac (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.512:0.512:0.512) (0.512:0.512:0.512))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.736:0.736:0.736) (0.736:0.736:0.736))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.934:0.934:0.934) (0.934:0.934:0.934))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.938:0.938:0.938) (0.938:0.938:0.938))
        (PORT datac (0.723:0.723:0.723) (0.723:0.723:0.723))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.727:1.727:1.727) (1.727:1.727:1.727))
        (PORT datab (0.366:0.366:0.366) (0.366:0.366:0.366))
        (PORT datac (0.374:0.374:0.374) (0.374:0.374:0.374))
        (PORT datad (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datab (0.358:0.358:0.358) (0.358:0.358:0.358))
        (PORT datac (0.73:0.73:0.73) (0.73:0.73:0.73))
        (PORT datad (0.374:0.374:0.374) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.554:0.554:0.554) (0.554:0.554:0.554))
        (PORT datab (0.376:0.376:0.376) (0.376:0.376:0.376))
        (PORT datac (0.289:0.289:0.289) (0.289:0.289:0.289))
        (PORT datad (0.738:0.738:0.738) (0.738:0.738:0.738))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT sdata (0.686:0.686:0.686) (0.686:0.686:0.686))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datac (0.268:0.268:0.268) (0.268:0.268:0.268))
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT datab (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datad (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.842:0.842:0.842) (0.842:0.842:0.842))
        (PORT datac (0.552:0.552:0.552) (0.552:0.552:0.552))
        (PORT datad (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT datab (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datac (0.828:0.828:0.828) (0.828:0.828:0.828))
        (PORT datad (0.687:0.687:0.687) (0.687:0.687:0.687))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.489:0.489:0.489) (0.489:0.489:0.489))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.386:0.386:0.386) (0.386:0.386:0.386))
        (PORT datab (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT datac (0.465:0.465:0.465) (0.465:0.465:0.465))
        (PORT datad (0.773:0.773:0.773) (0.773:0.773:0.773))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datab (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datac (0.817:0.817:0.817) (0.817:0.817:0.817))
        (PORT datad (0.446:0.446:0.446) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.491:0.491:0.491) (0.491:0.491:0.491))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[47\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.886:0.886:0.886) (0.886:0.886:0.886))
        (PORT datab (0.845:0.845:0.845) (0.845:0.845:0.845))
        (PORT datac (0.771:0.771:0.771) (0.771:0.771:0.771))
        (PORT datad (0.803:0.803:0.803) (0.803:0.803:0.803))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.833:0.833:0.833) (0.833:0.833:0.833))
        (PORT datac (0.75:0.75:0.75) (0.75:0.75:0.75))
        (PORT datad (0.771:0.771:0.771) (0.771:0.771:0.771))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datab (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datad (0.959:0.959:0.959) (0.959:0.959:0.959))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector191\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.831:0.831:0.831) (0.831:0.831:0.831))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector192\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datad (0.839:0.839:0.839) (0.839:0.839:0.839))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector190\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datad (0.834:0.834:0.834) (0.834:0.834:0.834))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector189\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.837:0.837:0.837) (0.837:0.837:0.837))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector186\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.833:0.833:0.833) (0.833:0.833:0.833))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector188\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datad (0.838:0.838:0.838) (0.838:0.838:0.838))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector187\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.83:0.83:0.83) (0.83:0.83:0.83))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector185\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datad (0.861:0.861:0.861) (0.861:0.861:0.861))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector184\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.872:0.872:0.872) (0.872:0.872:0.872))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector183\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datad (0.866:0.866:0.866) (0.866:0.866:0.866))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector182\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector181\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.858:0.858:0.858) (0.858:0.858:0.858))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector180\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.871:0.871:0.871) (0.871:0.871:0.871))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector179\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.859:0.859:0.859) (0.859:0.859:0.859))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector178\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.869:0.869:0.869) (0.869:0.869:0.869))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector168\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (1.127:1.127:1.127) (1.127:1.127:1.127))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector153\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (1.154:1.154:1.154) (1.154:1.154:1.154))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datac (0.887:0.887:0.887) (0.887:0.887:0.887))
        (PORT datad (0.84:0.84:0.84) (0.84:0.84:0.84))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.884:0.884:0.884) (0.884:0.884:0.884))
        (PORT datab (1.299:1.299:1.299) (1.299:1.299:1.299))
        (PORT datac (0.577:0.577:0.577) (0.577:0.577:0.577))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.259:1.259:1.259) (1.259:1.259:1.259))
        (PORT datab (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datad (0.253:0.253:0.253) (0.253:0.253:0.253))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector144\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.818:0.818:0.818) (0.818:0.818:0.818))
        (PORT datac (0.925:0.925:0.925) (0.925:0.925:0.925))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.6:1.6:1.6) (1.6:1.6:1.6))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.825:0.825:0.825) (0.825:0.825:0.825))
        (PORT datab (0.822:0.822:0.822) (0.822:0.822:0.822))
        (PORT datac (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datad (0.54:0.54:0.54) (0.54:0.54:0.54))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector97\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.9:0.9:0.9) (0.9:0.9:0.9))
        (PORT datab (1.301:1.301:1.301) (1.301:1.301:1.301))
        (PORT datac (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datad (0.839:0.839:0.839) (0.839:0.839:0.839))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.568:0.568:0.568) (0.568:0.568:0.568))
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[44\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.842:0.842:0.842) (0.842:0.842:0.842))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[45\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT datad (0.456:0.456:0.456) (0.456:0.456:0.456))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[46\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.15:1.15:1.15) (1.15:1.15:1.15))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.445:1.445:1.445) (1.445:1.445:1.445))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.762:0.762:0.762) (0.762:0.762:0.762))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datad (1.387:1.387:1.387) (1.387:1.387:1.387))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector48\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datab (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT datad (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector47\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.88:0.88:0.88) (0.88:0.88:0.88))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.031:2.031:2.031) (2.031:2.031:2.031))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.03:2.03:2.03) (2.03:2.03:2.03))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (1.308:1.308:1.308) (1.308:1.308:1.308))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.841:0.841:0.841) (0.841:0.841:0.841))
        (PORT datab (0.583:0.583:0.583) (0.583:0.583:0.583))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.735:0.735:0.735) (0.735:0.735:0.735))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.542:0.542:0.542) (0.542:0.542:0.542))
        (PORT datab (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datac (0.445:0.445:0.445) (0.445:0.445:0.445))
        (PORT datad (0.524:0.524:0.524) (0.524:0.524:0.524))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datab (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT datac (1.029:1.029:1.029) (1.029:1.029:1.029))
        (PORT datad (0.366:0.366:0.366) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.268:0.268:0.268) (0.268:0.268:0.268))
        (PORT datab (0.577:0.577:0.577) (0.577:0.577:0.577))
        (PORT datac (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT datad (0.689:0.689:0.689) (0.689:0.689:0.689))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.287:0.287:0.287))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datad (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (1.308:1.308:1.308) (1.308:1.308:1.308))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.566:0.566:0.566) (0.566:0.566:0.566))
        (PORT datab (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (0.551:0.551:0.551) (0.551:0.551:0.551))
        (PORT datad (1.293:1.293:1.293) (1.293:1.293:1.293))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datab (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT datac (0.455:0.455:0.455) (0.455:0.455:0.455))
        (PORT datad (0.267:0.267:0.267) (0.267:0.267:0.267))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (1.308:1.308:1.308) (1.308:1.308:1.308))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datab (0.498:0.498:0.498) (0.498:0.498:0.498))
        (PORT datac (0.501:0.501:0.501) (0.501:0.501:0.501))
        (PORT datad (0.493:0.493:0.493) (0.493:0.493:0.493))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.521:0.521:0.521) (0.521:0.521:0.521))
        (PORT datab (0.463:0.463:0.463) (0.463:0.463:0.463))
        (PORT datac (0.498:0.498:0.498) (0.498:0.498:0.498))
        (PORT datad (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.564:0.564:0.564) (0.564:0.564:0.564))
        (PORT datab (0.546:0.546:0.546) (0.546:0.546:0.546))
        (PORT datac (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT datad (1.296:1.296:1.296) (1.296:1.296:1.296))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datad (1.925:1.925:1.925) (1.925:1.925:1.925))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.756:1.756:1.756) (1.756:1.756:1.756))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (0.623:0.623:0.623) (0.623:0.623:0.623))
        (PORT ena (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (1.762:1.762:1.762) (1.762:1.762:1.762))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.758:1.758:1.758) (1.758:1.758:1.758))
        (PORT datad (6.366:6.366:6.366) (6.366:6.366:6.366))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.763:1.763:1.763) (1.763:1.763:1.763))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (0.765:0.765:0.765) (0.765:0.765:0.765))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (1.063:1.063:1.063) (1.063:1.063:1.063))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.51:0.51:0.51) (0.51:0.51:0.51))
        (PORT datab (0.534:0.534:0.534) (0.534:0.534:0.534))
        (PORT datac (0.774:0.774:0.774) (0.774:0.774:0.774))
        (PORT datad (0.527:0.527:0.527) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.785:0.785:0.785) (0.785:0.785:0.785))
        (PORT datab (0.749:0.749:0.749) (0.749:0.749:0.749))
        (PORT datac (0.531:0.531:0.531) (0.531:0.531:0.531))
        (PORT datad (0.996:0.996:0.996) (0.996:0.996:0.996))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.774:0.774:0.774) (0.774:0.774:0.774))
        (PORT datab (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datac (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datad (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|rx_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.348:0.348:0.348))
        (PORT datab (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT datac (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datad (0.351:0.351:0.351) (0.351:0.351:0.351))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_finish\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6.079:6.079:6.079) (6.079:6.079:6.079))
        (PORT datab (0.299:0.299:0.299) (0.299:0.299:0.299))
        (PORT datac (0.433:0.433:0.433) (0.433:0.433:0.433))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (0.295:0.295:0.295) (0.295:0.295:0.295))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.375:0.375:0.375) (0.375:0.375:0.375))
        (PORT datab (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datac (0.375:0.375:0.375) (0.375:0.375:0.375))
        (PORT datad (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.406:0.406:0.406) (0.406:0.406:0.406))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datac (0.518:0.518:0.518) (0.518:0.518:0.518))
        (PORT datad (0.456:0.456:0.456) (0.456:0.456:0.456))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.842:0.842:0.842) (0.842:0.842:0.842))
        (PORT datac (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datad (0.445:0.445:0.445) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.78:0.78:0.78) (0.78:0.78:0.78))
        (PORT datac (0.77:0.77:0.77) (0.77:0.77:0.77))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.786:0.786:0.786) (0.786:0.786:0.786))
        (PORT datac (0.774:0.774:0.774) (0.774:0.774:0.774))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.084:1.084:1.084) (1.084:1.084:1.084))
        (PORT datad (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.553:1.553:1.553) (1.553:1.553:1.553))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.077:1.077:1.077) (1.077:1.077:1.077))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.553:1.553:1.553) (1.553:1.553:1.553))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.077:1.077:1.077) (1.077:1.077:1.077))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.553:1.553:1.553) (1.553:1.553:1.553))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.077:1.077:1.077) (1.077:1.077:1.077))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.553:1.553:1.553) (1.553:1.553:1.553))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.077:1.077:1.077) (1.077:1.077:1.077))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.553:1.553:1.553) (1.553:1.553:1.553))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.077:1.077:1.077) (1.077:1.077:1.077))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.553:1.553:1.553) (1.553:1.553:1.553))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.077:1.077:1.077) (1.077:1.077:1.077))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datac (0.546:0.546:0.546) (0.546:0.546:0.546))
        (PORT datad (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datab (0.369:0.369:0.369) (0.369:0.369:0.369))
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.591:0.591:0.591) (0.591:0.591:0.591))
        (PORT datab (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT datac (0.791:0.791:0.791) (0.791:0.791:0.791))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datab (0.772:0.772:0.772) (0.772:0.772:0.772))
        (PORT datac (1.034:1.034:1.034) (1.034:1.034:1.034))
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.59:0.59:0.59) (0.59:0.59:0.59))
        (PORT datab (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT datac (0.494:0.494:0.494) (0.494:0.494:0.494))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.307:0.307:0.307) (0.307:0.307:0.307))
        (PORT datac (1.275:1.275:1.275) (1.275:1.275:1.275))
        (PORT datad (0.46:0.46:0.46) (0.46:0.46:0.46))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datac (0.787:0.787:0.787) (0.787:0.787:0.787))
        (PORT datad (0.26:0.26:0.26) (0.26:0.26:0.26))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.445:0.445:0.445) (0.445:0.445:0.445))
        (PORT datac (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datad (0.432:0.432:0.432) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.292:1.292:1.292) (1.292:1.292:1.292))
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datac (0.786:0.786:0.786) (0.786:0.786:0.786))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT datab (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT datac (0.837:0.837:0.837) (0.837:0.837:0.837))
        (PORT datad (1.031:1.031:1.031) (1.031:1.031:1.031))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.541:0.541:0.541) (0.541:0.541:0.541))
        (PORT datab (0.831:0.831:0.831) (0.831:0.831:0.831))
        (PORT datac (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.298:0.298:0.298) (0.298:0.298:0.298))
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datac (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datad (1.031:1.031:1.031) (1.031:1.031:1.031))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.584:0.584:0.584) (0.584:0.584:0.584))
        (PORT datab (0.716:0.716:0.716) (0.716:0.716:0.716))
        (PORT datac (0.768:0.768:0.768) (0.768:0.768:0.768))
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.292:1.292:1.292) (1.292:1.292:1.292))
        (PORT datab (0.781:0.781:0.781) (0.781:0.781:0.781))
        (PORT datac (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datab (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datac (0.771:0.771:0.771) (0.771:0.771:0.771))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datab (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT datac (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datad (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|en\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (6.326:6.326:6.326) (6.326:6.326:6.326))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.279:0.279:0.279))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (6.328:6.328:6.328) (6.328:6.328:6.328))
        (PORT datad (0.358:0.358:0.358) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[0\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.463:0.463:0.463) (0.463:0.463:0.463))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datac (0.562:0.562:0.562) (0.562:0.562:0.562))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datab (1.506:1.506:1.506) (1.506:1.506:1.506))
        (PORT datac (1.023:1.023:1.023) (1.023:1.023:1.023))
        (PORT datad (1.101:1.101:1.101) (1.101:1.101:1.101))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datad (0.375:0.375:0.375) (0.375:0.375:0.375))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.557:0.557:0.557) (0.557:0.557:0.557))
        (PORT datac (0.251:0.251:0.251) (0.251:0.251:0.251))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datac (0.564:0.564:0.564) (0.564:0.564:0.564))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datac (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.557:0.557:0.557) (0.557:0.557:0.557))
        (PORT datac (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datac (0.564:0.564:0.564) (0.564:0.564:0.564))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.454:0.454:0.454) (0.454:0.454:0.454))
        (PORT datad (0.377:0.377:0.377) (0.377:0.377:0.377))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.468:0.468:0.468) (0.468:0.468:0.468))
        (PORT datad (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.568:0.568:0.568) (0.568:0.568:0.568))
        (PORT datad (0.777:0.777:0.777) (0.777:0.777:0.777))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (0.953:0.953:0.953) (0.953:0.953:0.953))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.829:0.829:0.829) (0.829:0.829:0.829))
        (PORT datab (0.786:0.786:0.786) (0.786:0.786:0.786))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.78:0.78:0.78) (0.78:0.78:0.78))
        (PORT datad (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.577:0.577:0.577) (0.577:0.577:0.577))
        (PORT datad (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.783:0.783:0.783) (0.783:0.783:0.783))
        (PORT datad (0.783:0.783:0.783) (0.783:0.783:0.783))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.785:0.785:0.785) (0.785:0.785:0.785))
        (PORT datad (0.757:0.757:0.757) (0.757:0.757:0.757))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT ena (1.098:1.098:1.098) (1.098:1.098:1.098))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.545:1.545:1.545) (1.545:1.545:1.545))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.577:0.577:0.577) (0.577:0.577:0.577))
        (PORT datad (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datac (0.602:0.602:0.602) (0.602:0.602:0.602))
        (PORT datad (0.503:0.503:0.503) (0.503:0.503:0.503))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.451:0.451:0.451) (0.451:0.451:0.451))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.496:0.496:0.496) (0.496:0.496:0.496))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.593:0.593:0.593) (0.593:0.593:0.593))
        (PORT datad (0.394:0.394:0.394) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datad (0.496:0.496:0.496) (0.496:0.496:0.496))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.52:0.52:0.52) (0.52:0.52:0.52))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.6:0.6:0.6) (0.6:0.6:0.6))
        (PORT datad (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.413:0.413:0.413) (0.413:0.413:0.413))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datad (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.681:0.681:0.681) (0.681:0.681:0.681))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.498:0.498:0.498) (0.498:0.498:0.498))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datab (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datac (0.603:0.603:0.603) (0.603:0.603:0.603))
        (PORT datad (0.503:0.503:0.503) (0.503:0.503:0.503))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.453:0.453:0.453) (0.453:0.453:0.453))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.478:0.478:0.478) (0.478:0.478:0.478))
        (PORT datab (0.305:0.305:0.305) (0.305:0.305:0.305))
        (PORT datad (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datab (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datac (0.591:0.591:0.591) (0.591:0.591:0.591))
        (PORT datad (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.663:0.663:0.663) (0.663:0.663:0.663))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT datab (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datac (0.6:0.6:0.6) (0.6:0.6:0.6))
        (PORT datad (0.382:0.382:0.382) (0.382:0.382:0.382))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datad (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datab (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datac (0.593:0.593:0.593) (0.593:0.593:0.593))
        (PORT datad (0.503:0.503:0.503) (0.503:0.503:0.503))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datad (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.909:0.909:0.909) (0.909:0.909:0.909))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.932:1.932:1.932) (1.932:1.932:1.932))
        (PORT datad (0.639:0.639:0.639) (0.639:0.639:0.639))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.822:0.822:0.822) (0.822:0.822:0.822))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.895:0.895:0.895) (0.895:0.895:0.895))
        (PORT datad (0.642:0.642:0.642) (0.642:0.642:0.642))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.33:1.33:1.33) (1.33:1.33:1.33))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datac (0.895:0.895:0.895) (0.895:0.895:0.895))
        (PORT datad (0.642:0.642:0.642) (0.642:0.642:0.642))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.323:1.323:1.323) (1.323:1.323:1.323))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.025:1.025:1.025) (1.025:1.025:1.025))
        (PORT datab (0.562:0.562:0.562) (0.562:0.562:0.562))
        (PORT datac (0.897:0.897:0.897) (0.897:0.897:0.897))
        (PORT datad (0.639:0.639:0.639) (0.639:0.639:0.639))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.323:1.323:1.323) (1.323:1.323:1.323))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datab (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datac (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (1.002:1.002:1.002) (1.002:1.002:1.002))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.323:1.323:1.323) (1.323:1.323:1.323))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.548:0.548:0.548) (0.548:0.548:0.548))
        (PORT datab (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datac (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.323:1.323:1.323) (1.323:1.323:1.323))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (0.383:0.383:0.383) (0.383:0.383:0.383))
        (PORT datad (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.399:0.399:0.399) (0.399:0.399:0.399))
        (PORT datab (0.717:0.717:0.717) (0.717:0.717:0.717))
        (PORT datac (1.034:1.034:1.034) (1.034:1.034:1.034))
        (PORT datad (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.915:0.915:0.915) (0.915:0.915:0.915))
        (PORT datab (1.928:1.928:1.928) (1.928:1.928:1.928))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.647:0.647:0.647) (0.647:0.647:0.647))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.816:0.816:0.816) (0.816:0.816:0.816))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.899:0.899:0.899) (0.899:0.899:0.899))
        (PORT datad (0.634:0.634:0.634) (0.634:0.634:0.634))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datab (1.027:1.027:1.027) (1.027:1.027:1.027))
        (PORT datac (0.905:0.905:0.905) (0.905:0.905:0.905))
        (PORT datad (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.323:1.323:1.323) (1.323:1.323:1.323))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.023:1.023:1.023) (1.023:1.023:1.023))
        (PORT datab (0.499:0.499:0.499) (0.499:0.499:0.499))
        (PORT datac (0.903:0.903:0.903) (0.903:0.903:0.903))
        (PORT datad (0.647:0.647:0.647) (0.647:0.647:0.647))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.323:1.323:1.323) (1.323:1.323:1.323))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.363:0.363:0.363))
        (PORT datab (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datac (0.387:0.387:0.387) (0.387:0.387:0.387))
        (PORT datad (0.352:0.352:0.352) (0.352:0.352:0.352))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.323:1.323:1.323) (1.323:1.323:1.323))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datab (1.022:1.022:1.022) (1.022:1.022:1.022))
        (PORT datac (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.365:0.365:0.365))
        (PORT datab (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datac (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datad (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT datab (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT datad (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datac (0.857:0.857:0.857) (0.857:0.857:0.857))
        (PORT datad (0.876:0.876:0.876) (0.876:0.876:0.876))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.285:0.285:0.285) (0.285:0.285:0.285))
        (PORT datab (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datac (1.297:1.297:1.297) (1.297:1.297:1.297))
        (PORT datad (0.816:0.816:0.816) (0.816:0.816:0.816))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.58:0.58:0.58) (0.58:0.58:0.58))
        (PORT datac (0.785:0.785:0.785) (0.785:0.785:0.785))
        (PORT datad (0.262:0.262:0.262) (0.262:0.262:0.262))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.279:0.279:0.279))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datac (0.85:0.85:0.85) (0.85:0.85:0.85))
        (PORT datad (0.865:0.865:0.865) (0.865:0.865:0.865))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT datab (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.877:0.877:0.877) (0.877:0.877:0.877))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT datab (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datac (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datad (0.877:0.877:0.877) (0.877:0.877:0.877))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (1.263:1.263:1.263) (1.263:1.263:1.263))
        (PORT datac (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT datad (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT datad (0.634:0.634:0.634) (0.634:0.634:0.634))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.91:0.91:0.91) (0.91:0.91:0.91))
        (PORT datab (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datac (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (0.645:0.645:0.645) (0.645:0.645:0.645))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.862:0.862:0.862) (0.862:0.862:0.862))
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.866:0.866:0.866) (0.866:0.866:0.866))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datac (0.423:0.423:0.423) (0.423:0.423:0.423))
        (PORT datad (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datac (0.852:0.852:0.852) (0.852:0.852:0.852))
        (PORT datad (0.867:0.867:0.867) (0.867:0.867:0.867))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.862:0.862:0.862) (0.862:0.862:0.862))
        (PORT datab (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datac (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (0.869:0.869:0.869) (0.869:0.869:0.869))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datab (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datac (0.856:0.856:0.856) (0.856:0.856:0.856))
        (PORT datad (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datab (1.263:1.263:1.263) (1.263:1.263:1.263))
        (PORT datac (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT datad (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datac (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT datad (0.634:0.634:0.634) (0.634:0.634:0.634))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.917:0.917:0.917) (0.917:0.917:0.917))
        (PORT datab (0.278:0.278:0.278) (0.278:0.278:0.278))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.649:0.649:0.649) (0.649:0.649:0.649))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[46\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[42\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.499:0.499:0.499) (0.499:0.499:0.499))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[46\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.783:0.783:0.783) (0.783:0.783:0.783))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.682:0.682:0.682) (0.682:0.682:0.682))
        (PORT sload (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.081:1.081:1.081) (1.081:1.081:1.081))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.293:0.293:0.293) (0.293:0.293:0.293))
        (PORT datab (0.722:0.722:0.722) (0.722:0.722:0.722))
        (PORT datad (0.467:0.467:0.467) (0.467:0.467:0.467))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.681:0.681:0.681) (0.681:0.681:0.681))
        (PORT sload (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.081:1.081:1.081) (1.081:1.081:1.081))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.94:0.94:0.94) (0.94:0.94:0.94))
        (PORT ena (1.327:1.327:1.327) (1.327:1.327:1.327))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.36:0.36:0.36) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.29:0.29:0.29) (0.29:0.29:0.29))
        (PORT datab (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datad (0.731:0.731:0.731) (0.731:0.731:0.731))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (PORT sload (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.081:1.081:1.081) (1.081:1.081:1.081))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.287:0.287:0.287))
        (PORT datab (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT datad (0.745:0.745:0.745) (0.745:0.745:0.745))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (3.335:3.335:3.335) (3.335:3.335:3.335))
        (PORT sload (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.081:1.081:1.081) (1.081:1.081:1.081))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.294:0.294:0.294) (0.294:0.294:0.294))
        (PORT datab (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT datad (0.707:0.707:0.707) (0.707:0.707:0.707))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (1.251:1.251:1.251) (1.251:1.251:1.251))
        (PORT datac (0.815:0.815:0.815) (0.815:0.815:0.815))
        (PORT datad (0.809:0.809:0.809) (0.809:0.809:0.809))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.573:3.573:3.573) (3.573:3.573:3.573))
        (PORT datac (1.482:1.482:1.482) (1.482:1.482:1.482))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datab (0.494:0.494:0.494) (0.494:0.494:0.494))
        (PORT datac (0.755:0.755:0.755) (0.755:0.755:0.755))
        (PORT datad (1.327:1.327:1.327) (1.327:1.327:1.327))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.889:0.889:0.889) (0.889:0.889:0.889))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.364:0.364:0.364))
        (PORT datab (0.517:0.517:0.517) (0.517:0.517:0.517))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.362:0.362:0.362))
        (PORT datad (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datab (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datac (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT datab (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT datac (0.587:0.587:0.587) (0.587:0.587:0.587))
        (PORT datad (0.555:0.555:0.555) (0.555:0.555:0.555))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.55:0.55:0.55) (0.55:0.55:0.55))
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT datad (1.074:1.074:1.074) (1.074:1.074:1.074))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT datac (1.459:1.459:1.459) (1.459:1.459:1.459))
        (PORT datad (1.071:1.071:1.071) (1.071:1.071:1.071))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.085:1.085:1.085) (1.085:1.085:1.085))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT datad (1.121:1.121:1.121) (1.121:1.121:1.121))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.862:0.862:0.862) (0.862:0.862:0.862))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.855:0.855:0.855) (0.855:0.855:0.855))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (0.68:0.68:0.68) (0.68:0.68:0.68))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT datab (0.814:0.814:0.814) (0.814:0.814:0.814))
        (PORT datac (0.548:0.548:0.548) (0.548:0.548:0.548))
        (PORT datad (1.043:1.043:1.043) (1.043:1.043:1.043))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.412:0.412:0.412) (0.412:0.412:0.412))
        (PORT datab (0.792:0.792:0.792) (0.792:0.792:0.792))
        (PORT datac (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datad (0.818:0.818:0.818) (0.818:0.818:0.818))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datab (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT datac (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datad (0.347:0.347:0.347) (0.347:0.347:0.347))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT datab (1.035:1.035:1.035) (1.035:1.035:1.035))
        (PORT datac (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT datad (1.071:1.071:1.071) (1.071:1.071:1.071))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (0.679:0.679:0.679) (0.679:0.679:0.679))
        (PORT ena (0.889:0.889:0.889) (0.889:0.889:0.889))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datac (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.8:0.8:0.8) (0.8:0.8:0.8))
        (PORT datab (0.563:0.563:0.563) (0.563:0.563:0.563))
        (PORT datac (0.581:0.581:0.581) (0.581:0.581:0.581))
        (PORT datad (0.552:0.552:0.552) (0.552:0.552:0.552))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.564:0.564:0.564) (0.564:0.564:0.564))
        (PORT datac (0.551:0.551:0.551) (0.551:0.551:0.551))
        (PORT datad (0.552:0.552:0.552) (0.552:0.552:0.552))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datac (0.55:0.55:0.55) (0.55:0.55:0.55))
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.085:1.085:1.085) (1.085:1.085:1.085))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.302:0.302:0.302) (0.302:0.302:0.302))
        (PORT datad (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.812:0.812:0.812) (0.812:0.812:0.812))
        (PORT datab (0.573:0.573:0.573) (0.573:0.573:0.573))
        (PORT datac (0.549:0.549:0.549) (0.549:0.549:0.549))
        (PORT datad (0.564:0.564:0.564) (0.564:0.564:0.564))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datac (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datad (0.266:0.266:0.266) (0.266:0.266:0.266))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.413:0.413:0.413) (0.413:0.413:0.413))
        (PORT datab (0.791:0.791:0.791) (0.791:0.791:0.791))
        (PORT datac (1.529:1.529:1.529) (1.529:1.529:1.529))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.889:0.889:0.889) (0.889:0.889:0.889))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.563:0.563:0.563) (0.563:0.563:0.563))
        (PORT datac (0.551:0.551:0.551) (0.551:0.551:0.551))
        (PORT datad (0.551:0.551:0.551) (0.551:0.551:0.551))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.804:0.804:0.804) (0.804:0.804:0.804))
        (PORT datab (0.567:0.567:0.567) (0.567:0.567:0.567))
        (PORT datac (0.587:0.587:0.587) (0.587:0.587:0.587))
        (PORT datad (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT datab (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datac (0.549:0.549:0.549) (0.549:0.549:0.549))
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.085:1.085:1.085) (1.085:1.085:1.085))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.3:0.3:0.3) (0.3:0.3:0.3))
        (PORT datad (0.562:0.562:0.562) (0.562:0.562:0.562))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.12:1.12:1.12) (1.12:1.12:1.12))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datac (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT datad (0.571:0.571:0.571) (0.571:0.571:0.571))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.12:1.12:1.12) (1.12:1.12:1.12))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datac (0.454:0.454:0.454) (0.454:0.454:0.454))
        (PORT datad (0.265:0.265:0.265) (0.265:0.265:0.265))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.889:0.889:0.889) (0.889:0.889:0.889))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (3.047:3.047:3.047) (3.047:3.047:3.047))
        (PORT datad (0.562:0.562:0.562) (0.562:0.562:0.562))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.817:0.817:0.817) (0.817:0.817:0.817))
        (PORT datab (0.567:0.567:0.567) (0.567:0.567:0.567))
        (PORT datac (0.799:0.799:0.799) (0.799:0.799:0.799))
        (PORT datad (0.568:0.568:0.568) (0.568:0.568:0.568))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (3.449:3.449:3.449) (3.449:3.449:3.449))
        (PORT datac (0.552:0.552:0.552) (0.552:0.552:0.552))
        (PORT datad (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (3.346:3.346:3.346) (3.346:3.346:3.346))
        (PORT ena (0.888:0.888:0.888) (0.888:0.888:0.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.549:0.549:0.549))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datac (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT datad (1.029:1.029:1.029) (1.029:1.029:1.029))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datab (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT datad (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT datab (0.563:0.563:0.563) (0.563:0.563:0.563))
        (PORT datac (0.58:0.58:0.58) (0.58:0.58:0.58))
        (PORT datad (0.552:0.552:0.552) (0.552:0.552:0.552))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.727:0.727:0.727) (0.727:0.727:0.727))
        (PORT datab (0.544:0.544:0.544) (0.544:0.544:0.544))
        (PORT datac (0.582:0.582:0.582) (0.582:0.582:0.582))
        (PORT datad (0.259:0.259:0.259) (0.259:0.259:0.259))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.385:0.385:0.385) (0.385:0.385:0.385))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.53:0.53:0.53) (0.53:0.53:0.53))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.399:1.399:1.399) (1.399:1.399:1.399))
        (PORT sload (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.73:0.73:0.73) (0.73:0.73:0.73))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.464:0.464:0.464) (0.464:0.464:0.464))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.514:0.514:0.514) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.471:0.471:0.471) (0.471:0.471:0.471))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (2.898:2.898:2.898) (2.898:2.898:2.898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.324:3.324:3.324) (3.324:3.324:3.324))
        (PORT d[1] (2.534:2.534:2.534) (2.534:2.534:2.534))
        (PORT d[2] (3.433:3.433:3.433) (3.433:3.433:3.433))
        (PORT d[3] (2.755:2.755:2.755) (2.755:2.755:2.755))
        (PORT d[4] (3.837:3.837:3.837) (3.837:3.837:3.837))
        (PORT d[5] (3.758:3.758:3.758) (3.758:3.758:3.758))
        (PORT d[6] (4.811:4.811:4.811) (4.811:4.811:4.811))
        (PORT d[7] (4.902:4.902:4.902) (4.902:4.902:4.902))
        (PORT d[8] (4.735:4.735:4.735) (4.735:4.735:4.735))
        (PORT d[9] (2.774:2.774:2.774) (2.774:2.774:2.774))
        (PORT d[10] (3.819:3.819:3.819) (3.819:3.819:3.819))
        (PORT d[11] (3.488:3.488:3.488) (3.488:3.488:3.488))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (2.899:2.899:2.899) (2.899:2.899:2.899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (2.899:2.899:2.899) (2.899:2.899:2.899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT d[0] (2.899:2.899:2.899) (2.899:2.899:2.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (4.115:4.115:4.115) (4.115:4.115:4.115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.86:3.86:3.86) (3.86:3.86:3.86))
        (PORT d[1] (6.192:6.192:6.192) (6.192:6.192:6.192))
        (PORT d[2] (5.232:5.232:5.232) (5.232:5.232:5.232))
        (PORT d[3] (7.159:7.159:7.159) (7.159:7.159:7.159))
        (PORT d[4] (3.528:3.528:3.528) (3.528:3.528:3.528))
        (PORT d[5] (2.068:2.068:2.068) (2.068:2.068:2.068))
        (PORT d[6] (5.474:5.474:5.474) (5.474:5.474:5.474))
        (PORT d[7] (3.908:3.908:3.908) (3.908:3.908:3.908))
        (PORT d[8] (3.593:3.593:3.593) (3.593:3.593:3.593))
        (PORT d[9] (4.946:4.946:4.946) (4.946:4.946:4.946))
        (PORT d[10] (6.195:6.195:6.195) (6.195:6.195:6.195))
        (PORT d[11] (2.691:2.691:2.691) (2.691:2.691:2.691))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (4.131:4.131:4.131) (4.131:4.131:4.131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.783:3.783:3.783) (3.783:3.783:3.783))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (4.131:4.131:4.131) (4.131:4.131:4.131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT d[0] (4.131:4.131:4.131) (4.131:4.131:4.131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.195:1.195:1.195) (1.195:1.195:1.195))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.191:1.191:1.191) (1.191:1.191:1.191))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.191:1.191:1.191) (1.191:1.191:1.191))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.192:1.192:1.192) (1.192:1.192:1.192))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.193:1.193:1.193) (1.193:1.193:1.193))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.194:1.194:1.194) (1.194:1.194:1.194))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.195:1.195:1.195) (1.195:1.195:1.195))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (3.276:3.276:3.276) (3.276:3.276:3.276))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.01:3.01:3.01) (3.01:3.01:3.01))
        (PORT d[1] (3.975:3.975:3.975) (3.975:3.975:3.975))
        (PORT d[2] (2.759:2.759:2.759) (2.759:2.759:2.759))
        (PORT d[3] (4.47:4.47:4.47) (4.47:4.47:4.47))
        (PORT d[4] (5.461:5.461:5.461) (5.461:5.461:5.461))
        (PORT d[5] (4.088:4.088:4.088) (4.088:4.088:4.088))
        (PORT d[6] (2.454:2.454:2.454) (2.454:2.454:2.454))
        (PORT d[7] (4.637:4.637:4.637) (4.637:4.637:4.637))
        (PORT d[8] (5.985:5.985:5.985) (5.985:5.985:5.985))
        (PORT d[9] (3.578:3.578:3.578) (3.578:3.578:3.578))
        (PORT d[10] (3.026:3.026:3.026) (3.026:3.026:3.026))
        (PORT d[11] (4.868:4.868:4.868) (4.868:4.868:4.868))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.277:3.277:3.277) (3.277:3.277:3.277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.277:3.277:3.277) (3.277:3.277:3.277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT d[0] (3.277:3.277:3.277) (3.277:3.277:3.277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.273:2.273:2.273) (2.273:2.273:2.273))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.928:3.928:3.928) (3.928:3.928:3.928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.038:5.038:5.038) (5.038:5.038:5.038))
        (PORT d[1] (3.48:3.48:3.48) (3.48:3.48:3.48))
        (PORT d[2] (5.244:5.244:5.244) (5.244:5.244:5.244))
        (PORT d[3] (2.881:2.881:2.881) (2.881:2.881:2.881))
        (PORT d[4] (2.928:2.928:2.928) (2.928:2.928:2.928))
        (PORT d[5] (2.243:2.243:2.243) (2.243:2.243:2.243))
        (PORT d[6] (4.16:4.16:4.16) (4.16:4.16:4.16))
        (PORT d[7] (3.469:3.469:3.469) (3.469:3.469:3.469))
        (PORT d[8] (3.918:3.918:3.918) (3.918:3.918:3.918))
        (PORT d[9] (3.858:3.858:3.858) (3.858:3.858:3.858))
        (PORT d[10] (5.912:5.912:5.912) (5.912:5.912:5.912))
        (PORT d[11] (3.787:3.787:3.787) (3.787:3.787:3.787))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.944:3.944:3.944) (3.944:3.944:3.944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.596:3.596:3.596) (3.596:3.596:3.596))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.944:3.944:3.944) (3.944:3.944:3.944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT d[0] (3.944:3.944:3.944) (3.944:3.944:3.944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.718:0.718:0.718) (0.718:0.718:0.718))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.718:0.718:0.718) (0.718:0.718:0.718))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.717:0.717:0.717) (0.717:0.717:0.717))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.717:0.717:0.717) (0.717:0.717:0.717))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.716:0.716:0.716) (0.716:0.716:0.716))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.716:0.716:0.716) (0.716:0.716:0.716))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.714:0.714:0.714) (0.714:0.714:0.714))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.714:0.714:0.714) (0.714:0.714:0.714))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.707:0.707:0.707) (0.707:0.707:0.707))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.706:0.706:0.706) (0.706:0.706:0.706))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.706:0.706:0.706) (0.706:0.706:0.706))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.705:0.705:0.705) (0.705:0.705:0.705))
        (PORT sload (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (3.272:3.272:3.272) (3.272:3.272:3.272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.799:2.799:2.799) (2.799:2.799:2.799))
        (PORT d[1] (4.577:4.577:4.577) (4.577:4.577:4.577))
        (PORT d[2] (3.06:3.06:3.06) (3.06:3.06:3.06))
        (PORT d[3] (4.741:4.741:4.741) (4.741:4.741:4.741))
        (PORT d[4] (5.171:5.171:5.171) (5.171:5.171:5.171))
        (PORT d[5] (4.091:4.091:4.091) (4.091:4.091:4.091))
        (PORT d[6] (2.693:2.693:2.693) (2.693:2.693:2.693))
        (PORT d[7] (4.622:4.622:4.622) (4.622:4.622:4.622))
        (PORT d[8] (5.334:5.334:5.334) (5.334:5.334:5.334))
        (PORT d[9] (2.925:2.925:2.925) (2.925:2.925:2.925))
        (PORT d[10] (3.353:3.353:3.353) (3.353:3.353:3.353))
        (PORT d[11] (4.829:4.829:4.829) (4.829:4.829:4.829))
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT ena (3.273:3.273:3.273) (3.273:3.273:3.273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT ena (3.273:3.273:3.273) (3.273:3.273:3.273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT d[0] (3.273:3.273:3.273) (3.273:3.273:3.273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.846:1.846:1.846) (1.846:1.846:1.846))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.846:1.846:1.846) (1.846:1.846:1.846))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.846:1.846:1.846) (1.846:1.846:1.846))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.925:0.925:0.925) (0.925:0.925:0.925))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (3.929:3.929:3.929) (3.929:3.929:3.929))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.757:4.757:4.757) (4.757:4.757:4.757))
        (PORT d[1] (3.117:3.117:3.117) (3.117:3.117:3.117))
        (PORT d[2] (4.897:4.897:4.897) (4.897:4.897:4.897))
        (PORT d[3] (3.219:3.219:3.219) (3.219:3.219:3.219))
        (PORT d[4] (2.86:2.86:2.86) (2.86:2.86:2.86))
        (PORT d[5] (2.645:2.645:2.645) (2.645:2.645:2.645))
        (PORT d[6] (4.398:4.398:4.398) (4.398:4.398:4.398))
        (PORT d[7] (3.122:3.122:3.122) (3.122:3.122:3.122))
        (PORT d[8] (3.622:3.622:3.622) (3.622:3.622:3.622))
        (PORT d[9] (2.634:2.634:2.634) (2.634:2.634:2.634))
        (PORT d[10] (5.88:5.88:5.88) (5.88:5.88:5.88))
        (PORT d[11] (3.106:3.106:3.106) (3.106:3.106:3.106))
        (PORT clk (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT ena (3.945:3.945:3.945) (3.945:3.945:3.945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.597:3.597:3.597) (3.597:3.597:3.597))
        (PORT clk (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT ena (3.945:3.945:3.945) (3.945:3.945:3.945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT d[0] (3.945:3.945:3.945) (3.945:3.945:3.945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.873:1.873:1.873) (1.873:1.873:1.873))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.873:1.873:1.873) (1.873:1.873:1.873))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.873:1.873:1.873) (1.873:1.873:1.873))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.373:0.373:0.373))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.6:1.6:1.6) (1.6:1.6:1.6))
        (PORT ena (2.959:2.959:2.959) (2.959:2.959:2.959))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.663:3.663:3.663) (3.663:3.663:3.663))
        (PORT d[1] (2.91:2.91:2.91) (2.91:2.91:2.91))
        (PORT d[2] (3.444:3.444:3.444) (3.444:3.444:3.444))
        (PORT d[3] (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT d[4] (3.853:3.853:3.853) (3.853:3.853:3.853))
        (PORT d[5] (4.089:4.089:4.089) (4.089:4.089:4.089))
        (PORT d[6] (4.833:4.833:4.833) (4.833:4.833:4.833))
        (PORT d[7] (5.245:5.245:5.245) (5.245:5.245:5.245))
        (PORT d[8] (5.378:5.378:5.378) (5.378:5.378:5.378))
        (PORT d[9] (3.097:3.097:3.097) (3.097:3.097:3.097))
        (PORT d[10] (4.132:4.132:4.132) (4.132:4.132:4.132))
        (PORT d[11] (3.822:3.822:3.822) (3.822:3.822:3.822))
        (PORT clk (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT ena (2.96:2.96:2.96) (2.96:2.96:2.96))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT ena (2.96:2.96:2.96) (2.96:2.96:2.96))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT d[0] (2.96:2.96:2.96) (2.96:2.96:2.96))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.462:1.462:1.462) (1.462:1.462:1.462))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.524:3.524:3.524) (3.524:3.524:3.524))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.537:3.537:3.537) (3.537:3.537:3.537))
        (PORT d[1] (6.529:6.529:6.529) (6.529:6.529:6.529))
        (PORT d[2] (4.942:4.942:4.942) (4.942:4.942:4.942))
        (PORT d[3] (6.84:6.84:6.84) (6.84:6.84:6.84))
        (PORT d[4] (3.215:3.215:3.215) (3.215:3.215:3.215))
        (PORT d[5] (2.411:2.411:2.411) (2.411:2.411:2.411))
        (PORT d[6] (5.52:5.52:5.52) (5.52:5.52:5.52))
        (PORT d[7] (3.589:3.589:3.589) (3.589:3.589:3.589))
        (PORT d[8] (3.259:3.259:3.259) (3.259:3.259:3.259))
        (PORT d[9] (4.62:4.62:4.62) (4.62:4.62:4.62))
        (PORT d[10] (5.42:5.42:5.42) (5.42:5.42:5.42))
        (PORT d[11] (2.349:2.349:2.349) (2.349:2.349:2.349))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (3.54:3.54:3.54) (3.54:3.54:3.54))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.192:3.192:3.192) (3.192:3.192:3.192))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (3.54:3.54:3.54) (3.54:3.54:3.54))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT d[0] (3.54:3.54:3.54) (3.54:3.54:3.54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.266:3.266:3.266) (3.266:3.266:3.266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.793:2.793:2.793) (2.793:2.793:2.793))
        (PORT d[1] (4.565:4.565:4.565) (4.565:4.565:4.565))
        (PORT d[2] (2.773:2.773:2.773) (2.773:2.773:2.773))
        (PORT d[3] (4.504:4.504:4.504) (4.504:4.504:4.504))
        (PORT d[4] (5.701:5.701:5.701) (5.701:5.701:5.701))
        (PORT d[5] (4.086:4.086:4.086) (4.086:4.086:4.086))
        (PORT d[6] (2.431:2.431:2.431) (2.431:2.431:2.431))
        (PORT d[7] (4.602:4.602:4.602) (4.602:4.602:4.602))
        (PORT d[8] (5.649:5.649:5.649) (5.649:5.649:5.649))
        (PORT d[9] (3.447:3.447:3.447) (3.447:3.447:3.447))
        (PORT d[10] (3.355:3.355:3.355) (3.355:3.355:3.355))
        (PORT d[11] (4.893:4.893:4.893) (4.893:4.893:4.893))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.267:3.267:3.267) (3.267:3.267:3.267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.267:3.267:3.267) (3.267:3.267:3.267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT d[0] (3.267:3.267:3.267) (3.267:3.267:3.267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.943:0.943:0.943) (0.943:0.943:0.943))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (3.953:3.953:3.953) (3.953:3.953:3.953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.066:5.066:5.066) (5.066:5.066:5.066))
        (PORT d[1] (3.108:3.108:3.108) (3.108:3.108:3.108))
        (PORT d[2] (5.205:5.205:5.205) (5.205:5.205:5.205))
        (PORT d[3] (3.219:3.219:3.219) (3.219:3.219:3.219))
        (PORT d[4] (2.902:2.902:2.902) (2.902:2.902:2.902))
        (PORT d[5] (2.627:2.627:2.627) (2.627:2.627:2.627))
        (PORT d[6] (4.673:4.673:4.673) (4.673:4.673:4.673))
        (PORT d[7] (3.13:3.13:3.13) (3.13:3.13:3.13))
        (PORT d[8] (4.184:4.184:4.184) (4.184:4.184:4.184))
        (PORT d[9] (2.625:2.625:2.625) (2.625:2.625:2.625))
        (PORT d[10] (5.885:5.885:5.885) (5.885:5.885:5.885))
        (PORT d[11] (3.413:3.413:3.413) (3.413:3.413:3.413))
        (PORT clk (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT ena (3.969:3.969:3.969) (3.969:3.969:3.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.621:3.621:3.621) (3.621:3.621:3.621))
        (PORT clk (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT ena (3.969:3.969:3.969) (3.969:3.969:3.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT d[0] (3.969:3.969:3.969) (3.969:3.969:3.969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.871:1.871:1.871) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.871:1.871:1.871) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.871:1.871:1.871) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (3.255:3.255:3.255) (3.255:3.255:3.255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.779:2.779:2.779) (2.779:2.779:2.779))
        (PORT d[1] (4.282:4.282:4.282) (4.282:4.282:4.282))
        (PORT d[2] (3.062:3.062:3.062) (3.062:3.062:3.062))
        (PORT d[3] (4.799:4.799:4.799) (4.799:4.799:4.799))
        (PORT d[4] (5.477:5.477:5.477) (5.477:5.477:5.477))
        (PORT d[5] (4.307:4.307:4.307) (4.307:4.307:4.307))
        (PORT d[6] (2.445:2.445:2.445) (2.445:2.445:2.445))
        (PORT d[7] (4.659:4.659:4.659) (4.659:4.659:4.659))
        (PORT d[8] (5.657:5.657:5.657) (5.657:5.657:5.657))
        (PORT d[9] (3.237:3.237:3.237) (3.237:3.237:3.237))
        (PORT d[10] (3.363:3.363:3.363) (3.363:3.363:3.363))
        (PORT d[11] (4.9:4.9:4.9) (4.9:4.9:4.9))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (3.256:3.256:3.256) (3.256:3.256:3.256))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (3.256:3.256:3.256) (3.256:3.256:3.256))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT d[0] (3.256:3.256:3.256) (3.256:3.256:3.256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.545:2.545:2.545) (2.545:2.545:2.545))
        (PORT clk (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT ena (3.988:3.988:3.988) (3.988:3.988:3.988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.093:5.093:5.093) (5.093:5.093:5.093))
        (PORT d[1] (3.09:3.09:3.09) (3.09:3.09:3.09))
        (PORT d[2] (5.51:5.51:5.51) (5.51:5.51:5.51))
        (PORT d[3] (3.192:3.192:3.192) (3.192:3.192:3.192))
        (PORT d[4] (3.159:3.159:3.159) (3.159:3.159:3.159))
        (PORT d[5] (2.355:2.355:2.355) (2.355:2.355:2.355))
        (PORT d[6] (4.699:4.699:4.699) (4.699:4.699:4.699))
        (PORT d[7] (3.137:3.137:3.137) (3.137:3.137:3.137))
        (PORT d[8] (3.556:3.556:3.556) (3.556:3.556:3.556))
        (PORT d[9] (2.601:2.601:2.601) (2.601:2.601:2.601))
        (PORT d[10] (5.868:5.868:5.868) (5.868:5.868:5.868))
        (PORT d[11] (3.442:3.442:3.442) (3.442:3.442:3.442))
        (PORT clk (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT ena (4.004:4.004:4.004) (4.004:4.004:4.004))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.656:3.656:3.656) (3.656:3.656:3.656))
        (PORT clk (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT ena (4.004:4.004:4.004) (4.004:4.004:4.004))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT d[0] (4.004:4.004:4.004) (4.004:4.004:4.004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.869:1.869:1.869) (1.869:1.869:1.869))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.869:1.869:1.869) (1.869:1.869:1.869))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.869:1.869:1.869) (1.869:1.869:1.869))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (4.825:4.825:4.825) (4.825:4.825:4.825))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.563:4.563:4.563) (4.563:4.563:4.563))
        (PORT d[1] (4.187:4.187:4.187) (4.187:4.187:4.187))
        (PORT d[2] (4.014:4.014:4.014) (4.014:4.014:4.014))
        (PORT d[3] (4.456:4.456:4.456) (4.456:4.456:4.456))
        (PORT d[4] (2.88:2.88:2.88) (2.88:2.88:2.88))
        (PORT d[5] (4.358:4.358:4.358) (4.358:4.358:4.358))
        (PORT d[6] (2.711:2.711:2.711) (2.711:2.711:2.711))
        (PORT d[7] (4.608:4.608:4.608) (4.608:4.608:4.608))
        (PORT d[8] (5.253:5.253:5.253) (5.253:5.253:5.253))
        (PORT d[9] (3.924:3.924:3.924) (3.924:3.924:3.924))
        (PORT d[10] (3.322:3.322:3.322) (3.322:3.322:3.322))
        (PORT d[11] (3.895:3.895:3.895) (3.895:3.895:3.895))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (4.826:4.826:4.826) (4.826:4.826:4.826))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (4.826:4.826:4.826) (4.826:4.826:4.826))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT d[0] (4.826:4.826:4.826) (4.826:4.826:4.826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.385:1.385:1.385) (1.385:1.385:1.385))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (4.929:4.929:4.929) (4.929:4.929:4.929))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.307:4.307:4.307) (4.307:4.307:4.307))
        (PORT d[1] (4.78:4.78:4.78) (4.78:4.78:4.78))
        (PORT d[2] (5.276:5.276:5.276) (5.276:5.276:5.276))
        (PORT d[3] (4.15:4.15:4.15) (4.15:4.15:4.15))
        (PORT d[4] (4.594:4.594:4.594) (4.594:4.594:4.594))
        (PORT d[5] (4.205:4.205:4.205) (4.205:4.205:4.205))
        (PORT d[6] (3.586:3.586:3.586) (3.586:3.586:3.586))
        (PORT d[7] (4.531:4.531:4.531) (4.531:4.531:4.531))
        (PORT d[8] (5.137:5.137:5.137) (5.137:5.137:5.137))
        (PORT d[9] (4.779:4.779:4.779) (4.779:4.779:4.779))
        (PORT d[10] (4.878:4.878:4.878) (4.878:4.878:4.878))
        (PORT d[11] (4.315:4.315:4.315) (4.315:4.315:4.315))
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT ena (4.945:4.945:4.945) (4.945:4.945:4.945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.597:4.597:4.597) (4.597:4.597:4.597))
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT ena (4.945:4.945:4.945) (4.945:4.945:4.945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[0] (4.945:4.945:4.945) (4.945:4.945:4.945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.731:3.731:3.731) (3.731:3.731:3.731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.085:3.085:3.085) (3.085:3.085:3.085))
        (PORT d[1] (4.317:4.317:4.317) (4.317:4.317:4.317))
        (PORT d[2] (3.464:3.464:3.464) (3.464:3.464:3.464))
        (PORT d[3] (4.608:4.608:4.608) (4.608:4.608:4.608))
        (PORT d[4] (4.781:4.781:4.781) (4.781:4.781:4.781))
        (PORT d[5] (3.393:3.393:3.393) (3.393:3.393:3.393))
        (PORT d[6] (1.899:1.899:1.899) (1.899:1.899:1.899))
        (PORT d[7] (4.532:4.532:4.532) (4.532:4.532:4.532))
        (PORT d[8] (6.322:6.322:6.322) (6.322:6.322:6.322))
        (PORT d[9] (3.927:3.927:3.927) (3.927:3.927:3.927))
        (PORT d[10] (2.355:2.355:2.355) (2.355:2.355:2.355))
        (PORT d[11] (4.413:4.413:4.413) (4.413:4.413:4.413))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.732:3.732:3.732) (3.732:3.732:3.732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.732:3.732:3.732) (3.732:3.732:3.732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[0] (3.732:3.732:3.732) (3.732:3.732:3.732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.403:1.403:1.403) (1.403:1.403:1.403))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.493:3.493:3.493) (3.493:3.493:3.493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.927:4.927:4.927) (4.927:4.927:4.927))
        (PORT d[1] (5.367:5.367:5.367) (5.367:5.367:5.367))
        (PORT d[2] (4.833:4.833:4.833) (4.833:4.833:4.833))
        (PORT d[3] (2.848:2.848:2.848) (2.848:2.848:2.848))
        (PORT d[4] (5.971:5.971:5.971) (5.971:5.971:5.971))
        (PORT d[5] (2.64:2.64:2.64) (2.64:2.64:2.64))
        (PORT d[6] (3.832:3.832:3.832) (3.832:3.832:3.832))
        (PORT d[7] (5.859:5.859:5.859) (5.859:5.859:5.859))
        (PORT d[8] (6.506:6.506:6.506) (6.506:6.506:6.506))
        (PORT d[9] (3.25:3.25:3.25) (3.25:3.25:3.25))
        (PORT d[10] (5.746:5.746:5.746) (5.746:5.746:5.746))
        (PORT d[11] (4.423:4.423:4.423) (4.423:4.423:4.423))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (3.509:3.509:3.509) (3.509:3.509:3.509))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.161:3.161:3.161) (3.161:3.161:3.161))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (3.509:3.509:3.509) (3.509:3.509:3.509))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT d[0] (3.509:3.509:3.509) (3.509:3.509:3.509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.55:3.55:3.55) (3.55:3.55:3.55))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.33:1.33:1.33) (1.33:1.33:1.33))
        (PORT d[1] (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT d[2] (2.308:2.308:2.308) (2.308:2.308:2.308))
        (PORT d[3] (1.303:1.303:1.303) (1.303:1.303:1.303))
        (PORT d[4] (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT d[5] (4.4:4.4:4.4) (4.4:4.4:4.4))
        (PORT d[6] (1.679:1.679:1.679) (1.679:1.679:1.679))
        (PORT d[7] (1.288:1.288:1.288) (1.288:1.288:1.288))
        (PORT d[8] (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT d[9] (1.301:1.301:1.301) (1.301:1.301:1.301))
        (PORT d[10] (1.3:1.3:1.3) (1.3:1.3:1.3))
        (PORT d[11] (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (3.551:3.551:3.551) (3.551:3.551:3.551))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (3.551:3.551:3.551) (3.551:3.551:3.551))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT d[0] (3.551:3.551:3.551) (3.551:3.551:3.551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (3.746:3.746:3.746) (3.746:3.746:3.746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.099:5.099:5.099) (5.099:5.099:5.099))
        (PORT d[1] (3.105:3.105:3.105) (3.105:3.105:3.105))
        (PORT d[2] (2.081:2.081:2.081) (2.081:2.081:2.081))
        (PORT d[3] (1.919:1.919:1.919) (1.919:1.919:1.919))
        (PORT d[4] (1.882:1.882:1.882) (1.882:1.882:1.882))
        (PORT d[5] (1.916:1.916:1.916) (1.916:1.916:1.916))
        (PORT d[6] (1.879:1.879:1.879) (1.879:1.879:1.879))
        (PORT d[7] (3.218:3.218:3.218) (3.218:3.218:3.218))
        (PORT d[8] (1.873:1.873:1.873) (1.873:1.873:1.873))
        (PORT d[9] (3.792:3.792:3.792) (3.792:3.792:3.792))
        (PORT d[10] (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT d[11] (4.07:4.07:4.07) (4.07:4.07:4.07))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (3.762:3.762:3.762) (3.762:3.762:3.762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.414:3.414:3.414) (3.414:3.414:3.414))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (3.762:3.762:3.762) (3.762:3.762:3.762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT d[0] (3.762:3.762:3.762) (3.762:3.762:3.762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT ena (1.827:1.827:1.827) (1.827:1.827:1.827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.035:1.035:1.035) (1.035:1.035:1.035))
        (PORT d[1] (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT d[2] (1.204:1.204:1.204) (1.204:1.204:1.204))
        (PORT d[3] (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT d[4] (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT d[5] (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT d[6] (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[7] (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[8] (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[9] (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT d[10] (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT d[11] (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (1.828:1.828:1.828) (1.828:1.828:1.828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (1.828:1.828:1.828) (1.828:1.828:1.828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT d[0] (1.828:1.828:1.828) (1.828:1.828:1.828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.835:1.835:1.835))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.835:1.835:1.835))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.835:1.835:1.835))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.264:1.264:1.264) (1.264:1.264:1.264))
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT ena (3.432:3.432:3.432) (3.432:3.432:3.432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.093:5.093:5.093) (5.093:5.093:5.093))
        (PORT d[1] (2.858:2.858:2.858) (2.858:2.858:2.858))
        (PORT d[2] (3.217:3.217:3.217) (3.217:3.217:3.217))
        (PORT d[3] (1.942:1.942:1.942) (1.942:1.942:1.942))
        (PORT d[4] (3.204:3.204:3.204) (3.204:3.204:3.204))
        (PORT d[5] (1.928:1.928:1.928) (1.928:1.928:1.928))
        (PORT d[6] (1.887:1.887:1.887) (1.887:1.887:1.887))
        (PORT d[7] (3.168:3.168:3.168) (3.168:3.168:3.168))
        (PORT d[8] (1.903:1.903:1.903) (1.903:1.903:1.903))
        (PORT d[9] (1.898:1.898:1.898) (1.898:1.898:1.898))
        (PORT d[10] (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[11] (4.072:4.072:4.072) (4.072:4.072:4.072))
        (PORT clk (1.653:1.653:1.653) (1.653:1.653:1.653))
        (PORT ena (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.1:3.1:3.1) (3.1:3.1:3.1))
        (PORT clk (1.653:1.653:1.653) (1.653:1.653:1.653))
        (PORT ena (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.653:1.653:1.653) (1.653:1.653:1.653))
        (PORT d[0] (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.862:1.862:1.862) (1.862:1.862:1.862))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.862:1.862:1.862) (1.862:1.862:1.862))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.862:1.862:1.862) (1.862:1.862:1.862))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (3.841:3.841:3.841) (3.841:3.841:3.841))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.165:2.165:2.165) (2.165:2.165:2.165))
        (PORT d[1] (3.316:3.316:3.316) (3.316:3.316:3.316))
        (PORT d[2] (4.029:4.029:4.029) (4.029:4.029:4.029))
        (PORT d[3] (2.743:2.743:2.743) (2.743:2.743:2.743))
        (PORT d[4] (3.6:3.6:3.6) (3.6:3.6:3.6))
        (PORT d[5] (3.545:3.545:3.545) (3.545:3.545:3.545))
        (PORT d[6] (4.366:4.366:4.366) (4.366:4.366:4.366))
        (PORT d[7] (2.416:2.416:2.416) (2.416:2.416:2.416))
        (PORT d[8] (3.094:3.094:3.094) (3.094:3.094:3.094))
        (PORT d[9] (3.409:3.409:3.409) (3.409:3.409:3.409))
        (PORT d[10] (3.819:3.819:3.819) (3.819:3.819:3.819))
        (PORT d[11] (3.489:3.489:3.489) (3.489:3.489:3.489))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.842:3.842:3.842) (3.842:3.842:3.842))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.842:3.842:3.842) (3.842:3.842:3.842))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT d[0] (3.842:3.842:3.842) (3.842:3.842:3.842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.686:2.686:2.686) (2.686:2.686:2.686))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.468:3.468:3.468) (3.468:3.468:3.468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.903:2.903:2.903) (2.903:2.903:2.903))
        (PORT d[1] (6.347:6.347:6.347) (6.347:6.347:6.347))
        (PORT d[2] (4.525:4.525:4.525) (4.525:4.525:4.525))
        (PORT d[3] (6.185:6.185:6.185) (6.185:6.185:6.185))
        (PORT d[4] (4.564:4.564:4.564) (4.564:4.564:4.564))
        (PORT d[5] (2.654:2.654:2.654) (2.654:2.654:2.654))
        (PORT d[6] (4.881:4.881:4.881) (4.881:4.881:4.881))
        (PORT d[7] (2.925:2.925:2.925) (2.925:2.925:2.925))
        (PORT d[8] (3.608:3.608:3.608) (3.608:3.608:3.608))
        (PORT d[9] (3.963:3.963:3.963) (3.963:3.963:3.963))
        (PORT d[10] (5.258:5.258:5.258) (5.258:5.258:5.258))
        (PORT d[11] (2.359:2.359:2.359) (2.359:2.359:2.359))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.484:3.484:3.484) (3.484:3.484:3.484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.617:3.617:3.617) (3.617:3.617:3.617))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.484:3.484:3.484) (3.484:3.484:3.484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT d[0] (3.484:3.484:3.484) (3.484:3.484:3.484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.603:1.603:1.603) (1.603:1.603:1.603))
        (PORT ena (3.592:3.592:3.592) (3.592:3.592:3.592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.072:3.072:3.072) (3.072:3.072:3.072))
        (PORT d[1] (4.012:4.012:4.012) (4.012:4.012:4.012))
        (PORT d[2] (3.104:3.104:3.104) (3.104:3.104:3.104))
        (PORT d[3] (5.171:5.171:5.171) (5.171:5.171:5.171))
        (PORT d[4] (5.506:5.506:5.506) (5.506:5.506:5.506))
        (PORT d[5] (4.371:4.371:4.371) (4.371:4.371:4.371))
        (PORT d[6] (2.428:2.428:2.428) (2.428:2.428:2.428))
        (PORT d[7] (4.659:4.659:4.659) (4.659:4.659:4.659))
        (PORT d[8] (4.715:4.715:4.715) (4.715:4.715:4.715))
        (PORT d[9] (3.898:3.898:3.898) (3.898:3.898:3.898))
        (PORT d[10] (3.001:3.001:3.001) (3.001:3.001:3.001))
        (PORT d[11] (4.449:4.449:4.449) (4.449:4.449:4.449))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (3.593:3.593:3.593) (3.593:3.593:3.593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (3.593:3.593:3.593) (3.593:3.593:3.593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT d[0] (3.593:3.593:3.593) (3.593:3.593:3.593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.247:1.247:1.247) (1.247:1.247:1.247))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (3.821:3.821:3.821) (3.821:3.821:3.821))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.233:5.233:5.233) (5.233:5.233:5.233))
        (PORT d[1] (5.655:5.655:5.655) (5.655:5.655:5.655))
        (PORT d[2] (5.161:5.161:5.161) (5.161:5.161:5.161))
        (PORT d[3] (2.838:2.838:2.838) (2.838:2.838:2.838))
        (PORT d[4] (2.595:2.595:2.595) (2.595:2.595:2.595))
        (PORT d[5] (3.202:3.202:3.202) (3.202:3.202:3.202))
        (PORT d[6] (4.122:4.122:4.122) (4.122:4.122:4.122))
        (PORT d[7] (6.152:6.152:6.152) (6.152:6.152:6.152))
        (PORT d[8] (4.263:4.263:4.263) (4.263:4.263:4.263))
        (PORT d[9] (3.569:3.569:3.569) (3.569:3.569:3.569))
        (PORT d[10] (5.884:5.884:5.884) (5.884:5.884:5.884))
        (PORT d[11] (4.447:4.447:4.447) (4.447:4.447:4.447))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.837:3.837:3.837) (3.837:3.837:3.837))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.489:3.489:3.489) (3.489:3.489:3.489))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.837:3.837:3.837) (3.837:3.837:3.837))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT d[0] (3.837:3.837:3.837) (3.837:3.837:3.837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (5.351:5.351:5.351) (5.351:5.351:5.351))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.443:3.443:3.443) (3.443:3.443:3.443))
        (PORT d[1] (3.598:3.598:3.598) (3.598:3.598:3.598))
        (PORT d[2] (4.323:4.323:4.323) (4.323:4.323:4.323))
        (PORT d[3] (3.086:3.086:3.086) (3.086:3.086:3.086))
        (PORT d[4] (3.118:3.118:3.118) (3.118:3.118:3.118))
        (PORT d[5] (3.643:3.643:3.643) (3.643:3.643:3.643))
        (PORT d[6] (3.824:3.824:3.824) (3.824:3.824:3.824))
        (PORT d[7] (3.869:3.869:3.869) (3.869:3.869:3.869))
        (PORT d[8] (3.876:3.876:3.876) (3.876:3.876:3.876))
        (PORT d[9] (4.318:4.318:4.318) (4.318:4.318:4.318))
        (PORT d[10] (3.276:3.276:3.276) (3.276:3.276:3.276))
        (PORT d[11] (3.019:3.019:3.019) (3.019:3.019:3.019))
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT ena (5.352:5.352:5.352) (5.352:5.352:5.352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT ena (5.352:5.352:5.352) (5.352:5.352:5.352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT d[0] (5.352:5.352:5.352) (5.352:5.352:5.352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.822:1.822:1.822))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.822:1.822:1.822))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.822:1.822:1.822))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.089:2.089:2.089) (2.089:2.089:2.089))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (5.341:5.341:5.341) (5.341:5.341:5.341))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.283:4.283:4.283) (4.283:4.283:4.283))
        (PORT d[1] (5.522:5.522:5.522) (5.522:5.522:5.522))
        (PORT d[2] (6.394:6.394:6.394) (6.394:6.394:6.394))
        (PORT d[3] (5.249:5.249:5.249) (5.249:5.249:5.249))
        (PORT d[4] (5.495:5.495:5.495) (5.495:5.495:5.495))
        (PORT d[5] (3.901:3.901:3.901) (3.901:3.901:3.901))
        (PORT d[6] (4.607:4.607:4.607) (4.607:4.607:4.607))
        (PORT d[7] (3.308:3.308:3.308) (3.308:3.308:3.308))
        (PORT d[8] (4.494:4.494:4.494) (4.494:4.494:4.494))
        (PORT d[9] (5.228:5.228:5.228) (5.228:5.228:5.228))
        (PORT d[10] (4.967:4.967:4.967) (4.967:4.967:4.967))
        (PORT d[11] (4.382:4.382:4.382) (4.382:4.382:4.382))
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT ena (5.357:5.357:5.357) (5.357:5.357:5.357))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.009:5.009:5.009) (5.009:5.009:5.009))
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT ena (5.357:5.357:5.357) (5.357:5.357:5.357))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT d[0] (5.357:5.357:5.357) (5.357:5.357:5.357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.849:1.849:1.849) (1.849:1.849:1.849))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.849:1.849:1.849) (1.849:1.849:1.849))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.849:1.849:1.849) (1.849:1.849:1.849))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT ena (5.574:5.574:5.574) (5.574:5.574:5.574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.551:2.551:2.551) (2.551:2.551:2.551))
        (PORT d[1] (3.192:3.192:3.192) (3.192:3.192:3.192))
        (PORT d[2] (4.036:4.036:4.036) (4.036:4.036:4.036))
        (PORT d[3] (3.955:3.955:3.955) (3.955:3.955:3.955))
        (PORT d[4] (3.094:3.094:3.094) (3.094:3.094:3.094))
        (PORT d[5] (3.631:3.631:3.631) (3.631:3.631:3.631))
        (PORT d[6] (3.249:3.249:3.249) (3.249:3.249:3.249))
        (PORT d[7] (4.214:4.214:4.214) (4.214:4.214:4.214))
        (PORT d[8] (5.123:5.123:5.123) (5.123:5.123:5.123))
        (PORT d[9] (2.558:2.558:2.558) (2.558:2.558:2.558))
        (PORT d[10] (3.784:3.784:3.784) (3.784:3.784:3.784))
        (PORT d[11] (3.142:3.142:3.142) (3.142:3.142:3.142))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (5.575:5.575:5.575) (5.575:5.575:5.575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (5.575:5.575:5.575) (5.575:5.575:5.575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT d[0] (5.575:5.575:5.575) (5.575:5.575:5.575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.687:0.687:0.687) (0.687:0.687:0.687))
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT ena (5.057:5.057:5.057) (5.057:5.057:5.057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.984:3.984:3.984) (3.984:3.984:3.984))
        (PORT d[1] (5.011:5.011:5.011) (5.011:5.011:5.011))
        (PORT d[2] (5.571:5.571:5.571) (5.571:5.571:5.571))
        (PORT d[3] (4.595:4.595:4.595) (4.595:4.595:4.595))
        (PORT d[4] (3.755:3.755:3.755) (3.755:3.755:3.755))
        (PORT d[5] (3.506:3.506:3.506) (3.506:3.506:3.506))
        (PORT d[6] (3.872:3.872:3.872) (3.872:3.872:3.872))
        (PORT d[7] (3.585:3.585:3.585) (3.585:3.585:3.585))
        (PORT d[8] (4.938:4.938:4.938) (4.938:4.938:4.938))
        (PORT d[9] (3.98:3.98:3.98) (3.98:3.98:3.98))
        (PORT d[10] (4.679:4.679:4.679) (4.679:4.679:4.679))
        (PORT d[11] (4.294:4.294:4.294) (4.294:4.294:4.294))
        (PORT clk (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT ena (5.073:5.073:5.073) (5.073:5.073:5.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.725:4.725:4.725) (4.725:4.725:4.725))
        (PORT clk (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT ena (5.073:5.073:5.073) (5.073:5.073:5.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT d[0] (5.073:5.073:5.073) (5.073:5.073:5.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.874:1.874:1.874) (1.874:1.874:1.874))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.874:1.874:1.874) (1.874:1.874:1.874))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.874:1.874:1.874) (1.874:1.874:1.874))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (2.936:2.936:2.936) (2.936:2.936:2.936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.447:2.447:2.447) (2.447:2.447:2.447))
        (PORT d[1] (4.284:4.284:4.284) (4.284:4.284:4.284))
        (PORT d[2] (3.086:3.086:3.086) (3.086:3.086:3.086))
        (PORT d[3] (4.823:4.823:4.823) (4.823:4.823:4.823))
        (PORT d[4] (5.503:5.503:5.503) (5.503:5.503:5.503))
        (PORT d[5] (4.023:4.023:4.023) (4.023:4.023:4.023))
        (PORT d[6] (2.443:2.443:2.443) (2.443:2.443:2.443))
        (PORT d[7] (4.987:4.987:4.987) (4.987:4.987:4.987))
        (PORT d[8] (5.686:5.686:5.686) (5.686:5.686:5.686))
        (PORT d[9] (3.265:3.265:3.265) (3.265:3.265:3.265))
        (PORT d[10] (3.05:3.05:3.05) (3.05:3.05:3.05))
        (PORT d[11] (4.917:4.917:4.917) (4.917:4.917:4.917))
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT ena (2.937:2.937:2.937) (2.937:2.937:2.937))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT ena (2.937:2.937:2.937) (2.937:2.937:2.937))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT d[0] (2.937:2.937:2.937) (2.937:2.937:2.937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.834:1.834:1.834))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.834:1.834:1.834))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.834:1.834:1.834))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.784:1.784:1.784) (1.784:1.784:1.784))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (3.941:3.941:3.941) (3.941:3.941:3.941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.101:5.101:5.101) (5.101:5.101:5.101))
        (PORT d[1] (3.176:3.176:3.176) (3.176:3.176:3.176))
        (PORT d[2] (5.784:5.784:5.784) (5.784:5.784:5.784))
        (PORT d[3] (3.426:3.426:3.426) (3.426:3.426:3.426))
        (PORT d[4] (2.943:2.943:2.943) (2.943:2.943:2.943))
        (PORT d[5] (2.328:2.328:2.328) (2.328:2.328:2.328))
        (PORT d[6] (4.716:4.716:4.716) (4.716:4.716:4.716))
        (PORT d[7] (3.147:3.147:3.147) (3.147:3.147:3.147))
        (PORT d[8] (3.889:3.889:3.889) (3.889:3.889:3.889))
        (PORT d[9] (2.306:2.306:2.306) (2.306:2.306:2.306))
        (PORT d[10] (5.903:5.903:5.903) (5.903:5.903:5.903))
        (PORT d[11] (3.453:3.453:3.453) (3.453:3.453:3.453))
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT ena (3.957:3.957:3.957) (3.957:3.957:3.957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.609:3.609:3.609) (3.609:3.609:3.609))
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT ena (3.957:3.957:3.957) (3.957:3.957:3.957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT d[0] (3.957:3.957:3.957) (3.957:3.957:3.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.861:1.861:1.861) (1.861:1.861:1.861))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (5.282:5.282:5.282) (5.282:5.282:5.282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.559:2.559:2.559) (2.559:2.559:2.559))
        (PORT d[1] (3.182:3.182:3.182) (3.182:3.182:3.182))
        (PORT d[2] (4.027:4.027:4.027) (4.027:4.027:4.027))
        (PORT d[3] (3.936:3.936:3.936) (3.936:3.936:3.936))
        (PORT d[4] (3.075:3.075:3.075) (3.075:3.075:3.075))
        (PORT d[5] (3.617:3.617:3.617) (3.617:3.617:3.617))
        (PORT d[6] (3.318:3.318:3.318) (3.318:3.318:3.318))
        (PORT d[7] (4.533:4.533:4.533) (4.533:4.533:4.533))
        (PORT d[8] (5.404:5.404:5.404) (5.404:5.404:5.404))
        (PORT d[9] (2.779:2.779:2.779) (2.779:2.779:2.779))
        (PORT d[10] (3.487:3.487:3.487) (3.487:3.487:3.487))
        (PORT d[11] (2.819:2.819:2.819) (2.819:2.819:2.819))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (5.283:5.283:5.283) (5.283:5.283:5.283))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (5.283:5.283:5.283) (5.283:5.283:5.283))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT d[0] (5.283:5.283:5.283) (5.283:5.283:5.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.285:2.285:2.285) (2.285:2.285:2.285))
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT ena (5.039:5.039:5.039) (5.039:5.039:5.039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.679:3.679:3.679) (3.679:3.679:3.679))
        (PORT d[1] (4.703:4.703:4.703) (4.703:4.703:4.703))
        (PORT d[2] (5.626:5.626:5.626) (5.626:5.626:5.626))
        (PORT d[3] (4.286:4.286:4.286) (4.286:4.286:4.286))
        (PORT d[4] (4.492:4.492:4.492) (4.492:4.492:4.492))
        (PORT d[5] (3.516:3.516:3.516) (3.516:3.516:3.516))
        (PORT d[6] (4.1:4.1:4.1) (4.1:4.1:4.1))
        (PORT d[7] (4.456:4.456:4.456) (4.456:4.456:4.456))
        (PORT d[8] (4.655:4.655:4.655) (4.655:4.655:4.655))
        (PORT d[9] (4.019:4.019:4.019) (4.019:4.019:4.019))
        (PORT d[10] (4.397:4.397:4.397) (4.397:4.397:4.397))
        (PORT d[11] (3.971:3.971:3.971) (3.971:3.971:3.971))
        (PORT clk (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT ena (5.055:5.055:5.055) (5.055:5.055:5.055))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.707:4.707:4.707) (4.707:4.707:4.707))
        (PORT clk (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT ena (5.055:5.055:5.055) (5.055:5.055:5.055))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT d[0] (5.055:5.055:5.055) (5.055:5.055:5.055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (5.068:5.068:5.068) (5.068:5.068:5.068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.748:3.748:3.748) (3.748:3.748:3.748))
        (PORT d[1] (3.582:3.582:3.582) (3.582:3.582:3.582))
        (PORT d[2] (4.023:4.023:4.023) (4.023:4.023:4.023))
        (PORT d[3] (2.819:2.819:2.819) (2.819:2.819:2.819))
        (PORT d[4] (2.876:2.876:2.876) (2.876:2.876:2.876))
        (PORT d[5] (3.613:3.613:3.613) (3.613:3.613:3.613))
        (PORT d[6] (4.063:4.063:4.063) (4.063:4.063:4.063))
        (PORT d[7] (4.178:4.178:4.178) (4.178:4.178:4.178))
        (PORT d[8] (3.308:3.308:3.308) (3.308:3.308:3.308))
        (PORT d[9] (4.302:4.302:4.302) (4.302:4.302:4.302))
        (PORT d[10] (3.198:3.198:3.198) (3.198:3.198:3.198))
        (PORT d[11] (3.626:3.626:3.626) (3.626:3.626:3.626))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (5.069:5.069:5.069) (5.069:5.069:5.069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (5.069:5.069:5.069) (5.069:5.069:5.069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[0] (5.069:5.069:5.069) (5.069:5.069:5.069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.102:2.102:2.102) (2.102:2.102:2.102))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (5.671:5.671:5.671) (5.671:5.671:5.671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.977:3.977:3.977) (3.977:3.977:3.977))
        (PORT d[1] (5.461:5.461:5.461) (5.461:5.461:5.461))
        (PORT d[2] (6.039:6.039:6.039) (6.039:6.039:6.039))
        (PORT d[3] (5.221:5.221:5.221) (5.221:5.221:5.221))
        (PORT d[4] (5.466:5.466:5.466) (5.466:5.466:5.466))
        (PORT d[5] (3.884:3.884:3.884) (3.884:3.884:3.884))
        (PORT d[6] (4.574:4.574:4.574) (4.574:4.574:4.574))
        (PORT d[7] (3.611:3.611:3.611) (3.611:3.611:3.611))
        (PORT d[8] (4.486:4.486:4.486) (4.486:4.486:4.486))
        (PORT d[9] (4.995:4.995:4.995) (4.995:4.995:4.995))
        (PORT d[10] (4.32:4.32:4.32) (4.32:4.32:4.32))
        (PORT d[11] (4.081:4.081:4.081) (4.081:4.081:4.081))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (5.687:5.687:5.687) (5.687:5.687:5.687))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.339:5.339:5.339) (5.339:5.339:5.339))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (5.687:5.687:5.687) (5.687:5.687:5.687))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT d[0] (5.687:5.687:5.687) (5.687:5.687:5.687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.594:1.594:1.594) (1.594:1.594:1.594))
        (PORT ena (3.29:3.29:3.29) (3.29:3.29:3.29))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.777:2.777:2.777) (2.777:2.777:2.777))
        (PORT d[1] (3.986:3.986:3.986) (3.986:3.986:3.986))
        (PORT d[2] (3.12:3.12:3.12) (3.12:3.12:3.12))
        (PORT d[3] (5.184:5.184:5.184) (5.184:5.184:5.184))
        (PORT d[4] (5.491:5.491:5.491) (5.491:5.491:5.491))
        (PORT d[5] (3.96:3.96:3.96) (3.96:3.96:3.96))
        (PORT d[6] (2.426:2.426:2.426) (2.426:2.426:2.426))
        (PORT d[7] (4.654:4.654:4.654) (4.654:4.654:4.654))
        (PORT d[8] (6.004:6.004:6.004) (6.004:6.004:6.004))
        (PORT d[9] (3.588:3.588:3.588) (3.588:3.588:3.588))
        (PORT d[10] (2.695:2.695:2.695) (2.695:2.695:2.695))
        (PORT d[11] (4.428:4.428:4.428) (4.428:4.428:4.428))
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT ena (3.291:3.291:3.291) (3.291:3.291:3.291))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT ena (3.291:3.291:3.291) (3.291:3.291:3.291))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT d[0] (3.291:3.291:3.291) (3.291:3.291:3.291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.472:1.472:1.472) (1.472:1.472:1.472))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (3.844:3.844:3.844) (3.844:3.844:3.844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.245:5.245:5.245) (5.245:5.245:5.245))
        (PORT d[1] (3.506:3.506:3.506) (3.506:3.506:3.506))
        (PORT d[2] (5.159:5.159:5.159) (5.159:5.159:5.159))
        (PORT d[3] (2.855:2.855:2.855) (2.855:2.855:2.855))
        (PORT d[4] (2.599:2.599:2.599) (2.599:2.599:2.599))
        (PORT d[5] (2.317:2.317:2.317) (2.317:2.317:2.317))
        (PORT d[6] (4.142:4.142:4.142) (4.142:4.142:4.142))
        (PORT d[7] (6.158:6.158:6.158) (6.158:6.158:6.158))
        (PORT d[8] (4.245:4.245:4.245) (4.245:4.245:4.245))
        (PORT d[9] (3.581:3.581:3.581) (3.581:3.581:3.581))
        (PORT d[10] (6.164:6.164:6.164) (6.164:6.164:6.164))
        (PORT d[11] (3.804:3.804:3.804) (3.804:3.804:3.804))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (3.86:3.86:3.86) (3.86:3.86:3.86))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.512:3.512:3.512) (3.512:3.512:3.512))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (3.86:3.86:3.86) (3.86:3.86:3.86))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT d[0] (3.86:3.86:3.86) (3.86:3.86:3.86))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (3.391:3.391:3.391) (3.391:3.391:3.391))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.515:5.515:5.515) (5.515:5.515:5.515))
        (PORT d[1] (4.974:4.974:4.974) (4.974:4.974:4.974))
        (PORT d[2] (4.203:4.203:4.203) (4.203:4.203:4.203))
        (PORT d[3] (4.257:4.257:4.257) (4.257:4.257:4.257))
        (PORT d[4] (5.149:5.149:5.149) (5.149:5.149:5.149))
        (PORT d[5] (3.273:3.273:3.273) (3.273:3.273:3.273))
        (PORT d[6] (1.934:1.934:1.934) (1.934:1.934:1.934))
        (PORT d[7] (3.854:3.854:3.854) (3.854:3.854:3.854))
        (PORT d[8] (4.511:4.511:4.511) (4.511:4.511:4.511))
        (PORT d[9] (4.573:4.573:4.573) (4.573:4.573:4.573))
        (PORT d[10] (2.383:2.383:2.383) (2.383:2.383:2.383))
        (PORT d[11] (4.613:4.613:4.613) (4.613:4.613:4.613))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.392:3.392:3.392) (3.392:3.392:3.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.392:3.392:3.392) (3.392:3.392:3.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT d[0] (3.392:3.392:3.392) (3.392:3.392:3.392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (3.928:3.928:3.928) (3.928:3.928:3.928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.256:4.256:4.256) (4.256:4.256:4.256))
        (PORT d[1] (4.43:4.43:4.43) (4.43:4.43:4.43))
        (PORT d[2] (4.885:4.885:4.885) (4.885:4.885:4.885))
        (PORT d[3] (3.323:3.323:3.323) (3.323:3.323:3.323))
        (PORT d[4] (5.31:5.31:5.31) (5.31:5.31:5.31))
        (PORT d[5] (3.574:3.574:3.574) (3.574:3.574:3.574))
        (PORT d[6] (3.181:3.181:3.181) (3.181:3.181:3.181))
        (PORT d[7] (5.533:5.533:5.533) (5.533:5.533:5.533))
        (PORT d[8] (6.133:6.133:6.133) (6.133:6.133:6.133))
        (PORT d[9] (3.266:3.266:3.266) (3.266:3.266:3.266))
        (PORT d[10] (5.338:5.338:5.338) (5.338:5.338:5.338))
        (PORT d[11] (3.767:3.767:3.767) (3.767:3.767:3.767))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.944:3.944:3.944) (3.944:3.944:3.944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.596:3.596:3.596) (3.596:3.596:3.596))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.944:3.944:3.944) (3.944:3.944:3.944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT d[0] (3.944:3.944:3.944) (3.944:3.944:3.944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (3.257:3.257:3.257) (3.257:3.257:3.257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.359:1.359:1.359) (1.359:1.359:1.359))
        (PORT d[1] (1.308:1.308:1.308) (1.308:1.308:1.308))
        (PORT d[2] (3.216:3.216:3.216) (3.216:3.216:3.216))
        (PORT d[3] (1.318:1.318:1.318) (1.318:1.318:1.318))
        (PORT d[4] (1.316:1.316:1.316) (1.316:1.316:1.316))
        (PORT d[5] (1.319:1.319:1.319) (1.319:1.319:1.319))
        (PORT d[6] (3.803:3.803:3.803) (3.803:3.803:3.803))
        (PORT d[7] (1.414:1.414:1.414) (1.414:1.414:1.414))
        (PORT d[8] (1.339:1.339:1.339) (1.339:1.339:1.339))
        (PORT d[9] (2.876:2.876:2.876) (2.876:2.876:2.876))
        (PORT d[10] (1.349:1.349:1.349) (1.349:1.349:1.349))
        (PORT d[11] (1.882:1.882:1.882) (1.882:1.882:1.882))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (3.258:3.258:3.258) (3.258:3.258:3.258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (3.258:3.258:3.258) (3.258:3.258:3.258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[0] (3.258:3.258:3.258) (3.258:3.258:3.258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.303:1.303:1.303) (1.303:1.303:1.303))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.777:3.777:3.777) (3.777:3.777:3.777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.215:5.215:5.215) (5.215:5.215:5.215))
        (PORT d[1] (3.148:3.148:3.148) (3.148:3.148:3.148))
        (PORT d[2] (4.663:4.663:4.663) (4.663:4.663:4.663))
        (PORT d[3] (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT d[4] (1.84:1.84:1.84) (1.84:1.84:1.84))
        (PORT d[5] (1.592:1.592:1.592) (1.592:1.592:1.592))
        (PORT d[6] (1.844:1.844:1.844) (1.844:1.844:1.844))
        (PORT d[7] (3.144:3.144:3.144) (3.144:3.144:3.144))
        (PORT d[8] (2.201:2.201:2.201) (2.201:2.201:2.201))
        (PORT d[9] (3.809:3.809:3.809) (3.809:3.809:3.809))
        (PORT d[10] (1.914:1.914:1.914) (1.914:1.914:1.914))
        (PORT d[11] (4.381:4.381:4.381) (4.381:4.381:4.381))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.793:3.793:3.793) (3.793:3.793:3.793))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.445:3.445:3.445) (3.445:3.445:3.445))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.793:3.793:3.793) (3.793:3.793:3.793))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT d[0] (3.793:3.793:3.793) (3.793:3.793:3.793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT ena (3.752:3.752:3.752) (3.752:3.752:3.752))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.981:3.981:3.981) (3.981:3.981:3.981))
        (PORT d[1] (2.937:2.937:2.937) (2.937:2.937:2.937))
        (PORT d[2] (3.707:3.707:3.707) (3.707:3.707:3.707))
        (PORT d[3] (2.737:2.737:2.737) (2.737:2.737:2.737))
        (PORT d[4] (3.807:3.807:3.807) (3.807:3.807:3.807))
        (PORT d[5] (4.404:4.404:4.404) (4.404:4.404:4.404))
        (PORT d[6] (4.683:4.683:4.683) (4.683:4.683:4.683))
        (PORT d[7] (5.573:5.573:5.573) (5.573:5.573:5.573))
        (PORT d[8] (5.672:5.672:5.672) (5.672:5.672:5.672))
        (PORT d[9] (3.102:3.102:3.102) (3.102:3.102:3.102))
        (PORT d[10] (4.149:4.149:4.149) (4.149:4.149:4.149))
        (PORT d[11] (3.183:3.183:3.183) (3.183:3.183:3.183))
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT ena (3.753:3.753:3.753) (3.753:3.753:3.753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT ena (3.753:3.753:3.753) (3.753:3.753:3.753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT d[0] (3.753:3.753:3.753) (3.753:3.753:3.753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.245:1.245:1.245) (1.245:1.245:1.245))
        (PORT clk (1.594:1.594:1.594) (1.594:1.594:1.594))
        (PORT ena (3.516:3.516:3.516) (3.516:3.516:3.516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.516:3.516:3.516) (3.516:3.516:3.516))
        (PORT d[1] (6.661:6.661:6.661) (6.661:6.661:6.661))
        (PORT d[2] (4.863:4.863:4.863) (4.863:4.863:4.863))
        (PORT d[3] (6.543:6.543:6.543) (6.543:6.543:6.543))
        (PORT d[4] (3.27:3.27:3.27) (3.27:3.27:3.27))
        (PORT d[5] (2.701:2.701:2.701) (2.701:2.701:2.701))
        (PORT d[6] (5.211:5.211:5.211) (5.211:5.211:5.211))
        (PORT d[7] (3.273:3.273:3.273) (3.273:3.273:3.273))
        (PORT d[8] (3.946:3.946:3.946) (3.946:3.946:3.946))
        (PORT d[9] (4.589:4.589:4.589) (4.589:4.589:4.589))
        (PORT d[10] (5.586:5.586:5.586) (5.586:5.586:5.586))
        (PORT d[11] (2.273:2.273:2.273) (2.273:2.273:2.273))
        (PORT clk (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT ena (3.532:3.532:3.532) (3.532:3.532:3.532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.184:3.184:3.184) (3.184:3.184:3.184))
        (PORT clk (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT ena (3.532:3.532:3.532) (3.532:3.532:3.532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT d[0] (3.532:3.532:3.532) (3.532:3.532:3.532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (5.292:5.292:5.292) (5.292:5.292:5.292))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.768:3.768:3.768) (3.768:3.768:3.768))
        (PORT d[1] (3.574:3.574:3.574) (3.574:3.574:3.574))
        (PORT d[2] (4.014:4.014:4.014) (4.014:4.014:4.014))
        (PORT d[3] (2.851:2.851:2.851) (2.851:2.851:2.851))
        (PORT d[4] (2.892:2.892:2.892) (2.892:2.892:2.892))
        (PORT d[5] (3.897:3.897:3.897) (3.897:3.897:3.897))
        (PORT d[6] (3.791:3.791:3.791) (3.791:3.791:3.791))
        (PORT d[7] (4.19:4.19:4.19) (4.19:4.19:4.19))
        (PORT d[8] (3.586:3.586:3.586) (3.586:3.586:3.586))
        (PORT d[9] (4.284:4.284:4.284) (4.284:4.284:4.284))
        (PORT d[10] (3.229:3.229:3.229) (3.229:3.229:3.229))
        (PORT d[11] (3.919:3.919:3.919) (3.919:3.919:3.919))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (5.293:5.293:5.293) (5.293:5.293:5.293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (5.293:5.293:5.293) (5.293:5.293:5.293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT d[0] (5.293:5.293:5.293) (5.293:5.293:5.293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (5.691:5.691:5.691) (5.691:5.691:5.691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.978:3.978:3.978) (3.978:3.978:3.978))
        (PORT d[1] (5.223:5.223:5.223) (5.223:5.223:5.223))
        (PORT d[2] (6.06:6.06:6.06) (6.06:6.06:6.06))
        (PORT d[3] (4.93:4.93:4.93) (4.93:4.93:4.93))
        (PORT d[4] (5.461:5.461:5.461) (5.461:5.461:5.461))
        (PORT d[5] (3.906:3.906:3.906) (3.906:3.906:3.906))
        (PORT d[6] (4.036:4.036:4.036) (4.036:4.036:4.036))
        (PORT d[7] (3.635:3.635:3.635) (3.635:3.635:3.635))
        (PORT d[8] (4.469:4.469:4.469) (4.469:4.469:4.469))
        (PORT d[9] (5.003:5.003:5.003) (5.003:5.003:5.003))
        (PORT d[10] (4.664:4.664:4.664) (4.664:4.664:4.664))
        (PORT d[11] (4.08:4.08:4.08) (4.08:4.08:4.08))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (5.707:5.707:5.707) (5.707:5.707:5.707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.359:5.359:5.359) (5.359:5.359:5.359))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (5.707:5.707:5.707) (5.707:5.707:5.707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT d[0] (5.707:5.707:5.707) (5.707:5.707:5.707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (5.026:5.026:5.026) (5.026:5.026:5.026))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.866:2.866:2.866) (2.866:2.866:2.866))
        (PORT d[1] (3.155:3.155:3.155) (3.155:3.155:3.155))
        (PORT d[2] (4.066:4.066:4.066) (4.066:4.066:4.066))
        (PORT d[3] (3.687:3.687:3.687) (3.687:3.687:3.687))
        (PORT d[4] (3.369:3.369:3.369) (3.369:3.369:3.369))
        (PORT d[5] (3.606:3.606:3.606) (3.606:3.606:3.606))
        (PORT d[6] (3.318:3.318:3.318) (3.318:3.318:3.318))
        (PORT d[7] (4.775:4.775:4.775) (4.775:4.775:4.775))
        (PORT d[8] (5.424:5.424:5.424) (5.424:5.424:5.424))
        (PORT d[9] (2.861:2.861:2.861) (2.861:2.861:2.861))
        (PORT d[10] (3.456:3.456:3.456) (3.456:3.456:3.456))
        (PORT d[11] (2.839:2.839:2.839) (2.839:2.839:2.839))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (5.027:5.027:5.027) (5.027:5.027:5.027))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (5.027:5.027:5.027) (5.027:5.027:5.027))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT d[0] (5.027:5.027:5.027) (5.027:5.027:5.027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.455:2.455:2.455) (2.455:2.455:2.455))
        (PORT clk (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT ena (5.02:5.02:5.02) (5.02:5.02:5.02))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.692:3.692:3.692) (3.692:3.692:3.692))
        (PORT d[1] (4.679:4.679:4.679) (4.679:4.679:4.679))
        (PORT d[2] (5.615:5.615:5.615) (5.615:5.615:5.615))
        (PORT d[3] (4.313:4.313:4.313) (4.313:4.313:4.313))
        (PORT d[4] (4.209:4.209:4.209) (4.209:4.209:4.209))
        (PORT d[5] (3.785:3.785:3.785) (3.785:3.785:3.785))
        (PORT d[6] (3.826:3.826:3.826) (3.826:3.826:3.826))
        (PORT d[7] (4.145:4.145:4.145) (4.145:4.145:4.145))
        (PORT d[8] (4.367:4.367:4.367) (4.367:4.367:4.367))
        (PORT d[9] (4.008:4.008:4.008) (4.008:4.008:4.008))
        (PORT d[10] (4.654:4.654:4.654) (4.654:4.654:4.654))
        (PORT d[11] (4.033:4.033:4.033) (4.033:4.033:4.033))
        (PORT clk (1.675:1.675:1.675) (1.675:1.675:1.675))
        (PORT ena (5.036:5.036:5.036) (5.036:5.036:5.036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.688:4.688:4.688) (4.688:4.688:4.688))
        (PORT clk (1.675:1.675:1.675) (1.675:1.675:1.675))
        (PORT ena (5.036:5.036:5.036) (5.036:5.036:5.036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.675:1.675:1.675) (1.675:1.675:1.675))
        (PORT d[0] (5.036:5.036:5.036) (5.036:5.036:5.036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.884:1.884:1.884) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.884:1.884:1.884) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.884:1.884:1.884) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (4.163:4.163:4.163) (4.163:4.163:4.163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.485:2.485:2.485) (2.485:2.485:2.485))
        (PORT d[1] (3.042:3.042:3.042) (3.042:3.042:3.042))
        (PORT d[2] (4.093:4.093:4.093) (4.093:4.093:4.093))
        (PORT d[3] (2.386:2.386:2.386) (2.386:2.386:2.386))
        (PORT d[4] (3.334:3.334:3.334) (3.334:3.334:3.334))
        (PORT d[5] (3.231:3.231:3.231) (3.231:3.231:3.231))
        (PORT d[6] (4.329:4.329:4.329) (4.329:4.329:4.329))
        (PORT d[7] (2.951:2.951:2.951) (2.951:2.951:2.951))
        (PORT d[8] (3.802:3.802:3.802) (3.802:3.802:3.802))
        (PORT d[9] (3.209:3.209:3.209) (3.209:3.209:3.209))
        (PORT d[10] (3.346:3.346:3.346) (3.346:3.346:3.346))
        (PORT d[11] (3.519:3.519:3.519) (3.519:3.519:3.519))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (4.164:4.164:4.164) (4.164:4.164:4.164))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (4.164:4.164:4.164) (4.164:4.164:4.164))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT d[0] (4.164:4.164:4.164) (4.164:4.164:4.164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.948:0.948:0.948) (0.948:0.948:0.948))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (3.933:3.933:3.933) (3.933:3.933:3.933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.345:2.345:2.345) (2.345:2.345:2.345))
        (PORT d[1] (5.989:5.989:5.989) (5.989:5.989:5.989))
        (PORT d[2] (6.311:6.311:6.311) (6.311:6.311:6.311))
        (PORT d[3] (5.605:5.605:5.605) (5.605:5.605:5.605))
        (PORT d[4] (4.258:4.258:4.258) (4.258:4.258:4.258))
        (PORT d[5] (2.661:2.661:2.661) (2.661:2.661:2.661))
        (PORT d[6] (4.554:4.554:4.554) (4.554:4.554:4.554))
        (PORT d[7] (2.367:2.367:2.367) (2.367:2.367:2.367))
        (PORT d[8] (3.282:3.282:3.282) (3.282:3.282:3.282))
        (PORT d[9] (4.149:4.149:4.149) (4.149:4.149:4.149))
        (PORT d[10] (5.26:5.26:5.26) (5.26:5.26:5.26))
        (PORT d[11] (2.652:2.652:2.652) (2.652:2.652:2.652))
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT ena (3.949:3.949:3.949) (3.949:3.949:3.949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.601:3.601:3.601) (3.601:3.601:3.601))
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT ena (3.949:3.949:3.949) (3.949:3.949:3.949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT d[0] (3.949:3.949:3.949) (3.949:3.949:3.949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT ena (1.509:1.509:1.509) (1.509:1.509:1.509))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.339:1.339:1.339) (1.339:1.339:1.339))
        (PORT d[1] (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT d[2] (2.321:2.321:2.321) (2.321:2.321:2.321))
        (PORT d[3] (1.308:1.308:1.308) (1.308:1.308:1.308))
        (PORT d[4] (1.87:1.87:1.87) (1.87:1.87:1.87))
        (PORT d[5] (4.404:4.404:4.404) (4.404:4.404:4.404))
        (PORT d[6] (3.568:3.568:3.568) (3.568:3.568:3.568))
        (PORT d[7] (1.679:1.679:1.679) (1.679:1.679:1.679))
        (PORT d[8] (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT d[9] (1.314:1.314:1.314) (1.314:1.314:1.314))
        (PORT d[10] (1.327:1.327:1.327) (1.327:1.327:1.327))
        (PORT d[11] (3.879:3.879:3.879) (3.879:3.879:3.879))
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT ena (1.51:1.51:1.51) (1.51:1.51:1.51))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT ena (1.51:1.51:1.51) (1.51:1.51:1.51))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT d[0] (1.51:1.51:1.51) (1.51:1.51:1.51))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.823:1.823:1.823))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.823:1.823:1.823))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.823:1.823:1.823))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.219:1.219:1.219) (1.219:1.219:1.219))
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT ena (3.764:3.764:3.764) (3.764:3.764:3.764))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.111:5.111:5.111) (5.111:5.111:5.111))
        (PORT d[1] (3.128:3.128:3.128) (3.128:3.128:3.128))
        (PORT d[2] (4.608:4.608:4.608) (4.608:4.608:4.608))
        (PORT d[3] (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT d[4] (1.855:1.855:1.855) (1.855:1.855:1.855))
        (PORT d[5] (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[6] (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT d[7] (3.215:3.215:3.215) (3.215:3.215:3.215))
        (PORT d[8] (1.922:1.922:1.922) (1.922:1.922:1.922))
        (PORT d[9] (3.804:3.804:3.804) (3.804:3.804:3.804))
        (PORT d[10] (1.902:1.902:1.902) (1.902:1.902:1.902))
        (PORT d[11] (3.793:3.793:3.793) (3.793:3.793:3.793))
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT ena (3.78:3.78:3.78) (3.78:3.78:3.78))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.432:3.432:3.432) (3.432:3.432:3.432))
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT ena (3.78:3.78:3.78) (3.78:3.78:3.78))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT d[0] (3.78:3.78:3.78) (3.78:3.78:3.78))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.85:1.85:1.85) (1.85:1.85:1.85))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.85:1.85:1.85) (1.85:1.85:1.85))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.85:1.85:1.85) (1.85:1.85:1.85))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT ena (5.054:5.054:5.054) (5.054:5.054:5.054))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.562:2.562:2.562) (2.562:2.562:2.562))
        (PORT d[1] (3.194:3.194:3.194) (3.194:3.194:3.194))
        (PORT d[2] (3.676:3.676:3.676) (3.676:3.676:3.676))
        (PORT d[3] (3.381:3.381:3.381) (3.381:3.381:3.381))
        (PORT d[4] (3.115:3.115:3.115) (3.115:3.115:3.115))
        (PORT d[5] (3.635:3.635:3.635) (3.635:3.635:3.635))
        (PORT d[6] (3.29:3.29:3.29) (3.29:3.29:3.29))
        (PORT d[7] (4.497:4.497:4.497) (4.497:4.497:4.497))
        (PORT d[8] (5.395:5.395:5.395) (5.395:5.395:5.395))
        (PORT d[9] (3.086:3.086:3.086) (3.086:3.086:3.086))
        (PORT d[10] (2.909:2.909:2.909) (2.909:2.909:2.909))
        (PORT d[11] (3.113:3.113:3.113) (3.113:3.113:3.113))
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT ena (5.055:5.055:5.055) (5.055:5.055:5.055))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT ena (5.055:5.055:5.055) (5.055:5.055:5.055))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT d[0] (5.055:5.055:5.055) (5.055:5.055:5.055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.851:1.851:1.851))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.851:1.851:1.851))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.851:1.851:1.851))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.129:2.129:2.129) (2.129:2.129:2.129))
        (PORT clk (1.653:1.653:1.653) (1.653:1.653:1.653))
        (PORT ena (5.051:5.051:5.051) (5.051:5.051:5.051))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.972:3.972:3.972) (3.972:3.972:3.972))
        (PORT d[1] (4.995:4.995:4.995) (4.995:4.995:4.995))
        (PORT d[2] (5.596:5.596:5.596) (5.596:5.596:5.596))
        (PORT d[3] (4.24:4.24:4.24) (4.24:4.24:4.24))
        (PORT d[4] (4.743:4.743:4.743) (4.743:4.743:4.743))
        (PORT d[5] (3.528:3.528:3.528) (3.528:3.528:3.528))
        (PORT d[6] (3.855:3.855:3.855) (3.855:3.855:3.855))
        (PORT d[7] (4.475:4.475:4.475) (4.475:4.475:4.475))
        (PORT d[8] (4.711:4.711:4.711) (4.711:4.711:4.711))
        (PORT d[9] (3.992:3.992:3.992) (3.992:3.992:3.992))
        (PORT d[10] (4.671:4.671:4.671) (4.671:4.671:4.671))
        (PORT d[11] (4.276:4.276:4.276) (4.276:4.276:4.276))
        (PORT clk (1.669:1.669:1.669) (1.669:1.669:1.669))
        (PORT ena (5.067:5.067:5.067) (5.067:5.067:5.067))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.719:4.719:4.719) (4.719:4.719:4.719))
        (PORT clk (1.669:1.669:1.669) (1.669:1.669:1.669))
        (PORT ena (5.067:5.067:5.067) (5.067:5.067:5.067))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.669:1.669:1.669) (1.669:1.669:1.669))
        (PORT d[0] (5.067:5.067:5.067) (5.067:5.067:5.067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.878:1.878:1.878) (1.878:1.878:1.878))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.878:1.878:1.878) (1.878:1.878:1.878))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.878:1.878:1.878) (1.878:1.878:1.878))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.596:1.596:1.596) (1.596:1.596:1.596))
        (PORT ena (2.969:2.969:2.969) (2.969:2.969:2.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.357:1.357:1.357) (1.357:1.357:1.357))
        (PORT d[1] (1.318:1.318:1.318) (1.318:1.318:1.318))
        (PORT d[2] (3.207:3.207:3.207) (3.207:3.207:3.207))
        (PORT d[3] (5.296:5.296:5.296) (5.296:5.296:5.296))
        (PORT d[4] (1.334:1.334:1.334) (1.334:1.334:1.334))
        (PORT d[5] (4.101:4.101:4.101) (4.101:4.101:4.101))
        (PORT d[6] (3.548:3.548:3.548) (3.548:3.548:3.548))
        (PORT d[7] (4.971:4.971:4.971) (4.971:4.971:4.971))
        (PORT d[8] (1.353:1.353:1.353) (1.353:1.353:1.353))
        (PORT d[9] (2.861:2.861:2.861) (2.861:2.861:2.861))
        (PORT d[10] (1.356:1.356:1.356) (1.356:1.356:1.356))
        (PORT d[11] (4.249:4.249:4.249) (4.249:4.249:4.249))
        (PORT clk (1.597:1.597:1.597) (1.597:1.597:1.597))
        (PORT ena (2.97:2.97:2.97) (2.97:2.97:2.97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.597:1.597:1.597) (1.597:1.597:1.597))
        (PORT ena (2.97:2.97:2.97) (2.97:2.97:2.97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.597:1.597:1.597))
        (PORT d[0] (2.97:2.97:2.97) (2.97:2.97:2.97))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.806:1.806:1.806) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.806:1.806:1.806) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.806:1.806:1.806) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.539:1.539:1.539) (1.539:1.539:1.539))
        (PORT clk (1.608:1.608:1.608) (1.608:1.608:1.608))
        (PORT ena (3.785:3.785:3.785) (3.785:3.785:3.785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.232:5.232:5.232) (5.232:5.232:5.232))
        (PORT d[1] (3.162:3.162:3.162) (3.162:3.162:3.162))
        (PORT d[2] (4.625:4.625:4.625) (4.625:4.625:4.625))
        (PORT d[3] (1.89:1.89:1.89) (1.89:1.89:1.89))
        (PORT d[4] (1.602:1.602:1.602) (1.602:1.602:1.602))
        (PORT d[5] (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT d[6] (2.167:2.167:2.167) (2.167:2.167:2.167))
        (PORT d[7] (3.041:3.041:3.041) (3.041:3.041:3.041))
        (PORT d[8] (2.208:2.208:2.208) (2.208:2.208:2.208))
        (PORT d[9] (3.801:3.801:3.801) (3.801:3.801:3.801))
        (PORT d[10] (1.919:1.919:1.919) (1.919:1.919:1.919))
        (PORT d[11] (4.387:4.387:4.387) (4.387:4.387:4.387))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.801:3.801:3.801) (3.801:3.801:3.801))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.453:3.453:3.453) (3.453:3.453:3.453))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.801:3.801:3.801) (3.801:3.801:3.801))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[0] (3.801:3.801:3.801) (3.801:3.801:3.801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT ena (4.969:4.969:4.969) (4.969:4.969:4.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.885:2.885:2.885) (2.885:2.885:2.885))
        (PORT d[1] (2.859:2.859:2.859) (2.859:2.859:2.859))
        (PORT d[2] (3.48:3.48:3.48) (3.48:3.48:3.48))
        (PORT d[3] (3.626:3.626:3.626) (3.626:3.626:3.626))
        (PORT d[4] (3.603:3.603:3.603) (3.603:3.603:3.603))
        (PORT d[5] (3.306:3.306:3.306) (3.306:3.306:3.306))
        (PORT d[6] (3.562:3.562:3.562) (3.562:3.562:3.562))
        (PORT d[7] (4.55:4.55:4.55) (4.55:4.55:4.55))
        (PORT d[8] (5.43:5.43:5.43) (5.43:5.43:5.43))
        (PORT d[9] (2.857:2.857:2.857) (2.857:2.857:2.857))
        (PORT d[10] (3.705:3.705:3.705) (3.705:3.705:3.705))
        (PORT d[11] (3.105:3.105:3.105) (3.105:3.105:3.105))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (4.97:4.97:4.97) (4.97:4.97:4.97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (4.97:4.97:4.97) (4.97:4.97:4.97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT d[0] (4.97:4.97:4.97) (4.97:4.97:4.97))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.187:2.187:2.187) (2.187:2.187:2.187))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (4.715:4.715:4.715) (4.715:4.715:4.715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.697:3.697:3.697) (3.697:3.697:3.697))
        (PORT d[1] (4.687:4.687:4.687) (4.687:4.687:4.687))
        (PORT d[2] (5.854:5.854:5.854) (5.854:5.854:5.854))
        (PORT d[3] (4.304:4.304:4.304) (4.304:4.304:4.304))
        (PORT d[4] (4.432:4.432:4.432) (4.432:4.432:4.432))
        (PORT d[5] (3.791:3.791:3.791) (3.791:3.791:3.791))
        (PORT d[6] (3.537:3.537:3.537) (3.537:3.537:3.537))
        (PORT d[7] (4.165:4.165:4.165) (4.165:4.165:4.165))
        (PORT d[8] (4.662:4.662:4.662) (4.662:4.662:4.662))
        (PORT d[9] (4.012:4.012:4.012) (4.012:4.012:4.012))
        (PORT d[10] (4.649:4.649:4.649) (4.649:4.649:4.649))
        (PORT d[11] (3.78:3.78:3.78) (3.78:3.78:3.78))
        (PORT clk (1.677:1.677:1.677) (1.677:1.677:1.677))
        (PORT ena (4.731:4.731:4.731) (4.731:4.731:4.731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.383:4.383:4.383) (4.383:4.383:4.383))
        (PORT clk (1.677:1.677:1.677) (1.677:1.677:1.677))
        (PORT ena (4.731:4.731:4.731) (4.731:4.731:4.731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.677:1.677:1.677) (1.677:1.677:1.677))
        (PORT d[0] (4.731:4.731:4.731) (4.731:4.731:4.731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.886:1.886:1.886) (1.886:1.886:1.886))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.886:1.886:1.886) (1.886:1.886:1.886))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.886:1.886:1.886) (1.886:1.886:1.886))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.693:3.693:3.693) (3.693:3.693:3.693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.841:5.841:5.841) (5.841:5.841:5.841))
        (PORT d[1] (4.346:4.346:4.346) (4.346:4.346:4.346))
        (PORT d[2] (3.475:3.475:3.475) (3.475:3.475:3.475))
        (PORT d[3] (4.31:4.31:4.31) (4.31:4.31:4.31))
        (PORT d[4] (4.81:4.81:4.81) (4.81:4.81:4.81))
        (PORT d[5] (3.391:3.391:3.391) (3.391:3.391:3.391))
        (PORT d[6] (1.903:1.903:1.903) (1.903:1.903:1.903))
        (PORT d[7] (4.199:4.199:4.199) (4.199:4.199:4.199))
        (PORT d[8] (4.679:4.679:4.679) (4.679:4.679:4.679))
        (PORT d[9] (4.215:4.215:4.215) (4.215:4.215:4.215))
        (PORT d[10] (2.341:2.341:2.341) (2.341:2.341:2.341))
        (PORT d[11] (4.426:4.426:4.426) (4.426:4.426:4.426))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.694:3.694:3.694) (3.694:3.694:3.694))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.694:3.694:3.694) (3.694:3.694:3.694))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[0] (3.694:3.694:3.694) (3.694:3.694:3.694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.949:1.949:1.949) (1.949:1.949:1.949))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.581:3.581:3.581) (3.581:3.581:3.581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.608:4.608:4.608) (4.608:4.608:4.608))
        (PORT d[1] (5.088:5.088:5.088) (5.088:5.088:5.088))
        (PORT d[2] (4.567:4.567:4.567) (4.567:4.567:4.567))
        (PORT d[3] (3.656:3.656:3.656) (3.656:3.656:3.656))
        (PORT d[4] (5.661:5.661:5.661) (5.661:5.661:5.661))
        (PORT d[5] (3.181:3.181:3.181) (3.181:3.181:3.181))
        (PORT d[6] (3.505:3.505:3.505) (3.505:3.505:3.505))
        (PORT d[7] (5.869:5.869:5.869) (5.869:5.869:5.869))
        (PORT d[8] (6.476:6.476:6.476) (6.476:6.476:6.476))
        (PORT d[9] (3.219:3.219:3.219) (3.219:3.219:3.219))
        (PORT d[10] (5.729:5.729:5.729) (5.729:5.729:5.729))
        (PORT d[11] (4.107:4.107:4.107) (4.107:4.107:4.107))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (3.597:3.597:3.597) (3.597:3.597:3.597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.249:3.249:3.249) (3.249:3.249:3.249))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (3.597:3.597:3.597) (3.597:3.597:3.597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT d[0] (3.597:3.597:3.597) (3.597:3.597:3.597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (3.515:3.515:3.515) (3.515:3.515:3.515))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.751:2.751:2.751) (2.751:2.751:2.751))
        (PORT d[1] (4.272:4.272:4.272) (4.272:4.272:4.272))
        (PORT d[2] (3.079:3.079:3.079) (3.079:3.079:3.079))
        (PORT d[3] (4.504:4.504:4.504) (4.504:4.504:4.504))
        (PORT d[4] (5.729:5.729:5.729) (5.729:5.729:5.729))
        (PORT d[5] (4.07:4.07:4.07) (4.07:4.07:4.07))
        (PORT d[6] (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT d[7] (4.976:4.976:4.976) (4.976:4.976:4.976))
        (PORT d[8] (5.669:5.669:5.669) (5.669:5.669:5.669))
        (PORT d[9] (3.249:3.249:3.249) (3.249:3.249:3.249))
        (PORT d[10] (3.059:3.059:3.059) (3.059:3.059:3.059))
        (PORT d[11] (4.843:4.843:4.843) (4.843:4.843:4.843))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (3.516:3.516:3.516) (3.516:3.516:3.516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (3.516:3.516:3.516) (3.516:3.516:3.516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT d[0] (3.516:3.516:3.516) (3.516:3.516:3.516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.837:1.837:1.837) (1.837:1.837:1.837))
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT ena (3.982:3.982:3.982) (3.982:3.982:3.982))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.095:5.095:5.095) (5.095:5.095:5.095))
        (PORT d[1] (3.16:3.16:3.16) (3.16:3.16:3.16))
        (PORT d[2] (5.542:5.542:5.542) (5.542:5.542:5.542))
        (PORT d[3] (3.181:3.181:3.181) (3.181:3.181:3.181))
        (PORT d[4] (3.439:3.439:3.439) (3.439:3.439:3.439))
        (PORT d[5] (2.349:2.349:2.349) (2.349:2.349:2.349))
        (PORT d[6] (4.71:4.71:4.71) (4.71:4.71:4.71))
        (PORT d[7] (3.141:3.141:3.141) (3.141:3.141:3.141))
        (PORT d[8] (3.613:3.613:3.613) (3.613:3.613:3.613))
        (PORT d[9] (2.326:2.326:2.326) (2.326:2.326:2.326))
        (PORT d[10] (5.925:5.925:5.925) (5.925:5.925:5.925))
        (PORT d[11] (3.446:3.446:3.446) (3.446:3.446:3.446))
        (PORT clk (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT ena (3.998:3.998:3.998) (3.998:3.998:3.998))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.65:3.65:3.65) (3.65:3.65:3.65))
        (PORT clk (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT ena (3.998:3.998:3.998) (3.998:3.998:3.998))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT d[0] (3.998:3.998:3.998) (3.998:3.998:3.998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.865:1.865:1.865) (1.865:1.865:1.865))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.865:1.865:1.865) (1.865:1.865:1.865))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.865:1.865:1.865) (1.865:1.865:1.865))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (3.861:3.861:3.861) (3.861:3.861:3.861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.469:2.469:2.469) (2.469:2.469:2.469))
        (PORT d[1] (3.346:3.346:3.346) (3.346:3.346:3.346))
        (PORT d[2] (4.308:4.308:4.308) (4.308:4.308:4.308))
        (PORT d[3] (2.721:2.721:2.721) (2.721:2.721:2.721))
        (PORT d[4] (3.307:3.307:3.307) (3.307:3.307:3.307))
        (PORT d[5] (3.525:3.525:3.525) (3.525:3.525:3.525))
        (PORT d[6] (4.369:4.369:4.369) (4.369:4.369:4.369))
        (PORT d[7] (3.218:3.218:3.218) (3.218:3.218:3.218))
        (PORT d[8] (3.079:3.079:3.079) (3.079:3.079:3.079))
        (PORT d[9] (3.502:3.502:3.502) (3.502:3.502:3.502))
        (PORT d[10] (3.633:3.633:3.633) (3.633:3.633:3.633))
        (PORT d[11] (3.52:3.52:3.52) (3.52:3.52:3.52))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (3.862:3.862:3.862) (3.862:3.862:3.862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT ena (3.862:3.862:3.862) (3.862:3.862:3.862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT d[0] (3.862:3.862:3.862) (3.862:3.862:3.862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.825:1.825:1.825))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.97:3.97:3.97) (3.97:3.97:3.97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.892:2.892:2.892) (2.892:2.892:2.892))
        (PORT d[1] (6.321:6.321:6.321) (6.321:6.321:6.321))
        (PORT d[2] (4.246:4.246:4.246) (4.246:4.246:4.246))
        (PORT d[3] (6.173:6.173:6.173) (6.173:6.173:6.173))
        (PORT d[4] (4.794:4.794:4.794) (4.794:4.794:4.794))
        (PORT d[5] (2.372:2.372:2.372) (2.372:2.372:2.372))
        (PORT d[6] (4.868:4.868:4.868) (4.868:4.868:4.868))
        (PORT d[7] (2.902:2.902:2.902) (2.902:2.902:2.902))
        (PORT d[8] (3.596:3.596:3.596) (3.596:3.596:3.596))
        (PORT d[9] (4.457:4.457:4.457) (4.457:4.457:4.457))
        (PORT d[10] (5.26:5.26:5.26) (5.26:5.26:5.26))
        (PORT d[11] (2.655:2.655:2.655) (2.655:2.655:2.655))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (3.986:3.986:3.986) (3.986:3.986:3.986))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.638:3.638:3.638) (3.638:3.638:3.638))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (3.986:3.986:3.986) (3.986:3.986:3.986))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT d[0] (3.986:3.986:3.986) (3.986:3.986:3.986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.599:1.599:1.599) (1.599:1.599:1.599))
        (PORT ena (3.53:3.53:3.53) (3.53:3.53:3.53))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.277:4.277:4.277) (4.277:4.277:4.277))
        (PORT d[1] (3.279:3.279:3.279) (3.279:3.279:3.279))
        (PORT d[2] (3.767:3.767:3.767) (3.767:3.767:3.767))
        (PORT d[3] (2.754:2.754:2.754) (2.754:2.754:2.754))
        (PORT d[4] (3.387:3.387:3.387) (3.387:3.387:3.387))
        (PORT d[5] (3.821:3.821:3.821) (3.821:3.821:3.821))
        (PORT d[6] (4.668:4.668:4.668) (4.668:4.668:4.668))
        (PORT d[7] (5.59:5.59:5.59) (5.59:5.59:5.59))
        (PORT d[8] (5.71:5.71:5.71) (5.71:5.71:5.71))
        (PORT d[9] (3.408:3.408:3.408) (3.408:3.408:3.408))
        (PORT d[10] (3.338:3.338:3.338) (3.338:3.338:3.338))
        (PORT d[11] (3.195:3.195:3.195) (3.195:3.195:3.195))
        (PORT clk (1.6:1.6:1.6) (1.6:1.6:1.6))
        (PORT ena (3.531:3.531:3.531) (3.531:3.531:3.531))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.6:1.6:1.6) (1.6:1.6:1.6))
        (PORT ena (3.531:3.531:3.531) (3.531:3.531:3.531))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.6:1.6:1.6) (1.6:1.6:1.6))
        (PORT d[0] (3.531:3.531:3.531) (3.531:3.531:3.531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.809:1.809:1.809) (1.809:1.809:1.809))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.809:1.809:1.809) (1.809:1.809:1.809))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.809:1.809:1.809) (1.809:1.809:1.809))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.799:1.799:1.799) (1.799:1.799:1.799))
        (PORT clk (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (3.432:3.432:3.432) (3.432:3.432:3.432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.224:3.224:3.224) (3.224:3.224:3.224))
        (PORT d[1] (6.344:6.344:6.344) (6.344:6.344:6.344))
        (PORT d[2] (4.558:4.558:4.558) (4.558:4.558:4.558))
        (PORT d[3] (6.506:6.506:6.506) (6.506:6.506:6.506))
        (PORT d[4] (3.29:3.29:3.29) (3.29:3.29:3.29))
        (PORT d[5] (2.701:2.701:2.701) (2.701:2.701:2.701))
        (PORT d[6] (5.199:5.199:5.199) (5.199:5.199:5.199))
        (PORT d[7] (3.244:3.244:3.244) (3.244:3.244:3.244))
        (PORT d[8] (3.916:3.916:3.916) (3.916:3.916:3.916))
        (PORT d[9] (4.286:4.286:4.286) (4.286:4.286:4.286))
        (PORT d[10] (5.578:5.578:5.578) (5.578:5.578:5.578))
        (PORT d[11] (2.349:2.349:2.349) (2.349:2.349:2.349))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.1:3.1:3.1) (3.1:3.1:3.1))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[0] (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (1.834:1.834:1.834) (1.834:1.834:1.834))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.328:1.328:1.328) (1.328:1.328:1.328))
        (PORT d[1] (1.326:1.326:1.326) (1.326:1.326:1.326))
        (PORT d[2] (2.355:2.355:2.355) (2.355:2.355:2.355))
        (PORT d[3] (1.316:1.316:1.316) (1.316:1.316:1.316))
        (PORT d[4] (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT d[5] (1.304:1.304:1.304) (1.304:1.304:1.304))
        (PORT d[6] (3.865:3.865:3.865) (3.865:3.865:3.865))
        (PORT d[7] (1.382:1.382:1.382) (1.382:1.382:1.382))
        (PORT d[8] (1.287:1.287:1.287) (1.287:1.287:1.287))
        (PORT d[9] (1.308:1.308:1.308) (1.308:1.308:1.308))
        (PORT d[10] (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT d[11] (1.305:1.305:1.305) (1.305:1.305:1.305))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (1.835:1.835:1.835) (1.835:1.835:1.835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (1.835:1.835:1.835) (1.835:1.835:1.835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT d[0] (1.835:1.835:1.835) (1.835:1.835:1.835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.508:1.508:1.508) (1.508:1.508:1.508))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (3.524:3.524:3.524) (3.524:3.524:3.524))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.794:4.794:4.794) (4.794:4.794:4.794))
        (PORT d[1] (2.766:2.766:2.766) (2.766:2.766:2.766))
        (PORT d[2] (3.158:3.158:3.158) (3.158:3.158:3.158))
        (PORT d[3] (1.98:1.98:1.98) (1.98:1.98:1.98))
        (PORT d[4] (3.509:3.509:3.509) (3.509:3.509:3.509))
        (PORT d[5] (2.231:2.231:2.231) (2.231:2.231:2.231))
        (PORT d[6] (2.193:2.193:2.193) (2.193:2.193:2.193))
        (PORT d[7] (3.194:3.194:3.194) (3.194:3.194:3.194))
        (PORT d[8] (1.591:1.591:1.591) (1.591:1.591:1.591))
        (PORT d[9] (3.479:3.479:3.479) (3.479:3.479:3.479))
        (PORT d[10] (1.911:1.911:1.911) (1.911:1.911:1.911))
        (PORT d[11] (4.042:4.042:4.042) (4.042:4.042:4.042))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.54:3.54:3.54) (3.54:3.54:3.54))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.192:3.192:3.192) (3.192:3.192:3.192))
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT ena (3.54:3.54:3.54) (3.54:3.54:3.54))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT d[0] (3.54:3.54:3.54) (3.54:3.54:3.54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.87:1.87:1.87) (1.87:1.87:1.87))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (3.575:3.575:3.575) (3.575:3.575:3.575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.33:1.33:1.33) (1.33:1.33:1.33))
        (PORT d[1] (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT d[2] (2.314:2.314:2.314) (2.314:2.314:2.314))
        (PORT d[3] (1.318:1.318:1.318) (1.318:1.318:1.318))
        (PORT d[4] (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT d[5] (1.29:1.29:1.29) (1.29:1.29:1.29))
        (PORT d[6] (1.313:1.313:1.313) (1.313:1.313:1.313))
        (PORT d[7] (1.364:1.364:1.364) (1.364:1.364:1.364))
        (PORT d[8] (1.293:1.293:1.293) (1.293:1.293:1.293))
        (PORT d[9] (1.285:1.285:1.285) (1.285:1.285:1.285))
        (PORT d[10] (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT d[11] (1.587:1.587:1.587) (1.587:1.587:1.587))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (3.576:3.576:3.576) (3.576:3.576:3.576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (3.576:3.576:3.576) (3.576:3.576:3.576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT d[0] (3.576:3.576:3.576) (3.576:3.576:3.576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.839:1.839:1.839))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.934:0.934:0.934) (0.934:0.934:0.934))
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT ena (3.498:3.498:3.498) (3.498:3.498:3.498))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.079:5.079:5.079) (5.079:5.079:5.079))
        (PORT d[1] (2.84:2.84:2.84) (2.84:2.84:2.84))
        (PORT d[2] (3.164:3.164:3.164) (3.164:3.164:3.164))
        (PORT d[3] (1.954:1.954:1.954) (1.954:1.954:1.954))
        (PORT d[4] (3.729:3.729:3.729) (3.729:3.729:3.729))
        (PORT d[5] (1.944:1.944:1.944) (1.944:1.944:1.944))
        (PORT d[6] (1.907:1.907:1.907) (1.907:1.907:1.907))
        (PORT d[7] (3.192:3.192:3.192) (3.192:3.192:3.192))
        (PORT d[8] (1.585:1.585:1.585) (1.585:1.585:1.585))
        (PORT d[9] (3.501:3.501:3.501) (3.501:3.501:3.501))
        (PORT d[10] (1.909:1.909:1.909) (1.909:1.909:1.909))
        (PORT d[11] (4.051:4.051:4.051) (4.051:4.051:4.051))
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT ena (3.514:3.514:3.514) (3.514:3.514:3.514))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.166:3.166:3.166) (3.166:3.166:3.166))
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT ena (3.514:3.514:3.514) (3.514:3.514:3.514))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT d[0] (3.514:3.514:3.514) (3.514:3.514:3.514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.866:1.866:1.866) (1.866:1.866:1.866))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.866:1.866:1.866) (1.866:1.866:1.866))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.866:1.866:1.866) (1.866:1.866:1.866))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (3.823:3.823:3.823) (3.823:3.823:3.823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.288:4.288:4.288) (4.288:4.288:4.288))
        (PORT d[1] (3.315:3.315:3.315) (3.315:3.315:3.315))
        (PORT d[2] (3.779:3.779:3.779) (3.779:3.779:3.779))
        (PORT d[3] (2.733:2.733:2.733) (2.733:2.733:2.733))
        (PORT d[4] (3.384:3.384:3.384) (3.384:3.384:3.384))
        (PORT d[5] (3.551:3.551:3.551) (3.551:3.551:3.551))
        (PORT d[6] (4.65:4.65:4.65) (4.65:4.65:4.65))
        (PORT d[7] (2.909:2.909:2.909) (2.909:2.909:2.909))
        (PORT d[8] (5.715:5.715:5.715) (5.715:5.715:5.715))
        (PORT d[9] (3.487:3.487:3.487) (3.487:3.487:3.487))
        (PORT d[10] (3.809:3.809:3.809) (3.809:3.809:3.809))
        (PORT d[11] (3.814:3.814:3.814) (3.814:3.814:3.814))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (3.824:3.824:3.824) (3.824:3.824:3.824))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (3.824:3.824:3.824) (3.824:3.824:3.824))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[0] (3.824:3.824:3.824) (3.824:3.824:3.824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.48:3.48:3.48) (3.48:3.48:3.48))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.203:3.203:3.203) (3.203:3.203:3.203))
        (PORT d[1] (6.341:6.341:6.341) (6.341:6.341:6.341))
        (PORT d[2] (4.551:4.551:4.551) (4.551:4.551:4.551))
        (PORT d[3] (6.487:6.487:6.487) (6.487:6.487:6.487))
        (PORT d[4] (4.569:4.569:4.569) (4.569:4.569:4.569))
        (PORT d[5] (2.68:2.68:2.68) (2.68:2.68:2.68))
        (PORT d[6] (4.889:4.889:4.889) (4.889:4.889:4.889))
        (PORT d[7] (3.226:3.226:3.226) (3.226:3.226:3.226))
        (PORT d[8] (3.606:3.606:3.606) (3.606:3.606:3.606))
        (PORT d[9] (4.263:4.263:4.263) (4.263:4.263:4.263))
        (PORT d[10] (5.55:5.55:5.55) (5.55:5.55:5.55))
        (PORT d[11] (2.343:2.343:2.343) (2.343:2.343:2.343))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.496:3.496:3.496) (3.496:3.496:3.496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.148:3.148:3.148) (3.148:3.148:3.148))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.496:3.496:3.496) (3.496:3.496:3.496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT d[0] (3.496:3.496:3.496) (3.496:3.496:3.496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (4.762:4.762:4.762) (4.762:4.762:4.762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.773:3.773:3.773) (3.773:3.773:3.773))
        (PORT d[1] (3.286:3.286:3.286) (3.286:3.286:3.286))
        (PORT d[2] (4.005:4.005:4.005) (4.005:4.005:4.005))
        (PORT d[3] (2.814:2.814:2.814) (2.814:2.814:2.814))
        (PORT d[4] (3.178:3.178:3.178) (3.178:3.178:3.178))
        (PORT d[5] (3.517:3.517:3.517) (3.517:3.517:3.517))
        (PORT d[6] (3.753:3.753:3.753) (3.753:3.753:3.753))
        (PORT d[7] (4.196:4.196:4.196) (4.196:4.196:4.196))
        (PORT d[8] (3.619:3.619:3.619) (3.619:3.619:3.619))
        (PORT d[9] (3.964:3.964:3.964) (3.964:3.964:3.964))
        (PORT d[10] (2.956:2.956:2.956) (2.956:2.956:2.956))
        (PORT d[11] (3.33:3.33:3.33) (3.33:3.33:3.33))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (4.763:4.763:4.763) (4.763:4.763:4.763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (4.763:4.763:4.763) (4.763:4.763:4.763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT d[0] (4.763:4.763:4.763) (4.763:4.763:4.763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (5.693:5.693:5.693) (5.693:5.693:5.693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.958:3.958:3.958) (3.958:3.958:3.958))
        (PORT d[1] (5.202:5.202:5.202) (5.202:5.202:5.202))
        (PORT d[2] (6.082:6.082:6.082) (6.082:6.082:6.082))
        (PORT d[3] (5.15:5.15:5.15) (5.15:5.15:5.15))
        (PORT d[4] (5.163:5.163:5.163) (5.163:5.163:5.163))
        (PORT d[5] (4.188:4.188:4.188) (4.188:4.188:4.188))
        (PORT d[6] (4.046:4.046:4.046) (4.046:4.046:4.046))
        (PORT d[7] (3.631:3.631:3.631) (3.631:3.631:3.631))
        (PORT d[8] (4.159:4.159:4.159) (4.159:4.159:4.159))
        (PORT d[9] (5.016:5.016:5.016) (5.016:5.016:5.016))
        (PORT d[10] (4.66:4.66:4.66) (4.66:4.66:4.66))
        (PORT d[11] (3.723:3.723:3.723) (3.723:3.723:3.723))
        (PORT clk (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT ena (5.709:5.709:5.709) (5.709:5.709:5.709))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.361:5.361:5.361) (5.361:5.361:5.361))
        (PORT clk (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT ena (5.709:5.709:5.709) (5.709:5.709:5.709))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT d[0] (5.709:5.709:5.709) (5.709:5.709:5.709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.868:1.868:1.868) (1.868:1.868:1.868))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.868:1.868:1.868) (1.868:1.868:1.868))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.868:1.868:1.868) (1.868:1.868:1.868))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (2.366:2.366:2.366) (2.366:2.366:2.366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.357:1.357:1.357) (1.357:1.357:1.357))
        (PORT d[1] (1.323:1.323:1.323) (1.323:1.323:1.323))
        (PORT d[2] (2.347:2.347:2.347) (2.347:2.347:2.347))
        (PORT d[3] (1.335:1.335:1.335) (1.335:1.335:1.335))
        (PORT d[4] (1.314:1.314:1.314) (1.314:1.314:1.314))
        (PORT d[5] (1.308:1.308:1.308) (1.308:1.308:1.308))
        (PORT d[6] (1.362:1.362:1.362) (1.362:1.362:1.362))
        (PORT d[7] (1.394:1.394:1.394) (1.394:1.394:1.394))
        (PORT d[8] (1.316:1.316:1.316) (1.316:1.316:1.316))
        (PORT d[9] (1.332:1.332:1.332) (1.332:1.332:1.332))
        (PORT d[10] (1.591:1.591:1.591) (1.591:1.591:1.591))
        (PORT d[11] (1.828:1.828:1.828) (1.828:1.828:1.828))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (2.367:2.367:2.367) (2.367:2.367:2.367))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (2.367:2.367:2.367) (2.367:2.367:2.367))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT d[0] (2.367:2.367:2.367) (2.367:2.367:2.367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.929:0.929:0.929) (0.929:0.929:0.929))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.525:3.525:3.525) (3.525:3.525:3.525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.777:4.777:4.777) (4.777:4.777:4.777))
        (PORT d[1] (2.53:2.53:2.53) (2.53:2.53:2.53))
        (PORT d[2] (2.621:2.621:2.621) (2.621:2.621:2.621))
        (PORT d[3] (2.267:2.267:2.267) (2.267:2.267:2.267))
        (PORT d[4] (3.525:3.525:3.525) (3.525:3.525:3.525))
        (PORT d[5] (2.235:2.235:2.235) (2.235:2.235:2.235))
        (PORT d[6] (2.209:2.209:2.209) (2.209:2.209:2.209))
        (PORT d[7] (3.198:3.198:3.198) (3.198:3.198:3.198))
        (PORT d[8] (1.598:1.598:1.598) (1.598:1.598:1.598))
        (PORT d[9] (3.462:3.462:3.462) (3.462:3.462:3.462))
        (PORT d[10] (1.908:1.908:1.908) (1.908:1.908:1.908))
        (PORT d[11] (3.746:3.746:3.746) (3.746:3.746:3.746))
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT ena (3.541:3.541:3.541) (3.541:3.541:3.541))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.193:3.193:3.193) (3.193:3.193:3.193))
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT ena (3.541:3.541:3.541) (3.541:3.541:3.541))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[0] (3.541:3.541:3.541) (3.541:3.541:3.541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (4.137:4.137:4.137) (4.137:4.137:4.137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.475:2.475:2.475) (2.475:2.475:2.475))
        (PORT d[1] (3.068:3.068:3.068) (3.068:3.068:3.068))
        (PORT d[2] (4.083:4.083:4.083) (4.083:4.083:4.083))
        (PORT d[3] (2.69:2.69:2.69) (2.69:2.69:2.69))
        (PORT d[4] (3.304:3.304:3.304) (3.304:3.304:3.304))
        (PORT d[5] (3.507:3.507:3.507) (3.507:3.507:3.507))
        (PORT d[6] (4.339:4.339:4.339) (4.339:4.339:4.339))
        (PORT d[7] (2.932:2.932:2.932) (2.932:2.932:2.932))
        (PORT d[8] (3.077:3.077:3.077) (3.077:3.077:3.077))
        (PORT d[9] (3.216:3.216:3.216) (3.216:3.216:3.216))
        (PORT d[10] (3.028:3.028:3.028) (3.028:3.028:3.028))
        (PORT d[11] (3.8:3.8:3.8) (3.8:3.8:3.8))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (4.138:4.138:4.138) (4.138:4.138:4.138))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (4.138:4.138:4.138) (4.138:4.138:4.138))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT d[0] (4.138:4.138:4.138) (4.138:4.138:4.138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.232:1.232:1.232) (1.232:1.232:1.232))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.95:3.95:3.95) (3.95:3.95:3.95))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.879:2.879:2.879) (2.879:2.879:2.879))
        (PORT d[1] (5.999:5.999:5.999) (5.999:5.999:5.999))
        (PORT d[2] (4.186:4.186:4.186) (4.186:4.186:4.186))
        (PORT d[3] (6.154:6.154:6.154) (6.154:6.154:6.154))
        (PORT d[4] (4.544:4.544:4.544) (4.544:4.544:4.544))
        (PORT d[5] (2.64:2.64:2.64) (2.64:2.64:2.64))
        (PORT d[6] (4.86:4.86:4.86) (4.86:4.86:4.86))
        (PORT d[7] (2.895:2.895:2.895) (2.895:2.895:2.895))
        (PORT d[8] (3.833:3.833:3.833) (3.833:3.833:3.833))
        (PORT d[9] (4.199:4.199:4.199) (4.199:4.199:4.199))
        (PORT d[10] (5.248:5.248:5.248) (5.248:5.248:5.248))
        (PORT d[11] (2.662:2.662:2.662) (2.662:2.662:2.662))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.966:3.966:3.966) (3.966:3.966:3.966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.618:3.618:3.618) (3.618:3.618:3.618))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.966:3.966:3.966) (3.966:3.966:3.966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT d[0] (3.966:3.966:3.966) (3.966:3.966:3.966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (5.079:5.079:5.079) (5.079:5.079:5.079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.728:3.728:3.728) (3.728:3.728:3.728))
        (PORT d[1] (3.593:3.593:3.593) (3.593:3.593:3.593))
        (PORT d[2] (4.045:4.045:4.045) (4.045:4.045:4.045))
        (PORT d[3] (2.81:2.81:2.81) (2.81:2.81:2.81))
        (PORT d[4] (2.867:2.867:2.867) (2.867:2.867:2.867))
        (PORT d[5] (3.618:3.618:3.618) (3.618:3.618:3.618))
        (PORT d[6] (4.303:4.303:4.303) (4.303:4.303:4.303))
        (PORT d[7] (3.884:3.884:3.884) (3.884:3.884:3.884))
        (PORT d[8] (3.596:3.596:3.596) (3.596:3.596:3.596))
        (PORT d[9] (4.556:4.556:4.556) (4.556:4.556:4.556))
        (PORT d[10] (3.002:3.002:3.002) (3.002:3.002:3.002))
        (PORT d[11] (3.895:3.895:3.895) (3.895:3.895:3.895))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (5.08:5.08:5.08) (5.08:5.08:5.08))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (5.08:5.08:5.08) (5.08:5.08:5.08))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT d[0] (5.08:5.08:5.08) (5.08:5.08:5.08))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.241:2.241:2.241) (2.241:2.241:2.241))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (5.67:5.67:5.67) (5.67:5.67:5.67))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.274:4.274:4.274) (4.274:4.274:4.274))
        (PORT d[1] (5.503:5.503:5.503) (5.503:5.503:5.503))
        (PORT d[2] (5.723:5.723:5.723) (5.723:5.723:5.723))
        (PORT d[3] (5.238:5.238:5.238) (5.238:5.238:5.238))
        (PORT d[4] (5.481:5.481:5.481) (5.481:5.481:5.481))
        (PORT d[5] (3.611:3.611:3.611) (3.611:3.611:3.611))
        (PORT d[6] (4.576:4.576:4.576) (4.576:4.576:4.576))
        (PORT d[7] (3.606:3.606:3.606) (3.606:3.606:3.606))
        (PORT d[8] (4.497:4.497:4.497) (4.497:4.497:4.497))
        (PORT d[9] (4.721:4.721:4.721) (4.721:4.721:4.721))
        (PORT d[10] (4.949:4.949:4.949) (4.949:4.949:4.949))
        (PORT d[11] (4.381:4.381:4.381) (4.381:4.381:4.381))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (5.686:5.686:5.686) (5.686:5.686:5.686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.338:5.338:5.338) (5.338:5.338:5.338))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (5.686:5.686:5.686) (5.686:5.686:5.686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT d[0] (5.686:5.686:5.686) (5.686:5.686:5.686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT ena (3.595:3.595:3.595) (3.595:3.595:3.595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.089:3.089:3.089) (3.089:3.089:3.089))
        (PORT d[1] (4.016:4.016:4.016) (4.016:4.016:4.016))
        (PORT d[2] (3.122:3.122:3.122) (3.122:3.122:3.122))
        (PORT d[3] (4.636:4.636:4.636) (4.636:4.636:4.636))
        (PORT d[4] (5.79:5.79:5.79) (5.79:5.79:5.79))
        (PORT d[5] (4.385:4.385:4.385) (4.385:4.385:4.385))
        (PORT d[6] (2.753:2.753:2.753) (2.753:2.753:2.753))
        (PORT d[7] (4.55:4.55:4.55) (4.55:4.55:4.55))
        (PORT d[8] (6.314:6.314:6.314) (6.314:6.314:6.314))
        (PORT d[9] (3.916:3.916:3.916) (3.916:3.916:3.916))
        (PORT d[10] (2.673:2.673:2.673) (2.673:2.673:2.673))
        (PORT d[11] (4.416:4.416:4.416) (4.416:4.416:4.416))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.596:3.596:3.596) (3.596:3.596:3.596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT ena (3.596:3.596:3.596) (3.596:3.596:3.596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT d[0] (3.596:3.596:3.596) (3.596:3.596:3.596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.821:1.821:1.821))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.838:1.838:1.838) (1.838:1.838:1.838))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.81:3.81:3.81) (3.81:3.81:3.81))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.731:4.731:4.731) (4.731:4.731:4.731))
        (PORT d[1] (5.414:5.414:5.414) (5.414:5.414:5.414))
        (PORT d[2] (4.915:4.915:4.915) (4.915:4.915:4.915))
        (PORT d[3] (2.79:2.79:2.79) (2.79:2.79:2.79))
        (PORT d[4] (2.6:2.6:2.6) (2.6:2.6:2.6))
        (PORT d[5] (3.196:3.196:3.196) (3.196:3.196:3.196))
        (PORT d[6] (3.842:3.842:3.842) (3.842:3.842:3.842))
        (PORT d[7] (6.176:6.176:6.176) (6.176:6.176:6.176))
        (PORT d[8] (4.273:4.273:4.273) (4.273:4.273:4.273))
        (PORT d[9] (3.55:3.55:3.55) (3.55:3.55:3.55))
        (PORT d[10] (5.882:5.882:5.882) (5.882:5.882:5.882))
        (PORT d[11] (4.451:4.451:4.451) (4.451:4.451:4.451))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.826:3.826:3.826) (3.826:3.826:3.826))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.478:3.478:3.478) (3.478:3.478:3.478))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.826:3.826:3.826) (3.826:3.826:3.826))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT d[0] (3.826:3.826:3.826) (3.826:3.826:3.826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.318:3.318:3.318) (3.318:3.318:3.318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.504:5.504:5.504) (5.504:5.504:5.504))
        (PORT d[1] (5:5:5) (5:5:5))
        (PORT d[2] (4.215:4.215:4.215) (4.215:4.215:4.215))
        (PORT d[3] (3.974:3.974:3.974) (3.974:3.974:3.974))
        (PORT d[4] (5.13:5.13:5.13) (5.13:5.13:5.13))
        (PORT d[5] (3.069:3.069:3.069) (3.069:3.069:3.069))
        (PORT d[6] (2.153:2.153:2.153) (2.153:2.153:2.153))
        (PORT d[7] (4.144:4.144:4.144) (4.144:4.144:4.144))
        (PORT d[8] (5.004:5.004:5.004) (5.004:5.004:5.004))
        (PORT d[9] (4.547:4.547:4.547) (4.547:4.547:4.547))
        (PORT d[10] (2.651:2.651:2.651) (2.651:2.651:2.651))
        (PORT d[11] (4.388:4.388:4.388) (4.388:4.388:4.388))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (3.319:3.319:3.319) (3.319:3.319:3.319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT ena (3.319:3.319:3.319) (3.319:3.319:3.319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT d[0] (3.319:3.319:3.319) (3.319:3.319:3.319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.689:1.689:1.689) (1.689:1.689:1.689))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.901:3.901:3.901) (3.901:3.901:3.901))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.565:4.565:4.565) (4.565:4.565:4.565))
        (PORT d[1] (4.749:4.749:4.749) (4.749:4.749:4.749))
        (PORT d[2] (4.885:4.885:4.885) (4.885:4.885:4.885))
        (PORT d[3] (3.616:3.616:3.616) (3.616:3.616:3.616))
        (PORT d[4] (5.624:5.624:5.624) (5.624:5.624:5.624))
        (PORT d[5] (3.84:3.84:3.84) (3.84:3.84:3.84))
        (PORT d[6] (3.188:3.188:3.188) (3.188:3.188:3.188))
        (PORT d[7] (5.54:5.54:5.54) (5.54:5.54:5.54))
        (PORT d[8] (6.144:6.144:6.144) (6.144:6.144:6.144))
        (PORT d[9] (3.242:3.242:3.242) (3.242:3.242:3.242))
        (PORT d[10] (5.395:5.395:5.395) (5.395:5.395:5.395))
        (PORT d[11] (3.774:3.774:3.774) (3.774:3.774:3.774))
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT ena (3.917:3.917:3.917) (3.917:3.917:3.917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.569:3.569:3.569) (3.569:3.569:3.569))
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT ena (3.917:3.917:3.917) (3.917:3.917:3.917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[0] (3.917:3.917:3.917) (3.917:3.917:3.917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.872:1.872:1.872) (1.872:1.872:1.872))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.592:1.592:1.592) (1.592:1.592:1.592))
        (PORT ena (3.239:3.239:3.239) (3.239:3.239:3.239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.266:4.266:4.266) (4.266:4.266:4.266))
        (PORT d[1] (2.958:2.958:2.958) (2.958:2.958:2.958))
        (PORT d[2] (3.988:3.988:3.988) (3.988:3.988:3.988))
        (PORT d[3] (2.748:2.748:2.748) (2.748:2.748:2.748))
        (PORT d[4] (3.389:3.389:3.389) (3.389:3.389:3.389))
        (PORT d[5] (4.409:4.409:4.409) (4.409:4.409:4.409))
        (PORT d[6] (4.766:4.766:4.766) (4.766:4.766:4.766))
        (PORT d[7] (5.574:5.574:5.574) (5.574:5.574:5.574))
        (PORT d[8] (5.69:5.69:5.69) (5.69:5.69:5.69))
        (PORT d[9] (3.202:3.202:3.202) (3.202:3.202:3.202))
        (PORT d[10] (3.508:3.508:3.508) (3.508:3.508:3.508))
        (PORT d[11] (3.478:3.478:3.478) (3.478:3.478:3.478))
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT ena (3.24:3.24:3.24) (3.24:3.24:3.24))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT ena (3.24:3.24:3.24) (3.24:3.24:3.24))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[0] (3.24:3.24:3.24) (3.24:3.24:3.24))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (3.49:3.49:3.49) (3.49:3.49:3.49))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.222:3.222:3.222) (3.222:3.222:3.222))
        (PORT d[1] (6.654:6.654:6.654) (6.654:6.654:6.654))
        (PORT d[2] (4.608:4.608:4.608) (4.608:4.608:4.608))
        (PORT d[3] (6.517:6.517:6.517) (6.517:6.517:6.517))
        (PORT d[4] (3.281:3.281:3.281) (3.281:3.281:3.281))
        (PORT d[5] (2.687:2.687:2.687) (2.687:2.687:2.687))
        (PORT d[6] (5.208:5.208:5.208) (5.208:5.208:5.208))
        (PORT d[7] (3.266:3.266:3.266) (3.266:3.266:3.266))
        (PORT d[8] (3.934:3.934:3.934) (3.934:3.934:3.934))
        (PORT d[9] (4.283:4.283:4.283) (4.283:4.283:4.283))
        (PORT d[10] (5.561:5.561:5.561) (5.561:5.561:5.561))
        (PORT d[11] (2.321:2.321:2.321) (2.321:2.321:2.321))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.506:3.506:3.506) (3.506:3.506:3.506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.158:3.158:3.158) (3.158:3.158:3.158))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.506:3.506:3.506) (3.506:3.506:3.506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT d[0] (3.506:3.506:3.506) (3.506:3.506:3.506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (4.811:4.811:4.811) (4.811:4.811:4.811))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.249:4.249:4.249) (4.249:4.249:4.249))
        (PORT d[1] (3.909:3.909:3.909) (3.909:3.909:3.909))
        (PORT d[2] (3.729:3.729:3.729) (3.729:3.729:3.729))
        (PORT d[3] (4.448:4.448:4.448) (4.448:4.448:4.448))
        (PORT d[4] (2.905:2.905:2.905) (2.905:2.905:2.905))
        (PORT d[5] (4.352:4.352:4.352) (4.352:4.352:4.352))
        (PORT d[6] (2.703:2.703:2.703) (2.703:2.703:2.703))
        (PORT d[7] (4.601:4.601:4.601) (4.601:4.601:4.601))
        (PORT d[8] (5.228:5.228:5.228) (5.228:5.228:5.228))
        (PORT d[9] (3.913:3.913:3.913) (3.913:3.913:3.913))
        (PORT d[10] (3.008:3.008:3.008) (3.008:3.008:3.008))
        (PORT d[11] (3.918:3.918:3.918) (3.918:3.918:3.918))
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT ena (4.812:4.812:4.812) (4.812:4.812:4.812))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT ena (4.812:4.812:4.812) (4.812:4.812:4.812))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT d[0] (4.812:4.812:4.812) (4.812:4.812:4.812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.849:1.849:1.849) (1.849:1.849:1.849))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.849:1.849:1.849) (1.849:1.849:1.849))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.849:1.849:1.849) (1.849:1.849:1.849))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.536:2.536:2.536) (2.536:2.536:2.536))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (4.886:4.886:4.886) (4.886:4.886:4.886))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.286:4.286:4.286) (4.286:4.286:4.286))
        (PORT d[1] (4.772:4.772:4.772) (4.772:4.772:4.772))
        (PORT d[2] (5.239:5.239:5.239) (5.239:5.239:5.239))
        (PORT d[3] (4.144:4.144:4.144) (4.144:4.144:4.144))
        (PORT d[4] (4.908:4.908:4.908) (4.908:4.908:4.908))
        (PORT d[5] (4.267:4.267:4.267) (4.267:4.267:4.267))
        (PORT d[6] (3.613:3.613:3.613) (3.613:3.613:3.613))
        (PORT d[7] (4.58:4.58:4.58) (4.58:4.58:4.58))
        (PORT d[8] (4.876:4.876:4.876) (4.876:4.876:4.876))
        (PORT d[9] (4.485:4.485:4.485) (4.485:4.485:4.485))
        (PORT d[10] (4.861:4.861:4.861) (4.861:4.861:4.861))
        (PORT d[11] (4.297:4.297:4.297) (4.297:4.297:4.297))
        (PORT clk (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT ena (4.902:4.902:4.902) (4.902:4.902:4.902))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.554:4.554:4.554) (4.554:4.554:4.554))
        (PORT clk (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT ena (4.902:4.902:4.902) (4.902:4.902:4.902))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT d[0] (4.902:4.902:4.902) (4.902:4.902:4.902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.876:1.876:1.876) (1.876:1.876:1.876))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.876:1.876:1.876) (1.876:1.876:1.876))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.876:1.876:1.876) (1.876:1.876:1.876))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.606:3.606:3.606) (3.606:3.606:3.606))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.09:3.09:3.09) (3.09:3.09:3.09))
        (PORT d[1] (4.023:4.023:4.023) (4.023:4.023:4.023))
        (PORT d[2] (3.442:3.442:3.442) (3.442:3.442:3.442))
        (PORT d[3] (4.635:4.635:4.635) (4.635:4.635:4.635))
        (PORT d[4] (5.81:5.81:5.81) (5.81:5.81:5.81))
        (PORT d[5] (3.67:3.67:3.67) (3.67:3.67:3.67))
        (PORT d[6] (2.401:2.401:2.401) (2.401:2.401:2.401))
        (PORT d[7] (4.535:4.535:4.535) (4.535:4.535:4.535))
        (PORT d[8] (6.317:6.317:6.317) (6.317:6.317:6.317))
        (PORT d[9] (3.919:3.919:3.919) (3.919:3.919:3.919))
        (PORT d[10] (2.372:2.372:2.372) (2.372:2.372:2.372))
        (PORT d[11] (4.419:4.419:4.419) (4.419:4.419:4.419))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.607:3.607:3.607) (3.607:3.607:3.607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.607:3.607:3.607) (3.607:3.607:3.607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT d[0] (3.607:3.607:3.607) (3.607:3.607:3.607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.486:1.486:1.486) (1.486:1.486:1.486))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (3.793:3.793:3.793) (3.793:3.793:3.793))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.934:4.934:4.934) (4.934:4.934:4.934))
        (PORT d[1] (5.384:5.384:5.384) (5.384:5.384:5.384))
        (PORT d[2] (4.882:4.882:4.882) (4.882:4.882:4.882))
        (PORT d[3] (2.839:2.839:2.839) (2.839:2.839:2.839))
        (PORT d[4] (5.977:5.977:5.977) (5.977:5.977:5.977))
        (PORT d[5] (2.606:2.606:2.606) (2.606:2.606:2.606))
        (PORT d[6] (3.826:3.826:3.826) (3.826:3.826:3.826))
        (PORT d[7] (6.17:6.17:6.17) (6.17:6.17:6.17))
        (PORT d[8] (6.512:6.512:6.512) (6.512:6.512:6.512))
        (PORT d[9] (3.257:3.257:3.257) (3.257:3.257:3.257))
        (PORT d[10] (5.851:5.851:5.851) (5.851:5.851:5.851))
        (PORT d[11] (4.44:4.44:4.44) (4.44:4.44:4.44))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (3.809:3.809:3.809) (3.809:3.809:3.809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.461:3.461:3.461) (3.461:3.461:3.461))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (3.809:3.809:3.809) (3.809:3.809:3.809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT d[0] (3.809:3.809:3.809) (3.809:3.809:3.809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.63:1.63:1.63) (1.63:1.63:1.63))
        (PORT ena (4.835:4.835:4.835) (4.835:4.835:4.835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.563:4.563:4.563) (4.563:4.563:4.563))
        (PORT d[1] (4.204:4.204:4.204) (4.204:4.204:4.204))
        (PORT d[2] (4.03:4.03:4.03) (4.03:4.03:4.03))
        (PORT d[3] (4.763:4.763:4.763) (4.763:4.763:4.763))
        (PORT d[4] (2.839:2.839:2.839) (2.839:2.839:2.839))
        (PORT d[5] (4.652:4.652:4.652) (4.652:4.652:4.652))
        (PORT d[6] (2.722:2.722:2.722) (2.722:2.722:2.722))
        (PORT d[7] (4.892:4.892:4.892) (4.892:4.892:4.892))
        (PORT d[8] (5.513:5.513:5.513) (5.513:5.513:5.513))
        (PORT d[9] (3.93:3.93:3.93) (3.93:3.93:3.93))
        (PORT d[10] (3.013:3.013:3.013) (3.013:3.013:3.013))
        (PORT d[11] (4.126:4.126:4.126) (4.126:4.126:4.126))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (4.836:4.836:4.836) (4.836:4.836:4.836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (4.836:4.836:4.836) (4.836:4.836:4.836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT d[0] (4.836:4.836:4.836) (4.836:4.836:4.836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.928:2.928:2.928) (2.928:2.928:2.928))
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT ena (4.953:4.953:4.953) (4.953:4.953:4.953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.56:4.56:4.56) (4.56:4.56:4.56))
        (PORT d[1] (4.827:4.827:4.827) (4.827:4.827:4.827))
        (PORT d[2] (5.58:5.58:5.58) (5.58:5.58:5.58))
        (PORT d[3] (4.461:4.461:4.461) (4.461:4.461:4.461))
        (PORT d[4] (5.187:5.187:5.187) (5.187:5.187:5.187))
        (PORT d[5] (4.217:4.217:4.217) (4.217:4.217:4.217))
        (PORT d[6] (3.639:3.639:3.639) (3.639:3.639:3.639))
        (PORT d[7] (4.582:4.582:4.582) (4.582:4.582:4.582))
        (PORT d[8] (4.902:4.902:4.902) (4.902:4.902:4.902))
        (PORT d[9] (4.411:4.411:4.411) (4.411:4.411:4.411))
        (PORT d[10] (4.889:4.889:4.889) (4.889:4.889:4.889))
        (PORT d[11] (4.317:4.317:4.317) (4.317:4.317:4.317))
        (PORT clk (1.658:1.658:1.658) (1.658:1.658:1.658))
        (PORT ena (4.969:4.969:4.969) (4.969:4.969:4.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.621:4.621:4.621) (4.621:4.621:4.621))
        (PORT clk (1.658:1.658:1.658) (1.658:1.658:1.658))
        (PORT ena (4.969:4.969:4.969) (4.969:4.969:4.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.658:1.658:1.658) (1.658:1.658:1.658))
        (PORT d[0] (4.969:4.969:4.969) (4.969:4.969:4.969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.867:1.867:1.867) (1.867:1.867:1.867))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.867:1.867:1.867) (1.867:1.867:1.867))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.867:1.867:1.867) (1.867:1.867:1.867))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (3.447:3.447:3.447) (3.447:3.447:3.447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.831:5.831:5.831) (5.831:5.831:5.831))
        (PORT d[1] (4.352:4.352:4.352) (4.352:4.352:4.352))
        (PORT d[2] (3.79:3.79:3.79) (3.79:3.79:3.79))
        (PORT d[3] (4.298:4.298:4.298) (4.298:4.298:4.298))
        (PORT d[4] (5.063:5.063:5.063) (5.063:5.063:5.063))
        (PORT d[5] (3.371:3.371:3.371) (3.371:3.371:3.371))
        (PORT d[6] (2.712:2.712:2.712) (2.712:2.712:2.712))
        (PORT d[7] (4.191:4.191:4.191) (4.191:4.191:4.191))
        (PORT d[8] (4.859:4.859:4.859) (4.859:4.859:4.859))
        (PORT d[9] (4.249:4.249:4.249) (4.249:4.249:4.249))
        (PORT d[10] (2.264:2.264:2.264) (2.264:2.264:2.264))
        (PORT d[11] (4.437:4.437:4.437) (4.437:4.437:4.437))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[0] (3.448:3.448:3.448) (3.448:3.448:3.448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.385:1.385:1.385) (1.385:1.385:1.385))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (3.584:3.584:3.584) (3.584:3.584:3.584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.61:4.61:4.61) (4.61:4.61:4.61))
        (PORT d[1] (5.058:5.058:5.058) (5.058:5.058:5.058))
        (PORT d[2] (4.535:4.535:4.535) (4.535:4.535:4.535))
        (PORT d[3] (3.659:3.659:3.659) (3.659:3.659:3.659))
        (PORT d[4] (5.655:5.655:5.655) (5.655:5.655:5.655))
        (PORT d[5] (3.625:3.625:3.625) (3.625:3.625:3.625))
        (PORT d[6] (3.739:3.739:3.739) (3.739:3.739:3.739))
        (PORT d[7] (5.867:5.867:5.867) (5.867:5.867:5.867))
        (PORT d[8] (6.172:6.172:6.172) (6.172:6.172:6.172))
        (PORT d[9] (3.168:3.168:3.168) (3.168:3.168:3.168))
        (PORT d[10] (5.411:5.411:5.411) (5.411:5.411:5.411))
        (PORT d[11] (4.105:4.105:4.105) (4.105:4.105:4.105))
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT ena (3.6:3.6:3.6) (3.6:3.6:3.6))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.252:3.252:3.252) (3.252:3.252:3.252))
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT ena (3.6:3.6:3.6) (3.6:3.6:3.6))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT d[0] (3.6:3.6:3.6) (3.6:3.6:3.6))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (2.913:2.913:2.913) (2.913:2.913:2.913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.838:5.838:5.838) (5.838:5.838:5.838))
        (PORT d[1] (4.354:4.354:4.354) (4.354:4.354:4.354))
        (PORT d[2] (3.465:3.465:3.465) (3.465:3.465:3.465))
        (PORT d[3] (4.923:4.923:4.923) (4.923:4.923:4.923))
        (PORT d[4] (4.808:4.808:4.808) (4.808:4.808:4.808))
        (PORT d[5] (3.377:3.377:3.377) (3.377:3.377:3.377))
        (PORT d[6] (2.986:2.986:2.986) (2.986:2.986:2.986))
        (PORT d[7] (4.505:4.505:4.505) (4.505:4.505:4.505))
        (PORT d[8] (5.335:5.335:5.335) (5.335:5.335:5.335))
        (PORT d[9] (4.224:4.224:4.224) (4.224:4.224:4.224))
        (PORT d[10] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[11] (4.407:4.407:4.407) (4.407:4.407:4.407))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (2.914:2.914:2.914) (2.914:2.914:2.914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (2.914:2.914:2.914) (2.914:2.914:2.914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT d[0] (2.914:2.914:2.914) (2.914:2.914:2.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.83:1.83:1.83))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.384:1.384:1.384) (1.384:1.384:1.384))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (3.554:3.554:3.554) (3.554:3.554:3.554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.915:4.915:4.915) (4.915:4.915:4.915))
        (PORT d[1] (5.331:5.331:5.331) (5.331:5.331:5.331))
        (PORT d[2] (4.834:4.834:4.834) (4.834:4.834:4.834))
        (PORT d[3] (2.876:2.876:2.876) (2.876:2.876:2.876))
        (PORT d[4] (5.959:5.959:5.959) (5.959:5.959:5.959))
        (PORT d[5] (2.908:2.908:2.908) (2.908:2.908:2.908))
        (PORT d[6] (3.511:3.511:3.511) (3.511:3.511:3.511))
        (PORT d[7] (5.876:5.876:5.876) (5.876:5.876:5.876))
        (PORT d[8] (6.495:6.495:6.495) (6.495:6.495:6.495))
        (PORT d[9] (3.229:3.229:3.229) (3.229:3.229:3.229))
        (PORT d[10] (5.74:5.74:5.74) (5.74:5.74:5.74))
        (PORT d[11] (4.133:4.133:4.133) (4.133:4.133:4.133))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (3.57:3.57:3.57) (3.57:3.57:3.57))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.222:3.222:3.222) (3.222:3.222:3.222))
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT ena (3.57:3.57:3.57) (3.57:3.57:3.57))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT d[0] (3.57:3.57:3.57) (3.57:3.57:3.57))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.857:1.857:1.857) (1.857:1.857:1.857))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (3.536:3.536:3.536) (3.536:3.536:3.536))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.19:5.19:5.19) (5.19:5.19:5.19))
        (PORT d[1] (4.432:4.432:4.432) (4.432:4.432:4.432))
        (PORT d[2] (4.204:4.204:4.204) (4.204:4.204:4.204))
        (PORT d[3] (4.269:4.269:4.269) (4.269:4.269:4.269))
        (PORT d[4] (3.716:3.716:3.716) (3.716:3.716:3.716))
        (PORT d[5] (2.748:2.748:2.748) (2.748:2.748:2.748))
        (PORT d[6] (1.938:1.938:1.938) (1.938:1.938:1.938))
        (PORT d[7] (4.394:4.394:4.394) (4.394:4.394:4.394))
        (PORT d[8] (4.514:4.514:4.514) (4.514:4.514:4.514))
        (PORT d[9] (4.579:4.579:4.579) (4.579:4.579:4.579))
        (PORT d[10] (2.666:2.666:2.666) (2.666:2.666:2.666))
        (PORT d[11] (4.353:4.353:4.353) (4.353:4.353:4.353))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (3.537:3.537:3.537) (3.537:3.537:3.537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (3.537:3.537:3.537) (3.537:3.537:3.537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT d[0] (3.537:3.537:3.537) (3.537:3.537:3.537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT clk (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT ena (3.944:3.944:3.944) (3.944:3.944:3.944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.52:4.52:4.52) (4.52:4.52:4.52))
        (PORT d[1] (4.416:4.416:4.416) (4.416:4.416:4.416))
        (PORT d[2] (4.552:4.552:4.552) (4.552:4.552:4.552))
        (PORT d[3] (3.626:3.626:3.626) (3.626:3.626:3.626))
        (PORT d[4] (5.288:5.288:5.288) (5.288:5.288:5.288))
        (PORT d[5] (3.559:3.559:3.559) (3.559:3.559:3.559))
        (PORT d[6] (3.375:3.375:3.375) (3.375:3.375:3.375))
        (PORT d[7] (5.233:5.233:5.233) (5.233:5.233:5.233))
        (PORT d[8] (5.817:5.817:5.817) (5.817:5.817:5.817))
        (PORT d[9] (3.282:3.282:3.282) (3.282:3.282:3.282))
        (PORT d[10] (5.389:5.389:5.389) (5.389:5.389:5.389))
        (PORT d[11] (3.756:3.756:3.756) (3.756:3.756:3.756))
        (PORT clk (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT ena (3.96:3.96:3.96) (3.96:3.96:3.96))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.612:3.612:3.612) (3.612:3.612:3.612))
        (PORT clk (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT ena (3.96:3.96:3.96) (3.96:3.96:3.96))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT d[0] (3.96:3.96:3.96) (3.96:3.96:3.96))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.865:1.865:1.865) (1.865:1.865:1.865))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.865:1.865:1.865) (1.865:1.865:1.865))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.865:1.865:1.865) (1.865:1.865:1.865))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (4.548:4.548:4.548) (4.548:4.548:4.548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.668:3.668:3.668) (3.668:3.668:3.668))
        (PORT d[1] (3.569:3.569:3.569) (3.569:3.569:3.569))
        (PORT d[2] (3.789:3.789:3.789) (3.789:3.789:3.789))
        (PORT d[3] (4.111:4.111:4.111) (4.111:4.111:4.111))
        (PORT d[4] (3.155:3.155:3.155) (3.155:3.155:3.155))
        (PORT d[5] (4.032:4.032:4.032) (4.032:4.032:4.032))
        (PORT d[6] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[7] (4.52:4.52:4.52) (4.52:4.52:4.52))
        (PORT d[8] (4.904:4.904:4.904) (4.904:4.904:4.904))
        (PORT d[9] (3.611:3.611:3.611) (3.611:3.611:3.611))
        (PORT d[10] (3.027:3.027:3.027) (3.027:3.027:3.027))
        (PORT d[11] (4.203:4.203:4.203) (4.203:4.203:4.203))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (4.549:4.549:4.549) (4.549:4.549:4.549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (4.549:4.549:4.549) (4.549:4.549:4.549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT d[0] (4.549:4.549:4.549) (4.549:4.549:4.549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.743:2.743:2.743) (2.743:2.743:2.743))
        (PORT clk (1.658:1.658:1.658) (1.658:1.658:1.658))
        (PORT ena (4.947:4.947:4.947) (4.947:4.947:4.947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.965:3.965:3.965) (3.965:3.965:3.965))
        (PORT d[1] (4.207:4.207:4.207) (4.207:4.207:4.207))
        (PORT d[2] (5.159:5.159:5.159) (5.159:5.159:5.159))
        (PORT d[3] (3.801:3.801:3.801) (3.801:3.801:3.801))
        (PORT d[4] (4.934:4.934:4.934) (4.934:4.934:4.934))
        (PORT d[5] (4.301:4.301:4.301) (4.301:4.301:4.301))
        (PORT d[6] (3.536:3.536:3.536) (3.536:3.536:3.536))
        (PORT d[7] (4.623:4.623:4.623) (4.623:4.623:4.623))
        (PORT d[8] (4.799:4.799:4.799) (4.799:4.799:4.799))
        (PORT d[9] (4.729:4.729:4.729) (4.729:4.729:4.729))
        (PORT d[10] (4.829:4.829:4.829) (4.829:4.829:4.829))
        (PORT d[11] (4.135:4.135:4.135) (4.135:4.135:4.135))
        (PORT clk (1.674:1.674:1.674) (1.674:1.674:1.674))
        (PORT ena (4.963:4.963:4.963) (4.963:4.963:4.963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.615:4.615:4.615) (4.615:4.615:4.615))
        (PORT clk (1.674:1.674:1.674) (1.674:1.674:1.674))
        (PORT ena (4.963:4.963:4.963) (4.963:4.963:4.963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.674:1.674:1.674) (1.674:1.674:1.674))
        (PORT d[0] (4.963:4.963:4.963) (4.963:4.963:4.963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.883:1.883:1.883) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.883:1.883:1.883) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.883:1.883:1.883) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (4.846:4.846:4.846) (4.846:4.846:4.846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.573:4.573:4.573) (4.573:4.573:4.573))
        (PORT d[1] (4.232:4.232:4.232) (4.232:4.232:4.232))
        (PORT d[2] (4.039:4.039:4.039) (4.039:4.039:4.039))
        (PORT d[3] (4.782:4.782:4.782) (4.782:4.782:4.782))
        (PORT d[4] (3.133:3.133:3.133) (3.133:3.133:3.133))
        (PORT d[5] (4.654:4.654:4.654) (4.654:4.654:4.654))
        (PORT d[6] (2.727:2.727:2.727) (2.727:2.727:2.727))
        (PORT d[7] (4.897:4.897:4.897) (4.897:4.897:4.897))
        (PORT d[8] (5.263:5.263:5.263) (5.263:5.263:5.263))
        (PORT d[9] (3.571:3.571:3.571) (3.571:3.571:3.571))
        (PORT d[10] (3.328:3.328:3.328) (3.328:3.328:3.328))
        (PORT d[11] (4.046:4.046:4.046) (4.046:4.046:4.046))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (4.847:4.847:4.847) (4.847:4.847:4.847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (4.847:4.847:4.847) (4.847:4.847:4.847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[0] (4.847:4.847:4.847) (4.847:4.847:4.847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.71:1.71:1.71) (1.71:1.71:1.71))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (5.204:5.204:5.204) (5.204:5.204:5.204))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.577:4.577:4.577) (4.577:4.577:4.577))
        (PORT d[1] (4.779:4.779:4.779) (4.779:4.779:4.779))
        (PORT d[2] (5.597:5.597:5.597) (5.597:5.597:5.597))
        (PORT d[3] (4.479:4.479:4.479) (4.479:4.479:4.479))
        (PORT d[4] (4.666:4.666:4.666) (4.666:4.666:4.666))
        (PORT d[5] (4.25:4.25:4.25) (4.25:4.25:4.25))
        (PORT d[6] (3.637:3.637:3.637) (3.637:3.637:3.637))
        (PORT d[7] (4.598:4.598:4.598) (4.598:4.598:4.598))
        (PORT d[8] (5.189:5.189:5.189) (5.189:5.189:5.189))
        (PORT d[9] (4.795:4.795:4.795) (4.795:4.795:4.795))
        (PORT d[10] (4.894:4.894:4.894) (4.894:4.894:4.894))
        (PORT d[11] (4.322:4.322:4.322) (4.322:4.322:4.322))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (5.22:5.22:5.22) (5.22:5.22:5.22))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.872:4.872:4.872) (4.872:4.872:4.872))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (5.22:5.22:5.22) (5.22:5.22:5.22))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT d[0] (5.22:5.22:5.22) (5.22:5.22:5.22))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (5.352:5.352:5.352) (5.352:5.352:5.352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.538:2.538:2.538) (2.538:2.538:2.538))
        (PORT d[1] (3.476:3.476:3.476) (3.476:3.476:3.476))
        (PORT d[2] (4.343:4.343:4.343) (4.343:4.343:4.343))
        (PORT d[3] (3.699:3.699:3.699) (3.699:3.699:3.699))
        (PORT d[4] (2.806:2.806:2.806) (2.806:2.806:2.806))
        (PORT d[5] (3.904:3.904:3.904) (3.904:3.904:3.904))
        (PORT d[6] (3.308:3.308:3.308) (3.308:3.308:3.308))
        (PORT d[7] (4.448:4.448:4.448) (4.448:4.448:4.448))
        (PORT d[8] (5.383:5.383:5.383) (5.383:5.383:5.383))
        (PORT d[9] (2.821:2.821:2.821) (2.821:2.821:2.821))
        (PORT d[10] (2.89:2.89:2.89) (2.89:2.89:2.89))
        (PORT d[11] (3.411:3.411:3.411) (3.411:3.411:3.411))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (5.353:5.353:5.353) (5.353:5.353:5.353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (5.353:5.353:5.353) (5.353:5.353:5.353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT d[0] (5.353:5.353:5.353) (5.353:5.353:5.353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.842:1.842:1.842))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.233:1.233:1.233) (1.233:1.233:1.233))
        (PORT clk (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT ena (5.353:5.353:5.353) (5.353:5.353:5.353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.008:4.008:4.008) (4.008:4.008:4.008))
        (PORT d[1] (3.135:3.135:3.135) (3.135:3.135:3.135))
        (PORT d[2] (5.217:5.217:5.217) (5.217:5.217:5.217))
        (PORT d[3] (4.27:4.27:4.27) (4.27:4.27:4.27))
        (PORT d[4] (4.029:4.029:4.029) (4.029:4.029:4.029))
        (PORT d[5] (3.488:3.488:3.488) (3.488:3.488:3.488))
        (PORT d[6] (4.162:4.162:4.162) (4.162:4.162:4.162))
        (PORT d[7] (3.855:3.855:3.855) (3.855:3.855:3.855))
        (PORT d[8] (4.688:4.688:4.688) (4.688:4.688:4.688))
        (PORT d[9] (3.999:3.999:3.999) (3.999:3.999:3.999))
        (PORT d[10] (4.699:4.699:4.699) (4.699:4.699:4.699))
        (PORT d[11] (4.305:4.305:4.305) (4.305:4.305:4.305))
        (PORT clk (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT ena (5.369:5.369:5.369) (5.369:5.369:5.369))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.021:5.021:5.021) (5.021:5.021:5.021))
        (PORT clk (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT ena (5.369:5.369:5.369) (5.369:5.369:5.369))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT d[0] (5.369:5.369:5.369) (5.369:5.369:5.369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.869:1.869:1.869) (1.869:1.869:1.869))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.869:1.869:1.869) (1.869:1.869:1.869))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.869:1.869:1.869) (1.869:1.869:1.869))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT ena (4.516:4.516:4.516) (4.516:4.516:4.516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.218:4.218:4.218) (4.218:4.218:4.218))
        (PORT d[1] (3.889:3.889:3.889) (3.889:3.889:3.889))
        (PORT d[2] (4:4:4) (4:4:4))
        (PORT d[3] (4.442:4.442:4.442) (4.442:4.442:4.442))
        (PORT d[4] (2.915:2.915:2.915) (2.915:2.915:2.915))
        (PORT d[5] (4.595:4.595:4.595) (4.595:4.595:4.595))
        (PORT d[6] (2.382:2.382:2.382) (2.382:2.382:2.382))
        (PORT d[7] (4.824:4.824:4.824) (4.824:4.824:4.824))
        (PORT d[8] (4.961:4.961:4.961) (4.961:4.961:4.961))
        (PORT d[9] (3.895:3.895:3.895) (3.895:3.895:3.895))
        (PORT d[10] (3.002:3.002:3.002) (3.002:3.002:3.002))
        (PORT d[11] (4.21:4.21:4.21) (4.21:4.21:4.21))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (4.517:4.517:4.517) (4.517:4.517:4.517))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (4.517:4.517:4.517) (4.517:4.517:4.517))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT d[0] (4.517:4.517:4.517) (4.517:4.517:4.517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.852:1.852:1.852) (1.852:1.852:1.852))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.93:1.93:1.93) (1.93:1.93:1.93))
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT ena (4.917:4.917:4.917) (4.917:4.917:4.917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.69:3.69:3.69) (3.69:3.69:3.69))
        (PORT d[1] (4.221:4.221:4.221) (4.221:4.221:4.221))
        (PORT d[2] (4.911:4.911:4.911) (4.911:4.911:4.911))
        (PORT d[3] (4.131:4.131:4.131) (4.131:4.131:4.131))
        (PORT d[4] (4.923:4.923:4.923) (4.923:4.923:4.923))
        (PORT d[5] (4.285:4.285:4.285) (4.285:4.285:4.285))
        (PORT d[6] (3.615:3.615:3.615) (3.615:3.615:3.615))
        (PORT d[7] (4.863:4.863:4.863) (4.863:4.863:4.863))
        (PORT d[8] (4.868:4.868:4.868) (4.868:4.868:4.868))
        (PORT d[9] (4.488:4.488:4.488) (4.488:4.488:4.488))
        (PORT d[10] (4.812:4.812:4.812) (4.812:4.812:4.812))
        (PORT d[11] (3.999:3.999:3.999) (3.999:3.999:3.999))
        (PORT clk (1.67:1.67:1.67) (1.67:1.67:1.67))
        (PORT ena (4.933:4.933:4.933) (4.933:4.933:4.933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.585:4.585:4.585) (4.585:4.585:4.585))
        (PORT clk (1.67:1.67:1.67) (1.67:1.67:1.67))
        (PORT ena (4.933:4.933:4.933) (4.933:4.933:4.933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.67:1.67:1.67) (1.67:1.67:1.67))
        (PORT d[0] (4.933:4.933:4.933) (4.933:4.933:4.933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.879:1.879:1.879) (1.879:1.879:1.879))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.879:1.879:1.879) (1.879:1.879:1.879))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.879:1.879:1.879) (1.879:1.879:1.879))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (3.174:3.174:3.174) (3.174:3.174:3.174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.806:5.806:5.806) (5.806:5.806:5.806))
        (PORT d[1] (4.996:4.996:4.996) (4.996:4.996:4.996))
        (PORT d[2] (3.815:3.815:3.815) (3.815:3.815:3.815))
        (PORT d[3] (4.282:4.282:4.282) (4.282:4.282:4.282))
        (PORT d[4] (5.096:5.096:5.096) (5.096:5.096:5.096))
        (PORT d[5] (3.942:3.942:3.942) (3.942:3.942:3.942))
        (PORT d[6] (1.899:1.899:1.899) (1.899:1.899:1.899))
        (PORT d[7] (4.179:4.179:4.179) (4.179:4.179:4.179))
        (PORT d[8] (4.819:4.819:4.819) (4.819:4.819:4.819))
        (PORT d[9] (4.237:4.237:4.237) (4.237:4.237:4.237))
        (PORT d[10] (2.356:2.356:2.356) (2.356:2.356:2.356))
        (PORT d[11] (4.408:4.408:4.408) (4.408:4.408:4.408))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (3.175:3.175:3.175) (3.175:3.175:3.175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (3.175:3.175:3.175) (3.175:3.175:3.175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT d[0] (3.175:3.175:3.175) (3.175:3.175:3.175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.39:1.39:1.39) (1.39:1.39:1.39))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.607:3.607:3.607) (3.607:3.607:3.607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.616:4.616:4.616) (4.616:4.616:4.616))
        (PORT d[1] (5.02:5.02:5.02) (5.02:5.02:5.02))
        (PORT d[2] (4.894:4.894:4.894) (4.894:4.894:4.894))
        (PORT d[3] (3.64:3.64:3.64) (3.64:3.64:3.64))
        (PORT d[4] (5.638:5.638:5.638) (5.638:5.638:5.638))
        (PORT d[5] (3.628:3.628:3.628) (3.628:3.628:3.628))
        (PORT d[6] (3.482:3.482:3.482) (3.482:3.482:3.482))
        (PORT d[7] (5.551:5.551:5.551) (5.551:5.551:5.551))
        (PORT d[8] (6.164:6.164:6.164) (6.164:6.164:6.164))
        (PORT d[9] (3.174:3.174:3.174) (3.174:3.174:3.174))
        (PORT d[10] (5.426:5.426:5.426) (5.426:5.426:5.426))
        (PORT d[11] (4.1:4.1:4.1) (4.1:4.1:4.1))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (3.623:3.623:3.623) (3.623:3.623:3.623))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.275:3.275:3.275) (3.275:3.275:3.275))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (3.623:3.623:3.623) (3.623:3.623:3.623))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT d[0] (3.623:3.623:3.623) (3.623:3.623:3.623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (5.072:5.072:5.072) (5.072:5.072:5.072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.203:4.203:4.203) (4.203:4.203:4.203))
        (PORT d[1] (3.88:3.88:3.88) (3.88:3.88:3.88))
        (PORT d[2] (3.779:3.779:3.779) (3.779:3.779:3.779))
        (PORT d[3] (4.43:4.43:4.43) (4.43:4.43:4.43))
        (PORT d[4] (2.922:2.922:2.922) (2.922:2.922:2.922))
        (PORT d[5] (4.634:4.634:4.634) (4.634:4.634:4.634))
        (PORT d[6] (2.671:2.671:2.671) (2.671:2.671:2.671))
        (PORT d[7] (4.561:4.561:4.561) (4.561:4.561:4.561))
        (PORT d[8] (4.676:4.676:4.676) (4.676:4.676:4.676))
        (PORT d[9] (3.609:3.609:3.609) (3.609:3.609:3.609))
        (PORT d[10] (3.027:3.027:3.027) (3.027:3.027:3.027))
        (PORT d[11] (4.193:4.193:4.193) (4.193:4.193:4.193))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (5.073:5.073:5.073) (5.073:5.073:5.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (5.073:5.073:5.073) (5.073:5.073:5.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT d[0] (5.073:5.073:5.073) (5.073:5.073:5.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.855:1.855:1.855) (1.855:1.855:1.855))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.098:3.098:3.098) (3.098:3.098:3.098))
        (PORT clk (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT ena (4.946:4.946:4.946) (4.946:4.946:4.946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.968:3.968:3.968) (3.968:3.968:3.968))
        (PORT d[1] (4.521:4.521:4.521) (4.521:4.521:4.521))
        (PORT d[2] (5.135:5.135:5.135) (5.135:5.135:5.135))
        (PORT d[3] (4.118:4.118:4.118) (4.118:4.118:4.118))
        (PORT d[4] (4.94:4.94:4.94) (4.94:4.94:4.94))
        (PORT d[5] (4.524:4.524:4.524) (4.524:4.524:4.524))
        (PORT d[6] (3.62:3.62:3.62) (3.62:3.62:3.62))
        (PORT d[7] (4.608:4.608:4.608) (4.608:4.608:4.608))
        (PORT d[8] (4.829:4.829:4.829) (4.829:4.829:4.829))
        (PORT d[9] (4.496:4.496:4.496) (4.496:4.496:4.496))
        (PORT d[10] (4.836:4.836:4.836) (4.836:4.836:4.836))
        (PORT d[11] (4.691:4.691:4.691) (4.691:4.691:4.691))
        (PORT clk (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT ena (4.962:4.962:4.962) (4.962:4.962:4.962))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.614:4.614:4.614) (4.614:4.614:4.614))
        (PORT clk (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT ena (4.962:4.962:4.962) (4.962:4.962:4.962))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT d[0] (4.962:4.962:4.962) (4.962:4.962:4.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT ena (2.933:2.933:2.933) (2.933:2.933:2.933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.635:3.635:3.635) (3.635:3.635:3.635))
        (PORT d[1] (2.567:2.567:2.567) (2.567:2.567:2.567))
        (PORT d[2] (3.133:3.133:3.133) (3.133:3.133:3.133))
        (PORT d[3] (2.785:2.785:2.785) (2.785:2.785:2.785))
        (PORT d[4] (3.866:3.866:3.866) (3.866:3.866:3.866))
        (PORT d[5] (4.081:4.081:4.081) (4.081:4.081:4.081))
        (PORT d[6] (5.074:5.074:5.074) (5.074:5.074:5.074))
        (PORT d[7] (5.226:5.226:5.226) (5.226:5.226:5.226))
        (PORT d[8] (5.083:5.083:5.083) (5.083:5.083:5.083))
        (PORT d[9] (3.067:3.067:3.067) (3.067:3.067:3.067))
        (PORT d[10] (3.804:3.804:3.804) (3.804:3.804:3.804))
        (PORT d[11] (3.507:3.507:3.507) (3.507:3.507:3.507))
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT ena (2.934:2.934:2.934) (2.934:2.934:2.934))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT ena (2.934:2.934:2.934) (2.934:2.934:2.934))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT d[0] (2.934:2.934:2.934) (2.934:2.934:2.934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.823:1.823:1.823))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.823:1.823:1.823))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.823:1.823:1.823))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.992:1.992:1.992) (1.992:1.992:1.992))
        (PORT clk (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT ena (3.835:3.835:3.835) (3.835:3.835:3.835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.832:3.832:3.832) (3.832:3.832:3.832))
        (PORT d[1] (6.506:6.506:6.506) (6.506:6.506:6.506))
        (PORT d[2] (5.485:5.485:5.485) (5.485:5.485:5.485))
        (PORT d[3] (6.858:6.858:6.858) (6.858:6.858:6.858))
        (PORT d[4] (3.513:3.513:3.513) (3.513:3.513:3.513))
        (PORT d[5] (2.373:2.373:2.373) (2.373:2.373:2.373))
        (PORT d[6] (5.805:5.805:5.805) (5.805:5.805:5.805))
        (PORT d[7] (3.87:3.87:3.87) (3.87:3.87:3.87))
        (PORT d[8] (3.621:3.621:3.621) (3.621:3.621:3.621))
        (PORT d[9] (4.908:4.908:4.908) (4.908:4.908:4.908))
        (PORT d[10] (5.904:5.904:5.904) (5.904:5.904:5.904))
        (PORT d[11] (2.39:2.39:2.39) (2.39:2.39:2.39))
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT ena (3.851:3.851:3.851) (3.851:3.851:3.851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.503:3.503:3.503) (3.503:3.503:3.503))
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT ena (3.851:3.851:3.851) (3.851:3.851:3.851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT d[0] (3.851:3.851:3.851) (3.851:3.851:3.851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.85:1.85:1.85) (1.85:1.85:1.85))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.85:1.85:1.85) (1.85:1.85:1.85))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.85:1.85:1.85) (1.85:1.85:1.85))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.614:1.614:1.614) (1.614:1.614:1.614))
        (PORT ena (2.97:2.97:2.97) (2.97:2.97:2.97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT d[1] (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT d[2] (3.178:3.178:3.178) (3.178:3.178:3.178))
        (PORT d[3] (5.51:5.51:5.51) (5.51:5.51:5.51))
        (PORT d[4] (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT d[5] (4.083:4.083:4.083) (4.083:4.083:4.083))
        (PORT d[6] (3.206:3.206:3.206) (3.206:3.206:3.206))
        (PORT d[7] (4.689:4.689:4.689) (4.689:4.689:4.689))
        (PORT d[8] (2.631:2.631:2.631) (2.631:2.631:2.631))
        (PORT d[9] (2.841:2.841:2.841) (2.841:2.841:2.841))
        (PORT d[10] (1.67:1.67:1.67) (1.67:1.67:1.67))
        (PORT d[11] (4.204:4.204:4.204) (4.204:4.204:4.204))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (2.971:2.971:2.971) (2.971:2.971:2.971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (2.971:2.971:2.971) (2.971:2.971:2.971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT d[0] (2.971:2.971:2.971) (2.971:2.971:2.971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.824:1.824:1.824))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (4.11:4.11:4.11) (4.11:4.11:4.11))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.248:5.248:5.248) (5.248:5.248:5.248))
        (PORT d[1] (1.858:1.858:1.858) (1.858:1.858:1.858))
        (PORT d[2] (5:5:5) (5:5:5))
        (PORT d[3] (1.919:1.919:1.919) (1.919:1.919:1.919))
        (PORT d[4] (1.274:1.274:1.274) (1.274:1.274:1.274))
        (PORT d[5] (2.215:2.215:2.215) (2.215:2.215:2.215))
        (PORT d[6] (2.162:2.162:2.162) (2.162:2.162:2.162))
        (PORT d[7] (3.035:3.035:3.035) (3.035:3.035:3.035))
        (PORT d[8] (3.164:3.164:3.164) (3.164:3.164:3.164))
        (PORT d[9] (1.292:1.292:1.292) (1.292:1.292:1.292))
        (PORT d[10] (1.296:1.296:1.296) (1.296:1.296:1.296))
        (PORT d[11] (3.72:3.72:3.72) (3.72:3.72:3.72))
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT ena (4.126:4.126:4.126) (4.126:4.126:4.126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.778:3.778:3.778) (3.778:3.778:3.778))
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT ena (4.126:4.126:4.126) (4.126:4.126:4.126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT d[0] (4.126:4.126:4.126) (4.126:4.126:4.126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.851:1.851:1.851))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.851:1.851:1.851))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.851:1.851:1.851))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (3.433:3.433:3.433) (3.433:3.433:3.433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.026:2.026:2.026) (2.026:2.026:2.026))
        (PORT d[1] (1.976:1.976:1.976) (1.976:1.976:1.976))
        (PORT d[2] (3.497:3.497:3.497) (3.497:3.497:3.497))
        (PORT d[3] (5.322:5.322:5.322) (5.322:5.322:5.322))
        (PORT d[4] (1.998:1.998:1.998) (1.998:1.998:1.998))
        (PORT d[5] (1.918:1.918:1.918) (1.918:1.918:1.918))
        (PORT d[6] (2.833:2.833:2.833) (2.833:2.833:2.833))
        (PORT d[7] (4.651:4.651:4.651) (4.651:4.651:4.651))
        (PORT d[8] (2.001:2.001:2.001) (2.001:2.001:2.001))
        (PORT d[9] (2.195:2.195:2.195) (2.195:2.195:2.195))
        (PORT d[10] (2.033:2.033:2.033) (2.033:2.033:2.033))
        (PORT d[11] (4.279:4.279:4.279) (4.279:4.279:4.279))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.434:3.434:3.434) (3.434:3.434:3.434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (3.434:3.434:3.434) (3.434:3.434:3.434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT d[0] (3.434:3.434:3.434) (3.434:3.434:3.434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.848:1.848:1.848) (1.848:1.848:1.848))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.168:2.168:2.168) (2.168:2.168:2.168))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (4.47:4.47:4.47) (4.47:4.47:4.47))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.209:5.209:5.209) (5.209:5.209:5.209))
        (PORT d[1] (2.433:2.433:2.433) (2.433:2.433:2.433))
        (PORT d[2] (4.729:4.729:4.729) (4.729:4.729:4.729))
        (PORT d[3] (1.856:1.856:1.856) (1.856:1.856:1.856))
        (PORT d[4] (1.917:1.917:1.917) (1.917:1.917:1.917))
        (PORT d[5] (1.866:1.866:1.866) (1.866:1.866:1.866))
        (PORT d[6] (4.606:4.606:4.606) (4.606:4.606:4.606))
        (PORT d[7] (2.386:2.386:2.386) (2.386:2.386:2.386))
        (PORT d[8] (3.127:3.127:3.127) (3.127:3.127:3.127))
        (PORT d[9] (1.937:1.937:1.937) (1.937:1.937:1.937))
        (PORT d[10] (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT d[11] (3.08:3.08:3.08) (3.08:3.08:3.08))
        (PORT clk (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT ena (4.486:4.486:4.486) (4.486:4.486:4.486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.138:4.138:4.138) (4.138:4.138:4.138))
        (PORT clk (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT ena (4.486:4.486:4.486) (4.486:4.486:4.486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT d[0] (4.486:4.486:4.486) (4.486:4.486:4.486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.875:1.875:1.875) (1.875:1.875:1.875))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.875:1.875:1.875) (1.875:1.875:1.875))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.875:1.875:1.875) (1.875:1.875:1.875))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.426:3.426:3.426) (3.426:3.426:3.426))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2:2:2) (2:2:2))
        (PORT d[1] (1.986:1.986:1.986) (1.986:1.986:1.986))
        (PORT d[2] (3.586:3.586:3.586) (3.586:3.586:3.586))
        (PORT d[3] (5.305:5.305:5.305) (5.305:5.305:5.305))
        (PORT d[4] (1.954:1.954:1.954) (1.954:1.954:1.954))
        (PORT d[5] (4.063:4.063:4.063) (4.063:4.063:4.063))
        (PORT d[6] (2.921:2.921:2.921) (2.921:2.921:2.921))
        (PORT d[7] (4.358:4.358:4.358) (4.358:4.358:4.358))
        (PORT d[8] (2.292:2.292:2.292) (2.292:2.292:2.292))
        (PORT d[9] (2.522:2.522:2.522) (2.522:2.522:2.522))
        (PORT d[10] (1.998:1.998:1.998) (1.998:1.998:1.998))
        (PORT d[11] (4.591:4.591:4.591) (4.591:4.591:4.591))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.427:3.427:3.427) (3.427:3.427:3.427))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.427:3.427:3.427) (3.427:3.427:3.427))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT d[0] (3.427:3.427:3.427) (3.427:3.427:3.427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT clk (1.646:1.646:1.646) (1.646:1.646:1.646))
        (PORT ena (4.451:4.451:4.451) (4.451:4.451:4.451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.202:5.202:5.202) (5.202:5.202:5.202))
        (PORT d[1] (2.189:2.189:2.189) (2.189:2.189:2.189))
        (PORT d[2] (4.704:4.704:4.704) (4.704:4.704:4.704))
        (PORT d[3] (2.152:2.152:2.152) (2.152:2.152:2.152))
        (PORT d[4] (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT d[5] (1.872:1.872:1.872) (1.872:1.872:1.872))
        (PORT d[6] (4.676:4.676:4.676) (4.676:4.676:4.676))
        (PORT d[7] (2.707:2.707:2.707) (2.707:2.707:2.707))
        (PORT d[8] (2.891:2.891:2.891) (2.891:2.891:2.891))
        (PORT d[9] (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT d[10] (1.921:1.921:1.921) (1.921:1.921:1.921))
        (PORT d[11] (3.4:3.4:3.4) (3.4:3.4:3.4))
        (PORT clk (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT ena (4.467:4.467:4.467) (4.467:4.467:4.467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.119:4.119:4.119) (4.119:4.119:4.119))
        (PORT clk (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT ena (4.467:4.467:4.467) (4.467:4.467:4.467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT d[0] (4.467:4.467:4.467) (4.467:4.467:4.467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.871:1.871:1.871) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.871:1.871:1.871) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.871:1.871:1.871) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (2.876:2.876:2.876) (2.876:2.876:2.876))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.692:1.692:1.692) (1.692:1.692:1.692))
        (PORT d[1] (1.658:1.658:1.658) (1.658:1.658:1.658))
        (PORT d[2] (3.6:3.6:3.6) (3.6:3.6:3.6))
        (PORT d[3] (4.962:4.962:4.962) (4.962:4.962:4.962))
        (PORT d[4] (1.676:1.676:1.676) (1.676:1.676:1.676))
        (PORT d[5] (3.734:3.734:3.734) (3.734:3.734:3.734))
        (PORT d[6] (2.931:2.931:2.931) (2.931:2.931:2.931))
        (PORT d[7] (4.34:4.34:4.34) (4.34:4.34:4.34))
        (PORT d[8] (2.319:2.319:2.319) (2.319:2.319:2.319))
        (PORT d[9] (1.918:1.918:1.918) (1.918:1.918:1.918))
        (PORT d[10] (1.69:1.69:1.69) (1.69:1.69:1.69))
        (PORT d[11] (4.601:4.601:4.601) (4.601:4.601:4.601))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (2.877:2.877:2.877) (2.877:2.877:2.877))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (2.877:2.877:2.877) (2.877:2.877:2.877))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT d[0] (2.877:2.877:2.877) (2.877:2.877:2.877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.837:1.837:1.837))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.944:0.944:0.944) (0.944:0.944:0.944))
        (PORT clk (1.639:1.639:1.639) (1.639:1.639:1.639))
        (PORT ena (4.131:4.131:4.131) (4.131:4.131:4.131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.185:5.185:5.185) (5.185:5.185:5.185))
        (PORT d[1] (1.876:1.876:1.876) (1.876:1.876:1.876))
        (PORT d[2] (4.722:4.722:4.722) (4.722:4.722:4.722))
        (PORT d[3] (2.182:2.182:2.182) (2.182:2.182:2.182))
        (PORT d[4] (2.764:2.764:2.764) (2.764:2.764:2.764))
        (PORT d[5] (1.59:1.59:1.59) (1.59:1.59:1.59))
        (PORT d[6] (4.683:4.683:4.683) (4.683:4.683:4.683))
        (PORT d[7] (2.706:2.706:2.706) (2.706:2.706:2.706))
        (PORT d[8] (3.192:3.192:3.192) (3.192:3.192:3.192))
        (PORT d[9] (1.848:1.848:1.848) (1.848:1.848:1.848))
        (PORT d[10] (1.938:1.938:1.938) (1.938:1.938:1.938))
        (PORT d[11] (3.41:3.41:3.41) (3.41:3.41:3.41))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (4.147:4.147:4.147) (4.147:4.147:4.147))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.799:3.799:3.799) (3.799:3.799:3.799))
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT ena (4.147:4.147:4.147) (4.147:4.147:4.147))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT d[0] (4.147:4.147:4.147) (4.147:4.147:4.147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.864:1.864:1.864) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.603:1.603:1.603) (1.603:1.603:1.603))
        (PORT ena (3.283:3.283:3.283) (3.283:3.283:3.283))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.765:2.765:2.765) (2.765:2.765:2.765))
        (PORT d[1] (3.934:3.934:3.934) (3.934:3.934:3.934))
        (PORT d[2] (3.072:3.072:3.072) (3.072:3.072:3.072))
        (PORT d[3] (5.146:5.146:5.146) (5.146:5.146:5.146))
        (PORT d[4] (5.479:5.479:5.479) (5.479:5.479:5.479))
        (PORT d[5] (4.098:4.098:4.098) (4.098:4.098:4.098))
        (PORT d[6] (2.447:2.447:2.447) (2.447:2.447:2.447))
        (PORT d[7] (4.837:4.837:4.837) (4.837:4.837:4.837))
        (PORT d[8] (5.997:5.997:5.997) (5.997:5.997:5.997))
        (PORT d[9] (3.581:3.581:3.581) (3.581:3.581:3.581))
        (PORT d[10] (2.722:2.722:2.722) (2.722:2.722:2.722))
        (PORT d[11] (4.843:4.843:4.843) (4.843:4.843:4.843))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (3.284:3.284:3.284) (3.284:3.284:3.284))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (3.284:3.284:3.284) (3.284:3.284:3.284))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT d[0] (3.284:3.284:3.284) (3.284:3.284:3.284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.293:2.293:2.293) (2.293:2.293:2.293))
        (PORT clk (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT ena (3.955:3.955:3.955) (3.955:3.955:3.955))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.251:5.251:5.251) (5.251:5.251:5.251))
        (PORT d[1] (3.506:3.506:3.506) (3.506:3.506:3.506))
        (PORT d[2] (5.421:5.421:5.421) (5.421:5.421:5.421))
        (PORT d[3] (3.17:3.17:3.17) (3.17:3.17:3.17))
        (PORT d[4] (2.908:2.908:2.908) (2.908:2.908:2.908))
        (PORT d[5] (2.3:2.3:2.3) (2.3:2.3:2.3))
        (PORT d[6] (4.148:4.148:4.148) (4.148:4.148:4.148))
        (PORT d[7] (3.479:3.479:3.479) (3.479:3.479:3.479))
        (PORT d[8] (4.612:4.612:4.612) (4.612:4.612:4.612))
        (PORT d[9] (3.597:3.597:3.597) (3.597:3.597:3.597))
        (PORT d[10] (5.912:5.912:5.912) (5.912:5.912:5.912))
        (PORT d[11] (3.78:3.78:3.78) (3.78:3.78:3.78))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.971:3.971:3.971) (3.971:3.971:3.971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.623:3.623:3.623) (3.623:3.623:3.623))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.971:3.971:3.971) (3.971:3.971:3.971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT d[0] (3.971:3.971:3.971) (3.971:3.971:3.971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.84:1.84:1.84))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.617:1.617:1.617) (1.617:1.617:1.617))
        (PORT ena (3.172:3.172:3.172) (3.172:3.172:3.172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.315:3.315:3.315) (3.315:3.315:3.315))
        (PORT d[1] (2.817:2.817:2.817) (2.817:2.817:2.817))
        (PORT d[2] (3.478:3.478:3.478) (3.478:3.478:3.478))
        (PORT d[3] (2.771:2.771:2.771) (2.771:2.771:2.771))
        (PORT d[4] (3.818:3.818:3.818) (3.818:3.818:3.818))
        (PORT d[5] (4.073:4.073:4.073) (4.073:4.073:4.073))
        (PORT d[6] (4.812:4.812:4.812) (4.812:4.812:4.812))
        (PORT d[7] (3.536:3.536:3.536) (3.536:3.536:3.536))
        (PORT d[8] (5.071:5.071:5.071) (5.071:5.071:5.071))
        (PORT d[9] (2.802:2.802:2.802) (2.802:2.802:2.802))
        (PORT d[10] (3.804:3.804:3.804) (3.804:3.804:3.804))
        (PORT d[11] (3.496:3.496:3.496) (3.496:3.496:3.496))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.173:3.173:3.173) (3.173:3.173:3.173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.173:3.173:3.173) (3.173:3.173:3.173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT d[0] (3.173:3.173:3.173) (3.173:3.173:3.173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.827:1.827:1.827))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.827:1.827:1.827))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.827:1.827:1.827))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.296:1.296:1.296) (1.296:1.296:1.296))
        (PORT clk (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT ena (3.842:3.842:3.842) (3.842:3.842:3.842))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.849:3.849:3.849) (3.849:3.849:3.849))
        (PORT d[1] (6.49:6.49:6.49) (6.49:6.49:6.49))
        (PORT d[2] (5.185:5.185:5.185) (5.185:5.185:5.185))
        (PORT d[3] (7.143:7.143:7.143) (7.143:7.143:7.143))
        (PORT d[4] (3.547:3.547:3.547) (3.547:3.547:3.547))
        (PORT d[5] (2.355:2.355:2.355) (2.355:2.355:2.355))
        (PORT d[6] (5.801:5.801:5.801) (5.801:5.801:5.801))
        (PORT d[7] (3.897:3.897:3.897) (3.897:3.897:3.897))
        (PORT d[8] (3.62:3.62:3.62) (3.62:3.62:3.62))
        (PORT d[9] (4.917:4.917:4.917) (4.917:4.917:4.917))
        (PORT d[10] (5.955:5.955:5.955) (5.955:5.955:5.955))
        (PORT d[11] (2.697:2.697:2.697) (2.697:2.697:2.697))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (3.858:3.858:3.858) (3.858:3.858:3.858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.51:3.51:3.51) (3.51:3.51:3.51))
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT ena (3.858:3.858:3.858) (3.858:3.858:3.858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.645:1.645:1.645) (1.645:1.645:1.645))
        (PORT d[0] (3.858:3.858:3.858) (3.858:3.858:3.858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.854:1.854:1.854) (1.854:1.854:1.854))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.854:1.854:1.854) (1.854:1.854:1.854))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.854:1.854:1.854) (1.854:1.854:1.854))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.249:3.249:3.249) (3.249:3.249:3.249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.028:3.028:3.028) (3.028:3.028:3.028))
        (PORT d[1] (4.211:4.211:4.211) (4.211:4.211:4.211))
        (PORT d[2] (3.091:3.091:3.091) (3.091:3.091:3.091))
        (PORT d[3] (4.839:4.839:4.839) (4.839:4.839:4.839))
        (PORT d[4] (5.154:5.154:5.154) (5.154:5.154:5.154))
        (PORT d[5] (4.061:4.061:4.061) (4.061:4.061:4.061))
        (PORT d[6] (2.448:2.448:2.448) (2.448:2.448:2.448))
        (PORT d[7] (4.985:4.985:4.985) (4.985:4.985:4.985))
        (PORT d[8] (5.003:5.003:5.003) (5.003:5.003:5.003))
        (PORT d[9] (3.56:3.56:3.56) (3.56:3.56:3.56))
        (PORT d[10] (3.34:3.34:3.34) (3.34:3.34:3.34))
        (PORT d[11] (4.869:4.869:4.869) (4.869:4.869:4.869))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.25:3.25:3.25) (3.25:3.25:3.25))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.25:3.25:3.25) (3.25:3.25:3.25))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT d[0] (3.25:3.25:3.25) (3.25:3.25:3.25))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.286:2.286:2.286) (2.286:2.286:2.286))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.965:3.965:3.965) (3.965:3.965:3.965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.749:4.749:4.749) (4.749:4.749:4.749))
        (PORT d[1] (3.187:3.187:3.187) (3.187:3.187:3.187))
        (PORT d[2] (5.789:5.789:5.789) (5.789:5.789:5.789))
        (PORT d[3] (3.164:3.164:3.164) (3.164:3.164:3.164))
        (PORT d[4] (2.937:2.937:2.937) (2.937:2.937:2.937))
        (PORT d[5] (2.31:2.31:2.31) (2.31:2.31:2.31))
        (PORT d[6] (3.659:3.659:3.659) (3.659:3.659:3.659))
        (PORT d[7] (3.697:3.697:3.697) (3.697:3.697:3.697))
        (PORT d[8] (4.58:4.58:4.58) (4.58:4.58:4.58))
        (PORT d[9] (2.288:2.288:2.288) (2.288:2.288:2.288))
        (PORT d[10] (5.909:5.909:5.909) (5.909:5.909:5.909))
        (PORT d[11] (3.77:3.77:3.77) (3.77:3.77:3.77))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.981:3.981:3.981) (3.981:3.981:3.981))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.633:3.633:3.633) (3.633:3.633:3.633))
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT ena (3.981:3.981:3.981) (3.981:3.981:3.981))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT d[0] (3.981:3.981:3.981) (3.981:3.981:3.981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.856:1.856:1.856) (1.856:1.856:1.856))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.592:1.592:1.592) (1.592:1.592:1.592))
        (PORT ena (3.495:3.495:3.495) (3.495:3.495:3.495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.965:3.965:3.965) (3.965:3.965:3.965))
        (PORT d[1] (2.922:2.922:2.922) (2.922:2.922:2.922))
        (PORT d[2] (3.456:3.456:3.456) (3.456:3.456:3.456))
        (PORT d[3] (2.725:2.725:2.725) (2.725:2.725:2.725))
        (PORT d[4] (3.695:3.695:3.695) (3.695:3.695:3.695))
        (PORT d[5] (4.402:4.402:4.402) (4.402:4.402:4.402))
        (PORT d[6] (4.856:4.856:4.856) (4.856:4.856:4.856))
        (PORT d[7] (5.556:5.556:5.556) (5.556:5.556:5.556))
        (PORT d[8] (5.39:5.39:5.39) (5.39:5.39:5.39))
        (PORT d[9] (3.369:3.369:3.369) (3.369:3.369:3.369))
        (PORT d[10] (4.134:4.134:4.134) (4.134:4.134:4.134))
        (PORT d[11] (2.89:2.89:2.89) (2.89:2.89:2.89))
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT ena (3.496:3.496:3.496) (3.496:3.496:3.496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT ena (3.496:3.496:3.496) (3.496:3.496:3.496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[0] (3.496:3.496:3.496) (3.496:3.496:3.496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.802:1.802:1.802) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.46:1.46:1.46) (1.46:1.46:1.46))
        (PORT clk (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT ena (3.527:3.527:3.527) (3.527:3.527:3.527))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.534:3.534:3.534) (3.534:3.534:3.534))
        (PORT d[1] (6.671:6.671:6.671) (6.671:6.671:6.671))
        (PORT d[2] (4.87:4.87:4.87) (4.87:4.87:4.87))
        (PORT d[3] (6.821:6.821:6.821) (6.821:6.821:6.821))
        (PORT d[4] (3.511:3.511:3.511) (3.511:3.511:3.511))
        (PORT d[5] (2.686:2.686:2.686) (2.686:2.686:2.686))
        (PORT d[6] (5.228:5.228:5.228) (5.228:5.228:5.228))
        (PORT d[7] (3.821:3.821:3.821) (3.821:3.821:3.821))
        (PORT d[8] (3.941:3.941:3.941) (3.941:3.941:3.941))
        (PORT d[9] (4.599:4.599:4.599) (4.599:4.599:4.599))
        (PORT d[10] (5.855:5.855:5.855) (5.855:5.855:5.855))
        (PORT d[11] (2.337:2.337:2.337) (2.337:2.337:2.337))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.543:3.543:3.543) (3.543:3.543:3.543))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.195:3.195:3.195) (3.195:3.195:3.195))
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT ena (3.543:3.543:3.543) (3.543:3.543:3.543))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT d[0] (3.543:3.543:3.543) (3.543:3.543:3.543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (3.197:3.197:3.197) (3.197:3.197:3.197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.647:3.647:3.647) (3.647:3.647:3.647))
        (PORT d[1] (2.577:2.577:2.577) (2.577:2.577:2.577))
        (PORT d[2] (3.393:3.393:3.393) (3.393:3.393:3.393))
        (PORT d[3] (2.79:2.79:2.79) (2.79:2.79:2.79))
        (PORT d[4] (3.855:3.855:3.855) (3.855:3.855:3.855))
        (PORT d[5] (4.092:4.092:4.092) (4.092:4.092:4.092))
        (PORT d[6] (4.84:4.84:4.84) (4.84:4.84:4.84))
        (PORT d[7] (5.238:5.238:5.238) (5.238:5.238:5.238))
        (PORT d[8] (5.07:5.07:5.07) (5.07:5.07:5.07))
        (PORT d[9] (2.809:2.809:2.809) (2.809:2.809:2.809))
        (PORT d[10] (3.802:3.802:3.802) (3.802:3.802:3.802))
        (PORT d[11] (3.513:3.513:3.513) (3.513:3.513:3.513))
        (PORT clk (1.608:1.608:1.608) (1.608:1.608:1.608))
        (PORT ena (3.198:3.198:3.198) (3.198:3.198:3.198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.608:1.608:1.608) (1.608:1.608:1.608))
        (PORT ena (3.198:3.198:3.198) (3.198:3.198:3.198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.608:1.608:1.608))
        (PORT d[0] (3.198:3.198:3.198) (3.198:3.198:3.198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.817:1.817:1.817))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.817:1.817:1.817))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.817:1.817:1.817))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.689:0.689:0.689) (0.689:0.689:0.689))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.822:3.822:3.822) (3.822:3.822:3.822))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.562:3.562:3.562) (3.562:3.562:3.562))
        (PORT d[1] (6.523:6.523:6.523) (6.523:6.523:6.523))
        (PORT d[2] (5.52:5.52:5.52) (5.52:5.52:5.52))
        (PORT d[3] (6.851:6.851:6.851) (6.851:6.851:6.851))
        (PORT d[4] (3.25:3.25:3.25) (3.25:3.25:3.25))
        (PORT d[5] (2.404:2.404:2.404) (2.404:2.404:2.404))
        (PORT d[6] (5.538:5.538:5.538) (5.538:5.538:5.538))
        (PORT d[7] (3.596:3.596:3.596) (3.596:3.596:3.596))
        (PORT d[8] (3.636:3.636:3.636) (3.636:3.636:3.636))
        (PORT d[9] (4.618:4.618:4.618) (4.618:4.618:4.618))
        (PORT d[10] (5.989:5.989:5.989) (5.989:5.989:5.989))
        (PORT d[11] (2.372:2.372:2.372) (2.372:2.372:2.372))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.838:3.838:3.838) (3.838:3.838:3.838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.49:3.49:3.49) (3.49:3.49:3.49))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (3.838:3.838:3.838) (3.838:3.838:3.838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT d[0] (3.838:3.838:3.838) (3.838:3.838:3.838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.844:1.844:1.844))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT ena (2.934:2.934:2.934) (2.934:2.934:2.934))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.693:1.693:1.693) (1.693:1.693:1.693))
        (PORT d[1] (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT d[2] (3.2:3.2:3.2) (3.2:3.2:3.2))
        (PORT d[3] (5.253:5.253:5.253) (5.253:5.253:5.253))
        (PORT d[4] (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT d[5] (4.075:4.075:4.075) (4.075:4.075:4.075))
        (PORT d[6] (3.218:3.218:3.218) (3.218:3.218:3.218))
        (PORT d[7] (1.695:1.695:1.695) (1.695:1.695:1.695))
        (PORT d[8] (2.607:2.607:2.607) (2.607:2.607:2.607))
        (PORT d[9] (2.54:2.54:2.54) (2.54:2.54:2.54))
        (PORT d[10] (1.682:1.682:1.682) (1.682:1.682:1.682))
        (PORT d[11] (3.918:3.918:3.918) (3.918:3.918:3.918))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (2.935:2.935:2.935) (2.935:2.935:2.935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT ena (2.935:2.935:2.935) (2.935:2.935:2.935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT d[0] (2.935:2.935:2.935) (2.935:2.935:2.935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.831:1.831:1.831))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.921:0.921:0.921) (0.921:0.921:0.921))
        (PORT clk (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT ena (4.123:4.123:4.123) (4.123:4.123:4.123))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.183:5.183:5.183) (5.183:5.183:5.183))
        (PORT d[1] (1.84:1.84:1.84) (1.84:1.84:1.84))
        (PORT d[2] (4.744:4.744:4.744) (4.744:4.744:4.744))
        (PORT d[3] (1.924:1.924:1.924) (1.924:1.924:1.924))
        (PORT d[4] (1.584:1.584:1.584) (1.584:1.584:1.584))
        (PORT d[5] (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT d[6] (2.176:2.176:2.176) (2.176:2.176:2.176))
        (PORT d[7] (3.008:3.008:3.008) (3.008:3.008:3.008))
        (PORT d[8] (3.207:3.207:3.207) (3.207:3.207:3.207))
        (PORT d[9] (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[10] (2.233:2.233:2.233) (2.233:2.233:2.233))
        (PORT d[11] (3.718:3.718:3.718) (3.718:3.718:3.718))
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT ena (4.139:4.139:4.139) (4.139:4.139:4.139))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.791:3.791:3.791) (3.791:3.791:3.791))
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT ena (4.139:4.139:4.139) (4.139:4.139:4.139))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT d[0] (4.139:4.139:4.139) (4.139:4.139:4.139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.623:1.623:1.623) (1.623:1.623:1.623))
        (PORT ena (3.14:3.14:3.14) (3.14:3.14:3.14))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.327:3.327:3.327) (3.327:3.327:3.327))
        (PORT d[1] (2.495:2.495:2.495) (2.495:2.495:2.495))
        (PORT d[2] (3.472:3.472:3.472) (3.472:3.472:3.472))
        (PORT d[3] (2.467:2.467:2.467) (2.467:2.467:2.467))
        (PORT d[4] (3.852:3.852:3.852) (3.852:3.852:3.852))
        (PORT d[5] (4.004:4.004:4.004) (4.004:4.004:4.004))
        (PORT d[6] (4.784:4.784:4.784) (4.784:4.784:4.784))
        (PORT d[7] (5.156:5.156:5.156) (5.156:5.156:5.156))
        (PORT d[8] (4.737:4.737:4.737) (4.737:4.737:4.737))
        (PORT d[9] (2.705:2.705:2.705) (2.705:2.705:2.705))
        (PORT d[10] (3.899:3.899:3.899) (3.899:3.899:3.899))
        (PORT d[11] (3.193:3.193:3.193) (3.193:3.193:3.193))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.141:3.141:3.141) (3.141:3.141:3.141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT ena (3.141:3.141:3.141) (3.141:3.141:3.141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[0] (3.141:3.141:3.141) (3.141:3.141:3.141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.833:1.833:1.833))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT clk (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT ena (4.136:4.136:4.136) (4.136:4.136:4.136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.865:3.865:3.865) (3.865:3.865:3.865))
        (PORT d[1] (6.432:6.432:6.432) (6.432:6.432:6.432))
        (PORT d[2] (4.869:4.869:4.869) (4.869:4.869:4.869))
        (PORT d[3] (7.17:7.17:7.17) (7.17:7.17:7.17))
        (PORT d[4] (3.544:3.544:3.544) (3.544:3.544:3.544))
        (PORT d[5] (2.319:2.319:2.319) (2.319:2.319:2.319))
        (PORT d[6] (5.479:5.479:5.479) (5.479:5.479:5.479))
        (PORT d[7] (3.923:3.923:3.923) (3.923:3.923:3.923))
        (PORT d[8] (3.301:3.301:3.301) (3.301:3.301:3.301))
        (PORT d[9] (4.952:4.952:4.952) (4.952:4.952:4.952))
        (PORT d[10] (5.454:5.454:5.454) (5.454:5.454:5.454))
        (PORT d[11] (2.699:2.699:2.699) (2.699:2.699:2.699))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (4.152:4.152:4.152) (4.152:4.152:4.152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.804:3.804:3.804) (3.804:3.804:3.804))
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT ena (4.152:4.152:4.152) (4.152:4.152:4.152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT d[0] (4.152:4.152:4.152) (4.152:4.152:4.152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.86:1.86:1.86) (1.86:1.86:1.86))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT ena (3.398:3.398:3.398) (3.398:3.398:3.398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.982:1.982:1.982) (1.982:1.982:1.982))
        (PORT d[1] (1.997:1.997:1.997) (1.997:1.997:1.997))
        (PORT d[2] (3.585:3.585:3.585) (3.585:3.585:3.585))
        (PORT d[3] (5.249:5.249:5.249) (5.249:5.249:5.249))
        (PORT d[4] (2.52:2.52:2.52) (2.52:2.52:2.52))
        (PORT d[5] (4.329:4.329:4.329) (4.329:4.329:4.329))
        (PORT d[6] (2.934:2.934:2.934) (2.934:2.934:2.934))
        (PORT d[7] (4.647:4.647:4.647) (4.647:4.647:4.647))
        (PORT d[8] (2.309:2.309:2.309) (2.309:2.309:2.309))
        (PORT d[9] (2.531:2.531:2.531) (2.531:2.531:2.531))
        (PORT d[10] (1.99:1.99:1.99) (1.99:1.99:1.99))
        (PORT d[11] (4.593:4.593:4.593) (4.593:4.593:4.593))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (3.399:3.399:3.399) (3.399:3.399:3.399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT ena (3.399:3.399:3.399) (3.399:3.399:3.399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT d[0] (3.399:3.399:3.399) (3.399:3.399:3.399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.841:1.841:1.841))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT clk (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (4.436:4.436:4.436) (4.436:4.436:4.436))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.21:5.21:5.21) (5.21:5.21:5.21))
        (PORT d[1] (2.171:2.171:2.171) (2.171:2.171:2.171))
        (PORT d[2] (4.663:4.663:4.663) (4.663:4.663:4.663))
        (PORT d[3] (2.17:2.17:2.17) (2.17:2.17:2.17))
        (PORT d[4] (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT d[5] (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT d[6] (4.677:4.677:4.677) (4.677:4.677:4.677))
        (PORT d[7] (2.709:2.709:2.709) (2.709:2.709:2.709))
        (PORT d[8] (2.845:2.845:2.845) (2.845:2.845:2.845))
        (PORT d[9] (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT d[10] (1.932:1.932:1.932) (1.932:1.932:1.932))
        (PORT d[11] (3.412:3.412:3.412) (3.412:3.412:3.412))
        (PORT clk (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT ena (4.452:4.452:4.452) (4.452:4.452:4.452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.104:4.104:4.104) (4.104:4.104:4.104))
        (PORT clk (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT ena (4.452:4.452:4.452) (4.452:4.452:4.452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT d[0] (4.452:4.452:4.452) (4.452:4.452:4.452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.868:1.868:1.868) (1.868:1.868:1.868))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.868:1.868:1.868) (1.868:1.868:1.868))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.868:1.868:1.868) (1.868:1.868:1.868))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.637:1.637:1.637) (1.637:1.637:1.637))
        (PORT ena (3.429:3.429:3.429) (3.429:3.429:3.429))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.02:2.02:2.02) (2.02:2.02:2.02))
        (PORT d[1] (1.971:1.971:1.971) (1.971:1.971:1.971))
        (PORT d[2] (3.556:3.556:3.556) (3.556:3.556:3.556))
        (PORT d[3] (5.365:5.365:5.365) (5.365:5.365:5.365))
        (PORT d[4] (1.969:1.969:1.969) (1.969:1.969:1.969))
        (PORT d[5] (4.065:4.065:4.065) (4.065:4.065:4.065))
        (PORT d[6] (2.894:2.894:2.894) (2.894:2.894:2.894))
        (PORT d[7] (4.635:4.635:4.635) (4.635:4.635:4.635))
        (PORT d[8] (1.999:1.999:1.999) (1.999:1.999:1.999))
        (PORT d[9] (2.222:2.222:2.222) (2.222:2.222:2.222))
        (PORT d[10] (2.018:2.018:2.018) (2.018:2.018:2.018))
        (PORT d[11] (4.557:4.557:4.557) (4.557:4.557:4.557))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (3.43:3.43:3.43) (3.43:3.43:3.43))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (3.43:3.43:3.43) (3.43:3.43:3.43))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT d[0] (3.43:3.43:3.43) (3.43:3.43:3.43))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.847:1.847:1.847) (1.847:1.847:1.847))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.231:1.231:1.231) (1.231:1.231:1.231))
        (PORT clk (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT ena (4.48:4.48:4.48) (4.48:4.48:4.48))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.2:5.2:5.2) (5.2:5.2:5.2))
        (PORT d[1] (2.208:2.208:2.208) (2.208:2.208:2.208))
        (PORT d[2] (4.719:4.719:4.719) (4.719:4.719:4.719))
        (PORT d[3] (1.842:1.842:1.842) (1.842:1.842:1.842))
        (PORT d[4] (1.917:1.917:1.917) (1.917:1.917:1.917))
        (PORT d[5] (1.868:1.868:1.868) (1.868:1.868:1.868))
        (PORT d[6] (4.648:4.648:4.648) (4.648:4.648:4.648))
        (PORT d[7] (2.68:2.68:2.68) (2.68:2.68:2.68))
        (PORT d[8] (3.128:3.128:3.128) (3.128:3.128:3.128))
        (PORT d[9] (1.918:1.918:1.918) (1.918:1.918:1.918))
        (PORT d[10] (1.903:1.903:1.903) (1.903:1.903:1.903))
        (PORT d[11] (3.364:3.364:3.364) (3.364:3.364:3.364))
        (PORT clk (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT ena (4.496:4.496:4.496) (4.496:4.496:4.496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.148:4.148:4.148) (4.148:4.148:4.148))
        (PORT clk (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT ena (4.496:4.496:4.496) (4.496:4.496:4.496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT d[0] (4.496:4.496:4.496) (4.496:4.496:4.496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.874:1.874:1.874) (1.874:1.874:1.874))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.874:1.874:1.874) (1.874:1.874:1.874))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.874:1.874:1.874) (1.874:1.874:1.874))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT ena (5.609:5.609:5.609) (5.609:5.609:5.609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.239:2.239:2.239) (2.239:2.239:2.239))
        (PORT d[1] (3.492:3.492:3.492) (3.492:3.492:3.492))
        (PORT d[2] (4.357:4.357:4.357) (4.357:4.357:4.357))
        (PORT d[3] (4.239:4.239:4.239) (4.239:4.239:4.239))
        (PORT d[4] (3.412:3.412:3.412) (3.412:3.412:3.412))
        (PORT d[5] (4.188:4.188:4.188) (4.188:4.188:4.188))
        (PORT d[6] (3.313:3.313:3.313) (3.313:3.313:3.313))
        (PORT d[7] (4.195:4.195:4.195) (4.195:4.195:4.195))
        (PORT d[8] (5.407:5.407:5.407) (5.407:5.407:5.407))
        (PORT d[9] (2.856:2.856:2.856) (2.856:2.856:2.856))
        (PORT d[10] (3.8:3.8:3.8) (3.8:3.8:3.8))
        (PORT d[11] (3.425:3.425:3.425) (3.425:3.425:3.425))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (5.61:5.61:5.61) (5.61:5.61:5.61))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT ena (5.61:5.61:5.61) (5.61:5.61:5.61))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[0] (5.61:5.61:5.61) (5.61:5.61:5.61))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.836:1.836:1.836))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT clk (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT ena (5.358:5.358:5.358) (5.358:5.358:5.358))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.061:4.061:4.061) (4.061:4.061:4.061))
        (PORT d[1] (3.134:3.134:3.134) (3.134:3.134:3.134))
        (PORT d[2] (5.937:5.937:5.937) (5.937:5.937:5.937))
        (PORT d[3] (4.303:4.303:4.303) (4.303:4.303:4.303))
        (PORT d[4] (3.743:3.743:3.743) (3.743:3.743:3.743))
        (PORT d[5] (3.178:3.178:3.178) (3.178:3.178:3.178))
        (PORT d[6] (4.178:4.178:4.178) (4.178:4.178:4.178))
        (PORT d[7] (3.87:3.87:3.87) (3.87:3.87:3.87))
        (PORT d[8] (4.296:4.296:4.296) (4.296:4.296:4.296))
        (PORT d[9] (4.009:4.009:4.009) (4.009:4.009:4.009))
        (PORT d[10] (4.704:4.704:4.704) (4.704:4.704:4.704))
        (PORT d[11] (4.31:4.31:4.31) (4.31:4.31:4.31))
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT ena (5.374:5.374:5.374) (5.374:5.374:5.374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.026:5.026:5.026) (5.026:5.026:5.026))
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT ena (5.374:5.374:5.374) (5.374:5.374:5.374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT d[0] (5.374:5.374:5.374) (5.374:5.374:5.374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.606:1.606:1.606) (1.606:1.606:1.606))
        (PORT ena (2.963:2.963:2.963) (2.963:2.963:2.963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[1] (1.671:1.671:1.671) (1.671:1.671:1.671))
        (PORT d[2] (3.191:3.191:3.191) (3.191:3.191:3.191))
        (PORT d[3] (5.282:5.282:5.282) (5.282:5.282:5.282))
        (PORT d[4] (2.198:2.198:2.198) (2.198:2.198:2.198))
        (PORT d[5] (4.105:4.105:4.105) (4.105:4.105:4.105))
        (PORT d[6] (3.256:3.256:3.256) (3.256:3.256:3.256))
        (PORT d[7] (1.689:1.689:1.689) (1.689:1.689:1.689))
        (PORT d[8] (1.632:1.632:1.632) (1.632:1.632:1.632))
        (PORT d[9] (2.859:2.859:2.859) (2.859:2.859:2.859))
        (PORT d[10] (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT d[11] (4.229:4.229:4.229) (4.229:4.229:4.229))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (2.964:2.964:2.964) (2.964:2.964:2.964))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT ena (2.964:2.964:2.964) (2.964:2.964:2.964))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[0] (2.964:2.964:2.964) (2.964:2.964:2.964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.816:1.816:1.816))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.307:1.307:1.307) (1.307:1.307:1.307))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (4.091:4.091:4.091) (4.091:4.091:4.091))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.243:5.243:5.243) (5.243:5.243:5.243))
        (PORT d[1] (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT d[2] (5:5:5) (5:5:5))
        (PORT d[3] (1.917:1.917:1.917) (1.917:1.917:1.917))
        (PORT d[4] (1.594:1.594:1.594) (1.594:1.594:1.594))
        (PORT d[5] (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT d[6] (1.892:1.892:1.892) (1.892:1.892:1.892))
        (PORT d[7] (3.027:3.027:3.027) (3.027:3.027:3.027))
        (PORT d[8] (3.17:3.17:3.17) (3.17:3.17:3.17))
        (PORT d[9] (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT d[10] (2.248:2.248:2.248) (2.248:2.248:2.248))
        (PORT d[11] (3.735:3.735:3.735) (3.735:3.735:3.735))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (4.107:4.107:4.107) (4.107:4.107:4.107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.759:3.759:3.759) (3.759:3.759:3.759))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (4.107:4.107:4.107) (4.107:4.107:4.107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT d[0] (4.107:4.107:4.107) (4.107:4.107:4.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.843:1.843:1.843))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.068:1.068:1.068) (1.068:1.068:1.068))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.789:0.789:0.789) (0.789:0.789:0.789))
        (PORT datad (0.741:0.741:0.741) (0.741:0.741:0.741))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.084:1.084:1.084) (1.084:1.084:1.084))
        (PORT datab (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT datac (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT datad (1.092:1.092:1.092) (1.092:1.092:1.092))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.891:0.891:0.891) (0.891:0.891:0.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datac (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datad (0.258:0.258:0.258) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.337:1.337:1.337) (1.337:1.337:1.337))
        (PORT datab (1.759:1.759:1.759) (1.759:1.759:1.759))
        (PORT datac (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datad (1.001:1.001:1.001) (1.001:1.001:1.001))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT sdata (6.596:6.596:6.596) (6.596:6.596:6.596))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT sdata (1.108:1.108:1.108) (1.108:1.108:1.108))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT sdata (6.487:6.487:6.487) (6.487:6.487:6.487))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (1.511:1.511:1.511) (1.511:1.511:1.511))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (1.74:1.74:1.74) (1.74:1.74:1.74))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (1.111:1.111:1.111) (1.111:1.111:1.111))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT sdata (2.157:2.157:2.157) (2.157:2.157:2.157))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (2.259:2.259:2.259) (2.259:2.259:2.259))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (1.74:1.74:1.74) (1.74:1.74:1.74))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (1.111:1.111:1.111) (1.111:1.111:1.111))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT sdata (2.155:2.155:2.155) (2.155:2.155:2.155))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (2.258:2.258:2.258) (2.258:2.258:2.258))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT sdata (1.819:1.819:1.819) (1.819:1.819:1.819))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT sdata (1.743:1.743:1.743) (1.743:1.743:1.743))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (1.598:1.598:1.598) (1.598:1.598:1.598))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT sdata (3.789:3.789:3.789) (3.789:3.789:3.789))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT sdata (1.811:1.811:1.811) (1.811:1.811:1.811))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (1.437:1.437:1.437) (1.437:1.437:1.437))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT sdata (3.791:3.791:3.791) (3.791:3.791:3.791))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT sdata (7.456:7.456:7.456) (7.456:7.456:7.456))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (1.877:1.877:1.877) (1.877:1.877:1.877))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.354:1.354:1.354) (1.354:1.354:1.354))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT sdata (1.374:1.374:1.374) (1.374:1.374:1.374))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (1.131:1.131:1.131) (1.131:1.131:1.131))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (1.695:1.695:1.695) (1.695:1.695:1.695))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.393:1.393:1.393) (1.393:1.393:1.393))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.402:1.402:1.402) (1.402:1.402:1.402))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (1.96:1.96:1.96) (1.96:1.96:1.96))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.894:1.894:1.894) (1.894:1.894:1.894))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.888:1.888:1.888) (1.888:1.888:1.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.582:1.582:1.582) (1.582:1.582:1.582))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.563:1.563:1.563) (1.563:1.563:1.563))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.551:1.551:1.551) (1.551:1.551:1.551))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.622:1.622:1.622) (1.622:1.622:1.622))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.583:1.583:1.583) (1.583:1.583:1.583))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.038:1.038:1.038) (1.038:1.038:1.038))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.398:1.398:1.398) (1.398:1.398:1.398))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.409:1.409:1.409) (1.409:1.409:1.409))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.72:1.72:1.72) (1.72:1.72:1.72))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (1.71:1.71:1.71) (1.71:1.71:1.71))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.711:1.711:1.711) (1.711:1.711:1.711))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.343:1.343:1.343) (1.343:1.343:1.343))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (2.032:2.032:2.032) (2.032:2.032:2.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.12:1.12:1.12) (1.12:1.12:1.12))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.842:0.842:0.842) (0.842:0.842:0.842))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.868:0.868:0.868) (0.868:0.868:0.868))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (1.111:1.111:1.111) (1.111:1.111:1.111))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.122:1.122:1.122) (1.122:1.122:1.122))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (1.13:1.13:1.13) (1.13:1.13:1.13))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (1.725:1.725:1.725) (1.725:1.725:1.725))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (1.626:1.626:1.626) (1.626:1.626:1.626))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (2.432:2.432:2.432) (2.432:2.432:2.432))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (1.642:1.642:1.642) (1.642:1.642:1.642))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.117:1.117:1.117) (1.117:1.117:1.117))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.122:1.122:1.122) (1.122:1.122:1.122))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.123:1.123:1.123) (1.123:1.123:1.123))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.695:1.695:1.695) (1.695:1.695:1.695))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.136:1.136:1.136) (1.136:1.136:1.136))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (1.139:1.139:1.139) (1.139:1.139:1.139))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (0.835:0.835:0.835) (0.835:0.835:0.835))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT sdata (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT sdata (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT sdata (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT sdata (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT sdata (1.103:1.103:1.103) (1.103:1.103:1.103))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (1.727:1.727:1.727) (1.727:1.727:1.727))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (1.73:1.73:1.73) (1.73:1.73:1.73))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (1.728:1.728:1.728) (1.728:1.728:1.728))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (1.729:1.729:1.729) (1.729:1.729:1.729))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (1.731:1.731:1.731) (1.731:1.731:1.731))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (1.686:1.686:1.686) (1.686:1.686:1.686))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (1.41:1.41:1.41) (1.41:1.41:1.41))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.068:1.068:1.068) (1.068:1.068:1.068))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.822:0.822:0.822) (0.822:0.822:0.822))
        (PORT datad (1.429:1.429:1.429) (1.429:1.429:1.429))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.025:1.025:1.025) (1.025:1.025:1.025))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.025:1.025:1.025) (1.025:1.025:1.025))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.025:1.025:1.025) (1.025:1.025:1.025))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.025:1.025:1.025) (1.025:1.025:1.025))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.824:0.824:0.824) (0.824:0.824:0.824))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datab (0.304:0.304:0.304) (0.304:0.304:0.304))
        (PORT datac (0.378:0.378:0.378) (0.378:0.378:0.378))
        (PORT datad (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datab (0.478:0.478:0.478) (0.478:0.478:0.478))
        (PORT datac (1.173:1.173:1.173) (1.173:1.173:1.173))
        (PORT datad (0.258:0.258:0.258) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.525:1.525:1.525) (1.525:1.525:1.525))
        (PORT ena (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.891:0.891:0.891) (0.891:0.891:0.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT datab (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datac (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT datad (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH dataa combout (0.406:0.406:0.406) (0.406:0.406:0.406))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.094:1.094:1.094) (1.094:1.094:1.094))
        (PORT datab (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datac (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.941:2.941:2.941) (2.941:2.941:2.941))
        (PORT datad (1.033:1.033:1.033) (1.033:1.033:1.033))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.843:0.843:0.843) (0.843:0.843:0.843))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.522:0.522:0.522) (0.522:0.522:0.522))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT datab (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datad (1.079:1.079:1.079) (1.079:1.079:1.079))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datab (0.699:0.699:0.699) (0.699:0.699:0.699))
        (PORT datad (0.463:0.463:0.463) (0.463:0.463:0.463))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.792:0.792:0.792) (0.792:0.792:0.792))
        (PORT datab (0.777:0.777:0.777) (0.777:0.777:0.777))
        (PORT datac (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT datac (1.362:1.362:1.362) (1.362:1.362:1.362))
        (PORT datad (0.818:0.818:0.818) (0.818:0.818:0.818))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (1.297:1.297:1.297) (1.297:1.297:1.297))
        (PORT datad (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.287:0.287:0.287))
        (PORT datab (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datac (0.824:0.824:0.824) (0.824:0.824:0.824))
        (PORT datad (0.521:0.521:0.521) (0.521:0.521:0.521))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.742:0.742:0.742) (0.742:0.742:0.742))
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datac (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datad (0.831:0.831:0.831) (0.831:0.831:0.831))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.068:1.068:1.068) (1.068:1.068:1.068))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datab (0.293:0.293:0.293) (0.293:0.293:0.293))
        (PORT datac (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datad (0.36:0.36:0.36) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT datac (1.172:1.172:1.172) (1.172:1.172:1.172))
        (PORT datad (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.383:0.383:0.383) (0.383:0.383:0.383))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.372:0.372:0.372) (0.372:0.372:0.372))
        (PORT datad (0.358:0.358:0.358) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datab (0.478:0.478:0.478) (0.478:0.478:0.478))
        (PORT datad (0.36:0.36:0.36) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.383:0.383:0.383) (0.383:0.383:0.383))
        (PORT datab (0.362:0.362:0.362) (0.362:0.362:0.362))
        (PORT datac (0.372:0.372:0.372) (0.372:0.372:0.372))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.378:0.378:0.378) (0.378:0.378:0.378))
        (PORT datad (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (0.44:0.44:0.44) (0.44:0.44:0.44))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.891:0.891:0.891) (0.891:0.891:0.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.796:0.796:0.796) (0.796:0.796:0.796))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datad (0.266:0.266:0.266) (0.266:0.266:0.266))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT datad (0.786:0.786:0.786) (0.786:0.786:0.786))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.459:0.459:0.459) (0.459:0.459:0.459))
        (PORT datab (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.482:0.482:0.482) (0.482:0.482:0.482))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.714:0.714:0.714) (0.714:0.714:0.714))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.911:0.911:0.911) (0.911:0.911:0.911))
        (PORT datab (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datac (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datad (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.512:0.512:0.512) (0.512:0.512:0.512))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.508:0.508:0.508) (0.508:0.508:0.508))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datab (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT datac (0.713:0.713:0.713) (0.713:0.713:0.713))
        (PORT datad (0.481:0.481:0.481) (0.481:0.481:0.481))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.764:0.764:0.764) (0.764:0.764:0.764))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datac (0.73:0.73:0.73) (0.73:0.73:0.73))
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datab (0.672:0.672:0.672) (0.672:0.672:0.672))
        (PORT datac (0.741:0.741:0.741) (0.741:0.741:0.741))
        (PORT datad (0.98:0.98:0.98) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datad (0.483:0.483:0.483) (0.483:0.483:0.483))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.824:0.824:0.824) (0.824:0.824:0.824))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.505:0.505:0.505) (0.505:0.505:0.505))
        (PORT datab (0.488:0.488:0.488) (0.488:0.488:0.488))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.471:0.471:0.471) (0.471:0.471:0.471))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.5:0.5:0.5) (0.5:0.5:0.5))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.775:0.775:0.775) (0.775:0.775:0.775))
        (PORT datab (0.435:0.435:0.435) (0.435:0.435:0.435))
        (PORT datac (0.675:0.675:0.675) (0.675:0.675:0.675))
        (PORT datad (0.972:0.972:0.972) (0.972:0.972:0.972))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT datab (0.492:0.492:0.492) (0.492:0.492:0.492))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.445:0.445:0.445) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.5:0.5:0.5) (0.5:0.5:0.5))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.502:0.502:0.502) (0.502:0.502:0.502))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.466:0.466:0.466) (0.466:0.466:0.466))
        (PORT datab (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datac (0.486:0.486:0.486) (0.486:0.486:0.486))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.678:0.678:0.678) (0.678:0.678:0.678))
        (PORT datab (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datac (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datad (0.722:0.722:0.722) (0.722:0.722:0.722))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.783:0.783:0.783) (0.783:0.783:0.783))
        (PORT datab (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datac (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.789:0.789:0.789) (0.789:0.789:0.789))
        (PORT datad (0.534:0.534:0.534) (0.534:0.534:0.534))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (2.273:2.273:2.273) (2.273:2.273:2.273))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.736:0.736:0.736) (0.736:0.736:0.736))
        (PORT datab (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datac (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datad (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT sdata (1.482:1.482:1.482) (1.482:1.482:1.482))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.068:1.068:1.068) (1.068:1.068:1.068))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.389:0.389:0.389) (0.389:0.389:0.389))
        (PORT datab (0.305:0.305:0.305) (0.305:0.305:0.305))
        (PORT datac (0.378:0.378:0.378) (0.378:0.378:0.378))
        (PORT datad (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datab (0.47:0.47:0.47) (0.47:0.47:0.47))
        (PORT datac (1.168:1.168:1.168) (1.168:1.168:1.168))
        (PORT datad (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datac (0.741:0.741:0.741) (0.741:0.741:0.741))
        (PORT datad (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT sdata (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.881:0.881:0.881) (0.881:0.881:0.881))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (0.884:0.884:0.884) (0.884:0.884:0.884))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (0.887:0.887:0.887) (0.887:0.887:0.887))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (0.881:0.881:0.881) (0.881:0.881:0.881))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT sdata (0.869:0.869:0.869) (0.869:0.869:0.869))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT sdata (0.877:0.877:0.877) (0.877:0.877:0.877))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT sdata (0.861:0.861:0.861) (0.861:0.861:0.861))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.125:1.125:1.125) (1.125:1.125:1.125))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (0.868:0.868:0.868) (0.868:0.868:0.868))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.685:0.685:0.685) (0.685:0.685:0.685))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.886:0.886:0.886) (0.886:0.886:0.886))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.687:0.687:0.687) (0.687:0.687:0.687))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.894:0.894:0.894) (0.894:0.894:0.894))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.402:1.402:1.402) (1.402:1.402:1.402))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.704:0.704:0.704) (0.704:0.704:0.704))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (0.868:0.868:0.868) (0.868:0.868:0.868))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.7:0.7:0.7) (0.7:0.7:0.7))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.858:0.858:0.858) (0.858:0.858:0.858))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT datac (0.549:0.549:0.549) (0.549:0.549:0.549))
        (PORT datad (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT datab (0.302:0.302:0.302) (0.302:0.302:0.302))
        (PORT datac (0.375:0.375:0.375) (0.375:0.375:0.375))
        (PORT datad (0.356:0.356:0.356) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.181:1.181:1.181) (1.181:1.181:1.181))
        (PORT datab (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datac (3.446:3.446:3.446) (3.446:3.446:3.446))
        (PORT datad (0.274:0.274:0.274) (0.274:0.274:0.274))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT datab (0.789:0.789:0.789) (0.789:0.789:0.789))
        (PORT datac (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT datad (0.736:0.736:0.736) (0.736:0.736:0.736))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datab (0.574:0.574:0.574) (0.574:0.574:0.574))
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT datad (0.584:0.584:0.584) (0.584:0.584:0.584))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.196:2.196:2.196) (2.196:2.196:2.196))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.583:0.583:0.583) (0.583:0.583:0.583))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT sdata (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datab (0.589:0.589:0.589) (0.589:0.589:0.589))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.585:0.585:0.585) (0.585:0.585:0.585))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datad (0.58:0.58:0.58) (0.58:0.58:0.58))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.574:0.574:0.574) (0.574:0.574:0.574))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datad (0.576:0.576:0.576) (0.576:0.576:0.576))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.578:0.578:0.578) (0.578:0.578:0.578))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.161:1.161:1.161) (1.161:1.161:1.161))
        (PORT datac (1.77:1.77:1.77) (1.77:1.77:1.77))
        (PORT datad (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.587:0.587:0.587) (0.587:0.587:0.587))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datac (1.343:1.343:1.343) (1.343:1.343:1.343))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.582:0.582:0.582) (0.582:0.582:0.582))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT sdata (5.617:5.617:5.617) (5.617:5.617:5.617))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datab (0.949:0.949:0.949) (0.949:0.949:0.949))
        (PORT datac (1.322:1.322:1.322) (1.322:1.322:1.322))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datad (0.571:0.571:0.571) (0.571:0.571:0.571))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.254:1.254:1.254) (1.254:1.254:1.254))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.342:1.342:1.342) (1.342:1.342:1.342))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.096:1.096:1.096) (1.096:1.096:1.096))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.339:1.339:1.339) (1.339:1.339:1.339))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datab (2.938:2.938:2.938) (2.938:2.938:2.938))
        (PORT datad (0.572:0.572:0.572) (0.572:0.572:0.572))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (1.342:1.342:1.342) (1.342:1.342:1.342))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.557:0.557:0.557) (0.557:0.557:0.557))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.789:0.789:0.789) (0.789:0.789:0.789))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT sdata (0.684:0.684:0.684) (0.684:0.684:0.684))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (1.336:1.336:1.336) (1.336:1.336:1.336))
        (PORT datad (0.971:0.971:0.971) (0.971:0.971:0.971))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.555:0.555:0.555) (0.555:0.555:0.555))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.761:0.761:0.761) (0.761:0.761:0.761))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.894:0.894:0.894) (0.894:0.894:0.894))
        (PORT datad (0.759:0.759:0.759) (0.759:0.759:0.759))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (1.34:1.34:1.34) (1.34:1.34:1.34))
        (PORT datad (1.576:1.576:1.576) (1.576:1.576:1.576))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.477:1.477:1.477) (1.477:1.477:1.477))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.555:0.555:0.555) (0.555:0.555:0.555))
        (PORT datac (0.307:0.307:0.307) (0.307:0.307:0.307))
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.885:0.885:0.885) (0.885:0.885:0.885))
        (PORT datad (0.97:0.97:0.97) (0.97:0.97:0.97))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT sdata (1.322:1.322:1.322) (1.322:1.322:1.322))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (1.329:1.329:1.329) (1.329:1.329:1.329))
        (PORT datad (1.555:1.555:1.555) (1.555:1.555:1.555))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.477:1.477:1.477) (1.477:1.477:1.477))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.769:0.769:0.769) (0.769:0.769:0.769))
        (PORT datac (0.743:0.743:0.743) (0.743:0.743:0.743))
        (PORT datad (1.058:1.058:1.058) (1.058:1.058:1.058))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (1.329:1.329:1.329) (1.329:1.329:1.329))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.477:1.477:1.477) (1.477:1.477:1.477))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.541:0.541:0.541) (0.541:0.541:0.541))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT sdata (2.635:2.635:2.635) (2.635:2.635:2.635))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.786:0.786:0.786) (0.786:0.786:0.786))
        (PORT datac (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datad (1.017:1.017:1.017) (1.017:1.017:1.017))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.636:1.636:1.636) (1.636:1.636:1.636))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (1.344:1.344:1.344) (1.344:1.344:1.344))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.553:0.553:0.553) (0.553:0.553:0.553))
        (PORT datab (0.484:0.484:0.484) (0.484:0.484:0.484))
        (PORT datac (0.783:0.783:0.783) (0.783:0.783:0.783))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.775:0.775:0.775) (0.775:0.775:0.775))
        (PORT datac (0.741:0.741:0.741) (0.741:0.741:0.741))
        (PORT datad (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.585:1.585:1.585) (1.585:1.585:1.585))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.343:1.343:1.343) (1.343:1.343:1.343))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.787:0.787:0.787) (0.787:0.787:0.787))
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.971:0.971:0.971) (0.971:0.971:0.971))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sdata (0.881:0.881:0.881) (0.881:0.881:0.881))
        (PORT ena (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.893:0.893:0.893) (0.893:0.893:0.893))
        (PORT datad (0.765:0.765:0.765) (0.765:0.765:0.765))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT sdata (1.566:1.566:1.566) (1.566:1.566:1.566))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.64:1.64:1.64) (1.64:1.64:1.64))
        (PORT datac (1.34:1.34:1.34) (1.34:1.34:1.34))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (3.895:3.895:3.895) (3.895:3.895:3.895))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.797:0.797:0.797) (0.797:0.797:0.797))
        (PORT datac (0.868:0.868:0.868) (0.868:0.868:0.868))
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.14:1.14:1.14) (1.14:1.14:1.14))
        (PORT datab (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datac (0.769:0.769:0.769) (0.769:0.769:0.769))
        (PORT datad (1.068:1.068:1.068) (1.068:1.068:1.068))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datab (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datac (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datad (0.259:0.259:0.259) (0.259:0.259:0.259))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (2.141:2.141:2.141) (2.141:2.141:2.141))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT sdata (0.836:0.836:0.836) (0.836:0.836:0.836))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.905:0.905:0.905) (0.905:0.905:0.905))
        (PORT datad (1.516:1.516:1.516) (1.516:1.516:1.516))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (1.486:1.486:1.486) (1.486:1.486:1.486))
        (PORT datad (1.513:1.513:1.513) (1.513:1.513:1.513))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.715:0.715:0.715) (0.715:0.715:0.715))
        (PORT datab (0.546:0.546:0.546) (0.546:0.546:0.546))
        (PORT datac (0.768:0.768:0.768) (0.768:0.768:0.768))
        (PORT datad (1.048:1.048:1.048) (1.048:1.048:1.048))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.279:0.279:0.279))
        (PORT datab (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.257:0.257:0.257) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datab (0.302:0.302:0.302) (0.302:0.302:0.302))
        (PORT datad (1.806:1.806:1.806) (1.806:1.806:1.806))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.3:0.3:0.3) (0.3:0.3:0.3))
        (PORT datac (1.491:1.491:1.491) (1.491:1.491:1.491))
        (PORT datad (1.51:1.51:1.51) (1.51:1.51:1.51))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.202:1.202:1.202) (1.202:1.202:1.202))
        (PORT datac (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datad (1.51:1.51:1.51) (1.51:1.51:1.51))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (2.927:2.927:2.927) (2.927:2.927:2.927))
        (PORT datad (1.477:1.477:1.477) (1.477:1.477:1.477))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.676:0.676:0.676) (0.676:0.676:0.676))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.365:1.365:1.365) (1.365:1.365:1.365))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (1.478:1.478:1.478) (1.478:1.478:1.478))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.663:0.663:0.663) (0.663:0.663:0.663))
        (PORT datac (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.656:0.656:0.656) (0.656:0.656:0.656))
        (PORT datab (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datad (1.477:1.477:1.477) (1.477:1.477:1.477))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.681:0.681:0.681) (0.681:0.681:0.681))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (1.493:1.493:1.493) (1.493:1.493:1.493))
        (PORT datad (2.174:2.174:2.174) (2.174:2.174:2.174))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.687:1.687:1.687) (1.687:1.687:1.687))
        (PORT datac (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (1.487:1.487:1.487) (1.487:1.487:1.487))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (2.279:2.279:2.279) (2.279:2.279:2.279))
        (PORT datad (1.478:1.478:1.478) (1.478:1.478:1.478))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.175:2.175:2.175) (2.175:2.175:2.175))
        (PORT datac (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (1.484:1.484:1.484) (1.484:1.484:1.484))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT sdata (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.996:1.996:1.996) (1.996:1.996:1.996))
        (PORT datad (1.487:1.487:1.487) (1.487:1.487:1.487))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (2.252:2.252:2.252) (2.252:2.252:2.252))
        (PORT datad (1.489:1.489:1.489) (1.489:1.489:1.489))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (1.483:1.483:1.483) (1.483:1.483:1.483))
        (PORT datac (2.977:2.977:2.977) (2.977:2.977:2.977))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.693:1.693:1.693) (1.693:1.693:1.693))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (1.488:1.488:1.488) (1.488:1.488:1.488))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.969:1.969:1.969) (1.969:1.969:1.969))
        (PORT datad (1.478:1.478:1.478) (1.478:1.478:1.478))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.946:0.946:0.946) (0.946:0.946:0.946))
        (PORT datad (1.481:1.481:1.481) (1.481:1.481:1.481))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.557:1.557:1.557) (1.557:1.557:1.557))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.489:1.489:1.489) (1.489:1.489:1.489))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (1.884:1.884:1.884) (1.884:1.884:1.884))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.681:0.681:0.681) (0.681:0.681:0.681))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.789:0.789:0.789) (0.789:0.789:0.789))
        (PORT datab (1.489:1.489:1.489) (1.489:1.489:1.489))
        (PORT datad (3.144:3.144:3.144) (3.144:3.144:3.144))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (2.201:2.201:2.201) (2.201:2.201:2.201))
        (PORT datad (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.225:1.225:1.225) (1.225:1.225:1.225))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (2.34:2.34:2.34) (2.34:2.34:2.34))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.194:2.194:2.194) (2.194:2.194:2.194))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (1.241:1.241:1.241) (1.241:1.241:1.241))
        (PORT datad (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (2.181:2.181:2.181) (2.181:2.181:2.181))
        (PORT datad (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.38:1.38:1.38) (1.38:1.38:1.38))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.4:2.4:2.4) (2.4:2.4:2.4))
        (PORT datac (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.224:1.224:1.224) (1.224:1.224:1.224))
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datac (2.341:2.341:2.341) (2.341:2.341:2.341))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.21:1.21:1.21) (1.21:1.21:1.21))
        (PORT datab (0.307:0.307:0.307) (0.307:0.307:0.307))
        (PORT datad (1.881:1.881:1.881) (1.881:1.881:1.881))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.523:0.523:0.523) (0.523:0.523:0.523))
        (PORT datab (0.756:0.756:0.756) (0.756:0.756:0.756))
        (PORT datad (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.71:0.71:0.71) (0.71:0.71:0.71))
        (PORT datad (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datab (2.374:2.374:2.374) (2.374:2.374:2.374))
        (PORT datad (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.214:1.214:1.214) (1.214:1.214:1.214))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (3.678:3.678:3.678) (3.678:3.678:3.678))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.564:1.564:1.564) (1.564:1.564:1.564))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.697:0.697:0.697) (0.697:0.697:0.697))
        (PORT datad (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.224:1.224:1.224) (1.224:1.224:1.224))
        (PORT datac (1.469:1.469:1.469) (1.469:1.469:1.469))
        (PORT datad (1.823:1.823:1.823) (1.823:1.823:1.823))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.678:0.678:0.678) (0.678:0.678:0.678))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (2.967:2.967:2.967) (2.967:2.967:2.967))
        (PORT datad (2.153:2.153:2.153) (2.153:2.153:2.153))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datab (1.301:1.301:1.301) (1.301:1.301:1.301))
        (PORT datad (2.171:2.171:2.171) (2.171:2.171:2.171))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.68:0.68:0.68) (0.68:0.68:0.68))
        (PORT datad (2.165:2.165:2.165) (2.165:2.165:2.165))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.191:2.191:2.191) (2.191:2.191:2.191))
        (PORT datab (3.399:3.399:3.399) (3.399:3.399:3.399))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.182:2.182:2.182) (2.182:2.182:2.182))
        (PORT datab (1.876:1.876:1.876) (1.876:1.876:1.876))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT sdata (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.295:1.295:1.295) (1.295:1.295:1.295))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (2.173:2.173:2.173) (2.173:2.173:2.173))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.612:1.612:1.612) (1.612:1.612:1.612))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (2.158:2.158:2.158) (2.158:2.158:2.158))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datac (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datad (2.165:2.165:2.165) (2.165:2.165:2.165))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datac (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datad (2.174:2.174:2.174) (2.174:2.174:2.174))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (2.153:2.153:2.153) (2.153:2.153:2.153))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (0.677:0.677:0.677) (0.677:0.677:0.677))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (2.207:2.207:2.207) (2.207:2.207:2.207))
        (PORT datad (2.171:2.171:2.171) (2.171:2.171:2.171))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (1.602:1.602:1.602) (1.602:1.602:1.602))
        (PORT datad (2.168:2.168:2.168) (2.168:2.168:2.168))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (2.263:2.263:2.263) (2.263:2.263:2.263))
        (PORT datad (2.172:2.172:2.172) (2.172:2.172:2.172))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datac (1.911:1.911:1.911) (1.911:1.911:1.911))
        (PORT datad (2.162:2.162:2.162) (2.162:2.162:2.162))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datac (0.965:0.965:0.965) (0.965:0.965:0.965))
        (PORT datad (2.173:2.173:2.173) (2.173:2.173:2.173))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.981:1.981:1.981) (1.981:1.981:1.981))
        (PORT datac (2.016:2.016:2.016) (2.016:2.016:2.016))
        (PORT datad (2.158:2.158:2.158) (2.158:2.158:2.158))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.095:2.095:2.095) (2.095:2.095:2.095))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (1.438:1.438:1.438) (1.438:1.438:1.438))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datab (0.703:0.703:0.703) (0.703:0.703:0.703))
        (PORT datac (1.426:1.426:1.426) (1.426:1.426:1.426))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (1.433:1.433:1.433) (1.433:1.433:1.433))
        (PORT datad (1.001:1.001:1.001) (1.001:1.001:1.001))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.448:1.448:1.448) (1.448:1.448:1.448))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.942:0.942:0.942) (0.942:0.942:0.942))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (1.435:1.435:1.435) (1.435:1.435:1.435))
        (PORT datad (0.942:0.942:0.942) (0.942:0.942:0.942))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT datac (1.434:1.434:1.434) (1.434:1.434:1.434))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.431:1.431:1.431) (1.431:1.431:1.431))
        (PORT datab (2.329:2.329:2.329) (2.329:2.329:2.329))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT datac (1.43:1.43:1.43) (1.43:1.43:1.43))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datac (1.418:1.418:1.418) (1.418:1.418:1.418))
        (PORT datad (2.352:2.352:2.352) (2.352:2.352:2.352))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT sdata (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (1.437:1.437:1.437) (1.437:1.437:1.437))
        (PORT datad (2.03:2.03:2.03) (2.03:2.03:2.03))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.648:0.648:0.648) (0.648:0.648:0.648))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (1.437:1.437:1.437) (1.437:1.437:1.437))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (1.423:1.423:1.423) (1.423:1.423:1.423))
        (PORT datad (2.342:2.342:2.342) (2.342:2.342:2.342))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.425:1.425:1.425) (1.425:1.425:1.425))
        (PORT datad (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.42:1.42:1.42) (1.42:1.42:1.42))
        (PORT datad (0.731:0.731:0.731) (0.731:0.731:0.731))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.553:1.553:1.553) (1.553:1.553:1.553))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.428:1.428:1.428) (1.428:1.428:1.428))
        (PORT datad (2.06:2.06:2.06) (2.06:2.06:2.06))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.433:1.433:1.433) (1.433:1.433:1.433))
        (PORT datad (0.707:0.707:0.707) (0.707:0.707:0.707))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (0.676:0.676:0.676) (0.676:0.676:0.676))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.574:1.574:1.574) (1.574:1.574:1.574))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.821:0.821:0.821) (0.821:0.821:0.821))
        (PORT datac (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT datad (1.43:1.43:1.43) (1.43:1.43:1.43))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.744:0.744:0.744) (0.744:0.744:0.744))
        (PORT datac (0.788:0.788:0.788) (0.788:0.788:0.788))
        (PORT datad (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT datab (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT datad (0.297:0.297:0.297) (0.297:0.297:0.297))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.385:0.385:0.385) (0.385:0.385:0.385))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datab (0.821:0.821:0.821) (0.821:0.821:0.821))
        (PORT datac (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datad (1.432:1.432:1.432) (1.432:1.432:1.432))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datab (0.288:0.288:0.288) (0.288:0.288:0.288))
        (PORT datac (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT datad (1.632:1.632:1.632) (1.632:1.632:1.632))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datab (1.631:1.631:1.631) (1.631:1.631:1.631))
        (PORT datac (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT datab (0.729:0.729:0.729) (0.729:0.729:0.729))
        (PORT datad (0.974:0.974:0.974) (0.974:0.974:0.974))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datab (0.723:0.723:0.723) (0.723:0.723:0.723))
        (PORT datac (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datad (0.492:0.492:0.492) (0.492:0.492:0.492))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datac (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datad (0.251:0.251:0.251) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.484:0.484:0.484) (0.484:0.484:0.484))
        (PORT datac (0.803:0.803:0.803) (0.803:0.803:0.803))
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (0.781:0.781:0.781) (0.781:0.781:0.781))
        (PORT datad (0.515:0.515:0.515) (0.515:0.515:0.515))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.46:0.46:0.46) (0.46:0.46:0.46))
        (PORT datab (0.519:0.519:0.519) (0.519:0.519:0.519))
        (PORT datac (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.663:0.663:0.663) (0.663:0.663:0.663))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datac (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datab (0.656:0.656:0.656) (0.656:0.656:0.656))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.708:0.708:0.708) (0.708:0.708:0.708))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.453:0.453:0.453) (0.453:0.453:0.453))
        (PORT datab (0.707:0.707:0.707) (0.707:0.707:0.707))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.777:0.777:0.777) (0.777:0.777:0.777))
        (PORT datab (0.491:0.491:0.491) (0.491:0.491:0.491))
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datac (0.765:0.765:0.765) (0.765:0.765:0.765))
        (PORT datad (0.445:0.445:0.445) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.773:0.773:0.773) (0.773:0.773:0.773))
        (PORT datab (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datad (0.787:0.787:0.787) (0.787:0.787:0.787))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.806:0.806:0.806) (0.806:0.806:0.806))
        (PORT datab (0.797:0.797:0.797) (0.797:0.797:0.797))
        (PORT datac (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datab (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datab (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datac (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT datac (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.224:1.224:1.224) (1.224:1.224:1.224))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datab (0.486:0.486:0.486) (0.486:0.486:0.486))
        (PORT datac (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.51:0.51:0.51) (0.51:0.51:0.51))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (0.436:0.436:0.436) (0.436:0.436:0.436))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.767:0.767:0.767) (0.767:0.767:0.767))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.451:0.451:0.451) (0.451:0.451:0.451))
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.526:0.526:0.526) (0.526:0.526:0.526))
        (PORT datad (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.838:0.838:0.838) (0.838:0.838:0.838))
        (PORT datab (0.92:0.92:0.92) (0.92:0.92:0.92))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datac (0.921:0.921:0.921) (0.921:0.921:0.921))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datab (0.682:0.682:0.682) (0.682:0.682:0.682))
        (PORT datac (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.535:0.535:0.535) (0.535:0.535:0.535))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.529:0.529:0.529) (0.529:0.529:0.529))
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datac (0.52:0.52:0.52) (0.52:0.52:0.52))
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datab (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datac (0.724:0.724:0.724) (0.724:0.724:0.724))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.666:0.666:0.666) (0.666:0.666:0.666))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.499:0.499:0.499) (0.499:0.499:0.499))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT datab (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datac (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datab (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datac (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datad (0.505:0.505:0.505) (0.505:0.505:0.505))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.812:0.812:0.812) (0.812:0.812:0.812))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.679:0.679:0.679) (0.679:0.679:0.679))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datab (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datac (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT datac (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.434:0.434:0.434) (0.434:0.434:0.434))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datab (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.454:0.454:0.454) (0.454:0.454:0.454))
        (PORT datab (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (0.519:0.519:0.519) (0.519:0.519:0.519))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.472:0.472:0.472) (0.472:0.472:0.472))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.533:0.533:0.533) (0.533:0.533:0.533))
        (PORT datab (0.522:0.522:0.522) (0.522:0.522:0.522))
        (PORT datad (0.518:0.518:0.518) (0.518:0.518:0.518))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datac (0.522:0.522:0.522) (0.522:0.522:0.522))
        (PORT datad (0.514:0.514:0.514) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (0.455:0.455:0.455) (0.455:0.455:0.455))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.741:0.741:0.741) (0.741:0.741:0.741))
        (PORT datab (0.514:0.514:0.514) (0.514:0.514:0.514))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.442:0.442:0.442) (0.442:0.442:0.442))
        (PORT datab (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datad (0.655:0.655:0.655) (0.655:0.655:0.655))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datad (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datac (0.499:0.499:0.499) (0.499:0.499:0.499))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datac (0.457:0.457:0.457) (0.457:0.457:0.457))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.514:0.514:0.514) (0.514:0.514:0.514))
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datac (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.307:0.307:0.307) (0.307:0.307:0.307))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.525:0.525:0.525) (0.525:0.525:0.525))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.522:0.522:0.522) (0.522:0.522:0.522))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.76:0.76:0.76) (0.76:0.76:0.76))
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (0.451:0.451:0.451) (0.451:0.451:0.451))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.523:0.523:0.523) (0.523:0.523:0.523))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datab (0.518:0.518:0.518) (0.518:0.518:0.518))
        (PORT datac (0.51:0.51:0.51) (0.51:0.51:0.51))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.469:0.469:0.469) (0.469:0.469:0.469))
        (PORT datab (0.307:0.307:0.307) (0.307:0.307:0.307))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.709:0.709:0.709) (0.709:0.709:0.709))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.494:0.494:0.494) (0.494:0.494:0.494))
        (PORT datac (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datab (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datad (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.667:0.667:0.667) (0.667:0.667:0.667))
        (PORT datab (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datac (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datab (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT datad (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.531:0.531:0.531) (0.531:0.531:0.531))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.767:0.767:0.767) (0.767:0.767:0.767))
        (PORT datab (0.523:0.523:0.523) (0.523:0.523:0.523))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datab (0.532:0.532:0.532) (0.532:0.532:0.532))
        (PORT datac (0.518:0.518:0.518) (0.518:0.518:0.518))
        (PORT datad (0.254:0.254:0.254) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.455:0.455:0.455) (0.455:0.455:0.455))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.511:0.511:0.511) (0.511:0.511:0.511))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.457:0.457:0.457) (0.457:0.457:0.457))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datab (0.75:0.75:0.75) (0.75:0.75:0.75))
        (PORT datac (0.761:0.761:0.761) (0.761:0.761:0.761))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.537:0.537:0.537) (0.537:0.537:0.537))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.515:0.515:0.515) (0.515:0.515:0.515))
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.474:0.474:0.474) (0.474:0.474:0.474))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.837:0.837:0.837) (0.837:0.837:0.837))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (1.336:1.336:1.336) (1.336:1.336:1.336))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.726:0.726:0.726) (0.726:0.726:0.726))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.26:0.26:0.26) (0.26:0.26:0.26))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.874:2.874:2.874) (2.874:2.874:2.874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.255:1.255:1.255) (1.255:1.255:1.255))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.398:1.398:1.398) (1.398:1.398:1.398))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.454:1.454:1.454) (1.454:1.454:1.454))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.222:1.222:1.222) (1.222:1.222:1.222))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.508:1.508:1.508) (1.508:1.508:1.508))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.515:1.515:1.515) (1.515:1.515:1.515))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.873:1.873:1.873) (1.873:1.873:1.873))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.226:1.226:1.226) (1.226:1.226:1.226))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.264:1.264:1.264) (1.264:1.264:1.264))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.541:1.541:1.541) (1.541:1.541:1.541))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.972:0.972:0.972) (0.972:0.972:0.972))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.661:1.661:1.661) (1.661:1.661:1.661))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.221:1.221:1.221) (1.221:1.221:1.221))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.269:1.269:1.269) (1.269:1.269:1.269))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.755:1.755:1.755) (1.755:1.755:1.755))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.228:1.228:1.228) (1.228:1.228:1.228))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.071:1.071:1.071) (1.071:1.071:1.071))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.68:1.68:1.68) (1.68:1.68:1.68))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.68:1.68:1.68) (1.68:1.68:1.68))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.014:2.014:2.014) (2.014:2.014:2.014))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.771:0.771:0.771) (0.771:0.771:0.771))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.768:0.768:0.768) (0.768:0.768:0.768))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.768:0.768:0.768) (0.768:0.768:0.768))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.737:0.737:0.737) (0.737:0.737:0.737))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.737:0.737:0.737) (0.737:0.737:0.737))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.055:1.055:1.055) (1.055:1.055:1.055))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.339:1.339:1.339) (1.339:1.339:1.339))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.629:1.629:1.629) (1.629:1.629:1.629))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.627:1.627:1.627) (1.627:1.627:1.627))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.818:0.818:0.818) (0.818:0.818:0.818))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.816:0.816:0.816) (0.816:0.816:0.816))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.818:0.818:0.818) (0.818:0.818:0.818))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.027:2.027:2.027) (2.027:2.027:2.027))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.028:2.028:2.028) (2.028:2.028:2.028))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.057:1.057:1.057) (1.057:1.057:1.057))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.055:1.055:1.055) (1.055:1.055:1.055))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.058:1.058:1.058) (1.058:1.058:1.058))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.047:1.047:1.047) (1.047:1.047:1.047))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.138:1.138:1.138) (1.138:1.138:1.138))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.135:1.135:1.135) (1.135:1.135:1.135))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.49:2.49:2.49) (2.49:2.49:2.49))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.486:2.486:2.486) (2.486:2.486:2.486))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.329:2.329:2.329) (2.329:2.329:2.329))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.329:2.329:2.329) (2.329:2.329:2.329))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.273:0.273:0.273) (0.273:0.273:0.273))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.776:0.776:0.776) (0.776:0.776:0.776))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.773:0.773:0.773) (0.773:0.773:0.773))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.158:2.158:2.158) (2.158:2.158:2.158))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.155:2.155:2.155) (2.155:2.155:2.155))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.078:2.078:2.078) (2.078:2.078:2.078))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.075:2.075:2.075) (2.075:2.075:2.075))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.436:2.436:2.436) (2.436:2.436:2.436))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.436:2.436:2.436) (2.436:2.436:2.436))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.156:2.156:2.156) (2.156:2.156:2.156))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.633:2.633:2.633) (2.633:2.633:2.633))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.633:2.633:2.633) (2.633:2.633:2.633))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.295:0.295:0.295))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.295:0.295:0.295))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.708:0.708:0.708) (0.708:0.708:0.708))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.723:0.723:0.723) (0.723:0.723:0.723))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.488:0.488:0.488) (0.488:0.488:0.488))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.04:1.04:1.04) (1.04:1.04:1.04))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.503:0.503:0.503) (0.503:0.503:0.503))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.517:0.517:0.517) (0.517:0.517:0.517))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.511:0.511:0.511) (0.511:0.511:0.511))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.515:0.515:0.515) (0.515:0.515:0.515))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.493:0.493:0.493) (0.493:0.493:0.493))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.746:0.746:0.746) (0.746:0.746:0.746))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.961:0.961:0.961) (0.961:0.961:0.961))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.077:1.077:1.077) (1.077:1.077:1.077))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.487:1.487:1.487) (1.487:1.487:1.487))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.478:1.478:1.478) (1.478:1.478:1.478))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.653:0.653:0.653) (0.653:0.653:0.653))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.802:0.802:0.802) (0.802:0.802:0.802))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.598:1.598:1.598) (1.598:1.598:1.598))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.769:0.769:0.769) (0.769:0.769:0.769))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.253:1.253:1.253) (1.253:1.253:1.253))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.194:3.194:3.194) (3.194:3.194:3.194))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.065:1.065:1.065) (1.065:1.065:1.065))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.036:1.036:1.036) (1.036:1.036:1.036))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4.357:4.357:4.357) (4.357:4.357:4.357))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (6.353:6.353:6.353) (6.353:6.353:6.353))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE I2C_SDAT\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2.431:2.431:2.431) (2.431:2.431:2.431))
        (PORT oe (5.466:5.466:5.466) (5.466:5.466:5.466))
        (IOPATH datain padio (2.508:2.508:2.508) (2.508:2.508:2.508))
        (IOPATH (posedge oe) padio (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH padio combout (0.83:0.83:0.83) (0.83:0.83:0.83))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE clk_50m\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.974:0.974:0.974) (0.974:0.974:0.974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE clk_50m\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.118:0.118:0.118) (0.118:0.118:0.118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE clk_50m\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datab (0.368:0.368:0.368) (0.368:0.368:0.368))
        (PORT datad (0.392:0.392:0.392) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE rst_mywav\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.974:0.974:0.974) (0.974:0.974:0.974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE rst_mywav\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.113:0.113:0.113) (0.113:0.113:0.113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE rst_mywav\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datab (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[15\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datab (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datac (0.601:0.601:0.601) (0.601:0.601:0.601))
        (PORT datad (0.37:0.37:0.37) (0.37:0.37:0.37))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[8\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[10\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[11\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[12\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[15\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (1.284:1.284:1.284) (1.284:1.284:1.284))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datab (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datac (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datad (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT ena (1.098:1.098:1.098) (1.098:1.098:1.098))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.549:0.549:0.549) (0.549:0.549:0.549))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT datab (0.861:0.861:0.861) (0.861:0.861:0.861))
        (PORT datac (0.807:0.807:0.807) (0.807:0.807:0.807))
        (PORT datad (0.692:0.692:0.692) (0.692:0.692:0.692))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT datab (0.579:0.579:0.579) (0.579:0.579:0.579))
        (PORT datac (0.803:0.803:0.803) (0.803:0.803:0.803))
        (PORT datad (0.363:0.363:0.363) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.842:0.842:0.842) (0.842:0.842:0.842))
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datac (1.248:1.248:1.248) (1.248:1.248:1.248))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.358:0.358:0.358))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.361:0.361:0.361))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.365:0.365:0.365))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datac (0.376:0.376:0.376) (0.376:0.376:0.376))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.416:0.416:0.416) (0.416:0.416:0.416))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.861:0.861:0.861) (0.861:0.861:0.861))
        (PORT datac (0.807:0.807:0.807) (0.807:0.807:0.807))
        (PORT datad (0.693:0.693:0.693) (0.693:0.693:0.693))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.861:0.861:0.861) (0.861:0.861:0.861))
        (PORT datac (0.807:0.807:0.807) (0.807:0.807:0.807))
        (PORT datad (0.693:0.693:0.693) (0.693:0.693:0.693))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.843:0.843:0.843) (0.843:0.843:0.843))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT ena (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT datab (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datac (0.55:0.55:0.55) (0.55:0.55:0.55))
        (PORT datad (1.296:1.296:1.296) (1.296:1.296:1.296))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.3:1.3:1.3) (1.3:1.3:1.3))
        (PORT datad (0.35:0.35:0.35) (0.35:0.35:0.35))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.285:0.285:0.285) (0.285:0.285:0.285))
        (PORT datab (0.715:0.715:0.715) (0.715:0.715:0.715))
        (PORT datac (0.45:0.45:0.45) (0.45:0.45:0.45))
        (PORT datad (0.265:0.265:0.265) (0.265:0.265:0.265))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.72:0.72:0.72) (0.72:0.72:0.72))
        (PORT datab (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datac (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datad (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.552:0.552:0.552) (0.552:0.552:0.552))
        (PORT datac (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datab (0.281:0.281:0.281) (0.281:0.281:0.281))
        (PORT datac (0.946:0.946:0.946) (0.946:0.946:0.946))
        (PORT datad (0.757:0.757:0.757) (0.757:0.757:0.757))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT datab (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT datac (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT datad (0.576:0.576:0.576) (0.576:0.576:0.576))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.833:0.833:0.833) (0.833:0.833:0.833))
        (PORT datab (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datac (0.943:0.943:0.943) (0.943:0.943:0.943))
        (PORT datad (0.545:0.545:0.545) (0.545:0.545:0.545))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (0.891:0.891:0.891) (0.891:0.891:0.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.861:0.861:0.861) (0.861:0.861:0.861))
        (PORT datac (0.798:0.798:0.798) (0.798:0.798:0.798))
        (PORT datad (0.57:0.57:0.57) (0.57:0.57:0.57))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.844:0.844:0.844) (0.844:0.844:0.844))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datad (0.365:0.365:0.365) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datab (6.278:6.278:6.278) (6.278:6.278:6.278))
        (PORT datad (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isAck)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT ena (1.882:1.882:1.882) (1.882:1.882:1.882))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.777:0.777:0.777) (0.777:0.777:0.777))
        (PORT datab (0.786:0.786:0.786) (0.786:0.786:0.786))
        (PORT datac (1.297:1.297:1.297) (1.297:1.297:1.297))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.745:0.745:0.745) (0.745:0.745:0.745))
        (PORT datab (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datac (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datad (0.352:0.352:0.352) (0.352:0.352:0.352))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.431:0.431:0.431) (0.431:0.431:0.431))
        (PORT datab (0.551:0.551:0.551) (0.551:0.551:0.551))
        (PORT datac (0.255:0.255:0.255) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (0.891:0.891:0.891) (0.891:0.891:0.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.354:0.354:0.354) (0.354:0.354:0.354))
        (PORT datad (0.358:0.358:0.358) (0.358:0.358:0.358))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.549:0.549:0.549) (0.549:0.549:0.549))
        (PORT datad (0.813:0.813:0.813) (0.813:0.813:0.813))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.77:0.77:0.77) (0.77:0.77:0.77))
        (PORT datab (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datac (1.301:1.301:1.301) (1.301:1.301:1.301))
        (PORT datad (0.257:0.257:0.257) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datad (0.352:0.352:0.352) (0.352:0.352:0.352))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.601:0.601:0.601) (0.601:0.601:0.601))
        (PORT datad (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datad (0.44:0.44:0.44) (0.44:0.44:0.44))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT ena (0.953:0.953:0.953) (0.953:0.953:0.953))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT datab (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT datad (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sclr (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT ena (1.098:1.098:1.098) (1.098:1.098:1.098))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.268:0.268:0.268) (0.268:0.268:0.268))
        (PORT datab (0.392:0.392:0.392) (0.392:0.392:0.392))
        (PORT datad (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT ena (1.098:1.098:1.098) (1.098:1.098:1.098))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.594:0.594:0.594) (0.594:0.594:0.594))
        (PORT datad (0.394:0.394:0.394) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|isStart\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT ena (1.098:1.098:1.098) (1.098:1.098:1.098))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.777:0.777:0.777) (0.777:0.777:0.777))
        (PORT datab (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datac (1.049:1.049:1.049) (1.049:1.049:1.049))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.773:0.773:0.773) (0.773:0.773:0.773))
        (PORT datab (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datac (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT datad (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datab (0.279:0.279:0.279) (0.279:0.279:0.279))
        (PORT datac (0.251:0.251:0.251) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.295:1.295:1.295) (1.295:1.295:1.295))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.35:0.35:0.35) (0.35:0.35:0.35))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datab (0.357:0.357:0.357) (0.357:0.357:0.357))
        (PORT datac (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datad (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT datab (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datad (0.269:0.269:0.269) (0.269:0.269:0.269))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSDA\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datab (0.731:0.731:0.731) (0.731:0.731:0.731))
        (PORT datad (1.017:1.017:1.017) (1.017:1.017:1.017))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSDA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT datab (0.583:0.583:0.583) (0.583:0.583:0.583))
        (PORT datac (0.808:0.808:0.808) (0.808:0.808:0.808))
        (PORT datad (0.356:0.356:0.356) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.778:0.778:0.778) (0.778:0.778:0.778))
        (PORT datab (0.354:0.354:0.354) (0.354:0.354:0.354))
        (PORT datad (0.358:0.358:0.358) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datab (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT datac (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datad (0.259:0.259:0.259) (0.259:0.259:0.259))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isOut)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT ena (1.576:1.576:1.576) (1.576:1.576:1.576))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|c0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.281:0.281:0.281))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE rst_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.974:0.974:0.974) (0.974:0.974:0.974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE rst_n\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.118:0.118:0.118) (0.118:0.118:0.118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE rst_n\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|c0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.574:1.574:1.574) (1.574:1.574:1.574))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datad (0.293:0.293:0.293) (0.293:0.293:0.293))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datad (0.291:0.291:0.291) (0.291:0.291:0.291))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datad (0.29:0.29:0.29) (0.29:0.29:0.29))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datad (0.295:0.295:0.295) (0.295:0.295:0.295))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datab (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.331:0.331:0.331) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6.079:6.079:6.079) (6.079:6.079:6.079))
        (PORT datab (0.296:0.296:0.296) (0.296:0.296:0.296))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.276:0.276:0.276) (0.276:0.276:0.276))
        (PORT datab (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.048:2.048:2.048) (2.048:2.048:2.048))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.05:2.05:2.05) (2.05:2.05:2.05))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.05:2.05:2.05) (2.05:2.05:2.05))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.037:2.037:2.037) (2.037:2.037:2.037))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.036:2.036:2.036) (2.036:2.036:2.036))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.052:2.052:2.052) (2.052:2.052:2.052))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.044:2.044:2.044) (2.044:2.044:2.044))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.051:2.051:2.051) (2.051:2.051:2.051))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.67:1.67:1.67) (1.67:1.67:1.67))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.684:1.684:1.684) (1.684:1.684:1.684))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.674:1.674:1.674) (1.674:1.674:1.674))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.682:1.682:1.682) (1.682:1.682:1.682))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.681:1.681:1.681) (1.681:1.681:1.681))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.668:1.668:1.668) (1.668:1.668:1.668))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.672:1.672:1.672) (1.672:1.672:1.672))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.683:1.683:1.683) (1.683:1.683:1.683))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.683:1.683:1.683) (1.683:1.683:1.683))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.683:1.683:1.683) (1.683:1.683:1.683))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.678:1.678:1.678) (1.678:1.678:1.678))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.67:1.67:1.67) (1.67:1.67:1.67))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.688:1.688:1.688) (1.688:1.688:1.688))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.692:1.692:1.692) (1.692:1.692:1.692))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.679:1.679:1.679) (1.679:1.679:1.679))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.694:1.694:1.694) (1.694:1.694:1.694))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.68:1.68:1.68) (1.68:1.68:1.68))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.682:1.682:1.682) (1.682:1.682:1.682))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.26:0.26:0.26) (0.26:0.26:0.26))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.264:0.264:0.264) (0.264:0.264:0.264))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~34)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~33)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.143:1.143:1.143) (1.143:1.143:1.143))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~32)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.143:1.143:1.143) (1.143:1.143:1.143))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.142:1.142:1.142) (1.142:1.142:1.142))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~27)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.145:1.145:1.145) (1.145:1.145:1.145))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~26)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.151:1.151:1.151) (1.151:1.151:1.151))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~25)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.44:1.44:1.44) (1.44:1.44:1.44))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.446:1.446:1.446) (1.446:1.446:1.446))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~23)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.448:1.448:1.448) (1.448:1.448:1.448))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.437:1.437:1.437) (1.437:1.437:1.437))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.448:1.448:1.448) (1.448:1.448:1.448))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector97\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.906:0.906:0.906) (0.906:0.906:0.906))
        (PORT datab (1.294:1.294:1.294) (1.294:1.294:1.294))
        (PORT datac (0.877:0.877:0.877) (0.877:0.877:0.877))
        (PORT datad (0.844:0.844:0.844) (0.844:0.844:0.844))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.442:0.442:0.442) (0.442:0.442:0.442))
        (PORT datab (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datad (1.395:1.395:1.395) (1.395:1.395:1.395))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.135:1.135:1.135) (1.135:1.135:1.135))
        (PORT datad (0.783:0.783:0.783) (0.783:0.783:0.783))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.268:0.268:0.268) (0.268:0.268:0.268))
        (PORT datab (0.818:0.818:0.818) (0.818:0.818:0.818))
        (PORT datac (0.809:0.809:0.809) (0.809:0.809:0.809))
        (PORT datad (0.272:0.272:0.272) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.75:0.75:0.75) (0.75:0.75:0.75))
        (PORT datac (0.842:0.842:0.842) (0.842:0.842:0.842))
        (PORT datad (1.442:1.442:1.442) (1.442:1.442:1.442))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.153:1.153:1.153) (1.153:1.153:1.153))
        (PORT datac (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.152:1.152:1.152) (1.152:1.152:1.152))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.153:1.153:1.153) (1.153:1.153:1.153))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.137:1.137:1.137) (1.137:1.137:1.137))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.146:1.146:1.146) (1.146:1.146:1.146))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[7\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.633:0.633:0.633) (0.633:0.633:0.633))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.865:0.865:0.865) (0.865:0.865:0.865))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.689:0.689:0.689) (0.689:0.689:0.689))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.158:1.158:1.158) (1.158:1.158:1.158))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.864:0.864:0.864) (0.864:0.864:0.864))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.86:0.86:0.86) (0.86:0.86:0.86))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.141:1.141:1.141) (1.141:1.141:1.141))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~37)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.146:1.146:1.146) (1.146:1.146:1.146))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~36)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.14:1.14:1.14) (1.14:1.14:1.14))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.865:0.865:0.865) (0.865:0.865:0.865))
        (PORT sload (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT ena (1.423:1.423:1.423) (1.423:1.423:1.423))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.514:0.514:0.514) (0.514:0.514:0.514))
        (PORT datab (0.501:0.501:0.501) (0.501:0.501:0.501))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.511:0.511:0.511) (0.511:0.511:0.511))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.486:0.486:0.486) (0.486:0.486:0.486))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.749:0.749:0.749) (0.749:0.749:0.749))
        (PORT datad (0.291:0.291:0.291) (0.291:0.291:0.291))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~52)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.435:1.435:1.435) (1.435:1.435:1.435))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~51)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.436:1.436:1.436) (1.436:1.436:1.436))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~50)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.447:1.447:1.447) (1.447:1.447:1.447))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~49)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.058:2.058:2.058) (2.058:2.058:2.058))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~48)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.044:2.044:2.044) (2.044:2.044:2.044))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~47)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.048:2.048:2.048) (2.048:2.048:2.048))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~46)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.053:2.053:2.053) (2.053:2.053:2.053))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~45)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.043:2.043:2.043) (2.043:2.043:2.043))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~44)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.045:2.045:2.045) (2.045:2.045:2.045))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~43)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.055:2.055:2.055) (2.055:2.055:2.055))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~42)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.057:2.057:2.057) (2.057:2.057:2.057))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~41)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.042:2.042:2.042) (2.042:2.042:2.042))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~40)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.055:2.055:2.055) (2.055:2.055:2.055))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~39)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.056:2.056:2.056) (2.056:2.056:2.056))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.047:2.047:2.047) (2.047:2.047:2.047))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.881:0.881:0.881) (0.881:0.881:0.881))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.871:0.871:0.871) (0.871:0.871:0.871))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.697:0.697:0.697) (0.697:0.697:0.697))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.696:0.696:0.696) (0.696:0.696:0.696))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.699:0.699:0.699) (0.699:0.699:0.699))
        (PORT sload (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.397:1.397:1.397) (1.397:1.397:1.397))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT sload (1.475:1.475:1.475) (1.475:1.475:1.475))
        (PORT ena (1.389:1.389:1.389) (1.389:1.389:1.389))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[40\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.838:0.838:0.838) (0.838:0.838:0.838))
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[41\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.143:1.143:1.143) (1.143:1.143:1.143))
        (PORT datad (0.489:0.489:0.489) (0.489:0.489:0.489))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[42\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.149:1.149:1.149) (1.149:1.149:1.149))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.032:1.032:1.032) (1.032:1.032:1.032))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.474:0.474:0.474) (0.474:0.474:0.474))
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datac (0.723:0.723:0.723) (0.723:0.723:0.723))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.758:0.758:0.758) (0.758:0.758:0.758))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.5:0.5:0.5) (0.5:0.5:0.5))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datab (0.787:0.787:0.787) (0.787:0.787:0.787))
        (PORT datac (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datab (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datac (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.757:0.757:0.757) (0.757:0.757:0.757))
        (PORT datac (0.78:0.78:0.78) (0.78:0.78:0.78))
        (PORT datad (0.747:0.747:0.747) (0.747:0.747:0.747))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_dataout\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.842:0.842:0.842) (0.842:0.842:0.842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT sdata (6.651:6.651:6.651) (6.651:6.651:6.651))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT sdata (0.678:0.678:0.678) (0.678:0.678:0.678))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT sdata (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.711:0.711:0.711) (0.711:0.711:0.711))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT sdata (0.681:0.681:0.681) (0.681:0.681:0.681))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT sdata (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT sdata (0.673:0.673:0.673) (0.673:0.673:0.673))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT sdata (1.168:1.168:1.168) (1.168:1.168:1.168))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.3:0.3:0.3) (0.3:0.3:0.3))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.802:0.802:0.802) (0.802:0.802:0.802))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT sdata (0.701:0.701:0.701) (0.701:0.701:0.701))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT sdata (0.853:0.853:0.853) (0.853:0.853:0.853))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.285:0.285:0.285) (0.285:0.285:0.285))
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datac (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datad (1.63:1.63:1.63) (1.63:1.63:1.63))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT datac (0.465:0.465:0.465) (0.465:0.465:0.465))
        (PORT datad (0.689:0.689:0.689) (0.689:0.689:0.689))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.298:0.298:0.298) (0.298:0.298:0.298))
        (PORT datab (0.56:0.56:0.56) (0.56:0.56:0.56))
        (PORT datac (0.826:0.826:0.826) (0.826:0.826:0.826))
        (PORT datad (0.445:0.445:0.445) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.824:0.824:0.824) (0.824:0.824:0.824))
        (PORT datac (0.815:0.815:0.815) (0.815:0.815:0.815))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datab (0.439:0.439:0.439) (0.439:0.439:0.439))
        (PORT datad (0.452:0.452:0.452) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.506:1.506:1.506) (1.506:1.506:1.506))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.338:1.338:1.338) (1.338:1.338:1.338))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.78:0.78:0.78) (0.78:0.78:0.78))
        (PORT datab (0.841:0.841:0.841) (0.841:0.841:0.841))
        (PORT datac (0.55:0.55:0.55) (0.55:0.55:0.55))
        (PORT datad (0.794:0.794:0.794) (0.794:0.794:0.794))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datab (0.263:0.263:0.263) (0.263:0.263:0.263))
        (PORT datac (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datad (1.631:1.631:1.631) (1.631:1.631:1.631))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.888:0.888:0.888) (0.888:0.888:0.888))
        (PORT datab (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datac (0.663:0.663:0.663) (0.663:0.663:0.663))
        (PORT datad (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.839:0.839:0.839) (0.839:0.839:0.839))
        (PORT datab (0.559:0.559:0.559) (0.559:0.559:0.559))
        (PORT datac (0.965:0.965:0.965) (0.965:0.965:0.965))
        (PORT datad (0.363:0.363:0.363) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datab (0.557:0.557:0.557) (0.557:0.557:0.557))
        (PORT datac (0.82:0.82:0.82) (0.82:0.82:0.82))
        (PORT datad (0.445:0.445:0.445) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.805:0.805:0.805) (0.805:0.805:0.805))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.506:1.506:1.506) (1.506:1.506:1.506))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.338:1.338:1.338) (1.338:1.338:1.338))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.793:0.793:0.793) (0.793:0.793:0.793))
        (PORT datab (0.965:0.965:0.965) (0.965:0.965:0.965))
        (PORT datac (0.815:0.815:0.815) (0.815:0.815:0.815))
        (PORT datad (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.563:0.563:0.563) (0.563:0.563:0.563))
        (PORT datac (0.798:0.798:0.798) (0.798:0.798:0.798))
        (PORT datad (0.694:0.694:0.694) (0.694:0.694:0.694))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT datab (0.562:0.562:0.562) (0.562:0.562:0.562))
        (PORT datac (0.829:0.829:0.829) (0.829:0.829:0.829))
        (PORT datad (0.258:0.258:0.258) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.523:0.523:0.523) (0.523:0.523:0.523))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datad (0.492:0.492:0.492) (0.492:0.492:0.492))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.499:0.499:0.499) (0.499:0.499:0.499))
        (PORT datac (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.495:0.495:0.495) (0.495:0.495:0.495))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.401:0.401:0.401) (0.401:0.401:0.401))
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datac (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.025:2.025:2.025) (2.025:2.025:2.025))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (1.096:1.096:1.096) (1.096:1.096:1.096))
        (PORT datad (2.03:2.03:2.03) (2.03:2.03:2.03))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT datab (1.3:1.3:1.3) (1.3:1.3:1.3))
        (PORT datac (0.58:0.58:0.58) (0.58:0.58:0.58))
        (PORT datad (0.839:0.839:0.839) (0.839:0.839:0.839))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[43\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.625:0.625:0.625) (0.625:0.625:0.625))
        (PORT sload (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.122:1.122:1.122) (1.122:1.122:1.122))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (2.02:2.02:2.02) (2.02:2.02:2.02))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.123:1.123:1.123) (1.123:1.123:1.123))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (2.024:2.024:2.024) (2.024:2.024:2.024))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.798:0.798:0.798) (0.798:0.798:0.798))
        (PORT datab (0.491:0.491:0.491) (0.491:0.491:0.491))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.046:2.046:2.046) (2.046:2.046:2.046))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.038:2.038:2.038) (2.038:2.038:2.038))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.04:2.04:2.04) (2.04:2.04:2.04))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.041:2.041:2.041) (2.041:2.041:2.041))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.696:0.696:0.696) (0.696:0.696:0.696))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.857:0.857:0.857) (0.857:0.857:0.857))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.696:0.696:0.696) (0.696:0.696:0.696))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.125:1.125:1.125) (1.125:1.125:1.125))
        (PORT datab (2.034:2.034:2.034) (2.034:2.034:2.034))
        (PORT datad (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[38\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.619:0.619:0.619) (0.619:0.619:0.619))
        (PORT sload (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.123:1.123:1.123) (1.123:1.123:1.123))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (2.027:2.027:2.027) (2.027:2.027:2.027))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector46\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT datad (1.394:1.394:1.394) (1.394:1.394:1.394))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.9:0.9:0.9) (0.9:0.9:0.9))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector45\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.693:1.693:1.693) (1.693:1.693:1.693))
        (PORT datab (1.113:1.113:1.113) (1.113:1.113:1.113))
        (PORT datad (0.456:0.456:0.456) (0.456:0.456:0.456))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.691:1.691:1.691) (1.691:1.691:1.691))
        (PORT datab (1.111:1.111:1.111) (1.111:1.111:1.111))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.69:1.69:1.69) (1.69:1.69:1.69))
        (PORT datab (1.111:1.111:1.111) (1.111:1.111:1.111))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datac (0.493:0.493:0.493) (0.493:0.493:0.493))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.443:0.443:0.443) (0.443:0.443:0.443))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.763:0.763:0.763) (0.763:0.763:0.763))
        (PORT datad (0.253:0.253:0.253) (0.253:0.253:0.253))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.752:0.752:0.752) (0.752:0.752:0.752))
        (PORT datac (0.755:0.755:0.755) (0.755:0.755:0.755))
        (PORT datad (0.757:0.757:0.757) (0.757:0.757:0.757))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datab (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datad (1.633:1.633:1.633) (1.633:1.633:1.633))
        (IOPATH dataa combout (0.406:0.406:0.406) (0.406:0.406:0.406))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.73:0.73:0.73) (0.73:0.73:0.73))
        (PORT datab (0.467:0.467:0.467) (0.467:0.467:0.467))
        (PORT datac (0.465:0.465:0.465) (0.465:0.465:0.465))
        (PORT datad (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.386:0.386:0.386) (0.386:0.386:0.386))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datac (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datac (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT ena (1.326:1.326:1.326) (1.326:1.326:1.326))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.263:0.263:0.263) (0.263:0.263:0.263))
        (PORT datac (0.263:0.263:0.263) (0.263:0.263:0.263))
        (PORT datad (0.262:0.262:0.262) (0.262:0.262:0.262))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.734:0.734:0.734) (0.734:0.734:0.734))
        (PORT datad (0.871:0.871:0.871) (0.871:0.871:0.871))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datab (1.38:1.38:1.38) (1.38:1.38:1.38))
        (PORT datac (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datad (0.867:0.867:0.867) (0.867:0.867:0.867))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector97\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.782:0.782:0.782) (0.782:0.782:0.782))
        (PORT datac (0.551:0.551:0.551) (0.551:0.551:0.551))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT datab (0.841:0.841:0.841) (0.841:0.841:0.841))
        (PORT datac (0.411:0.411:0.411) (0.411:0.411:0.411))
        (PORT datad (0.8:0.8:0.8) (0.8:0.8:0.8))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datab (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datac (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datad (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.684:1.684:1.684) (1.684:1.684:1.684))
        (PORT datab (1.109:1.109:1.109) (1.109:1.109:1.109))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[7\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT sload (1.749:1.749:1.749) (1.749:1.749:1.749))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT sload (1.749:1.749:1.749) (1.749:1.749:1.749))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.699:0.699:0.699) (0.699:0.699:0.699))
        (PORT sload (1.749:1.749:1.749) (1.749:1.749:1.749))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT sload (1.749:1.749:1.749) (1.749:1.749:1.749))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT sload (1.749:1.749:1.749) (1.749:1.749:1.749))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT sload (1.749:1.749:1.749) (1.749:1.749:1.749))
        (PORT ena (1.1:1.1:1.1) (1.1:1.1:1.1))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.836:0.836:0.836) (0.836:0.836:0.836))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.862:0.862:0.862) (0.862:0.862:0.862))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.091:1.091:1.091) (1.091:1.091:1.091))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.868:0.868:0.868) (0.868:0.868:0.868))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.686:0.686:0.686) (0.686:0.686:0.686))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.881:0.881:0.881) (0.881:0.881:0.881))
        (PORT sload (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT ena (1.348:1.348:1.348) (1.348:1.348:1.348))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.874:0.874:0.874) (0.874:0.874:0.874))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.697:0.697:0.697) (0.697:0.697:0.697))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.858:0.858:0.858) (0.858:0.858:0.858))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.699:0.699:0.699) (0.699:0.699:0.699))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.868:0.868:0.868) (0.868:0.868:0.868))
        (PORT sload (1.725:1.725:1.725) (1.725:1.725:1.725))
        (PORT ena (1.616:1.616:1.616) (1.616:1.616:1.616))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.023:2.023:2.023) (2.023:2.023:2.023))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[40\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (0.619:0.619:0.619) (0.619:0.619:0.619))
        (PORT sload (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.519:0.519:0.519) (0.519:0.519:0.519))
        (PORT datab (0.709:0.709:0.709) (0.709:0.709:0.709))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.263:0.263:0.263) (0.263:0.263:0.263))
        (PORT datab (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datac (0.68:0.68:0.68) (0.68:0.68:0.68))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.642:0.642:0.642) (0.642:0.642:0.642))
        (PORT datab (0.752:0.752:0.752) (0.752:0.752:0.752))
        (PORT datac (0.754:0.754:0.754) (0.754:0.754:0.754))
        (PORT datad (0.757:0.757:0.757) (0.757:0.757:0.757))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT datad (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.888:0.888:0.888) (0.888:0.888:0.888))
        (PORT datab (0.689:0.689:0.689) (0.689:0.689:0.689))
        (PORT datac (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datad (1.375:1.375:1.375) (1.375:1.375:1.375))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.472:0.472:0.472) (0.472:0.472:0.472))
        (PORT datab (0.842:0.842:0.842) (0.842:0.842:0.842))
        (PORT datac (0.554:0.554:0.554) (0.554:0.554:0.554))
        (PORT datad (0.802:0.802:0.802) (0.802:0.802:0.802))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.276:0.276:0.276) (0.276:0.276:0.276))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datac (0.442:0.442:0.442) (0.442:0.442:0.442))
        (PORT datad (0.255:0.255:0.255) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.905:0.905:0.905) (0.905:0.905:0.905))
        (PORT datab (1.295:1.295:1.295) (1.295:1.295:1.295))
        (PORT datac (0.876:0.876:0.876) (0.876:0.876:0.876))
        (PORT datad (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datad (0.84:0.84:0.84) (0.84:0.84:0.84))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[9\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.513:0.513:0.513) (0.513:0.513:0.513))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT ena (0.905:0.905:0.905) (0.905:0.905:0.905))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|SD_cs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT sload (1.208:1.208:1.208) (1.208:1.208:1.208))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.382:0.382:0.382) (0.382:0.382:0.382))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.448:0.448:0.448) (0.448:0.448:0.448))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|init_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.506:1.506:1.506) (1.506:1.506:1.506))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.338:1.338:1.338) (1.338:1.338:1.338))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datac (0.933:0.933:0.933) (0.933:0.933:0.933))
        (PORT datad (1.558:1.558:1.558) (1.558:1.558:1.558))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.268:0.268:0.268) (0.268:0.268:0.268))
        (PORT datab (0.482:0.482:0.482) (0.482:0.482:0.482))
        (PORT datac (0.564:0.564:0.564) (0.564:0.564:0.564))
        (PORT datad (1.451:1.451:1.451) (1.451:1.451:1.451))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.85:0.85:0.85) (0.85:0.85:0.85))
        (PORT datac (1.733:1.733:1.733) (1.733:1.733:1.733))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.94:1.94:1.94) (1.94:1.94:1.94))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datac (0.933:0.933:0.933) (0.933:0.933:0.933))
        (PORT datad (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT datac (0.932:0.932:0.932) (0.932:0.932:0.932))
        (PORT datad (1.556:1.556:1.556) (1.556:1.556:1.556))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datac (0.935:0.935:0.935) (0.935:0.935:0.935))
        (PORT datad (1.56:1.56:1.56) (1.56:1.56:1.56))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.936:0.936:0.936) (0.936:0.936:0.936))
        (PORT datad (1.561:1.561:1.561) (1.561:1.561:1.561))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (0.936:0.936:0.936) (0.936:0.936:0.936))
        (PORT datad (1.561:1.561:1.561) (1.561:1.561:1.561))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.359:1.359:1.359) (1.359:1.359:1.359))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datad (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mystate\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.556:1.556:1.556) (1.556:1.556:1.556))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.374:0.374:0.374) (0.374:0.374:0.374))
        (PORT datad (0.363:0.363:0.363) (0.363:0.363:0.363))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.542:0.542:0.542) (0.542:0.542:0.542))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datac (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datab (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datac (0.471:0.471:0.471) (0.471:0.471:0.471))
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datac (0.469:0.469:0.469) (0.469:0.469:0.469))
        (PORT datad (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_step\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.793:0.793:0.793) (0.793:0.793:0.793))
        (PORT datab (1.102:1.102:1.102) (1.102:1.102:1.102))
        (PORT datac (6.07:6.07:6.07) (6.07:6.07:6.07))
        (PORT datad (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_step\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datad (1.5:1.5:1.5) (1.5:1.5:1.5))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_step\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.073:1.073:1.073) (1.073:1.073:1.073))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT datab (1.363:1.363:1.363) (1.363:1.363:1.363))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cntb\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.884:0.884:0.884) (0.884:0.884:0.884))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datad (0.499:0.499:0.499) (0.499:0.499:0.499))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cntb\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT ena (0.884:0.884:0.884) (0.884:0.884:0.884))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1:1:1) (1:1:1))
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cntb\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT ena (0.884:0.884:0.884) (0.884:0.884:0.884))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|myvalid_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datab (0.512:0.512:0.512) (0.512:0.512:0.512))
        (PORT datac (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datad (0.5:0.5:0.5) (0.5:0.5:0.5))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|myvalid_o\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datad (1.499:1.499:1.499) (1.499:1.499:1.499))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|myvalid_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.39:1.39:1.39) (1.39:1.39:1.39))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datab (1.047:1.047:1.047) (1.047:1.047:1.047))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datab (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datad (0.755:0.755:0.755) (0.755:0.755:0.755))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_req_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (1.105:1.105:1.105) (1.105:1.105:1.105))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_req_b\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.134:1.134:1.134) (1.134:1.134:1.134))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_req_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datab (1.49:1.49:1.49) (1.49:1.49:1.49))
        (PORT datac (1.13:1.13:1.13) (1.13:1.13:1.13))
        (PORT datad (0.386:0.386:0.386) (0.386:0.386:0.386))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.409:0.409:0.409) (0.409:0.409:0.409))
        (PORT datab (1.492:1.492:1.492) (1.492:1.492:1.492))
        (PORT datac (1.131:1.131:1.131) (1.131:1.131:1.131))
        (PORT datad (0.387:0.387:0.387) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datab (1.482:1.482:1.482) (1.482:1.482:1.482))
        (PORT datac (1.133:1.133:1.133) (1.133:1.133:1.133))
        (PORT datad (0.379:0.379:0.379) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DACLRC\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.83:0.83:0.83) (0.83:0.83:0.83))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacclk_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (6.872:6.872:6.872) (6.872:6.872:6.872))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE BCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.84:0.84:0.84) (0.84:0.84:0.84))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|bclk_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (6.58:6.58:6.58) (6.58:6.58:6.58))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacclk_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (0.9:0.9:0.9) (0.9:0.9:0.9))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|bclk_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (1.331:1.331:1.331) (1.331:1.331:1.331))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.546:0.546:0.546) (0.546:0.546:0.546))
        (PORT datab (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datab (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datac (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datad (0.338:0.338:0.338) (0.338:0.338:0.338))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datab (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datac (0.254:0.254:0.254) (0.254:0.254:0.254))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_reg1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (1.381:1.381:1.381) (1.381:1.381:1.381))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_reg2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_reg2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.144:1.144:1.144) (1.144:1.144:1.144))
        (PORT datad (0.386:0.386:0.386) (0.386:0.386:0.386))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|myen)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.977:1.977:1.977) (1.977:1.977:1.977))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT datac (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.753:0.753:0.753) (0.753:0.753:0.753))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.515:0.515:0.515) (0.515:0.515:0.515))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT datab (0.443:0.443:0.443) (0.443:0.443:0.443))
        (PORT datac (1.494:1.494:1.494) (1.494:1.494:1.494))
        (PORT datad (0.384:0.384:0.384) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.75:0.75:0.75) (0.75:0.75:0.75))
        (PORT datab (0.743:0.743:0.743) (0.743:0.743:0.743))
        (PORT datac (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datad (0.515:0.515:0.515) (0.515:0.515:0.515))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.719:0.719:0.719) (0.719:0.719:0.719))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.736:0.736:0.736) (0.736:0.736:0.736))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.149:1.149:1.149) (1.149:1.149:1.149))
        (PORT datab (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datac (1.487:1.487:1.487) (1.487:1.487:1.487))
        (PORT datad (0.377:0.377:0.377) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT datab (1.488:1.488:1.488) (1.488:1.488:1.488))
        (PORT datac (0.431:0.431:0.431) (0.431:0.431:0.431))
        (PORT datad (0.383:0.383:0.383) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT datab (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datac (1.496:1.496:1.496) (1.496:1.496:1.496))
        (PORT datad (0.387:0.387:0.387) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.524:0.524:0.524) (0.524:0.524:0.524))
        (PORT datab (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT datac (0.707:0.707:0.707) (0.707:0.707:0.707))
        (PORT datad (0.5:0.5:0.5) (0.5:0.5:0.5))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.781:0.781:0.781) (0.781:0.781:0.781))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.8:0.8:0.8) (0.8:0.8:0.8))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.039:1.039:1.039) (1.039:1.039:1.039))
        (PORT datab (1.455:1.455:1.455) (1.455:1.455:1.455))
        (PORT datad (0.961:0.961:0.961) (0.961:0.961:0.961))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~24_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datab (1.491:1.491:1.491) (1.491:1.491:1.491))
        (PORT datac (1.131:1.131:1.131) (1.131:1.131:1.131))
        (PORT datad (0.387:0.387:0.387) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.322:1.322:1.322) (1.322:1.322:1.322))
        (PORT datab (0.806:0.806:0.806) (0.806:0.806:0.806))
        (PORT datac (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datad (1.579:1.579:1.579) (1.579:1.579:1.579))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.78:0.78:0.78) (0.78:0.78:0.78))
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datac (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datad (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datad (0.952:0.952:0.952) (0.952:0.952:0.952))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT sdata (0.676:0.676:0.676) (0.676:0.676:0.676))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector49\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.779:0.779:0.779) (0.779:0.779:0.779))
        (PORT datab (0.733:0.733:0.733) (0.733:0.733:0.733))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector49\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.943:0.943:0.943) (0.943:0.943:0.943))
        (PORT datab (0.717:0.717:0.717) (0.717:0.717:0.717))
        (PORT datad (0.952:0.952:0.952) (0.952:0.952:0.952))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (2.219:2.219:2.219) (2.219:2.219:2.219))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.493:0.493:0.493) (0.493:0.493:0.493))
        (PORT datac (1.734:1.734:1.734) (1.734:1.734:1.734))
        (PORT datad (0.847:0.847:0.847) (0.847:0.847:0.847))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.94:1.94:1.94) (1.94:1.94:1.94))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.848:0.848:0.848) (0.848:0.848:0.848))
        (PORT datac (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.94:1.94:1.94) (1.94:1.94:1.94))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.85:0.85:0.85) (0.85:0.85:0.85))
        (PORT datac (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.94:1.94:1.94) (1.94:1.94:1.94))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT datac (1.728:1.728:1.728) (1.728:1.728:1.728))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.94:1.94:1.94) (1.94:1.94:1.94))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.518:0.518:0.518) (0.518:0.518:0.518))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datad (0.425:0.425:0.425) (0.425:0.425:0.425))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datab (0.955:0.955:0.955) (0.955:0.955:0.955))
        (PORT datac (0.889:0.889:0.889) (0.889:0.889:0.889))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.52:0.52:0.52) (0.52:0.52:0.52))
        (PORT datac (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.479:0.479:0.479) (0.479:0.479:0.479))
        (PORT datac (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.825:0.825:0.825) (0.825:0.825:0.825))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[9\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.507:0.507:0.507) (0.507:0.507:0.507))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[14\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.354:0.354:0.354))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|data_come\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.791:0.791:0.791) (0.791:0.791:0.791))
        (PORT datab (6.065:6.065:6.065) (6.065:6.065:6.065))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|data_come)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT sclr (2.004:2.004:2.004) (2.004:2.004:2.004))
        (PORT sload (1.012:1.012:1.012) (1.012:1.012:1.012))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.708:0.708:0.708) (0.708:0.708:0.708))
        (PORT datad (0.295:0.295:0.295) (0.295:0.295:0.295))
        (IOPATH datac combout (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.419:1.419:1.419) (1.419:1.419:1.419))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[17\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.526:0.526:0.526) (0.526:0.526:0.526))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[19\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.146:0.146:0.146) (0.146:0.146:0.146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.419:1.419:1.419) (1.419:1.419:1.419))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[20\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.135:2.135:2.135) (2.135:2.135:2.135))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.419:1.419:1.419) (1.419:1.419:1.419))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.517:0.517:0.517) (0.517:0.517:0.517))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datab (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datac (0.348:0.348:0.348) (0.348:0.348:0.348))
        (PORT datad (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datac (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT datad (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[21\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.331:0.331:0.331) (0.331:0.331:0.331))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.134:2.134:2.134) (2.134:2.134:2.134))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[22\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.517:0.517:0.517) (0.517:0.517:0.517))
        (PORT datad (0.521:0.521:0.521) (0.521:0.521:0.521))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.719:0.719:0.719) (0.719:0.719:0.719))
        (PORT datad (0.39:0.39:0.39) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[24\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.138:2.138:2.138) (2.138:2.138:2.138))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[27\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.14:2.14:2.14) (2.14:2.14:2.14))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[29\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.145:2.145:2.145) (2.145:2.145:2.145))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[30\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.144:2.144:2.144) (2.144:2.144:2.144))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[31\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.144:2.144:2.144) (2.144:2.144:2.144))
        (PORT sload (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datab (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.358:0.358:0.358))
        (PORT datab (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[11\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[12\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[13\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.42:1.42:1.42) (1.42:1.42:1.42))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.42:1.42:1.42) (1.42:1.42:1.42))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datac (0.508:0.508:0.508) (0.508:0.508:0.508))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.517:0.517:0.517) (0.517:0.517:0.517))
        (PORT datac (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT ena (1.396:1.396:1.396) (1.396:1.396:1.396))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.505:0.505:0.505) (0.505:0.505:0.505))
        (PORT datac (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT ena (1.924:1.924:1.924) (1.924:1.924:1.924))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (1.77:1.77:1.77) (1.77:1.77:1.77))
        (PORT datac (0.618:0.618:0.618) (0.618:0.618:0.618))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.833:0.833:0.833) (0.833:0.833:0.833))
        (PORT datac (0.622:0.622:0.622) (0.622:0.622:0.622))
        (PORT datad (1.764:1.764:1.764) (1.764:1.764:1.764))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (1.774:1.774:1.774) (1.774:1.774:1.774))
        (PORT datac (0.614:0.614:0.614) (0.614:0.614:0.614))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datab (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT datac (0.747:0.747:0.747) (0.747:0.747:0.747))
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.775:0.775:0.775) (0.775:0.775:0.775))
        (PORT datac (0.732:0.732:0.732) (0.732:0.732:0.732))
        (PORT datad (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.748:0.748:0.748) (0.748:0.748:0.748))
        (PORT datab (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datac (0.564:0.564:0.564) (0.564:0.564:0.564))
        (PORT datad (0.456:0.456:0.456) (0.456:0.456:0.456))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datac (1.717:1.717:1.717) (1.717:1.717:1.717))
        (PORT datad (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datab (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.374:0.374:0.374) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mystate\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.556:1.556:1.556) (1.556:1.556:1.556))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.749:0.749:0.749) (0.749:0.749:0.749))
        (PORT datab (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datac (0.563:0.563:0.563) (0.563:0.563:0.563))
        (PORT datad (1.231:1.231:1.231) (1.231:1.231:1.231))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.358:0.358:0.358))
        (PORT datac (0.432:0.432:0.432) (0.432:0.432:0.432))
        (PORT datad (0.375:0.375:0.375) (0.375:0.375:0.375))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mystate\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.556:1.556:1.556) (1.556:1.556:1.556))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (2.204:2.204:2.204) (2.204:2.204:2.204))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT datad (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[21\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datab (0.369:0.369:0.369) (0.369:0.369:0.369))
        (PORT datac (1.719:1.719:1.719) (1.719:1.719:1.719))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[9\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.146:0.146:0.146) (0.146:0.146:0.146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[11\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[12\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[13\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[15\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[17\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.495:0.495:0.495) (0.495:0.495:0.495))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[18\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[20\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.746:0.746:0.746) (0.746:0.746:0.746))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datac (0.719:0.719:0.719) (0.719:0.719:0.719))
        (PORT datad (0.787:0.787:0.787) (0.787:0.787:0.787))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[3\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.785:0.785:0.785) (0.785:0.785:0.785))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.502:0.502:0.502) (0.502:0.502:0.502))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT ena (1.365:1.365:1.365) (1.365:1.365:1.365))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datac (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datac (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.552:0.552:0.552))
        (PORT datab (0.744:0.744:0.744) (0.744:0.744:0.744))
        (PORT datac (0.776:0.776:0.776) (0.776:0.776:0.776))
        (PORT datad (0.375:0.375:0.375) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.773:0.773:0.773) (0.773:0.773:0.773))
        (PORT datab (0.365:0.365:0.365) (0.365:0.365:0.365))
        (PORT datac (0.734:0.734:0.734) (0.734:0.734:0.734))
        (PORT datad (0.435:0.435:0.435) (0.435:0.435:0.435))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.73:1.73:1.73) (1.73:1.73:1.73))
        (PORT datab (0.282:0.282:0.282) (0.282:0.282:0.282))
        (PORT datac (0.368:0.368:0.368) (0.368:0.368:0.368))
        (PORT datad (0.425:0.425:0.425) (0.425:0.425:0.425))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|SD_cs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.556:1.556:1.556) (1.556:1.556:1.556))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.928:0.928:0.928) (0.928:0.928:0.928))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE SD_cs\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.82:0.82:0.82) (0.82:0.82:0.82))
        (PORT datac (0.795:0.795:0.795) (0.795:0.795:0.795))
        (PORT datad (1.357:1.357:1.357) (1.357:1.357:1.357))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector152\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (1.156:1.156:1.156) (1.156:1.156:1.156))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector172\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datac (1.138:1.138:1.138) (1.138:1.138:1.138))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector171\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.132:1.132:1.132) (1.132:1.132:1.132))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector170\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (1.129:1.129:1.129) (1.129:1.129:1.129))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector177\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.919:0.919:0.919) (0.919:0.919:0.919))
        (PORT datac (1.129:1.129:1.129) (1.129:1.129:1.129))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector176\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (1.136:1.136:1.136) (1.136:1.136:1.136))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector175\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (1.135:1.135:1.135) (1.135:1.135:1.135))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector174\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (1.133:1.133:1.133) (1.133:1.133:1.133))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector173\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.126:1.126:1.126) (1.126:1.126:1.126))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector167\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datac (1.136:1.136:1.136) (1.136:1.136:1.136))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector166\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.123:1.123:1.123) (1.123:1.123:1.123))
        (PORT datac (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector169\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.127:1.127:1.127) (1.127:1.127:1.127))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.534:1.534:1.534) (1.534:1.534:1.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector165\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.526:0.526:0.526) (0.526:0.526:0.526))
        (PORT datac (0.828:0.828:0.828) (0.828:0.828:0.828))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.773:1.773:1.773) (1.773:1.773:1.773))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector164\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.828:0.828:0.828) (0.828:0.828:0.828))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.773:1.773:1.773) (1.773:1.773:1.773))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector163\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.827:0.827:0.827) (0.827:0.827:0.827))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.773:1.773:1.773) (1.773:1.773:1.773))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector162\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.826:0.826:0.826) (0.826:0.826:0.826))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.773:1.773:1.773) (1.773:1.773:1.773))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.72:0.72:0.72) (0.72:0.72:0.72))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datac (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datad (0.424:0.424:0.424) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datac (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector161\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.168:1.168:1.168) (1.168:1.168:1.168))
        (PORT datad (0.787:0.787:0.787) (0.787:0.787:0.787))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector160\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (1.159:1.159:1.159) (1.159:1.159:1.159))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector159\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (1.16:1.16:1.16) (1.16:1.16:1.16))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector158\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datad (1.16:1.16:1.16) (1.16:1.16:1.16))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.53:0.53:0.53) (0.53:0.53:0.53))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (0.518:0.518:0.518) (0.518:0.518:0.518))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector157\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (1.162:1.162:1.162) (1.162:1.162:1.162))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector156\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (1.161:1.161:1.161) (1.161:1.161:1.161))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector155\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (1.159:1.159:1.159) (1.159:1.159:1.159))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector154\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.743:0.743:0.743) (0.743:0.743:0.743))
        (PORT datab (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datac (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datab (0.84:0.84:0.84) (0.84:0.84:0.84))
        (PORT datac (0.848:0.848:0.848) (0.848:0.848:0.848))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[47\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datac (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datad (0.838:0.838:0.838) (0.838:0.838:0.838))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector151\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (1.16:1.16:1.16) (1.16:1.16:1.16))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector150\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (1.152:1.152:1.152) (1.152:1.152:1.152))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.533:1.533:1.533) (1.533:1.533:1.533))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector149\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.794:0.794:0.794) (0.794:0.794:0.794))
        (PORT datad (0.859:0.859:0.859) (0.859:0.859:0.859))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector148\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datad (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector147\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.857:0.857:0.857) (0.857:0.857:0.857))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector146\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.104:1.104:1.104) (1.104:1.104:1.104))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datac (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT datad (0.867:0.867:0.867) (0.867:0.867:0.867))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.818:0.818:0.818) (0.818:0.818:0.818))
        (PORT datac (0.808:0.808:0.808) (0.808:0.808:0.808))
        (PORT datad (0.272:0.272:0.272) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|SD_datain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.813:0.813:0.813) (0.813:0.813:0.813))
        (PORT datab (0.748:0.748:0.748) (0.748:0.748:0.748))
        (PORT datac (0.751:0.751:0.751) (0.751:0.751:0.751))
        (PORT datad (0.756:0.756:0.756) (0.756:0.756:0.756))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector139\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datac (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.573:0.573:0.573) (0.573:0.573:0.573))
        (PORT datad (0.843:0.843:0.843) (0.843:0.843:0.843))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[40\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.822:0.822:0.822) (0.822:0.822:0.822))
        (PORT datac (0.814:0.814:0.814) (0.814:0.814:0.814))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[47\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.559:0.559:0.559) (0.559:0.559:0.559))
        (PORT datab (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datac (0.965:0.965:0.965) (0.965:0.965:0.965))
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[47\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.559:0.559:0.559) (0.559:0.559:0.559))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.268:0.268:0.268) (0.268:0.268:0.268))
        (PORT datad (0.253:0.253:0.253) (0.253:0.253:0.253))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector138\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.917:0.917:0.917) (0.917:0.917:0.917))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector137\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.919:0.919:0.919) (0.919:0.919:0.919))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector136\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.924:0.924:0.924) (0.924:0.924:0.924))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector135\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.916:0.916:0.916) (0.916:0.916:0.916))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector143\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datac (0.92:0.92:0.92) (0.92:0.92:0.92))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector142\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.92:0.92:0.92) (0.92:0.92:0.92))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector141\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.916:0.916:0.916) (0.916:0.916:0.916))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector140\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.923:0.923:0.923) (0.923:0.923:0.923))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector134\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.915:0.915:0.915) (0.915:0.915:0.915))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datad (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector131\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector130\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.955:0.955:0.955) (0.955:0.955:0.955))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (0.495:0.495:0.495) (0.495:0.495:0.495))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datac (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datad (0.428:0.428:0.428) (0.428:0.428:0.428))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector104\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (1.116:1.116:1.116) (1.116:1.116:1.116))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector103\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.116:1.116:1.116) (1.116:1.116:1.116))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector108\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datac (1.124:1.124:1.124) (1.124:1.124:1.124))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector107\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.12:1.12:1.12) (1.12:1.12:1.12))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector106\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.124:1.124:1.124) (1.124:1.124:1.124))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector105\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.126:1.126:1.126) (1.126:1.126:1.126))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector102\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.127:1.127:1.127) (1.127:1.127:1.127))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datac (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector129\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector128\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector126\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.959:0.959:0.959) (0.959:0.959:0.959))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector125\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector124\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.777:0.777:0.777) (0.777:0.777:0.777))
        (PORT datad (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector123\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.881:0.881:0.881) (0.881:0.881:0.881))
        (PORT datac (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector122\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.89:0.89:0.89) (0.89:0.89:0.89))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.882:0.882:0.882) (0.882:0.882:0.882))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.891:0.891:0.891) (0.891:0.891:0.891))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector119\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.891:0.891:0.891) (0.891:0.891:0.891))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector118\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.89:0.89:0.89) (0.89:0.89:0.89))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector117\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.892:0.892:0.892) (0.892:0.892:0.892))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector116\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.882:0.882:0.882) (0.882:0.882:0.882))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector115\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.889:0.889:0.889) (0.889:0.889:0.889))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector114\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.879:0.879:0.879) (0.879:0.879:0.879))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector113\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.879:0.879:0.879) (0.879:0.879:0.879))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector112\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.117:1.117:1.117) (1.117:1.117:1.117))
        (PORT datad (0.77:0.77:0.77) (0.77:0.77:0.77))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector111\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datac (1.118:1.118:1.118) (1.118:1.118:1.118))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector110\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.124:1.124:1.124) (1.124:1.124:1.124))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector109\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.125:1.125:1.125) (1.125:1.125:1.125))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.36:1.36:1.36) (1.36:1.36:1.36))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.791:0.791:0.791) (0.791:0.791:0.791))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datab (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datac (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.443:0.443:0.443) (0.443:0.443:0.443))
        (PORT datab (0.74:0.74:0.74) (0.74:0.74:0.74))
        (PORT datad (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector101\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datad (0.49:0.49:0.49) (0.49:0.49:0.49))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector100\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector99\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector98\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.588:1.588:1.588) (1.588:1.588:1.588))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.821:0.821:0.821) (0.821:0.821:0.821))
        (PORT datab (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datac (0.495:0.495:0.495) (0.495:0.495:0.495))
        (PORT datad (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT datac (0.676:0.676:0.676) (0.676:0.676:0.676))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.887:0.887:0.887) (0.887:0.887:0.887))
        (PORT datab (0.806:0.806:0.806) (0.806:0.806:0.806))
        (PORT datac (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datad (0.688:0.688:0.688) (0.688:0.688:0.688))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|SD_datain\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|SD_datain)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sload (1.48:1.48:1.48) (1.48:1.48:1.48))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.766:1.766:1.766) (1.766:1.766:1.766))
        (PORT datac (0.621:0.621:0.621) (0.621:0.621:0.621))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.774:1.774:1.774) (1.774:1.774:1.774))
        (PORT datac (0.612:0.612:0.612) (0.612:0.612:0.612))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.617:0.617:0.617) (0.617:0.617:0.617))
        (PORT datab (1.776:1.776:1.776) (1.776:1.776:1.776))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.768:1.768:1.768) (1.768:1.768:1.768))
        (PORT datac (0.618:0.618:0.618) (0.618:0.618:0.618))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.932:1.932:1.932) (1.932:1.932:1.932))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.776:1.776:1.776) (1.776:1.776:1.776))
        (PORT datac (0.605:0.605:0.605) (0.605:0.605:0.605))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|SD_datain)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.04:1.04:1.04) (1.04:1.04:1.04))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE SD_datain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.353:1.353:1.353) (1.353:1.353:1.353))
        (PORT datab (1.767:1.767:1.767) (1.767:1.767:1.767))
        (PORT datad (0.347:0.347:0.347) (0.347:0.347:0.347))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.522:0.522:0.522) (0.522:0.522:0.522))
        (PORT datab (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datad (0.487:0.487:0.487) (0.487:0.487:0.487))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode4\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datac (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datad (1.064:1.064:1.064) (1.064:1.064:1.064))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE pll_inst\|c0\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.908:0.908:0.908) (0.908:0.908:0.908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE pll_inst\|c0\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode_a\|eq_node\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (1.353:1.353:1.353) (1.353:1.353:1.353))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT datab (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datac (1.495:1.495:1.495) (1.495:1.495:1.495))
        (PORT datad (0.384:0.384:0.384) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.149:1.149:1.149) (1.149:1.149:1.149))
        (PORT datab (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datac (1.486:1.486:1.486) (1.486:1.486:1.486))
        (PORT datad (0.377:0.377:0.377) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT datab (0.434:0.434:0.434) (0.434:0.434:0.434))
        (PORT datac (1.49:1.49:1.49) (1.49:1.49:1.49))
        (PORT datad (0.379:0.379:0.379) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datac (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datab (1.502:1.502:1.502) (1.502:1.502:1.502))
        (PORT datac (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datad (1.099:1.099:1.099) (1.099:1.099:1.099))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT sdata (0.622:0.622:0.622) (0.622:0.622:0.622))
        (PORT ena (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (1.76:1.76:1.76) (1.76:1.76:1.76))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.755:1.755:1.755) (1.755:1.755:1.755))
        (PORT datac (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.373:1.373:1.373) (1.373:1.373:1.373))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (1.75:1.75:1.75) (1.75:1.75:1.75))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datab (1.506:1.506:1.506) (1.506:1.506:1.506))
        (PORT datac (1.022:1.022:1.022) (1.022:1.022:1.022))
        (PORT datad (1.099:1.099:1.099) (1.099:1.099:1.099))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.59:1.59:1.59) (1.59:1.59:1.59))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.555:1.555:1.555) (1.555:1.555:1.555))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (1.506:1.506:1.506) (1.506:1.506:1.506))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT clk (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT ena (3.444:3.444:3.444) (3.444:3.444:3.444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT d[1] (4.459:4.459:4.459) (4.459:4.459:4.459))
        (PORT d[2] (3.086:3.086:3.086) (3.086:3.086:3.086))
        (PORT d[3] (3.772:3.772:3.772) (3.772:3.772:3.772))
        (PORT d[4] (3.696:3.696:3.696) (3.696:3.696:3.696))
        (PORT d[5] (2.68:2.68:2.68) (2.68:2.68:2.68))
        (PORT d[6] (3.588:3.588:3.588) (3.588:3.588:3.588))
        (PORT d[7] (3.982:3.982:3.982) (3.982:3.982:3.982))
        (PORT d[8] (3.674:3.674:3.674) (3.674:3.674:3.674))
        (PORT d[9] (2.203:2.203:2.203) (2.203:2.203:2.203))
        (PORT d[10] (2.88:2.88:2.88) (2.88:2.88:2.88))
        (PORT d[11] (3.551:3.551:3.551) (3.551:3.551:3.551))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.445:3.445:3.445) (3.445:3.445:3.445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT ena (3.445:3.445:3.445) (3.445:3.445:3.445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.619:1.619:1.619))
        (PORT d[0] (3.445:3.445:3.445) (3.445:3.445:3.445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (1.011:1.011:1.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.123:2.123:2.123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.828:1.828:1.828))
        (IOPATH (posedge clk) pulse (0:0:0) (2.993:2.993:2.993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.423:2.423:2.423) (2.423:2.423:2.423))
        (PORT clk (1.634:1.634:1.634) (1.634:1.634:1.634))
        (PORT ena (3.098:3.098:3.098) (3.098:3.098:3.098))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.174:3.174:3.174) (3.174:3.174:3.174))
        (PORT d[1] (3.708:3.708:3.708) (3.708:3.708:3.708))
        (PORT d[2] (4.662:4.662:4.662) (4.662:4.662:4.662))
        (PORT d[3] (3.584:3.584:3.584) (3.584:3.584:3.584))
        (PORT d[4] (2.267:2.267:2.267) (2.267:2.267:2.267))
        (PORT d[5] (3.062:3.062:3.062) (3.062:3.062:3.062))
        (PORT d[6] (3.469:3.469:3.469) (3.469:3.469:3.469))
        (PORT d[7] (4.308:4.308:4.308) (4.308:4.308:4.308))
        (PORT d[8] (3.647:3.647:3.647) (3.647:3.647:3.647))
        (PORT d[9] (4.629:4.629:4.629) (4.629:4.629:4.629))
        (PORT d[10] (4.489:4.489:4.489) (4.489:4.489:4.489))
        (PORT d[11] (3.332:3.332:3.332) (3.332:3.332:3.332))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (3.114:3.114:3.114) (3.114:3.114:3.114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.766:2.766:2.766) (2.766:2.766:2.766))
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT ena (3.114:3.114:3.114) (3.114:3.114:3.114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.035:0.035:0.035))
      (SETUP ena (posedge clk) (0.035:0.035:0.035))
      (HOLD d (posedge clk) (0.234:0.234:0.234))
      (HOLD ena (posedge clk) (0.234:0.234:0.234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT d[0] (3.114:3.114:3.114) (3.114:3.114:3.114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (1.994:1.994:1.994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (2.093:2.093:2.093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.859:1.859:1.859) (1.859:1.859:1.859))
        (IOPATH (posedge clk) pulse (0:0:0) (2.991:2.991:2.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT sdata (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT ena (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.517:2.517:2.517) (2.517:2.517:2.517))
        (PORT datac (1.374:1.374:1.374) (1.374:1.374:1.374))
        (PORT datad (0.889:0.889:0.889) (0.889:0.889:0.889))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datac (0.851:0.851:0.851) (0.851:0.851:0.851))
        (PORT datad (0.867:0.867:0.867) (0.867:0.867:0.867))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.358:0.358:0.358))
        (PORT datab (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datad (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.947:0.947:0.947) (0.947:0.947:0.947))
        (PORT ena (1.294:1.294:1.294) (1.294:1.294:1.294))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT datab (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datac (0.493:0.493:0.493) (0.493:0.493:0.493))
        (PORT datad (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.314:1.314:1.314) (1.314:1.314:1.314))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.365:0.365:0.365))
        (PORT datab (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datac (0.714:0.714:0.714) (0.714:0.714:0.714))
        (PORT datad (0.253:0.253:0.253) (0.253:0.253:0.253))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.487:0.487:0.487) (0.487:0.487:0.487))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.397:0.397:0.397) (0.397:0.397:0.397))
        (PORT datab (0.357:0.357:0.357) (0.357:0.357:0.357))
        (PORT datac (0.668:0.668:0.668) (0.668:0.668:0.668))
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.526:0.526:0.526) (0.526:0.526:0.526))
        (PORT datac (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.728:0.728:0.728) (0.728:0.728:0.728))
        (PORT datab (0.493:0.493:0.493) (0.493:0.493:0.493))
        (PORT datac (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datad (0.493:0.493:0.493) (0.493:0.493:0.493))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.727:0.727:0.727) (0.727:0.727:0.727))
        (PORT datab (0.5:0.5:0.5) (0.5:0.5:0.5))
        (PORT datac (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datad (0.488:0.488:0.488) (0.488:0.488:0.488))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.502:0.502:0.502) (0.502:0.502:0.502))
        (PORT datab (0.5:0.5:0.5) (0.5:0.5:0.5))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datab (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datac (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|XCK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.523:0.523:0.523) (0.523:0.523:0.523))
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|XCK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.372:0.372:0.372))
        (PORT datab (0.368:0.368:0.368) (0.368:0.368:0.368))
        (PORT datac (0.368:0.368:0.368) (0.368:0.368:0.368))
        (PORT datad (0.352:0.352:0.352) (0.352:0.352:0.352))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.664:0.664:0.664) (0.664:0.664:0.664))
        (PORT datab (0.414:0.414:0.414) (0.414:0.414:0.414))
        (PORT datac (0.521:0.521:0.521) (0.521:0.521:0.521))
        (PORT datad (0.532:0.532:0.532) (0.532:0.532:0.532))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datac (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.547:0.547:0.547) (0.547:0.547:0.547))
        (PORT datab (0.531:0.531:0.531) (0.531:0.531:0.531))
        (PORT datac (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datad (0.529:0.529:0.529) (0.529:0.529:0.529))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT sclr (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT ena (1.287:1.287:1.287) (1.287:1.287:1.287))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.348:0.348:0.348))
        (PORT datab (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datac (0.375:0.375:0.375) (0.375:0.375:0.375))
        (PORT datad (0.357:0.357:0.357) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.263:0.263:0.263) (0.263:0.263:0.263))
        (PORT datac (0.518:0.518:0.518) (0.518:0.518:0.518))
        (PORT datad (0.458:0.458:0.458) (0.458:0.458:0.458))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.515:0.515:0.515) (0.515:0.515:0.515))
        (PORT datac (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datad (0.526:0.526:0.526) (0.526:0.526:0.526))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.544:0.544:0.544) (0.544:0.544:0.544))
        (PORT datab (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datac (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.526:0.526:0.526) (0.526:0.526:0.526))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.543:0.543:0.543) (0.543:0.543:0.543))
        (PORT datab (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datac (0.289:0.289:0.289) (0.289:0.289:0.289))
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.285:0.285:0.285) (0.285:0.285:0.285))
        (PORT datab (0.751:0.751:0.751) (0.751:0.751:0.751))
        (PORT datac (0.288:0.288:0.288) (0.288:0.288:0.288))
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datab (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datac (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datad (0.434:0.434:0.434) (0.434:0.434:0.434))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT ena (1.371:1.371:1.371) (1.371:1.371:1.371))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tms\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.842:0.842:0.842) (0.842:0.842:0.842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tck\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.822:0.822:0.822) (0.822:0.822:0.822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tdi\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.772:0.772:0.772) (0.772:0.772:0.772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.552:3.552:3.552) (3.552:3.552:3.552))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (4.054:4.054:4.054) (4.054:4.054:4.054))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (4.054:4.054:4.054) (4.054:4.054:4.054))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.58:3.58:3.58) (3.58:3.58:3.58))
        (PORT datad (0.51:0.51:0.51) (0.51:0.51:0.51))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.58:3.58:3.58) (3.58:3.58:3.58))
        (PORT datab (0.304:0.304:0.304) (0.304:0.304:0.304))
        (PORT datad (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datab (0.514:0.514:0.514) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (4.052:4.052:4.052) (4.052:4.052:4.052))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.574:3.574:3.574) (3.574:3.574:3.574))
        (PORT datab (0.514:0.514:0.514) (0.514:0.514:0.514))
        (PORT datac (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (4.052:4.052:4.052) (4.052:4.052:4.052))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.58:3.58:3.58) (3.58:3.58:3.58))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.563:3.563:3.563) (3.563:3.563:3.563))
        (PORT datac (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT datab (0.514:0.514:0.514) (0.514:0.514:0.514))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (4.052:4.052:4.052) (4.052:4.052:4.052))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.569:3.569:3.569) (3.569:3.569:3.569))
        (PORT datad (0.498:0.498:0.498) (0.498:0.498:0.498))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.35:0.35:0.35))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (4.052:4.052:4.052) (4.052:4.052:4.052))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.566:3.566:3.566) (3.566:3.566:3.566))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (4.052:4.052:4.052) (4.052:4.052:4.052))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.578:3.578:3.578) (3.578:3.578:3.578))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.576:3.576:3.576) (3.576:3.576:3.576))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.565:3.565:3.565) (3.565:3.565:3.565))
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datac (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.579:3.579:3.579) (3.579:3.579:3.579))
        (PORT datad (0.509:0.509:0.509) (0.509:0.509:0.509))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.564:0.564:0.564) (0.564:0.564:0.564))
        (PORT datad (1.475:1.475:1.475) (1.475:1.475:1.475))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.085:1.085:1.085) (1.085:1.085:1.085))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.512:0.512:0.512) (0.512:0.512:0.512))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datab (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT datad (1.117:1.117:1.117) (1.117:1.117:1.117))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.672:1.672:1.672) (1.672:1.672:1.672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT sdata (3.597:3.597:3.597) (3.597:3.597:3.597))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT sdata (0.689:0.689:0.689) (0.689:0.689:0.689))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.508:0.508:0.508) (0.508:0.508:0.508))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datac (0.529:0.529:0.529) (0.529:0.529:0.529))
        (PORT datad (0.458:0.458:0.458) (0.458:0.458:0.458))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.385:0.385:0.385) (0.385:0.385:0.385))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.069:1.069:1.069) (1.069:1.069:1.069))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datab (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.534:0.534:0.534) (0.534:0.534:0.534))
        (PORT datad (3.557:3.557:3.557) (3.557:3.557:3.557))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datab (0.812:0.812:0.812) (0.812:0.812:0.812))
        (PORT datac (0.546:0.546:0.546) (0.546:0.546:0.546))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT datab (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datad (0.739:0.739:0.739) (0.739:0.739:0.739))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.868:0.868:0.868) (0.868:0.868:0.868))
        (PORT datad (0.963:0.963:0.963) (0.963:0.963:0.963))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.515:0.515:0.515) (0.515:0.515:0.515))
        (PORT datab (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datac (0.855:0.855:0.855) (0.855:0.855:0.855))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT datab (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.864:0.864:0.864) (0.864:0.864:0.864))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT datab (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT datac (1.111:1.111:1.111) (1.111:1.111:1.111))
        (PORT datad (0.26:0.26:0.26) (0.26:0.26:0.26))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.114:1.114:1.114) (1.114:1.114:1.114))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT sdata (0.687:0.687:0.687) (0.687:0.687:0.687))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.084:1.084:1.084) (1.084:1.084:1.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (1.115:1.115:1.115) (1.115:1.115:1.115))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.114:1.114:1.114) (1.114:1.114:1.114))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (3.045:3.045:3.045) (3.045:3.045:3.045))
        (PORT datad (1.476:1.476:1.476) (1.476:1.476:1.476))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (2.161:2.161:2.161) (2.161:2.161:2.161))
        (PORT aclr (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT sload (1.196:1.196:1.196) (1.196:1.196:1.196))
        (PORT ena (2.044:2.044:2.044) (2.044:2.044:2.044))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.561:0.561:0.561) (0.561:0.561:0.561))
        (PORT datab (0.816:0.816:0.816) (0.816:0.816:0.816))
        (PORT datac (0.852:0.852:0.852) (0.852:0.852:0.852))
        (PORT datad (0.812:0.812:0.812) (0.812:0.812:0.812))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.812:0.812:0.812) (0.812:0.812:0.812))
        (PORT datab (0.944:0.944:0.944) (0.944:0.944:0.944))
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.047:1.047:1.047) (1.047:1.047:1.047))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.662:1.662:1.662) (1.662:1.662:1.662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.084:1.084:1.084) (1.084:1.084:1.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.139:1.139:1.139) (1.139:1.139:1.139))
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.498:0.498:0.498) (0.498:0.498:0.498))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.114:1.114:1.114) (1.114:1.114:1.114))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT datad (0.867:0.867:0.867) (0.867:0.867:0.867))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datab (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datac (0.529:0.529:0.529) (0.529:0.529:0.529))
        (PORT datad (0.458:0.458:0.458) (0.458:0.458:0.458))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT ena (1.069:1.069:1.069) (1.069:1.069:1.069))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT datab (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datac (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT datad (1.102:1.102:1.102) (1.102:1.102:1.102))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.94:0.94:0.94) (0.94:0.94:0.94))
        (PORT ena (1.327:1.327:1.327) (1.327:1.327:1.327))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.94:0.94:0.94) (0.94:0.94:0.94))
        (PORT ena (1.327:1.327:1.327) (1.327:1.327:1.327))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.575:0.575:0.575) (0.575:0.575:0.575))
        (PORT datac (0.552:0.552:0.552) (0.552:0.552:0.552))
        (PORT datad (0.567:0.567:0.567) (0.567:0.567:0.567))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.81:0.81:0.81) (0.81:0.81:0.81))
        (PORT datab (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datac (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datad (0.565:0.565:0.565) (0.565:0.565:0.565))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.94:0.94:0.94) (0.94:0.94:0.94))
        (PORT ena (1.327:1.327:1.327) (1.327:1.327:1.327))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sclr (0.94:0.94:0.94) (0.94:0.94:0.94))
        (PORT ena (1.327:1.327:1.327) (1.327:1.327:1.327))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sclr (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.811:0.811:0.811) (0.811:0.811:0.811))
        (PORT datab (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT datac (0.547:0.547:0.547) (0.547:0.547:0.547))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.892:0.892:0.892) (0.892:0.892:0.892))
        (PORT datab (1.139:1.139:1.139) (1.139:1.139:1.139))
        (PORT datac (0.805:0.805:0.805) (0.805:0.805:0.805))
        (PORT datad (1.066:1.066:1.066) (1.066:1.066:1.066))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.123:1.123:1.123) (1.123:1.123:1.123))
        (PORT datab (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT datad (0.867:0.867:0.867) (0.867:0.867:0.867))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.517:0.517:0.517) (0.517:0.517:0.517))
        (PORT datab (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datac (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datad (0.267:0.267:0.267) (0.267:0.267:0.267))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT datab (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datac (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT datad (1.102:1.102:1.102) (1.102:1.102:1.102))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datab (0.763:0.763:0.763) (0.763:0.763:0.763))
        (PORT datac (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datad (0.728:0.728:0.728) (0.728:0.728:0.728))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.035:1.035:1.035) (1.035:1.035:1.035))
        (PORT datac (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.511:1.511:1.511) (1.511:1.511:1.511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.05:0.05:0.05))
      (HOLD d (posedge clk) (0.1:0.1:0.1))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.578:3.578:3.578) (3.578:3.578:3.578))
        (PORT datab (1.484:1.484:1.484) (1.484:1.484:1.484))
        (PORT datac (2.999:2.999:2.999) (2.999:2.999:2.999))
        (PORT datad (0.54:0.54:0.54) (0.54:0.54:0.54))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT datab (0.813:0.813:0.813) (0.813:0.813:0.813))
        (PORT datac (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datad (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT datab (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datad (0.711:0.711:0.711) (0.711:0.711:0.711))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.568:3.568:3.568) (3.568:3.568:3.568))
        (PORT datab (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datac (1.023:1.023:1.023) (1.023:1.023:1.023))
        (PORT datad (0.505:0.505:0.505) (0.505:0.505:0.505))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.562:1.562:1.562) (1.562:1.562:1.562))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.808:0.808:0.808) (0.808:0.808:0.808))
        (PORT datab (0.839:0.839:0.839) (0.839:0.839:0.839))
        (PORT datac (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datad (1.429:1.429:1.429) (1.429:1.429:1.429))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[209\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (3.61:3.61:3.61) (3.61:3.61:3.61))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[208\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[208\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[207\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.511:0.511:0.511) (0.511:0.511:0.511))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[207\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[206\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.682:0.682:0.682) (0.682:0.682:0.682))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[205\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[205\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[204\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[204\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[203\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.755:0.755:0.755) (0.755:0.755:0.755))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[203\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[202\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[201\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (0.695:0.695:0.695) (0.695:0.695:0.695))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[200\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[200\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[199\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[199\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[198\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT sdata (0.68:0.68:0.68) (0.68:0.68:0.68))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[197\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[197\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[196\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[196\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.576:1.576:1.576) (1.576:1.576:1.576))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[195\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.517:0.517:0.517) (0.517:0.517:0.517))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[195\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.586:2.586:2.586) (2.586:2.586:2.586))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[194\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[194\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.586:2.586:2.586) (2.586:2.586:2.586))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[193\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[193\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.586:2.586:2.586) (2.586:2.586:2.586))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[192\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[192\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.586:2.586:2.586) (2.586:2.586:2.586))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[191\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT sdata (0.682:0.682:0.682) (0.682:0.682:0.682))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.586:2.586:2.586) (2.586:2.586:2.586))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[190\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[190\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.586:2.586:2.586) (2.586:2.586:2.586))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[189\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[189\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.586:2.586:2.586) (2.586:2.586:2.586))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[188\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT sdata (1.428:1.428:1.428) (1.428:1.428:1.428))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[187\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[187\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[186\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[186\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[185\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[184\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[184\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[183\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[183\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[182\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT sdata (0.685:0.685:0.685) (0.685:0.685:0.685))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[181\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[181\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT ena (2.236:2.236:2.236) (2.236:2.236:2.236))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[180\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT sdata (0.861:0.861:0.861) (0.861:0.861:0.861))
        (PORT aclr (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[179\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT sdata (0.684:0.684:0.684) (0.684:0.684:0.684))
        (PORT aclr (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[178\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[178\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[177\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT sdata (0.679:0.679:0.679) (0.679:0.679:0.679))
        (PORT aclr (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[176\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[176\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[175\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[175\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[174\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[174\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[173\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[173\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[172\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[171\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[171\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[170\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[170\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[169\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[169\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[168\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[167\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[167\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.001:2.001:2.001) (2.001:2.001:2.001))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[166\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.522:0.522:0.522) (0.522:0.522:0.522))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[166\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.996:1.996:1.996) (1.996:1.996:1.996))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[165\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.681:0.681:0.681) (0.681:0.681:0.681))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.996:1.996:1.996) (1.996:1.996:1.996))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[164\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[164\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.996:1.996:1.996) (1.996:1.996:1.996))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[163\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[163\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.996:1.996:1.996) (1.996:1.996:1.996))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[162\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[162\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.996:1.996:1.996) (1.996:1.996:1.996))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[161\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[161\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.982:1.982:1.982) (1.982:1.982:1.982))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[160\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[160\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.982:1.982:1.982) (1.982:1.982:1.982))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[159\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[159\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.982:1.982:1.982) (1.982:1.982:1.982))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[158\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[158\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.982:1.982:1.982) (1.982:1.982:1.982))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[157\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[157\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.982:1.982:1.982) (1.982:1.982:1.982))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[156\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[156\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.982:1.982:1.982) (1.982:1.982:1.982))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[155\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[155\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.982:1.982:1.982) (1.982:1.982:1.982))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[154\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.508:0.508:0.508) (0.508:0.508:0.508))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[154\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.996:1.996:1.996) (1.996:1.996:1.996))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[153\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[153\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.996:1.996:1.996) (1.996:1.996:1.996))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[152\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.062:1.062:1.062) (1.062:1.062:1.062))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[152\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[151\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[151\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[150\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[150\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[149\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[148\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[148\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[147\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[147\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[146\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.488:0.488:0.488) (0.488:0.488:0.488))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[146\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[145\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.689:0.689:0.689) (0.689:0.689:0.689))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[144\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[143\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[143\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[142\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[142\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[141\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[141\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.927:1.927:1.927) (1.927:1.927:1.927))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[140\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[140\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.927:1.927:1.927) (1.927:1.927:1.927))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[139\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.697:0.697:0.697) (0.697:0.697:0.697))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.927:1.927:1.927) (1.927:1.927:1.927))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[138\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT sdata (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.927:1.927:1.927) (1.927:1.927:1.927))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.927:1.927:1.927) (1.927:1.927:1.927))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.927:1.927:1.927) (1.927:1.927:1.927))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.927:1.927:1.927) (1.927:1.927:1.927))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.511:0.511:0.511) (0.511:0.511:0.511))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (0.682:0.682:0.682) (0.682:0.682:0.682))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT ena (2.552:2.552:2.552) (2.552:2.552:2.552))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.752:0.752:0.752) (0.752:0.752:0.752))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.685:0.685:0.685) (0.685:0.685:0.685))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.695:0.695:0.695) (0.695:0.695:0.695))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.695:0.695:0.695) (0.695:0.695:0.695))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.489:0.489:0.489) (0.489:0.489:0.489))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.503:0.503:0.503) (0.503:0.503:0.503))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.404:1.404:1.404) (1.404:1.404:1.404))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.493:0.493:0.493) (0.493:0.493:0.493))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.815:0.815:0.815) (0.815:0.815:0.815))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.78:1.78:1.78) (1.78:1.78:1.78))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.685:0.685:0.685) (0.685:0.685:0.685))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.78:1.78:1.78) (1.78:1.78:1.78))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.78:1.78:1.78) (1.78:1.78:1.78))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.78:1.78:1.78) (1.78:1.78:1.78))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.78:1.78:1.78) (1.78:1.78:1.78))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.78:1.78:1.78) (1.78:1.78:1.78))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (1.78:1.78:1.78) (1.78:1.78:1.78))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.018:2.018:2.018) (2.018:2.018:2.018))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.018:2.018:2.018) (2.018:2.018:2.018))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.018:2.018:2.018) (2.018:2.018:2.018))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.018:2.018:2.018) (2.018:2.018:2.018))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.018:2.018:2.018) (2.018:2.018:2.018))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.018:2.018:2.018) (2.018:2.018:2.018))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.018:2.018:2.018) (2.018:2.018:2.018))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.486:0.486:0.486) (0.486:0.486:0.486))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.315:0.315:0.315) (0.315:0.315:0.315))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT sdata (0.68:0.68:0.68) (0.68:0.68:0.68))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.581:1.581:1.581) (1.581:1.581:1.581))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT ena (2.002:2.002:2.002) (2.002:2.002:2.002))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.819:0.819:0.819) (0.819:0.819:0.819))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.04:2.04:2.04) (2.04:2.04:2.04))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.04:2.04:2.04) (2.04:2.04:2.04))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.04:2.04:2.04) (2.04:2.04:2.04))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.04:2.04:2.04) (2.04:2.04:2.04))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.04:2.04:2.04) (2.04:2.04:2.04))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.04:2.04:2.04) (2.04:2.04:2.04))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.026:2.026:2.026) (2.026:2.026:2.026))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.754:0.754:0.754) (0.754:0.754:0.754))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.492:0.492:0.492) (0.492:0.492:0.492))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.68:0.68:0.68) (0.68:0.68:0.68))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.864:0.864:0.864) (0.864:0.864:0.864))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.484:0.484:0.484) (0.484:0.484:0.484))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (2.022:2.022:2.022) (2.022:2.022:2.022))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.702:0.702:0.702) (0.702:0.702:0.702))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.705:0.705:0.705) (0.705:0.705:0.705))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.819:0.819:0.819) (0.819:0.819:0.819))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.874:0.874:0.874) (0.874:0.874:0.874))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.768:1.768:1.768) (1.768:1.768:1.768))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT sdata (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.026:2.026:2.026) (2.026:2.026:2.026))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.026:2.026:2.026) (2.026:2.026:2.026))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (1.13:1.13:1.13) (1.13:1.13:1.13))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.703:0.703:0.703) (0.703:0.703:0.703))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.761:1.761:1.761) (1.761:1.761:1.761))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.795:0.795:0.795) (0.795:0.795:0.795))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT sdata (0.695:0.695:0.695) (0.695:0.695:0.695))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.731:0.731:0.731) (0.731:0.731:0.731))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT sdata (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT sdata (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT aclr (1.57:1.57:1.57) (1.57:1.57:1.57))
        (PORT ena (1.406:1.406:1.406) (1.406:1.406:1.406))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT ena (1.401:1.401:1.401) (1.401:1.401:1.401))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT sdata (1.172:1.172:1.172) (1.172:1.172:1.172))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT sdata (0.852:0.852:0.852) (0.852:0.852:0.852))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT sdata (0.702:0.702:0.702) (0.702:0.702:0.702))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT sdata (0.855:0.855:0.855) (0.855:0.855:0.855))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT sdata (0.706:0.706:0.706) (0.706:0.706:0.706))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.582:1.582:1.582) (1.582:1.582:1.582))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT ena (1.742:1.742:1.742) (1.742:1.742:1.742))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.498:0.498:0.498) (0.498:0.498:0.498))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.855:0.855:0.855) (0.855:0.855:0.855))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT sdata (0.701:0.701:0.701) (0.701:0.701:0.701))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.478:0.478:0.478) (0.478:0.478:0.478))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.03:1.03:1.03) (1.03:1.03:1.03))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.534:2.534:2.534) (2.534:2.534:2.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.534:2.534:2.534) (2.534:2.534:2.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.534:2.534:2.534) (2.534:2.534:2.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.534:2.534:2.534) (2.534:2.534:2.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.534:2.534:2.534) (2.534:2.534:2.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.534:2.534:2.534) (2.534:2.534:2.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (PORT aclr (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT ena (2.534:2.534:2.534) (2.534:2.534:2.534))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.649:1.649:1.649) (1.649:1.649:1.649))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.337:1.337:1.337) (1.337:1.337:1.337))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.538:2.538:2.538) (2.538:2.538:2.538))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.538:2.538:2.538) (2.538:2.538:2.538))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.538:2.538:2.538) (2.538:2.538:2.538))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.679:0.679:0.679) (0.679:0.679:0.679))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.538:2.538:2.538) (2.538:2.538:2.538))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.538:2.538:2.538) (2.538:2.538:2.538))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.538:2.538:2.538) (2.538:2.538:2.538))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.538:2.538:2.538) (2.538:2.538:2.538))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.487:0.487:0.487) (0.487:0.487:0.487))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.519:0.519:0.519) (0.519:0.519:0.519))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT ena (2.579:2.579:2.579) (2.579:2.579:2.579))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.815:0.815:0.815) (0.815:0.815:0.815))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT sdata (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT sdata (0.677:0.677:0.677) (0.677:0.677:0.677))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.298:0.298:0.298) (0.298:0.298:0.298))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.607:1.607:1.607) (1.607:1.607:1.607))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.043:1.043:1.043) (1.043:1.043:1.043))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT sdata (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT sdata (0.686:0.686:0.686) (0.686:0.686:0.686))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT sdata (0.687:0.687:0.687) (0.687:0.687:0.687))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT sdata (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT sdata (0.691:0.691:0.691) (0.691:0.691:0.691))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT sdata (0.858:0.858:0.858) (0.858:0.858:0.858))
        (PORT aclr (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT ena (1.858:1.858:1.858) (1.858:1.858:1.858))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datab (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.509:0.509:0.509) (0.509:0.509:0.509))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.514:0.514:0.514) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.723:0.723:0.723) (0.723:0.723:0.723))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT sdata (1.116:1.116:1.116) (1.116:1.116:1.116))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.084:1.084:1.084) (1.084:1.084:1.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT sdata (1.157:1.157:1.157) (1.157:1.157:1.157))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datab (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.727:0.727:0.727) (0.727:0.727:0.727))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datab (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datac (0.648:0.648:0.648) (0.648:0.648:0.648))
        (PORT datad (0.258:0.258:0.258) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.525:1.525:1.525) (1.525:1.525:1.525))
        (PORT ena (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT ena (2.027:2.027:2.027) (2.027:2.027:2.027))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.525:0.525:0.525) (0.525:0.525:0.525))
        (PORT datad (0.433:0.433:0.433) (0.433:0.433:0.433))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.502:0.502:0.502) (0.502:0.502:0.502))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT datac (0.524:0.524:0.524) (0.524:0.524:0.524))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.535:0.535:0.535) (0.535:0.535:0.535))
        (PORT datac (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.499:0.499:0.499) (0.499:0.499:0.499))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.533:0.533:0.533) (0.533:0.533:0.533))
        (PORT datac (0.44:0.44:0.44) (0.44:0.44:0.44))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.535:0.535:0.535) (0.535:0.535:0.535))
        (PORT datac (0.445:0.445:0.445) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.469:0.469:0.469) (0.469:0.469:0.469))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.534:0.534:0.534) (0.534:0.534:0.534))
        (PORT datac (0.409:0.409:0.409) (0.409:0.409:0.409))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datad (0.322:0.322:0.322) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.348:0.348:0.348))
        (PORT datab (0.512:0.512:0.512) (0.512:0.512:0.512))
        (PORT datac (0.502:0.502:0.502) (0.502:0.502:0.502))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.5:0.5:0.5) (0.5:0.5:0.5))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.523:0.523:0.523) (0.523:0.523:0.523))
        (PORT datad (0.662:0.662:0.662) (0.662:0.662:0.662))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.735:0.735:0.735) (0.735:0.735:0.735))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.695:0.695:0.695) (0.695:0.695:0.695))
        (PORT datad (0.655:0.655:0.655) (0.655:0.655:0.655))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (2.273:2.273:2.273) (2.273:2.273:2.273))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datab (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datac (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datad (0.737:0.737:0.737) (0.737:0.737:0.737))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.787:0.787:0.787) (0.787:0.787:0.787))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.778:0.778:0.778) (0.778:0.778:0.778))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.755:0.755:0.755) (0.755:0.755:0.755))
        (PORT datab (1:1:1) (1:1:1))
        (PORT datac (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT sdata (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.811:0.811:0.811) (0.811:0.811:0.811))
        (PORT datab (0.781:0.781:0.781) (0.781:0.781:0.781))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datac (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datad (0.707:0.707:0.707) (0.707:0.707:0.707))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.286:0.286:0.286) (0.286:0.286:0.286))
        (PORT datab (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT datac (0.822:0.822:0.822) (0.822:0.822:0.822))
        (PORT datad (0.519:0.519:0.519) (0.519:0.519:0.519))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.71:0.71:0.71) (0.71:0.71:0.71))
        (PORT datac (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT ena (2.027:2.027:2.027) (2.027:2.027:2.027))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.52:0.52:0.52) (0.52:0.52:0.52))
        (PORT datad (0.426:0.426:0.426) (0.426:0.426:0.426))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT ena (2.035:2.035:2.035) (2.035:2.035:2.035))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.711:0.711:0.711) (0.711:0.711:0.711))
        (PORT datac (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT ena (2.027:2.027:2.027) (2.027:2.027:2.027))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datad (1.002:1.002:1.002) (1.002:1.002:1.002))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT ena (1.891:1.891:1.891) (1.891:1.891:1.891))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datab (0.778:0.778:0.778) (0.778:0.778:0.778))
        (PORT datac (0.307:0.307:0.307) (0.307:0.307:0.307))
        (PORT datad (0.784:0.784:0.784) (0.784:0.784:0.784))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.726:0.726:0.726) (0.726:0.726:0.726))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datac (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datad (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.406:0.406:0.406) (0.406:0.406:0.406))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.818:0.818:0.818) (0.818:0.818:0.818))
        (PORT datad (0.515:0.515:0.515) (0.515:0.515:0.515))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (2.273:2.273:2.273) (2.273:2.273:2.273))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT datab (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datac (0.791:0.791:0.791) (0.791:0.791:0.791))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT sdata (1.965:1.965:1.965) (1.965:1.965:1.965))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.763:0.763:0.763) (0.763:0.763:0.763))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.517:0.517:0.517) (0.517:0.517:0.517))
        (PORT datab (0.524:0.524:0.524) (0.524:0.524:0.524))
        (PORT datac (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (1.674:1.674:1.674) (1.674:1.674:1.674))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT sdata (0.694:0.694:0.694) (0.694:0.694:0.694))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datab (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.481:0.481:0.481) (0.481:0.481:0.481))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT sdata (7.052:7.052:7.052) (7.052:7.052:7.052))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT sdata (0.689:0.689:0.689) (0.689:0.689:0.689))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.681:0.681:0.681) (0.681:0.681:0.681))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (1.024:1.024:1.024) (1.024:1.024:1.024))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT sdata (1.484:1.484:1.484) (1.484:1.484:1.484))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datab (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.505:0.505:0.505) (0.505:0.505:0.505))
        (PORT datac (0.436:0.436:0.436) (0.436:0.436:0.436))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.51:0.51:0.51) (0.51:0.51:0.51))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datac (0.803:0.803:0.803) (0.803:0.803:0.803))
        (PORT datad (0.797:0.797:0.797) (0.797:0.797:0.797))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT sdata (6.592:6.592:6.592) (6.592:6.592:6.592))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.496:0.496:0.496) (0.496:0.496:0.496))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datac (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.496:0.496:0.496) (0.496:0.496:0.496))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.739:0.739:0.739) (0.739:0.739:0.739))
        (PORT datad (0.483:0.483:0.483) (0.483:0.483:0.483))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datab (1:1:1) (1:1:1))
        (PORT datad (0.255:0.255:0.255) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.54:1.54:1.54) (1.54:1.54:1.54))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.091:1.091:1.091) (1.091:1.091:1.091))
        (PORT datab (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datac (1.362:1.362:1.362) (1.362:1.362:1.362))
        (PORT datad (0.819:0.819:0.819) (0.819:0.819:0.819))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.835:0.835:0.835) (0.835:0.835:0.835))
        (PORT datab (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT datac (0.927:0.927:0.927) (0.927:0.927:0.927))
        (PORT datad (0.447:0.447:0.447) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (1.039:1.039:1.039) (1.039:1.039:1.039))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.734:0.734:0.734) (0.734:0.734:0.734))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datab (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datac (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT datad (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sdata (1.845:1.845:1.845) (1.845:1.845:1.845))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.543:0.543:0.543) (0.543:0.543:0.543))
        (PORT datab (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datac (0.825:0.825:0.825) (0.825:0.825:0.825))
        (PORT datad (0.833:0.833:0.833) (0.833:0.833:0.833))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.525:1.525:1.525) (1.525:1.525:1.525))
        (PORT ena (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.724:0.724:0.724) (0.724:0.724:0.724))
        (PORT datab (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT datad (0.368:0.368:0.368) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (2.273:2.273:2.273) (2.273:2.273:2.273))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sdata (1.838:1.838:1.838) (1.838:1.838:1.838))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.538:0.538:0.538) (0.538:0.538:0.538))
        (PORT datab (0.819:0.819:0.819) (0.819:0.819:0.819))
        (PORT datad (0.828:0.828:0.828) (0.828:0.828:0.828))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.525:1.525:1.525) (1.525:1.525:1.525))
        (PORT ena (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.517:0.517:0.517) (0.517:0.517:0.517))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.839:0.839:0.839) (0.839:0.839:0.839))
        (PORT datab (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datad (2.619:2.619:2.619) (2.619:2.619:2.619))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sdata (0.684:0.684:0.684) (0.684:0.684:0.684))
        (PORT ena (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datac (0.803:0.803:0.803) (0.803:0.803:0.803))
        (PORT datad (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.114:1.114:1.114) (1.114:1.114:1.114))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.084:1.084:1.084) (1.084:1.084:1.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datab (0.246:0.246:0.246) (0.246:0.246:0.246))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.818:0.818:0.818) (0.818:0.818:0.818))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.399:1.399:1.399) (1.399:1.399:1.399))
        (PORT sload (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.398:1.398:1.398) (1.398:1.398:1.398))
        (PORT sload (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.4:1.4:1.4) (1.4:1.4:1.4))
        (PORT sload (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.354:0.354:0.354))
        (PORT datab (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datac (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datad (0.331:0.331:0.331) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.385:1.385:1.385) (1.385:1.385:1.385))
        (PORT datab (0.839:0.839:0.839) (0.839:0.839:0.839))
        (PORT datac (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datad (1.429:1.429:1.429) (1.429:1.429:1.429))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.286:0.286:0.286) (0.286:0.286:0.286))
        (PORT datab (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.974:0.974:0.974) (0.974:0.974:0.974))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.398:1.398:1.398) (1.398:1.398:1.398))
        (PORT sload (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.354:0.354:0.354))
        (PORT datab (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datac (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.385:0.385:0.385) (0.385:0.385:0.385))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT sdata (1.365:1.365:1.365) (1.365:1.365:1.365))
        (PORT sload (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT ena (1.362:1.362:1.362) (1.362:1.362:1.362))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD sload (posedge clk) (0.266:0.266:0.266))
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datab (0.72:0.72:0.72) (0.72:0.72:0.72))
        (PORT datac (0.868:0.868:0.868) (0.868:0.868:0.868))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datab (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datac (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datad (0.368:0.368:0.368) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.84:0.84:0.84) (0.84:0.84:0.84))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datac (0.965:0.965:0.965) (0.965:0.965:0.965))
        (PORT datad (2.619:2.619:2.619) (2.619:2.619:2.619))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.874:0.874:0.874) (0.874:0.874:0.874))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT datad (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (0.81:0.81:0.81) (0.81:0.81:0.81))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.739:0.739:0.739) (0.739:0.739:0.739))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datab (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datac (0.497:0.497:0.497) (0.497:0.497:0.497))
        (PORT datad (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (2.273:2.273:2.273) (2.273:2.273:2.273))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.159:0.159:0.159) (0.159:0.159:0.159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.834:0.834:0.834) (0.834:0.834:0.834))
        (PORT datab (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT datac (0.925:0.925:0.925) (0.925:0.925:0.925))
        (PORT datad (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (0.776:0.776:0.776) (0.776:0.776:0.776))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.725:0.725:0.725) (0.725:0.725:0.725))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.503:0.503:0.503) (0.503:0.503:0.503))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT datab (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datac (0.726:0.726:0.726) (0.726:0.726:0.726))
        (PORT datad (1.219:1.219:1.219) (1.219:1.219:1.219))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.741:0.741:0.741) (0.741:0.741:0.741))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.082:1.082:1.082) (1.082:1.082:1.082))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datab (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datac (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datad (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (1.869:1.869:1.869) (1.869:1.869:1.869))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.684:0.684:0.684) (0.684:0.684:0.684))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.911:0.911:0.911) (0.911:0.911:0.911))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.594:0.594:0.594) (0.594:0.594:0.594))
        (PORT datac (0.532:0.532:0.532) (0.532:0.532:0.532))
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.439:1.439:1.439) (1.439:1.439:1.439))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (0.812:0.812:0.812) (0.812:0.812:0.812))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.504:0.504:0.504) (0.504:0.504:0.504))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab cout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.834:0.834:0.834) (0.834:0.834:0.834))
        (PORT datab (0.955:0.955:0.955) (0.955:0.955:0.955))
        (PORT datac (0.923:0.923:0.923) (0.923:0.923:0.923))
        (PORT datad (0.432:0.432:0.432) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.896:0.896:0.896) (0.896:0.896:0.896))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (PORT ena (1.69:1.69:1.69) (1.69:1.69:1.69))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (1.413:1.413:1.413) (1.413:1.413:1.413))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.322:0.322:0.322))
        (PORT datac (0.584:0.584:0.584) (0.584:0.584:0.584))
        (PORT datad (0.489:0.489:0.489) (0.489:0.489:0.489))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.439:1.439:1.439) (1.439:1.439:1.439))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT datab (0.722:0.722:0.722) (0.722:0.722:0.722))
        (PORT datac (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datad (0.362:0.362:0.362) (0.362:0.362:0.362))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (1.863:1.863:1.863) (1.863:1.863:1.863))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.683:0.683:0.683) (0.683:0.683:0.683))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datac (0.58:0.58:0.58) (0.58:0.58:0.58))
        (PORT datad (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.439:1.439:1.439) (1.439:1.439:1.439))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (1.028:1.028:1.028) (1.028:1.028:1.028))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.736:0.736:0.736) (0.736:0.736:0.736))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa cout (0.414:0.414:0.414) (0.414:0.414:0.414))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH cin cout (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.387:0.387:0.387))
        (PORT datab (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datac (0.729:0.729:0.729) (0.729:0.729:0.729))
        (PORT datad (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.511:1.511:1.511) (1.511:1.511:1.511))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.68:0.68:0.68) (0.68:0.68:0.68))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.492:0.492:0.492) (0.492:0.492:0.492))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datac (0.577:0.577:0.577) (0.577:0.577:0.577))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.439:1.439:1.439) (1.439:1.439:1.439))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT aclr (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT ena (2.274:2.274:2.274) (2.274:2.274:2.274))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH cin combout (0.41:0.41:0.41) (0.41:0.41:0.41))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.925:0.925:0.925) (0.925:0.925:0.925))
        (PORT datab (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT datac (0.716:0.716:0.716) (0.716:0.716:0.716))
        (PORT datad (0.82:0.82:0.82) (0.82:0.82:0.82))
        (IOPATH dataa combout (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.894:0.894:0.894) (0.894:0.894:0.894))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (PORT ena (1.69:1.69:1.69) (1.69:1.69:1.69))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.079:1.079:1.079) (1.079:1.079:1.079))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.458:0.458:0.458) (0.458:0.458:0.458))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.589:0.589:0.589) (0.589:0.589:0.589))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datac (0.493:0.493:0.493) (0.493:0.493:0.493))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.439:1.439:1.439) (1.439:1.439:1.439))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.974:0.974:0.974) (0.974:0.974:0.974))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT sdata (0.685:0.685:0.685) (0.685:0.685:0.685))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT sdata (5.235:5.235:5.235) (5.235:5.235:5.235))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT datac (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (2.273:2.273:2.273) (2.273:2.273:2.273))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.962:0.962:0.962) (0.962:0.962:0.962))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT sdata (1.384:1.384:1.384) (1.384:1.384:1.384))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.89:0.89:0.89) (0.89:0.89:0.89))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datac (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datad (0.974:0.974:0.974) (0.974:0.974:0.974))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.828:0.828:0.828) (0.828:0.828:0.828))
        (PORT datad (0.537:0.537:0.537) (0.537:0.537:0.537))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.977:0.977:0.977) (0.977:0.977:0.977))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.783:0.783:0.783) (0.783:0.783:0.783))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.361:1.361:1.361) (1.361:1.361:1.361))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.304:0.304:0.304) (0.304:0.304:0.304))
        (PORT datac (0.882:0.882:0.882) (0.882:0.882:0.882))
        (PORT datad (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.55:0.55:0.55) (0.55:0.55:0.55))
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.773:0.773:0.773) (0.773:0.773:0.773))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.556:0.556:0.556) (0.556:0.556:0.556))
        (PORT datab (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datad (0.303:0.303:0.303) (0.303:0.303:0.303))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT sdata (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT sdata (0.679:0.679:0.679) (0.679:0.679:0.679))
        (PORT ena (1.624:1.624:1.624) (1.624:1.624:1.624))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.893:0.893:0.893) (0.893:0.893:0.893))
        (PORT datad (0.762:0.762:0.762) (0.762:0.762:0.762))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.541:0.541:0.541) (0.541:0.541:0.541))
        (PORT datab (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datac (0.786:0.786:0.786) (0.786:0.786:0.786))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.532:1.532:1.532) (1.532:1.532:1.532))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT sdata (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5.237:5.237:5.237) (5.237:5.237:5.237))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (0.781:0.781:0.781) (0.781:0.781:0.781))
        (PORT datac (0.886:0.886:0.886) (0.886:0.886:0.886))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.46:1.46:1.46) (1.46:1.46:1.46))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.877:0.877:0.877) (0.877:0.877:0.877))
        (PORT datab (0.775:0.775:0.775) (0.775:0.775:0.775))
        (PORT datad (0.773:0.773:0.773) (0.773:0.773:0.773))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.876:0.876:0.876) (0.876:0.876:0.876))
        (PORT datac (0.806:0.806:0.806) (0.806:0.806:0.806))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.876:0.876:0.876) (0.876:0.876:0.876))
        (PORT datab (0.784:0.784:0.784) (0.784:0.784:0.784))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.877:0.877:0.877) (0.877:0.877:0.877))
        (PORT datab (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datab (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT datac (1.022:1.022:1.022) (1.022:1.022:1.022))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.378:0.378:0.378))
        (PORT datab (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datac (0.724:0.724:0.724) (0.724:0.724:0.724))
        (PORT datad (0.443:0.443:0.443) (0.443:0.443:0.443))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT sdata (0.621:0.621:0.621) (0.621:0.621:0.621))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.48:1.48:1.48) (1.48:1.48:1.48))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.868:0.868:0.868) (0.868:0.868:0.868))
        (PORT ena (1.737:1.737:1.737) (1.737:1.737:1.737))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.382:1.382:1.382) (1.382:1.382:1.382))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.584:0.584:0.584) (0.584:0.584:0.584))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.493:0.493:0.493) (0.493:0.493:0.493))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.439:1.439:1.439) (1.439:1.439:1.439))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT datab (0.305:0.305:0.305) (0.305:0.305:0.305))
        (PORT datad (1.017:1.017:1.017) (1.017:1.017:1.017))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.745:0.745:0.745) (0.745:0.745:0.745))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.584:0.584:0.584) (0.584:0.584:0.584))
        (PORT datad (0.783:0.783:0.783) (0.783:0.783:0.783))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.439:1.439:1.439) (1.439:1.439:1.439))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.794:0.794:0.794) (0.794:0.794:0.794))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.874:0.874:0.874) (0.874:0.874:0.874))
        (PORT datac (0.486:0.486:0.486) (0.486:0.486:0.486))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.974:0.974:0.974) (0.974:0.974:0.974))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (PORT ena (1.69:1.69:1.69) (1.69:1.69:1.69))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.227:1.227:1.227) (1.227:1.227:1.227))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.873:0.873:0.873) (0.873:0.873:0.873))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.312:0.312:0.312))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datac (0.866:0.866:0.866) (0.866:0.866:0.866))
        (PORT datad (0.498:0.498:0.498) (0.498:0.498:0.498))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.877:0.877:0.877) (0.877:0.877:0.877))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (0.446:0.446:0.446) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT sdata (0.62:0.62:0.62) (0.62:0.62:0.62))
        (PORT aclr (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT ena (1.896:1.896:1.896) (1.896:1.896:1.896))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sdata (1.576:1.576:1.576) (1.576:1.576:1.576))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT sdata (0.866:0.866:0.866) (0.866:0.866:0.866))
        (PORT ena (1.095:1.095:1.095) (1.095:1.095:1.095))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.306:0.306:0.306) (0.306:0.306:0.306))
        (PORT datac (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT datad (0.452:0.452:0.452) (0.452:0.452:0.452))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.871:0.871:0.871) (0.871:0.871:0.871))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.495:0.495:0.495) (0.495:0.495:0.495))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.874:0.874:0.874) (0.874:0.874:0.874))
        (PORT datac (0.459:0.459:0.459) (0.459:0.459:0.459))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.902:0.902:0.902) (0.902:0.902:0.902))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.522:1.522:1.522) (1.522:1.522:1.522))
        (PORT ena (1.69:1.69:1.69) (1.69:1.69:1.69))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.02:1.02:1.02) (1.02:1.02:1.02))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sdata (0.686:0.686:0.686) (0.686:0.686:0.686))
        (PORT ena (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datac (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datad (0.712:0.712:0.712) (0.712:0.712:0.712))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT datab (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.539:0.539:0.539) (0.539:0.539:0.539))
        (PORT datac (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT datad (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datab (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datac (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datad (0.253:0.253:0.253) (0.253:0.253:0.253))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.466:0.466:0.466) (0.466:0.466:0.466))
        (PORT datab (0.67:0.67:0.67) (0.67:0.67:0.67))
        (PORT datac (0.677:0.677:0.677) (0.677:0.677:0.677))
        (PORT datad (0.444:0.444:0.444) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.41:0.41:0.41) (0.41:0.41:0.41))
        (IOPATH datab combout (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.915:0.915:0.915) (0.915:0.915:0.915))
        (PORT datab (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datac (0.892:0.892:0.892) (0.892:0.892:0.892))
        (PORT datad (0.902:0.902:0.902) (0.902:0.902:0.902))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datad (0.832:0.832:0.832) (0.832:0.832:0.832))
        (IOPATH dataa combout (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.525:1.525:1.525) (1.525:1.525:1.525))
        (PORT ena (1.81:1.81:1.81) (1.81:1.81:1.81))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT sdata (1.888:1.888:1.888) (1.888:1.888:1.888))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.319:1.319:1.319) (1.319:1.319:1.319))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datac (0.868:0.868:0.868) (0.868:0.868:0.868))
        (PORT datad (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT ena (1.479:1.479:1.479) (1.479:1.479:1.479))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.87:0.87:0.87) (0.87:0.87:0.87))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.726:0.726:0.726) (0.726:0.726:0.726))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.542:1.542:1.542) (1.542:1.542:1.542))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT sdata (0.679:0.679:0.679) (0.679:0.679:0.679))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.084:1.084:1.084) (1.084:1.084:1.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.492:0.492:0.492) (0.492:0.492:0.492))
        (PORT datad (1.118:1.118:1.118) (1.118:1.118:1.118))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.114:1.114:1.114) (1.114:1.114:1.114))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (1.118:1.118:1.118) (1.118:1.118:1.118))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.114:1.114:1.114) (1.114:1.114:1.114))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.084:1.084:1.084) (1.084:1.084:1.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (1.155:1.155:1.155) (1.155:1.155:1.155))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.525:1.525:1.525) (1.525:1.525:1.525))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.526:1.526:1.526) (1.526:1.526:1.526))
        (PORT datac (0.841:0.841:0.841) (0.841:0.841:0.841))
        (PORT datad (1.433:1.433:1.433) (1.433:1.433:1.433))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datac (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH datab combout (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.674:0.674:0.674) (0.674:0.674:0.674))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT sdata (1.035:1.035:1.035) (1.035:1.035:1.035))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.659:0.659:0.659) (0.659:0.659:0.659))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT ena (2.196:2.196:2.196) (2.196:2.196:2.196))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (1.788:1.788:1.788) (1.788:1.788:1.788))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.497:0.497:0.497) (0.497:0.497:0.497))
        (PORT datac (1.77:1.77:1.77) (1.77:1.77:1.77))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.792:1.792:1.792) (1.792:1.792:1.792))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.499:0.499:0.499) (0.499:0.499:0.499))
        (PORT datac (1.787:1.787:1.787) (1.787:1.787:1.787))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT ena (2.187:2.187:2.187) (2.187:2.187:2.187))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.788:1.788:1.788) (1.788:1.788:1.788))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datac (1.774:1.774:1.774) (1.774:1.774:1.774))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (1.778:1.778:1.778) (1.778:1.778:1.778))
        (PORT datad (0.301:0.301:0.301) (0.301:0.301:0.301))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.463:0.463:0.463) (0.463:0.463:0.463))
        (PORT datac (1.786:1.786:1.786) (1.786:1.786:1.786))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.581:0.581:0.581) (0.581:0.581:0.581))
        (PORT datac (1.788:1.788:1.788) (1.788:1.788:1.788))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.505:0.505:0.505) (0.505:0.505:0.505))
        (PORT datac (1.787:1.787:1.787) (1.787:1.787:1.787))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.497:0.497:0.497) (0.497:0.497:0.497))
        (PORT datac (1.784:1.784:1.784) (1.784:1.784:1.784))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.951:0.951:0.951) (0.951:0.951:0.951))
        (PORT datac (1.786:1.786:1.786) (1.786:1.786:1.786))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.537:1.537:1.537) (1.537:1.537:1.537))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datab (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datad (1.113:1.113:1.113) (1.113:1.113:1.113))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.114:1.114:1.114) (1.114:1.114:1.114))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.313:0.313:0.313) (0.313:0.313:0.313))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT ena (1.084:1.084:1.084) (1.084:1.084:1.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.753:1.753:1.753) (1.753:1.753:1.753))
        (PORT datab (1.743:1.743:1.743) (1.743:1.743:1.743))
        (PORT datac (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (2.443:2.443:2.443) (2.443:2.443:2.443))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datac combout (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.334:1.334:1.334) (1.334:1.334:1.334))
        (PORT datab (1.288:1.288:1.288) (1.288:1.288:1.288))
        (PORT datac (0.953:0.953:0.953) (0.953:0.953:0.953))
        (PORT datad (1.166:1.166:1.166) (1.166:1.166:1.166))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (1.291:1.291:1.291) (1.291:1.291:1.291))
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.149:0.149:0.149) (0.149:0.149:0.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.224:3.224:3.224) (3.224:3.224:3.224))
        (PORT datad (1.461:1.461:1.461) (1.461:1.461:1.461))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datac combout (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.828:0.828:0.828) (0.828:0.828:0.828))
        (PORT datab (1.254:1.254:1.254) (1.254:1.254:1.254))
        (PORT datad (0.314:0.314:0.314) (0.314:0.314:0.314))
        (IOPATH dataa combout (0.437:0.437:0.437) (0.437:0.437:0.437))
        (IOPATH datab combout (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datac (1.421:1.421:1.421) (1.421:1.421:1.421))
        (PORT datad (0.262:0.262:0.262) (0.262:0.262:0.262))
        (IOPATH dataa combout (0.406:0.406:0.406) (0.406:0.406:0.406))
        (IOPATH datab combout (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datab (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datac (1.42:1.42:1.42) (1.42:1.42:1.42))
        (PORT datad (0.262:0.262:0.262) (0.262:0.262:0.262))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH datac combout (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.726:0.726:0.726) (0.726:0.726:0.726))
        (PORT datab (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datac (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT datad (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH datab combout (0.415:0.415:0.415) (0.415:0.415:0.415))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH datad combout (0.15:0.15:0.15) (0.15:0.15:0.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT datain (0.084:0.084:0.084) (0.084:0.084:0.084))
        (PORT aclr (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT ena (1.355:1.355:1.355) (1.355:1.355:1.355))
        (IOPATH (posedge clk) regout (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH (posedge aclr) regout (0.218:0.218:0.218) (0.218:0.218:0.218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.266:0.266:0.266))
      (HOLD ena (posedge clk) (0.266:0.266:0.266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH datac combout (0.275:0.275:0.275) (0.275:0.275:0.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.318:0.318:0.318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1.766:1.766:1.766) (1.766:1.766:1.766))
        (IOPATH datain padio (2.586:2.586:2.586) (2.586:2.586:2.586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_cs\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3.969:3.969:3.969) (3.969:3.969:3.969))
        (IOPATH datain padio (2.566:2.566:2.566) (2.566:2.566:2.566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_datain\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2.595:2.595:2.595) (2.595:2.595:2.595))
        (IOPATH datain padio (2.546:2.546:2.546) (2.546:2.546:2.546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DACDAT\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3.743:3.743:3.743) (3.743:3.743:3.743))
        (IOPATH datain padio (2.518:2.518:2.518) (2.518:2.518:2.518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE XCK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (0.622:0.622:0.622) (0.622:0.622:0.622))
        (IOPATH datain padio (2.518:2.518:2.518) (2.518:2.518:2.518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE I2C_SCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4.762:4.762:4.762) (4.762:4.762:4.762))
        (IOPATH datain padio (2.508:2.508:2.508) (2.508:2.508:2.508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tdo\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2.536:2.536:2.536) (2.536:2.536:2.536))
      )
    )
  )
)
