###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       280077   # Number of WRITE/WRITEP commands
num_reads_done                 =      1843646   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1464372   # Number of read row buffer hits
num_read_cmds                  =      1843637   # Number of READ/READP commands
num_writes_done                =       280123   # Number of read requests issued
num_write_row_hits             =       202820   # Number of write row buffer hits
num_act_cmds                   =       461309   # Number of ACT commands
num_pre_cmds                   =       461280   # Number of PRE commands
num_ondemand_pres              =       434462   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9642670   # Cyles of rank active rank.0
rank_active_cycles.1           =      9571911   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       357330   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       428089   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2028196   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        45238   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11030   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6985   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5526   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3769   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2795   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2182   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1624   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1401   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15089   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =           75   # Write cmd latency (cycles)
write_latency[40-59]           =          145   # Write cmd latency (cycles)
write_latency[60-79]           =          223   # Write cmd latency (cycles)
write_latency[80-99]           =          328   # Write cmd latency (cycles)
write_latency[100-119]         =          504   # Write cmd latency (cycles)
write_latency[120-139]         =          702   # Write cmd latency (cycles)
write_latency[140-159]         =          901   # Write cmd latency (cycles)
write_latency[160-179]         =         1082   # Write cmd latency (cycles)
write_latency[180-199]         =         1352   # Write cmd latency (cycles)
write_latency[200-]            =       274749   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       313409   # Read request latency (cycles)
read_latency[40-59]            =       145623   # Read request latency (cycles)
read_latency[60-79]            =       150297   # Read request latency (cycles)
read_latency[80-99]            =       107105   # Read request latency (cycles)
read_latency[100-119]          =        90188   # Read request latency (cycles)
read_latency[120-139]          =        80611   # Read request latency (cycles)
read_latency[140-159]          =        68614   # Read request latency (cycles)
read_latency[160-179]          =        60455   # Read request latency (cycles)
read_latency[180-199]          =        53989   # Read request latency (cycles)
read_latency[200-]             =       773340   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.39814e+09   # Write energy
read_energy                    =  7.43354e+09   # Read energy
act_energy                     =  1.26214e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71518e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.05483e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01703e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97287e+09   # Active standby energy rank.1
average_read_latency           =       308.54   # Average read request latency (cycles)
average_interarrival           =      4.70844   # Average request interarrival latency (cycles)
total_energy                   =  2.31654e+10   # Total energy (pJ)
average_power                  =      2316.54   # Average power (mW)
average_bandwidth              =      18.1228   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       280695   # Number of WRITE/WRITEP commands
num_reads_done                 =      1867760   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1533295   # Number of read row buffer hits
num_read_cmds                  =      1867756   # Number of READ/READP commands
num_writes_done                =       280720   # Number of read requests issued
num_write_row_hits             =       199378   # Number of write row buffer hits
num_act_cmds                   =       420318   # Number of ACT commands
num_pre_cmds                   =       420287   # Number of PRE commands
num_ondemand_pres              =       392386   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9618329   # Cyles of rank active rank.0
rank_active_cycles.1           =      9587615   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       381671   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       412385   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2054322   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        45434   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9868   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6599   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5311   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3813   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2837   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2265   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1650   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1378   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15146   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          102   # Write cmd latency (cycles)
write_latency[40-59]           =          135   # Write cmd latency (cycles)
write_latency[60-79]           =          214   # Write cmd latency (cycles)
write_latency[80-99]           =          357   # Write cmd latency (cycles)
write_latency[100-119]         =          497   # Write cmd latency (cycles)
write_latency[120-139]         =          705   # Write cmd latency (cycles)
write_latency[140-159]         =          964   # Write cmd latency (cycles)
write_latency[160-179]         =         1144   # Write cmd latency (cycles)
write_latency[180-199]         =         1503   # Write cmd latency (cycles)
write_latency[200-]            =       275050   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       311429   # Read request latency (cycles)
read_latency[40-59]            =       139553   # Read request latency (cycles)
read_latency[60-79]            =       138376   # Read request latency (cycles)
read_latency[80-99]            =       100039   # Read request latency (cycles)
read_latency[100-119]          =        85493   # Read request latency (cycles)
read_latency[120-139]          =        76948   # Read request latency (cycles)
read_latency[140-159]          =        66652   # Read request latency (cycles)
read_latency[160-179]          =        60239   # Read request latency (cycles)
read_latency[180-199]          =        54546   # Read request latency (cycles)
read_latency[200-]             =       834475   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40123e+09   # Write energy
read_energy                    =  7.53079e+09   # Read energy
act_energy                     =  1.14999e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83202e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.97945e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00184e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98267e+09   # Active standby energy rank.1
average_read_latency           =      322.364   # Average read request latency (cycles)
average_interarrival           =      4.65413   # Average request interarrival latency (cycles)
total_energy                   =  2.31523e+10   # Total energy (pJ)
average_power                  =      2315.23   # Average power (mW)
average_bandwidth              =      18.3337   # Average bandwidth
