#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul 11 19:24:00 2020
# Process ID: 21352
# Current directory: C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.runs/mb_design_MD5HF_0_1_synth_1
# Command line: vivado.exe -log mb_design_MD5HF_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_MD5HF_0_1.tcl
# Log file: C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.runs/mb_design_MD5HF_0_1_synth_1/mb_design_MD5HF_0_1.vds
# Journal file: C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.runs/mb_design_MD5HF_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_MD5HF_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/md5-hardware/ip_repo/MD5HF_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/md5-hardware/ip_repo/Md5HashFunction_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mb_design_MD5HF_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 839.371 ; gain = 235.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_MD5HF_0_1' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_MD5HF_0_1/synth/mb_design_MD5HF_0_1.vhd:89]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MD5HF_v1_0' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0.vhd:5' bound to instance 'U0' of component 'MD5HF_v1_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_MD5HF_0_1/synth/mb_design_MD5HF_0_1.vhd:173]
INFO: [Synth 8-638] synthesizing module 'MD5HF_v1_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0.vhd:61]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MD5HF_v1_0_S00_AXI' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:5' bound to instance 'MD5HF_v1_0_S00_AXI_inst' of component 'MD5HF_v1_0_S00_AXI' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'MD5HF_v1_0_S00_AXI' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:404]
WARNING: [Synth 8-614] signal 'resRegister' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:399]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:399]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'MD5HF_v1_0_S00_AXI' (1#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MD5HF_v1_0_S00_AXIS' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:5' bound to instance 'MD5HF_v1_0_S00_AXIS_inst' of component 'MD5HF_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0.vhd:178]
INFO: [Synth 8-638] synthesizing module 'MD5HF_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter k bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RegisterP' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/register.vhd:4' bound to instance 'register_last' of component 'RegisterP' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:80]
INFO: [Synth 8-638] synthesizing module 'RegisterP' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/register.vhd:13]
	Parameter k bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterP' (2#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/register.vhd:13]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterP' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/register.vhd:4' bound to instance 'register_dataIn' of component 'RegisterP' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:99]
INFO: [Synth 8-638] synthesizing module 'RegisterP__parameterized1' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/register.vhd:13]
	Parameter k bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterP__parameterized1' (2#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/register.vhd:13]
WARNING: [Synth 8-614] signal 'S_AXIS_TVALID' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
WARNING: [Synth 8-614] signal 'S_AXIS_ARESETN' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
WARNING: [Synth 8-614] signal 's_idle' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
WARNING: [Synth 8-614] signal 's_tlastdelayed' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MD5HF_v1_0_S00_AXIS' (3#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0_S00_AXIS.vhd:42]
INFO: [Synth 8-3491] module 'MD5' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:7' bound to instance 'md5_comp' of component 'md5' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0.vhd:202]
INFO: [Synth 8-638] synthesizing module 'MD5' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:18]
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:134]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:130]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'MD5' (4#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MD5HF_v1_0' (5#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/hdl/MD5HF_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'mb_design_MD5HF_0_1' (6#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_MD5HF_0_1/synth/mb_design_MD5HF_0_1.vhd:89]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MD5HF_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 917.051 ; gain = 312.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 917.051 ; gain = 312.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 917.051 ; gain = 312.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 917.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1031.973 ; gain = 2.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.973 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.973 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.973 ; gain = 427.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MD5HF_v1_0_S00_AXIS'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:124]
INFO: [Synth 8-5544] ROM "message_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "An" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jCounter_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xExpr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "data_out" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "iCounter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 in_idle |                               00 |                               00
                in_start |                               01 |                               01
                no_start |                               10 |                               11
               in_enable |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MD5HF_v1_0_S00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.973 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |MD5__GB0         |           1|     47995|
|2     |case__34_MD5__GD |           1|      8160|
|3     |MD5__GB2         |           1|     16570|
|4     |MD5HF_v1_0__GC0  |           1|       837|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	  13 Input    512 Bit        Muxes := 1     
	  18 Input    128 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MD5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               31 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	  13 Input    512 Bit        Muxes := 1     
	  18 Input    128 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module MD5HF_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module RegisterP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RegisterP__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MD5HF_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:122]
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:122]
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/fecb/src/md5.vhd:122]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_2/i_1/\data_counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_2/i_1/\data_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_2/i_1/\data_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_2/i_1/\data_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_2/i_1/\data_counter_reg[0] )
INFO: [Synth 8-3886] merging instance 'md5_compi_2/g_reg[4]' (FDE) to 'md5_compi_2/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_2/g_reg[3]' (FDE) to 'md5_compi_2/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_2/g_reg[2]' (FDE) to 'md5_compi_2/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_2/g_reg[1]' (FDE) to 'md5_compi_2/g_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_2/\g_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0i_3/MD5HF_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0i_3/MD5HF_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_3/\MD5HF_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0i_3/MD5HF_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0i_3/MD5HF_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0i_3/\MD5HF_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1031.973 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|MD5                 | S[0]       | 64x5          | LUT            | 
|MD5                 | K[0]       | 64x32         | LUT            | 
|mb_design_MD5HF_0_1 | S[0]       | 64x5          | LUT            | 
|mb_design_MD5HF_0_1 | K[0]       | 64x32         | LUT            | 
+--------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |MD5__GB0         |           1|      5935|
|2     |case__34_MD5__GD |           1|       224|
|3     |MD5__GB2         |           1|      2611|
|4     |MD5HF_v1_0__GC0  |           1|       479|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1031.973 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1031.973 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |MD5__GB0         |           1|      5935|
|2     |case__34_MD5__GD |           1|       224|
|3     |MD5__GB2         |           1|      2611|
|4     |MD5HF_v1_0__GC0  |           1|       479|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1073.754 ; gain = 469.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1078.215 ; gain = 473.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1078.215 ; gain = 473.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1078.215 ; gain = 473.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1078.215 ; gain = 473.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1078.215 ; gain = 473.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1078.215 ; gain = 473.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    69|
|2     |LUT1   |    47|
|3     |LUT2   |    17|
|4     |LUT3   |    62|
|5     |LUT4   |   346|
|6     |LUT5   |   396|
|7     |LUT6   |  1579|
|8     |MUXF7  |   152|
|9     |MUXF8  |    31|
|10    |FDCE   |    80|
|11    |FDRE   |  1205|
|12    |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------------+------+
|      |Instance                     |Module                    |Cells |
+------+-----------------------------+--------------------------+------+
|1     |top                          |                          |  3988|
|2     |  U0                         |MD5HF_v1_0                |  3988|
|3     |    MD5HF_v1_0_S00_AXIS_inst |MD5HF_v1_0_S00_AXIS       |    40|
|4     |      register_dataIn        |RegisterP__parameterized1 |    33|
|5     |      register_last          |RegisterP                 |     1|
|6     |    MD5HF_v1_0_S00_AXI_inst  |MD5HF_v1_0_S00_AXI        |   263|
|7     |    md5_comp                 |MD5                       |  3685|
+------+-----------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1078.215 ; gain = 473.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1078.215 ; gain = 359.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1078.215 ; gain = 473.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1090.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mb_design_MD5HF_0_1' is not ideal for floorplanning, since the cellview 'MD5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1090.277 ; gain = 777.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.runs/mb_design_MD5HF_0_1_synth_1/mb_design_MD5HF_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_MD5HF_0_1, cache-ID = 997043e4548a59a5
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.runs/mb_design_MD5HF_0_1_synth_1/mb_design_MD5HF_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_MD5HF_0_1_utilization_synth.rpt -pb mb_design_MD5HF_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 11 19:25:04 2020...
