Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 07:54:32 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned/post_route_timing.rpt
| Design       : td_fused_top_tdf8_writeOutputs_unaligned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
outputCount_3_reg[2]/C         empty_reg_91_reg[13]/CE        5.104         
outputCount_3_reg[2]/C         empty_reg_91_reg[14]/CE        5.104         
outputCount_3_reg[2]/C         empty_reg_91_reg[15]/CE        5.104         
outputCount_3_reg[2]/C         empty_reg_91_reg[10]/CE        5.204         
outputCount_3_reg[2]/C         empty_reg_91_reg[11]/CE        5.204         
outputCount_3_reg[2]/C         empty_reg_91_reg[12]/CE        5.204         
outputCount_3_reg[2]/C         empty_reg_91_reg[9]/CE         5.204         
outputCount_3_reg[2]/C         empty_reg_91_reg[5]/CE         5.409         
outputCount_3_reg[2]/C         empty_reg_91_reg[6]/CE         5.409         
outputCount_3_reg[2]/C         empty_reg_91_reg[7]/CE         5.409         
outputCount_3_reg[2]/C         empty_reg_91_reg[8]/CE         5.409         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[12]/R      5.454         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[13]/R      5.454         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[14]/R      5.454         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[15]/R      5.454         
outputCount_3_reg[2]/C         empty_reg_91_reg[1]/CE         5.525         
outputCount_3_reg[2]/C         empty_reg_91_reg[2]/CE         5.525         
outputCount_3_reg[2]/C         empty_reg_91_reg[3]/CE         5.525         
outputCount_3_reg[2]/C         empty_reg_91_reg[4]/CE         5.525         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[0]/R       5.554         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[1]/R       5.554         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[2]/R       5.554         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[3]/R       5.554         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[10]/R      5.554         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[11]/R      5.554         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[8]/R       5.554         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[9]/R       5.554         
outputCount_3_reg[2]/C         empty_reg_91_reg[0]/CE         5.602         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[4]/R       5.653         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[5]/R       5.653         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[6]/R       5.653         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[7]/R       5.653         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[12]/CE     5.672         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[13]/CE     5.672         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[14]/CE     5.672         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[15]/CE     5.672         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[10]/CE     5.771         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[11]/CE     5.771         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[8]/CE      5.771         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[9]/CE      5.771         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[4]/CE      5.970         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[5]/CE      5.970         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[6]/CE      5.970         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[7]/CE      5.970         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[0]/CE      5.974         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[1]/CE      5.974         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[2]/CE      5.974         
outputCount_3_reg[2]/C         outputChanIdx_3_reg[3]/CE      5.974         
outputCount_3_reg[2]/C         icmp_ln88_reg_297_reg[0]/D     6.038         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[11]/CE      7.261         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[14]/CE      7.261         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[1]/CE       7.261         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[15]/CE      7.320         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[7]/CE       7.320         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[12]/CE      7.371         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[5]/CE       7.371         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[8]/CE       7.371         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[10]/CE      7.395         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[13]/CE      7.395         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[2]/CE       7.395         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[4]/CE       7.395         
outputCount_3_reg[0]/C         outputRow_13_2_reg[10]/CE      7.404         
outputCount_3_reg[0]/C         outputRow_13_2_reg[12]/CE      7.404         
outputCount_3_reg[0]/C         outputRow_13_2_reg[14]/CE      7.404         
outputCount_3_reg[0]/C         outputRow_13_2_reg[2]/CE       7.404         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[0]/CE       7.420         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[3]/CE       7.420         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[6]/CE       7.420         
ap_CS_fsm_reg[0]/C             outputRow_13_1_reg[9]/CE       7.420         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[10]/R        7.542         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[11]/R        7.542         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[12]/R        7.542         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[13]/R        7.542         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[14]/R        7.542         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[15]/R        7.542         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[9]/R         7.542         
outputCount_3_reg[0]/C         outputRow_13_2_reg[0]/CE       7.596         
outputCount_3_reg[0]/C         outputRow_13_2_reg[3]/CE       7.596         
outputCount_3_reg[0]/C         outputRow_13_2_reg[5]/CE       7.596         
outputCount_3_reg[0]/C         outputRow_13_2_reg[8]/CE       7.596         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[3]/CE       7.618         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[4]/CE       7.618         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[5]/CE       7.618         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[7]/CE       7.618         
outputCount_3_reg[0]/C         outputRow_13_2_reg[15]/CE      7.627         
outputCount_3_reg[0]/C         outputRow_13_2_reg[4]/CE       7.627         
outputCount_3_reg[0]/C         outputRow_13_2_reg[6]/CE       7.627         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[11]/CE      7.636         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[14]/CE      7.636         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[2]/CE       7.636         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[15]/CE      7.670         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[6]/CE       7.670         
ap_CS_fsm_reg[1]/C             empty_reg_91_reg[13]/R         7.701         
ap_CS_fsm_reg[1]/C             empty_reg_91_reg[14]/R         7.701         
ap_CS_fsm_reg[1]/C             empty_reg_91_reg[15]/R         7.701         
outputCount_3_reg[0]/C         outputRow_13_2_reg[1]/CE       7.718         
outputCount_3_reg[0]/C         outputRow_13_2_reg[7]/CE       7.718         
ap_CS_fsm_reg[1]/C             outputCount_3_reg[0]/R         7.728         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[12]/CE      7.738         
ap_CS_fsm_reg[0]/C             outputRow_13_3_reg[13]/CE      7.738         



