Analysis & Synthesis report for remote
Tue Jun 12 15:41:13 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Remoto|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for altsyncram:WideOr6_rtl_0|altsyncram_odv:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |Remoto
 17. Parameter Settings for Inferred Entity Instance: altsyncram:WideOr6_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 12 15:41:13 2018        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; remote                                       ;
; Top-level Entity Name              ; Remoto                                       ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 164                                          ;
;     Total combinational functions  ; 163                                          ;
;     Dedicated logic registers      ; 98                                           ;
; Total registers                    ; 98                                           ;
; Total pins                         ; 40                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,792                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Remoto             ; remote             ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; Remoto.v                         ; yes             ; User Verilog HDL File        ; C:/Users/lfms/Downloads/Controle_remoto-master/Remoto.v              ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf       ;
; db/altsyncram_odv.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lfms/Downloads/Controle_remoto-master/db/altsyncram_odv.tdf ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 164       ;
;                                             ;           ;
; Total combinational functions               ; 163       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 65        ;
;     -- 3 input functions                    ; 18        ;
;     -- <=2 input functions                  ; 80        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 107       ;
;     -- arithmetic mode                      ; 56        ;
;                                             ;           ;
; Total registers                             ; 98        ;
;     -- Dedicated logic registers            ; 98        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 40        ;
; Total memory bits                           ; 1792      ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 105       ;
; Total fan-out                               ; 885       ;
; Average fan-out                             ; 2.54      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                               ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; |Remoto                               ; 163 (163)         ; 98 (98)      ; 1792        ; 0            ; 0       ; 0         ; 40   ; 0            ; |Remoto                                                        ; work         ;
;    |altsyncram:WideOr6_rtl_0|         ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remoto|altsyncram:WideOr6_rtl_0                               ;              ;
;       |altsyncram_odv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Remoto|altsyncram:WideOr6_rtl_0|altsyncram_odv:auto_generated ;              ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                            ;
+-------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+
; Name                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                    ;
+-------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+
; altsyncram:WideOr6_rtl_0|altsyncram_odv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 7            ; --           ; --           ; 1792 ; remote.Remoto0.rtl.mif ;
+-------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Remoto|state                                 ;
+----------------+------------+----------------+----------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE ;
+----------------+------------+----------------+----------------+
; state.IDLE     ; 0          ; 0              ; 0              ;
; state.GUIDANCE ; 1          ; 0              ; 1              ;
; state.DATAREAD ; 1          ; 1              ; 0              ;
+----------------+------------+----------------+----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; su[6]~reg0                             ; Stuck at VCC due to stuck port data_in ;
; su[5]~reg0                             ; Stuck at VCC due to stuck port data_in ;
; su[4]~reg0                             ; Stuck at VCC due to stuck port data_in ;
; su[3]~reg0                             ; Stuck at VCC due to stuck port data_in ;
; su[2]~reg0                             ; Stuck at VCC due to stuck port data_in ;
; su[1]~reg0                             ; Stuck at VCC due to stuck port data_in ;
; su[0]~reg0                             ; Stuck at VCC due to stuck port data_in ;
; suB[6]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; suB[5]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; suB[4]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; suB[3]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; suB[2]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; suB[1]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; suB[0]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; sdB[6]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; sdB[5]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; sdB[4]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; sdB[3]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; sdB[2]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; sdB[1]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; sdB[0]~reg0                            ; Stuck at VCC due to stuck port data_in ;
; led~reg0                               ; Merged with on                         ;
; Total Number of Removed Registers = 22 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 98    ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vetorA_2[0]                            ; 1       ;
; vetorA_2[1]                            ; 1       ;
; vetorA_2[2]                            ; 1       ;
; vetorA_2[3]                            ; 1       ;
; vetorA_2[4]                            ; 1       ;
; vetorA_2[5]                            ; 1       ;
; vetorA_2[6]                            ; 1       ;
; vetorA_2[7]                            ; 1       ;
; a                                      ; 2       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+---------------+--------------+---------------+
; Register Name ; Megafunction ; Type          ;
+---------------+--------------+---------------+
; sd[6]~reg0    ; WideOr6~0    ; ROM           ;
; sd[5]~reg0    ; WideOr6~0    ; ROM           ;
; sd[4]~reg0    ; WideOr6~0    ; ROM           ;
; sd[3]~reg0    ; WideOr6~0    ; ROM           ;
; sd[2]~reg0    ; WideOr6~0    ; ROM           ;
; sd[1]~reg0    ; WideOr6~0    ; ROM           ;
; sd[0]~reg0    ; WideOr6~0    ; ROM           ;
+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Remoto|comando[0]~reg0    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Remoto|vetorA_2[7]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Remoto|Selector2          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for altsyncram:WideOr6_rtl_0|altsyncram_odv:auto_generated ;
+---------------------------------+--------------------+------+-----------------+
; Assignment                      ; Value              ; From ; To              ;
+---------------------------------+--------------------+------+-----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -               ;
+---------------------------------+--------------------+------+-----------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Remoto ;
+-------------------+--------+-------------------------------------------+
; Parameter Name    ; Value  ; Type                                      ;
+-------------------+--------+-------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                           ;
; GUIDANCE          ; 01     ; Unsigned Binary                           ;
; DATAREAD          ; 10     ; Unsigned Binary                           ;
; zera_A            ; 001    ; Unsigned Binary                           ;
; zera_B            ; 010    ; Unsigned Binary                           ;
; zera_tudo         ; 011    ; Unsigned Binary                           ;
; soma              ; 100    ; Unsigned Binary                           ;
; sub               ; 101    ; Unsigned Binary                           ;
; muda_sinal        ; 110    ; Unsigned Binary                           ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                            ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                            ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                            ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                            ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                            ;
+-------------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:WideOr6_rtl_0    ;
+------------------------------------+------------------------+----------------+
; Parameter Name                     ; Value                  ; Type           ;
+------------------------------------+------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                    ; Untyped        ;
; WIDTH_A                            ; 7                      ; Untyped        ;
; WIDTHAD_A                          ; 8                      ; Untyped        ;
; NUMWORDS_A                         ; 256                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped        ;
; WIDTH_B                            ; 1                      ; Untyped        ;
; WIDTHAD_B                          ; 1                      ; Untyped        ;
; NUMWORDS_B                         ; 1                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped        ;
; BYTE_SIZE                          ; 8                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped        ;
; INIT_FILE                          ; remote.Remoto0.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_odv         ; Untyped        ;
+------------------------------------+------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                     ;
+-------------------------------------------+--------------------------+
; Name                                      ; Value                    ;
+-------------------------------------------+--------------------------+
; Number of entity instances                ; 1                        ;
; Entity Instance                           ; altsyncram:WideOr6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                      ;
;     -- WIDTH_A                            ; 7                        ;
;     -- NUMWORDS_A                         ; 256                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED             ;
;     -- WIDTH_B                            ; 1                        ;
;     -- NUMWORDS_B                         ; 1                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ;
+-------------------------------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 12 15:41:12 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off remote -c remote
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file bcdin.v
    Info: Found entity 1: bcdIn
Info: Found 1 design units, including 1 entities, in source file identificador.v
    Info: Found entity 1: identificador
Info: Found 1 design units, including 1 entities, in source file remoto.v
    Info: Found entity 1: Remoto
Info: Elaborating entity "Remoto" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Remoto.v(37): object "a1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Remoto.v(37): object "a11" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Remoto.v(44): object "conta_on" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Remoto.v(44): object "dev" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Remoto.v(45): object "oDATA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Remoto.v(59): object "a2" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at Remoto.v(195): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at Remoto.v(247): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at Remoto.v(272): all case item expressions in this case statement are onehot
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "WideOr6~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 7
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to remote.Remoto0.rtl.mif
Info: Elaborated megafunction instantiation "altsyncram:WideOr6_rtl_0"
Info: Instantiated megafunction "altsyncram:WideOr6_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "7"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "remote.Remoto0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_odv.tdf
    Info: Found entity 1: altsyncram_odv
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "su[0]" is stuck at VCC
    Warning (13410): Pin "su[1]" is stuck at VCC
    Warning (13410): Pin "su[2]" is stuck at VCC
    Warning (13410): Pin "su[3]" is stuck at VCC
    Warning (13410): Pin "su[4]" is stuck at VCC
    Warning (13410): Pin "su[5]" is stuck at VCC
    Warning (13410): Pin "su[6]" is stuck at VCC
    Warning (13410): Pin "suB[0]" is stuck at VCC
    Warning (13410): Pin "suB[1]" is stuck at VCC
    Warning (13410): Pin "suB[2]" is stuck at VCC
    Warning (13410): Pin "suB[3]" is stuck at VCC
    Warning (13410): Pin "suB[4]" is stuck at VCC
    Warning (13410): Pin "suB[5]" is stuck at VCC
    Warning (13410): Pin "suB[6]" is stuck at VCC
    Warning (13410): Pin "sdB[0]" is stuck at VCC
    Warning (13410): Pin "sdB[1]" is stuck at VCC
    Warning (13410): Pin "sdB[2]" is stuck at VCC
    Warning (13410): Pin "sdB[3]" is stuck at VCC
    Warning (13410): Pin "sdB[4]" is stuck at VCC
    Warning (13410): Pin "sdB[5]" is stuck at VCC
    Warning (13410): Pin "sdB[6]" is stuck at VCC
    Warning (13410): Pin "led2" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: Generated suppressed messages file C:/Users/lfms/Downloads/Controle_remoto-master/remote.map.smsg
Info: Implemented 211 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 38 output pins
    Info: Implemented 164 logic cells
    Info: Implemented 7 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Tue Jun 12 15:41:13 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lfms/Downloads/Controle_remoto-master/remote.map.smsg.


