/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Jun  4 10:04:00 CST 2017
 * 
 */

/* Generation options: */
#ifndef __mkPacketModifier_h__
#define __mkPacketModifier_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkDeparser.h"
#include "mkHeaderSerializer.h"


/* Class declaration for the mkPacketModifier module */
class MOD_mkPacketModifier : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_ConfigReg<tUInt32> INST_cf_verbosity;
  MOD_mkDeparser INST_deparser;
  MOD_Fifo<tUWide> INST_req_ff;
  MOD_mkHeaderSerializer INST_serializer;
 
 /* Constructor */
 public:
  MOD_mkPacketModifier(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_writeServer_enq_v;
  tUWide PORT_prev_enq_v;
  tUWide PORT_writeClient_first;
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h11144;
  tUInt64 DEF_v__h5900;
  tUInt64 DEF_v__h490;
  tUWide DEF_req_ff_first____d7;
  tUWide DEF_deparser_writeClient_first____d399;
  tUWide DEF_req_ff_first_BITS_1415_TO_1093___d238;
  tUWide DEF_prev_enq_v_BITS_1415_TO_1093___d409;
  tUWide DEF_req_ff_first_BITS_1579_TO_1417___d236;
  tUWide DEF_req_ff_first_BITS_1091_TO_929___d241;
  tUWide DEF_prev_enq_v_BITS_1579_TO_1417___d405;
  tUWide DEF_prev_enq_v_BITS_1091_TO_929___d412;
  tUWide DEF_req_ff_first_BITS_1695_TO_1581___d233;
  tUWide DEF_prev_enq_v_BITS_1695_TO_1581___d402;
  tUWide DEF_req_ff_first_BITS_826_TO_715___d248;
  tUWide DEF_prev_enq_v_BITS_826_TO_715___d426;
  tUWide DEF_req_ff_first_BITS_550_TO_447___d257;
  tUWide DEF_prev_enq_v_BITS_550_TO_447___d440;
  tUWide DEF_req_ff_first_BITS_927_TO_861___d243;
  tUWide DEF_prev_enq_v_BITS_927_TO_861___d416;
  tUWide DEF_IF_prev_enq_v_BIT_1416_08_THEN_prev_enq_v_BITS_ETC___d410;
  tUWide DEF_IF_req_ff_first_BIT_1416_3_THEN_req_ff_first_B_ETC___d239;
  tUWide DEF_IF_prev_enq_v_BIT_1092_11_THEN_prev_enq_v_BITS_ETC___d413;
  tUWide DEF_IF_prev_enq_v_BIT_1580_04_THEN_prev_enq_v_BITS_ETC___d406;
  tUWide DEF_IF_req_ff_first_BIT_1092_2_THEN_req_ff_first_B_ETC___d242;
  tUWide DEF_IF_req_ff_first_BIT_1580_2_THEN_req_ff_first_B_ETC___d237;
  tUWide DEF_IF_prev_enq_v_BIT_1696_01_THEN_prev_enq_v_BITS_ETC___d403;
  tUWide DEF_IF_req_ff_first_BIT_1696_0_THEN_req_ff_first_B_ETC___d234;
  tUWide DEF_IF_prev_enq_v_BIT_827_25_THEN_prev_enq_v_BITS__ETC___d427;
  tUWide DEF_IF_req_ff_first_BIT_827_47_THEN_req_ff_first_B_ETC___d249;
  tUWide DEF_IF_prev_enq_v_BIT_551_39_THEN_prev_enq_v_BITS__ETC___d441;
  tUWide DEF_IF_req_ff_first_BIT_551_64_THEN_req_ff_first_B_ETC___d258;
  tUWide DEF_IF_prev_enq_v_BIT_928_15_THEN_prev_enq_v_BITS__ETC___d417;
  tUWide DEF_IF_req_ff_first_BIT_928_21_THEN_req_ff_first_B_ETC___d244;
  tUWide DEF_prev_enq_v_BITS_1717_TO_1697_00_CONCAT_prev_en_ETC___d521;
  tUWide DEF_prev_enq_v_BIT_1696_01_CONCAT_IF_prev_enq_v_BI_ETC___d420;
  tUWide DEF_prev_enq_v_BIT_860_21_CONCAT_IF_prev_enq_v_BIT_ETC___d520;
  tUWide DEF_req_ff_first_BIT_1696_0_CONCAT_IF_req_ff_first_ETC___d302;
  tUWide DEF_req_ff_first_BIT_1696_0_CONCAT_IF_req_ff_first_ETC___d235;
  tUWide DEF_req_ff_first_BIT_1580_2_CONCAT_IF_req_ff_first_ETC___d246;
  tUWide DEF_req_ff_first_BIT_860_44_CONCAT_IF_req_ff_first_ETC___d267;
  tUWide DEF_req_ff_first_BIT_371_82_CONCAT_IF_req_ff_first_ETC___d301;
  tUWide DEF_prev_enq_v_BIT_827_25_CONCAT_IF_prev_enq_v_BIT_ETC___d452;
  tUWide DEF_prev_enq_v_BIT_361_57_CONCAT_IF_prev_enq_v_BIT_ETC___d519;
  tUWide DEF_prev_enq_v_BIT_1580_04_CONCAT_IF_prev_enq_v_BI_ETC___d407;
  tUWide DEF_prev_enq_v_BIT_1416_08_CONCAT_IF_prev_enq_v_BI_ETC___d419;
  tUWide DEF_req_ff_first_BIT_1416_3_CONCAT_IF_req_ff_first_ETC___d240;
  tUWide DEF_req_ff_first_BIT_1092_2_CONCAT_IF_req_ff_first_ETC___d245;
  tUWide DEF_prev_enq_v_BIT_1092_11_CONCAT_IF_prev_enq_v_BI_ETC___d414;
  tUWide DEF_prev_enq_v_BIT_928_15_CONCAT_IF_prev_enq_v_BIT_ETC___d418;
  tUWide DEF_req_ff_first_BIT_827_47_CONCAT_IF_req_ff_first_ETC___d250;
  tUWide DEF_req_ff_first_BIT_714_53_CONCAT_IF_req_ff_first_ETC___d266;
  tUWide DEF_prev_enq_v_BIT_681_32_CONCAT_IF_prev_enq_v_BIT_ETC___d451;
  tUWide DEF_req_ff_first_BIT_351_88_CONCAT_IF_req_ff_first_ETC___d300;
  tUWide DEF_prev_enq_v_BIT_341_64_CONCAT_IF_prev_enq_v_BIT_ETC___d518;
  tUWide DEF_req_ff_first_BIT_308_94_CONCAT_IF_req_ff_first_ETC___d299;
  tUWide DEF_req_ff_first_BIT_681_56_CONCAT_IF_req_ff_first_ETC___d254;
  tUWide DEF_req_ff_first_BIT_616_60_CONCAT_IF_req_ff_first_ETC___d265;
  tUWide DEF_prev_enq_v_BIT_275_71_CONCAT_IF_prev_enq_v_BIT_ETC___d517;
  tUWide DEF_prev_enq_v_BIT_616_35_CONCAT_IF_prev_enq_v_BIT_ETC___d438;
  tUWide DEF_prev_enq_v_BIT_551_39_CONCAT_IF_prev_enq_v_BIT_ETC___d450;
  tUWide DEF_req_ff_first_BIT_273_00_CONCAT_IF_req_ff_first_ETC___d298;
  tUWide DEF_prev_enq_v_BIT_256_78_CONCAT_IF_prev_enq_v_BIT_ETC___d516;
  tUWide DEF_req_ff_first_BIT_223_06_CONCAT_IF_req_ff_first_ETC___d297;
  tUWide DEF_prev_enq_v_BIT_190_85_CONCAT_IF_prev_enq_v_BIT_ETC___d515;
  tUWide DEF_req_ff_first_BIT_551_64_CONCAT_IF_req_ff_first_ETC___d259;
  tUWide DEF_req_ff_first_BIT_446_72_CONCAT_IF_req_ff_first_ETC___d264;
  tUWide DEF_req_ff_first_BIT_170_12_CONCAT_IF_req_ff_first_ETC___d296;
  tUWide DEF_prev_enq_v_BIT_137_92_CONCAT_IF_prev_enq_v_BIT_ETC___d514;
  tUWide DEF_prev_enq_v_BIT_436_46_CONCAT_IF_prev_enq_v_BIT_ETC___d449;
  tUWide DEF_req_ff_first_BIT_117_18_CONCAT_IF_req_ff_first_ETC___d295;
  tUWide DEF_prev_enq_v_BIT_68_99_CONCAT_IF_prev_enq_v_BIT__ETC___d513;
 
 /* Rules */
 public:
  void RL_rl_req();
  void RL_deparse_to_serializer();
 
 /* Methods */
 public:
  void METH_prev_enq(tUWide ARG_prev_enq_v);
  tUInt8 METH_RDY_prev_enq();
  tUInt8 METH_prev_notFull();
  tUInt8 METH_RDY_prev_notFull();
  void METH_writeServer_enq(tUWide ARG_writeServer_enq_v);
  tUInt8 METH_RDY_writeServer_enq();
  tUInt8 METH_writeServer_notFull();
  tUInt8 METH_RDY_writeServer_notFull();
  tUWide METH_writeClient_first();
  tUInt8 METH_RDY_writeClient_first();
  void METH_writeClient_deq();
  tUInt8 METH_RDY_writeClient_deq();
  tUInt8 METH_writeClient_notEmpty();
  tUInt8 METH_RDY_writeClient_notEmpty();
  void METH_set_verbosity(tUInt32 ARG_set_verbosity_verbosity);
  tUInt8 METH_RDY_set_verbosity();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkPacketModifier &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkPacketModifier &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkPacketModifier &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkPacketModifier &backing);
};

#endif /* ifndef __mkPacketModifier_h__ */
