[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-31T22:48:07+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I am in the process of implementing the Zicfiss extension and have a question about activating the extension. According to <a href=\"https://drive.google.com/file/d/1k8zkQAlfe8hjjqk3903N9tig5YId1-7S/view\">page 8 of the documentation</a>, the SSE field must be set in both menvcfg and senvcfg to activate the shadow stack.</p> <p>However, this activates the shadow stack in both privilege modes. If I only want to use the shadow stack in user mode, I have to rewrite the corresponding CSR every time I change the privilege mode.</p> <p>Why was the whole thing implemented in this way instead of considering the registers independently of each other? With the extension for landing pads (Zicfilp), the registers are not linked to each other.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/sebbe_tug\"> /u/sebbe_tug </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jogkcc/xsse_status_bit_for_shadow_stack_activa",
        "id": 2454230,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jogkcc/xsse_status_bit_for_shadow_stack_activation_in",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "xSSE status bit for shadow stack activation in user mode",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-31T19:26:02+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jobpki/orange_pi_rv_riscv_sbc_with_starfive_jh7110_soc/\"> <img src=\"https://external-preview.redd.it/mz3GebJTND_8MpoKzwm3MdHkai1RY_-7pJNmzrLf1Pk.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=7a44ecf068f4b60feee289af36beb5103b42b721\" alt=\"Orange Pi RV RISC-V SBC with StarFive JH7110 SoC launched for $30 and up - CNX Software\" title=\"Orange Pi RV RISC-V SBC with StarFive JH7110 SoC launched for $30 and up - CNX Software\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/superkoning\"> /u/superkoning </a> <br/> <span><a href=\"https://www.cnx-software.com/2025/04/01/orange-pi-rv-low-cost-risc-v-sbc-with-starfive-jh7110-soc/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jobpki/orange_pi_rv_riscv_sbc_with_starfive_jh7110_soc/\">[comments]</a></span> </td></tr></table>",
        "id": 2453062,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jobpki/orange_pi_rv_riscv_sbc_with_starfive_jh7110_soc",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/mz3GebJTND_8MpoKzwm3MdHkai1RY_-7pJNmzrLf1Pk.jpg?width=640&crop=smart&auto=webp&s=7a44ecf068f4b60feee289af36beb5103b42b721",
        "title": "Orange Pi RV RISC-V SBC with StarFive JH7110 SoC launched for $30 and up - CNX Software",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-31T14:15:17+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jo47iw/intelstarted_cloud_hypervisor_project_adds/\"> <img src=\"https://external-preview.redd.it/tpemtQMi3h4Vb0ohTkxt3jy3rFasunxUUn3FvdtVBOU.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=9a5dabf0d9ffb43f202b2a07bc791b00289f87b6\" alt=\"Intel-Started Cloud Hypervisor Project Adds Experimental RISC-V Support\" title=\"Intel-Started Cloud Hypervisor Project Adds Experimental RISC-V Support\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/omniwrench9000\"> /u/omniwrench9000 </a> <br/> <span><a href=\"https://www.phoronix.com/news/Cloud-Hypervisor-45.0\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jo47iw/intelstarted_cloud_hypervisor_project_adds/\">[comments]</a></span> </td></tr></table>",
        "id": 2450339,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jo47iw/intelstarted_cloud_hypervisor_project_adds",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/tpemtQMi3h4Vb0ohTkxt3jy3rFasunxUUn3FvdtVBOU.jpg?width=320&crop=smart&auto=webp&s=9a5dabf0d9ffb43f202b2a07bc791b00289f87b6",
        "title": "Intel-Started Cloud Hypervisor Project Adds Experimental RISC-V Support",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-31T13:02:49+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi all,</p> <p>Is anyone aware of a list (or can provide the sub one in the comments) of RVV1.0 spec SBCs?</p> <p>Specifically I&#39;m looking for a Pi4 form-factor board or thereabouts, not the ITX-tier ones (P550 or Jupiter)</p> <p>Only one I can think of currently is the CanMV K230 - for some reason it has a camera built into it though (?).</p> <p>Thanks!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/alhamdu1i11a\"> /u/alhamdu1i11a </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jo2nzy/list_of_rvv10_sbcs/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jo2nzy/list_of_rvv10_sbcs/\">[comments]</a></span>",
        "id": 2449730,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jo2nzy/list_of_rvv10_sbcs",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "List of RVV1.0 SBCs?",
        "vote": 0
    }
]