Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Sep 15 20:48:22 2019
| Host         : jue-Lenovo-ideapad-320S-14IKB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 197
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 88         |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 65         |
| TIMING-20 | Warning  | Non-clocked latch            | 44         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell c1/clk_counter_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_counter_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell c1/clk_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell c1/clk_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) c1/clk_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell m1/n2_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/n2_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell m1/n2_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/n2_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell m1/n3_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/n3_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell m1/n3_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/n3_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell m1/n4_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/n4_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell m1/n4_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/n4_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell m1/number1_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number1_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell m1/number2_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number2_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell m1/number2_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number2_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell m1/number2_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number2_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell m1/number2_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number2_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell m1/number2_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number2_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell m1/number2_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number2_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell m1/number3_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number3_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell m1/number4_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number4_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell m1/number4_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number4_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell m1/number4_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number4_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell m1/number4_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number4_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell m1/number4_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number4_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell m1/number4_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m1/number4_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin c1/clk_counter_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin c1/clk_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin m1/n2_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin m1/n3_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin m1/n4_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin m1/number1_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin m1/number1_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin m1/number1_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin m1/number1_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin m1/number2_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin m1/number2_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin m1/number2_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin m1/number3_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin m1/number3_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin m1/number3_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin m1/number3_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin m1/number4_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin m1/number4_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin m1/number4_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin s1/an_1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin s1/an_1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin s1/an_1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin s1/an_1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin s1/an_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin s1/an_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin s1/an_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin s1/an_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin s1/number_in_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin s1/number_in_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin s1/number_in_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin s1/number_in_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin s1/regN_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin s1/regN_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin s1/sseg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin s1/sseg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin s1/sseg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin s1/sseg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin s1/sseg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin s1/sseg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin s1/sseg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[0]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[10]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[11]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[12]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[13]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[14]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[15]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[16]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[17]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[18]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[19]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[1]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[20]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[21]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[22]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[23]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[24]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[25]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[2]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[3]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[4]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[5]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[6]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[7]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[8]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch c1/clk_counter_reg[9]_LDC cannot be properly analyzed as its control pin c1/clk_counter_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch c1/clk_reg_LDC cannot be properly analyzed as its control pin c1/clk_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch m1/n2_reg_LDC cannot be properly analyzed as its control pin m1/n2_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch m1/n3_reg_LDC cannot be properly analyzed as its control pin m1/n3_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch m1/n4_reg_LDC cannot be properly analyzed as its control pin m1/n4_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch m1/number1_reg[0]_LDC cannot be properly analyzed as its control pin m1/number1_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch m1/number1_reg[1]_LDC cannot be properly analyzed as its control pin m1/number1_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch m1/number1_reg[2]_LDC cannot be properly analyzed as its control pin m1/number1_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch m1/number1_reg[3]_LDC cannot be properly analyzed as its control pin m1/number1_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch m1/number2_reg[0]_LDC cannot be properly analyzed as its control pin m1/number2_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch m1/number2_reg[1]_LDC cannot be properly analyzed as its control pin m1/number2_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch m1/number2_reg[2]_LDC cannot be properly analyzed as its control pin m1/number2_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch m1/number3_reg[0]_LDC cannot be properly analyzed as its control pin m1/number3_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch m1/number3_reg[1]_LDC cannot be properly analyzed as its control pin m1/number3_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch m1/number3_reg[2]_LDC cannot be properly analyzed as its control pin m1/number3_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch m1/number3_reg[3]_LDC cannot be properly analyzed as its control pin m1/number3_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch m1/number4_reg[0]_LDC cannot be properly analyzed as its control pin m1/number4_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch m1/number4_reg[1]_LDC cannot be properly analyzed as its control pin m1/number4_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch m1/number4_reg[2]_LDC cannot be properly analyzed as its control pin m1/number4_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>


