#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 17 11:22:36 2022
# Process ID: 9609
# Current directory: /home/anubhav/workspace
# Command line: vivado
# Log file: /home/anubhav/workspace/vivado.log
# Journal file: /home/anubhav/workspace/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/workspace/neural_net/neural_net/neural_net.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/anubhav/workspace/neural_net/neural_net/neural_net.srcs/sources_1/bd/design_1/design_1.bd}
set_property PFM.CLOCK {} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "1" is_default "false" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "100000000"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "1" is_default "true" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "100000000"}} [get_bd_cells /processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {80}] [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
set_property PFM.CLOCK {FCLK_CLK0 {id "1" is_default "true" proc_sys_reset "/rst_ps7_0_100M" status "scalable" freq_hz "100000000"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "1" is_default "false" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "76923080"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "1" is_default "false" proc_sys_reset "/rst_ps7_0_100M" status "scalable" freq_hz "76923080"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "1" is_default "false" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "76923080"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {FCLK_CLK0 {id "1" is_default "true" proc_sys_reset "/rst_ps7_0_100M" status "fixed" freq_hz "76923080"}} [get_bd_cells /processing_system7_0]
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run design_1_s01_mmu_0_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_axi_bram_ctrl_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rst_ps7_0_100M_13_synth_1
reset_run design_1_auto_pc_2_synth_1
reset_run design_1_s02_mmu_0_synth_1
reset_run design_1_auto_pc_1_synth_1
set_property offset 0x40010000 [get_bd_addr_segs {forward_fcc_0/Data_m_axi_gmem/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x40010000 [get_bd_addr_segs {backward_fcc_0/Data_m_axi_gmem/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x40010000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
wait_on_run impl_1
