ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB66:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f1xx_hal_msp.c ****   *
  14:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Src/stm32f1xx_hal_msp.c ****   *
  16:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  26:Src/stm32f1xx_hal_msp.c ****   *
  27:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  31:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Src/stm32f1xx_hal_msp.c ****   *
  38:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  39:Src/stm32f1xx_hal_msp.c ****   */
  40:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Src/stm32f1xx_hal_msp.c ****  
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Src/stm32f1xx_hal_msp.c **** 
  66:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Src/stm32f1xx_hal_msp.c **** 
  71:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Src/stm32f1xx_hal_msp.c **** 
  78:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  81:Src/stm32f1xx_hal_msp.c **** /**
  82:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Src/stm32f1xx_hal_msp.c ****   */
  84:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  85:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 85 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 3


  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  86:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  89:Src/stm32f1xx_hal_msp.c **** 
  90:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 90 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 90 3 view .LVU2
  38              		.loc 1 90 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 90 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 90 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  91:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 91 3 view .LVU6
  51              	.LBB3:
  52              		.loc 1 91 3 view .LVU7
  53              		.loc 1 91 3 view .LVU8
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 91 3 view .LVU9
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 91 3 view .LVU10
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  92:Src/stm32f1xx_hal_msp.c **** 
  93:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  94:Src/stm32f1xx_hal_msp.c **** 
  95:Src/stm32f1xx_hal_msp.c ****   /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  96:Src/stm32f1xx_hal_msp.c ****   */
  97:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  64              		.loc 1 97 3 view .LVU11
  65              	.LBB4:
  66              		.loc 1 97 3 view .LVU12
  67 0028 054A     		ldr	r2, .L3+4
  68 002a 5368     		ldr	r3, [r2, #4]
  69              	.LVL0:
  70              		.loc 1 97 3 view .LVU13
  71 002c 23F0E063 		bic	r3, r3, #117440512
  72              	.LVL1:
  73              		.loc 1 97 3 view .LVU14
  74 0030 43F08063 		orr	r3, r3, #67108864
  75              	.LVL2:
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 4


  76              		.loc 1 97 3 view .LVU15
  77 0034 5360     		str	r3, [r2, #4]
  78              	.LBE4:
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 100:Src/stm32f1xx_hal_msp.c **** 
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** }
  79              		.loc 1 102 1 is_stmt 0 view .LVU16
  80 0036 02B0     		add	sp, sp, #8
  81              	.LCFI1:
  82              		.cfi_def_cfa_offset 0
  83              		@ sp needed
  84 0038 7047     		bx	lr
  85              	.L4:
  86 003a 00BF     		.align	2
  87              	.L3:
  88 003c 00100240 		.word	1073876992
  89 0040 00000140 		.word	1073807360
  90              		.cfi_endproc
  91              	.LFE66:
  93              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_ADC_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu softvfp
 101              	HAL_ADC_MspInit:
 102              	.LVL3:
 103              	.LFB67:
 103:Src/stm32f1xx_hal_msp.c **** 
 104:Src/stm32f1xx_hal_msp.c **** /**
 105:Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
 106:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 107:Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 108:Src/stm32f1xx_hal_msp.c **** * @retval None
 109:Src/stm32f1xx_hal_msp.c **** */
 110:Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 111:Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 111 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 111 1 is_stmt 0 view .LVU18
 109 0000 00B5     		push	{lr}
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
 113 0002 87B0     		sub	sp, sp, #28
 114              	.LCFI3:
 115              		.cfi_def_cfa_offset 32
 112:Src/stm32f1xx_hal_msp.c **** 
 113:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 113 3 is_stmt 1 view .LVU19
 117              		.loc 1 113 20 is_stmt 0 view .LVU20
 118 0004 0023     		movs	r3, #0
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 5


 119 0006 0293     		str	r3, [sp, #8]
 120 0008 0393     		str	r3, [sp, #12]
 121 000a 0493     		str	r3, [sp, #16]
 122 000c 0593     		str	r3, [sp, #20]
 114:Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 123              		.loc 1 114 3 is_stmt 1 view .LVU21
 124              		.loc 1 114 10 is_stmt 0 view .LVU22
 125 000e 0268     		ldr	r2, [r0]
 126              		.loc 1 114 5 view .LVU23
 127 0010 114B     		ldr	r3, .L9
 128 0012 9A42     		cmp	r2, r3
 129 0014 02D0     		beq	.L8
 130              	.LVL4:
 131              	.L5:
 115:Src/stm32f1xx_hal_msp.c ****   {
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 119:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 121:Src/stm32f1xx_hal_msp.c ****   
 122:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 123:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 124:Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC1_IN3 
 125:Src/stm32f1xx_hal_msp.c ****     */
 126:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 127:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 128:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 129:Src/stm32f1xx_hal_msp.c **** 
 130:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 131:Src/stm32f1xx_hal_msp.c **** 
 132:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 133:Src/stm32f1xx_hal_msp.c ****   }
 134:Src/stm32f1xx_hal_msp.c **** 
 135:Src/stm32f1xx_hal_msp.c **** }
 132              		.loc 1 135 1 view .LVU24
 133 0016 07B0     		add	sp, sp, #28
 134              	.LCFI4:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 4
 137              		@ sp needed
 138 0018 5DF804FB 		ldr	pc, [sp], #4
 139              	.LVL5:
 140              	.L8:
 141              	.LCFI5:
 142              		.cfi_restore_state
 120:Src/stm32f1xx_hal_msp.c ****   
 143              		.loc 1 120 5 is_stmt 1 view .LVU25
 144              	.LBB5:
 120:Src/stm32f1xx_hal_msp.c ****   
 145              		.loc 1 120 5 view .LVU26
 120:Src/stm32f1xx_hal_msp.c ****   
 146              		.loc 1 120 5 view .LVU27
 147 001c 03F56C43 		add	r3, r3, #60416
 148 0020 9A69     		ldr	r2, [r3, #24]
 149 0022 42F40072 		orr	r2, r2, #512
 150 0026 9A61     		str	r2, [r3, #24]
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 6


 120:Src/stm32f1xx_hal_msp.c ****   
 151              		.loc 1 120 5 view .LVU28
 152 0028 9A69     		ldr	r2, [r3, #24]
 153 002a 02F40072 		and	r2, r2, #512
 154 002e 0092     		str	r2, [sp]
 120:Src/stm32f1xx_hal_msp.c ****   
 155              		.loc 1 120 5 view .LVU29
 156 0030 009A     		ldr	r2, [sp]
 157              	.LBE5:
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 158              		.loc 1 122 5 view .LVU30
 159              	.LBB6:
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 160              		.loc 1 122 5 view .LVU31
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 161              		.loc 1 122 5 view .LVU32
 162 0032 9A69     		ldr	r2, [r3, #24]
 163 0034 42F00402 		orr	r2, r2, #4
 164 0038 9A61     		str	r2, [r3, #24]
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 165              		.loc 1 122 5 view .LVU33
 166 003a 9B69     		ldr	r3, [r3, #24]
 167 003c 03F00403 		and	r3, r3, #4
 168 0040 0193     		str	r3, [sp, #4]
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 169              		.loc 1 122 5 view .LVU34
 170 0042 019B     		ldr	r3, [sp, #4]
 171              	.LBE6:
 126:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 172              		.loc 1 126 5 view .LVU35
 126:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 126 25 is_stmt 0 view .LVU36
 174 0044 0823     		movs	r3, #8
 175 0046 0293     		str	r3, [sp, #8]
 127:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176              		.loc 1 127 5 is_stmt 1 view .LVU37
 127:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177              		.loc 1 127 26 is_stmt 0 view .LVU38
 178 0048 0323     		movs	r3, #3
 179 004a 0393     		str	r3, [sp, #12]
 128:Src/stm32f1xx_hal_msp.c **** 
 180              		.loc 1 128 5 is_stmt 1 view .LVU39
 181 004c 02A9     		add	r1, sp, #8
 182 004e 0348     		ldr	r0, .L9+4
 183              	.LVL6:
 128:Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 128 5 is_stmt 0 view .LVU40
 185 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL7:
 187              		.loc 1 135 1 view .LVU41
 188 0054 DFE7     		b	.L5
 189              	.L10:
 190 0056 00BF     		.align	2
 191              	.L9:
 192 0058 00240140 		.word	1073816576
 193 005c 00080140 		.word	1073809408
 194              		.cfi_endproc
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 7


 195              	.LFE67:
 197              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_ADC_MspDeInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu softvfp
 205              	HAL_ADC_MspDeInit:
 206              	.LVL8:
 207              	.LFB68:
 136:Src/stm32f1xx_hal_msp.c **** 
 137:Src/stm32f1xx_hal_msp.c **** /**
 138:Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 139:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 141:Src/stm32f1xx_hal_msp.c **** * @retval None
 142:Src/stm32f1xx_hal_msp.c **** */
 143:Src/stm32f1xx_hal_msp.c **** 
 144:Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 145:Src/stm32f1xx_hal_msp.c **** {
 208              		.loc 1 145 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 145 1 is_stmt 0 view .LVU43
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI6:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 146:Src/stm32f1xx_hal_msp.c **** 
 147:Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 218              		.loc 1 147 3 is_stmt 1 view .LVU44
 219              		.loc 1 147 10 is_stmt 0 view .LVU45
 220 0002 0268     		ldr	r2, [r0]
 221              		.loc 1 147 5 view .LVU46
 222 0004 064B     		ldr	r3, .L15
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L14
 225              	.LVL9:
 226              	.L11:
 148:Src/stm32f1xx_hal_msp.c ****   {
 149:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 150:Src/stm32f1xx_hal_msp.c **** 
 151:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 152:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 153:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 154:Src/stm32f1xx_hal_msp.c ****   
 155:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 156:Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC1_IN3 
 157:Src/stm32f1xx_hal_msp.c ****     */
 158:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3);
 159:Src/stm32f1xx_hal_msp.c **** 
 160:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 161:Src/stm32f1xx_hal_msp.c **** 
 162:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 8


 163:Src/stm32f1xx_hal_msp.c ****   }
 164:Src/stm32f1xx_hal_msp.c **** 
 165:Src/stm32f1xx_hal_msp.c **** }
 227              		.loc 1 165 1 view .LVU47
 228 000a 08BD     		pop	{r3, pc}
 229              	.LVL10:
 230              	.L14:
 153:Src/stm32f1xx_hal_msp.c ****   
 231              		.loc 1 153 5 is_stmt 1 view .LVU48
 232 000c 054A     		ldr	r2, .L15+4
 233 000e 9369     		ldr	r3, [r2, #24]
 234 0010 23F40073 		bic	r3, r3, #512
 235 0014 9361     		str	r3, [r2, #24]
 158:Src/stm32f1xx_hal_msp.c **** 
 236              		.loc 1 158 5 view .LVU49
 237 0016 0821     		movs	r1, #8
 238 0018 0348     		ldr	r0, .L15+8
 239              	.LVL11:
 158:Src/stm32f1xx_hal_msp.c **** 
 240              		.loc 1 158 5 is_stmt 0 view .LVU50
 241 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 242              	.LVL12:
 243              		.loc 1 165 1 view .LVU51
 244 001e F4E7     		b	.L11
 245              	.L16:
 246              		.align	2
 247              	.L15:
 248 0020 00240140 		.word	1073816576
 249 0024 00100240 		.word	1073876992
 250 0028 00080140 		.word	1073809408
 251              		.cfi_endproc
 252              	.LFE68:
 254              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_TIM_OC_MspInit
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu softvfp
 262              	HAL_TIM_OC_MspInit:
 263              	.LVL13:
 264              	.LFB69:
 166:Src/stm32f1xx_hal_msp.c **** 
 167:Src/stm32f1xx_hal_msp.c **** /**
 168:Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 169:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 170:Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 171:Src/stm32f1xx_hal_msp.c **** * @retval None
 172:Src/stm32f1xx_hal_msp.c **** */
 173:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 174:Src/stm32f1xx_hal_msp.c **** {
 265              		.loc 1 174 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 8
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		.loc 1 174 1 is_stmt 0 view .LVU53
 270 0000 00B5     		push	{lr}
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 9


 271              	.LCFI7:
 272              		.cfi_def_cfa_offset 4
 273              		.cfi_offset 14, -4
 274 0002 83B0     		sub	sp, sp, #12
 275              	.LCFI8:
 276              		.cfi_def_cfa_offset 16
 175:Src/stm32f1xx_hal_msp.c **** 
 176:Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 277              		.loc 1 176 3 is_stmt 1 view .LVU54
 278              		.loc 1 176 13 is_stmt 0 view .LVU55
 279 0004 0368     		ldr	r3, [r0]
 280              		.loc 1 176 5 view .LVU56
 281 0006 B3F1804F 		cmp	r3, #1073741824
 282 000a 05D0     		beq	.L21
 177:Src/stm32f1xx_hal_msp.c ****   {
 178:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 179:Src/stm32f1xx_hal_msp.c **** 
 180:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 181:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 182:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 183:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 184:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 185:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 186:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 187:Src/stm32f1xx_hal_msp.c **** 
 188:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 189:Src/stm32f1xx_hal_msp.c ****   }
 190:Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM3)
 283              		.loc 1 190 8 is_stmt 1 view .LVU57
 284              		.loc 1 190 10 is_stmt 0 view .LVU58
 285 000c 164A     		ldr	r2, .L23
 286 000e 9342     		cmp	r3, r2
 287 0010 16D0     		beq	.L22
 288              	.LVL14:
 289              	.L17:
 191:Src/stm32f1xx_hal_msp.c ****   {
 192:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 193:Src/stm32f1xx_hal_msp.c **** 
 194:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 195:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 196:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 197:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 198:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 199:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 200:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 201:Src/stm32f1xx_hal_msp.c **** 
 202:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 203:Src/stm32f1xx_hal_msp.c ****   }
 204:Src/stm32f1xx_hal_msp.c **** 
 205:Src/stm32f1xx_hal_msp.c **** }
 290              		.loc 1 205 1 view .LVU59
 291 0012 03B0     		add	sp, sp, #12
 292              	.LCFI9:
 293              		.cfi_remember_state
 294              		.cfi_def_cfa_offset 4
 295              		@ sp needed
 296 0014 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 10


 297              	.LVL15:
 298              	.L21:
 299              	.LCFI10:
 300              		.cfi_restore_state
 182:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 301              		.loc 1 182 5 is_stmt 1 view .LVU60
 302              	.LBB7:
 182:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 303              		.loc 1 182 5 view .LVU61
 182:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 304              		.loc 1 182 5 view .LVU62
 305 0018 03F50433 		add	r3, r3, #135168
 306 001c DA69     		ldr	r2, [r3, #28]
 307 001e 42F00102 		orr	r2, r2, #1
 308 0022 DA61     		str	r2, [r3, #28]
 182:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 309              		.loc 1 182 5 view .LVU63
 310 0024 DB69     		ldr	r3, [r3, #28]
 311 0026 03F00103 		and	r3, r3, #1
 312 002a 0093     		str	r3, [sp]
 182:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 313              		.loc 1 182 5 view .LVU64
 314 002c 009B     		ldr	r3, [sp]
 315              	.LBE7:
 184:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 316              		.loc 1 184 5 view .LVU65
 317 002e 0022     		movs	r2, #0
 318 0030 1146     		mov	r1, r2
 319 0032 1C20     		movs	r0, #28
 320              	.LVL16:
 184:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 321              		.loc 1 184 5 is_stmt 0 view .LVU66
 322 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 323              	.LVL17:
 185:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 324              		.loc 1 185 5 is_stmt 1 view .LVU67
 325 0038 1C20     		movs	r0, #28
 326 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 327              	.LVL18:
 328 003e E8E7     		b	.L17
 329              	.LVL19:
 330              	.L22:
 196:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 331              		.loc 1 196 5 view .LVU68
 332              	.LBB8:
 196:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 333              		.loc 1 196 5 view .LVU69
 196:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 334              		.loc 1 196 5 view .LVU70
 335 0040 0A4B     		ldr	r3, .L23+4
 336 0042 DA69     		ldr	r2, [r3, #28]
 337 0044 42F00202 		orr	r2, r2, #2
 338 0048 DA61     		str	r2, [r3, #28]
 196:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 339              		.loc 1 196 5 view .LVU71
 340 004a DB69     		ldr	r3, [r3, #28]
 341 004c 03F00203 		and	r3, r3, #2
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 11


 342 0050 0193     		str	r3, [sp, #4]
 196:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 343              		.loc 1 196 5 view .LVU72
 344 0052 019B     		ldr	r3, [sp, #4]
 345              	.LBE8:
 198:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 346              		.loc 1 198 5 view .LVU73
 347 0054 0022     		movs	r2, #0
 348 0056 1146     		mov	r1, r2
 349 0058 1D20     		movs	r0, #29
 350              	.LVL20:
 198:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 351              		.loc 1 198 5 is_stmt 0 view .LVU74
 352 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 353              	.LVL21:
 199:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 354              		.loc 1 199 5 is_stmt 1 view .LVU75
 355 005e 1D20     		movs	r0, #29
 356 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 357              	.LVL22:
 358              		.loc 1 205 1 is_stmt 0 view .LVU76
 359 0064 D5E7     		b	.L17
 360              	.L24:
 361 0066 00BF     		.align	2
 362              	.L23:
 363 0068 00040040 		.word	1073742848
 364 006c 00100240 		.word	1073876992
 365              		.cfi_endproc
 366              	.LFE69:
 368              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 369              		.align	1
 370              		.global	HAL_TIM_OC_MspDeInit
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 374              		.fpu softvfp
 376              	HAL_TIM_OC_MspDeInit:
 377              	.LVL23:
 378              	.LFB70:
 206:Src/stm32f1xx_hal_msp.c **** 
 207:Src/stm32f1xx_hal_msp.c **** /**
 208:Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 209:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 210:Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 211:Src/stm32f1xx_hal_msp.c **** * @retval None
 212:Src/stm32f1xx_hal_msp.c **** */
 213:Src/stm32f1xx_hal_msp.c **** 
 214:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 215:Src/stm32f1xx_hal_msp.c **** {
 379              		.loc 1 215 1 is_stmt 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383              		.loc 1 215 1 is_stmt 0 view .LVU78
 384 0000 08B5     		push	{r3, lr}
 385              	.LCFI11:
 386              		.cfi_def_cfa_offset 8
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 12


 387              		.cfi_offset 3, -8
 388              		.cfi_offset 14, -4
 216:Src/stm32f1xx_hal_msp.c **** 
 217:Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 389              		.loc 1 217 3 is_stmt 1 view .LVU79
 390              		.loc 1 217 13 is_stmt 0 view .LVU80
 391 0002 0368     		ldr	r3, [r0]
 392              		.loc 1 217 5 view .LVU81
 393 0004 B3F1804F 		cmp	r3, #1073741824
 394 0008 03D0     		beq	.L29
 218:Src/stm32f1xx_hal_msp.c ****   {
 219:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 220:Src/stm32f1xx_hal_msp.c **** 
 221:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 222:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 224:Src/stm32f1xx_hal_msp.c **** 
 225:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 226:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 227:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 228:Src/stm32f1xx_hal_msp.c **** 
 229:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 230:Src/stm32f1xx_hal_msp.c ****   }
 231:Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM3)
 395              		.loc 1 231 8 is_stmt 1 view .LVU82
 396              		.loc 1 231 10 is_stmt 0 view .LVU83
 397 000a 0B4A     		ldr	r2, .L31
 398 000c 9342     		cmp	r3, r2
 399 000e 09D0     		beq	.L30
 400              	.LVL24:
 401              	.L25:
 232:Src/stm32f1xx_hal_msp.c ****   {
 233:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 234:Src/stm32f1xx_hal_msp.c **** 
 235:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 236:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 237:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 238:Src/stm32f1xx_hal_msp.c **** 
 239:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 240:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 241:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 242:Src/stm32f1xx_hal_msp.c **** 
 243:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 244:Src/stm32f1xx_hal_msp.c ****   }
 245:Src/stm32f1xx_hal_msp.c **** 
 246:Src/stm32f1xx_hal_msp.c **** }
 402              		.loc 1 246 1 view .LVU84
 403 0010 08BD     		pop	{r3, pc}
 404              	.LVL25:
 405              	.L29:
 223:Src/stm32f1xx_hal_msp.c **** 
 406              		.loc 1 223 5 is_stmt 1 view .LVU85
 407 0012 0A4A     		ldr	r2, .L31+4
 408 0014 D369     		ldr	r3, [r2, #28]
 409 0016 23F00103 		bic	r3, r3, #1
 410 001a D361     		str	r3, [r2, #28]
 226:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 13


 411              		.loc 1 226 5 view .LVU86
 412 001c 1C20     		movs	r0, #28
 413              	.LVL26:
 226:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 414              		.loc 1 226 5 is_stmt 0 view .LVU87
 415 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 416              	.LVL27:
 417 0022 F5E7     		b	.L25
 418              	.LVL28:
 419              	.L30:
 237:Src/stm32f1xx_hal_msp.c **** 
 420              		.loc 1 237 5 is_stmt 1 view .LVU88
 421 0024 02F50332 		add	r2, r2, #134144
 422 0028 D369     		ldr	r3, [r2, #28]
 423 002a 23F00203 		bic	r3, r3, #2
 424 002e D361     		str	r3, [r2, #28]
 240:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 425              		.loc 1 240 5 view .LVU89
 426 0030 1D20     		movs	r0, #29
 427              	.LVL29:
 240:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 428              		.loc 1 240 5 is_stmt 0 view .LVU90
 429 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 430              	.LVL30:
 431              		.loc 1 246 1 view .LVU91
 432 0036 EBE7     		b	.L25
 433              	.L32:
 434              		.align	2
 435              	.L31:
 436 0038 00040040 		.word	1073742848
 437 003c 00100240 		.word	1073876992
 438              		.cfi_endproc
 439              	.LFE70:
 441              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 442              		.align	1
 443              		.global	HAL_UART_MspInit
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 447              		.fpu softvfp
 449              	HAL_UART_MspInit:
 450              	.LVL31:
 451              	.LFB71:
 247:Src/stm32f1xx_hal_msp.c **** 
 248:Src/stm32f1xx_hal_msp.c **** /**
 249:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 250:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 251:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 252:Src/stm32f1xx_hal_msp.c **** * @retval None
 253:Src/stm32f1xx_hal_msp.c **** */
 254:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 255:Src/stm32f1xx_hal_msp.c **** {
 452              		.loc 1 255 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 24
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456              		.loc 1 255 1 is_stmt 0 view .LVU93
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 14


 457 0000 10B5     		push	{r4, lr}
 458              	.LCFI12:
 459              		.cfi_def_cfa_offset 8
 460              		.cfi_offset 4, -8
 461              		.cfi_offset 14, -4
 462 0002 86B0     		sub	sp, sp, #24
 463              	.LCFI13:
 464              		.cfi_def_cfa_offset 32
 256:Src/stm32f1xx_hal_msp.c **** 
 257:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 465              		.loc 1 257 3 is_stmt 1 view .LVU94
 466              		.loc 1 257 20 is_stmt 0 view .LVU95
 467 0004 0023     		movs	r3, #0
 468 0006 0293     		str	r3, [sp, #8]
 469 0008 0393     		str	r3, [sp, #12]
 470 000a 0493     		str	r3, [sp, #16]
 471 000c 0593     		str	r3, [sp, #20]
 258:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 472              		.loc 1 258 3 is_stmt 1 view .LVU96
 473              		.loc 1 258 11 is_stmt 0 view .LVU97
 474 000e 0268     		ldr	r2, [r0]
 475              		.loc 1 258 5 view .LVU98
 476 0010 174B     		ldr	r3, .L37
 477 0012 9A42     		cmp	r2, r3
 478 0014 01D0     		beq	.L36
 479              	.LVL32:
 480              	.L33:
 259:Src/stm32f1xx_hal_msp.c ****   {
 260:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 261:Src/stm32f1xx_hal_msp.c **** 
 262:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 263:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 264:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 265:Src/stm32f1xx_hal_msp.c ****   
 266:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 267:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 268:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 269:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 270:Src/stm32f1xx_hal_msp.c ****     */
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 272:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 274:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 275:Src/stm32f1xx_hal_msp.c **** 
 276:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 277:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 278:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 279:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 280:Src/stm32f1xx_hal_msp.c **** 
 281:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 282:Src/stm32f1xx_hal_msp.c **** 
 283:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 284:Src/stm32f1xx_hal_msp.c ****   }
 285:Src/stm32f1xx_hal_msp.c **** 
 286:Src/stm32f1xx_hal_msp.c **** }
 481              		.loc 1 286 1 view .LVU99
 482 0016 06B0     		add	sp, sp, #24
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 15


 483              	.LCFI14:
 484              		.cfi_remember_state
 485              		.cfi_def_cfa_offset 8
 486              		@ sp needed
 487 0018 10BD     		pop	{r4, pc}
 488              	.LVL33:
 489              	.L36:
 490              	.LCFI15:
 491              		.cfi_restore_state
 264:Src/stm32f1xx_hal_msp.c ****   
 492              		.loc 1 264 5 is_stmt 1 view .LVU100
 493              	.LBB9:
 264:Src/stm32f1xx_hal_msp.c ****   
 494              		.loc 1 264 5 view .LVU101
 264:Src/stm32f1xx_hal_msp.c ****   
 495              		.loc 1 264 5 view .LVU102
 496 001a 03F55843 		add	r3, r3, #55296
 497 001e 9A69     		ldr	r2, [r3, #24]
 498 0020 42F48042 		orr	r2, r2, #16384
 499 0024 9A61     		str	r2, [r3, #24]
 264:Src/stm32f1xx_hal_msp.c ****   
 500              		.loc 1 264 5 view .LVU103
 501 0026 9A69     		ldr	r2, [r3, #24]
 502 0028 02F48042 		and	r2, r2, #16384
 503 002c 0092     		str	r2, [sp]
 264:Src/stm32f1xx_hal_msp.c ****   
 504              		.loc 1 264 5 view .LVU104
 505 002e 009A     		ldr	r2, [sp]
 506              	.LBE9:
 266:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 507              		.loc 1 266 5 view .LVU105
 508              	.LBB10:
 266:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 509              		.loc 1 266 5 view .LVU106
 266:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 510              		.loc 1 266 5 view .LVU107
 511 0030 9A69     		ldr	r2, [r3, #24]
 512 0032 42F00402 		orr	r2, r2, #4
 513 0036 9A61     		str	r2, [r3, #24]
 266:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 514              		.loc 1 266 5 view .LVU108
 515 0038 9B69     		ldr	r3, [r3, #24]
 516 003a 03F00403 		and	r3, r3, #4
 517 003e 0193     		str	r3, [sp, #4]
 266:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 518              		.loc 1 266 5 view .LVU109
 519 0040 019B     		ldr	r3, [sp, #4]
 520              	.LBE10:
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 521              		.loc 1 271 5 view .LVU110
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 522              		.loc 1 271 25 is_stmt 0 view .LVU111
 523 0042 4FF40073 		mov	r3, #512
 524 0046 0293     		str	r3, [sp, #8]
 272:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 525              		.loc 1 272 5 is_stmt 1 view .LVU112
 272:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 16


 526              		.loc 1 272 26 is_stmt 0 view .LVU113
 527 0048 0223     		movs	r3, #2
 528 004a 0393     		str	r3, [sp, #12]
 273:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 529              		.loc 1 273 5 is_stmt 1 view .LVU114
 273:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 530              		.loc 1 273 27 is_stmt 0 view .LVU115
 531 004c 0323     		movs	r3, #3
 532 004e 0593     		str	r3, [sp, #20]
 274:Src/stm32f1xx_hal_msp.c **** 
 533              		.loc 1 274 5 is_stmt 1 view .LVU116
 534 0050 084C     		ldr	r4, .L37+4
 535 0052 02A9     		add	r1, sp, #8
 536 0054 2046     		mov	r0, r4
 537              	.LVL34:
 274:Src/stm32f1xx_hal_msp.c **** 
 538              		.loc 1 274 5 is_stmt 0 view .LVU117
 539 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 540              	.LVL35:
 276:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 541              		.loc 1 276 5 is_stmt 1 view .LVU118
 276:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 542              		.loc 1 276 25 is_stmt 0 view .LVU119
 543 005a 4FF48063 		mov	r3, #1024
 544 005e 0293     		str	r3, [sp, #8]
 277:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 545              		.loc 1 277 5 is_stmt 1 view .LVU120
 277:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 546              		.loc 1 277 26 is_stmt 0 view .LVU121
 547 0060 0023     		movs	r3, #0
 548 0062 0393     		str	r3, [sp, #12]
 278:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 549              		.loc 1 278 5 is_stmt 1 view .LVU122
 278:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 550              		.loc 1 278 26 is_stmt 0 view .LVU123
 551 0064 0493     		str	r3, [sp, #16]
 279:Src/stm32f1xx_hal_msp.c **** 
 552              		.loc 1 279 5 is_stmt 1 view .LVU124
 553 0066 02A9     		add	r1, sp, #8
 554 0068 2046     		mov	r0, r4
 555 006a FFF7FEFF 		bl	HAL_GPIO_Init
 556              	.LVL36:
 557              		.loc 1 286 1 is_stmt 0 view .LVU125
 558 006e D2E7     		b	.L33
 559              	.L38:
 560              		.align	2
 561              	.L37:
 562 0070 00380140 		.word	1073821696
 563 0074 00080140 		.word	1073809408
 564              		.cfi_endproc
 565              	.LFE71:
 567              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 568              		.align	1
 569              		.global	HAL_UART_MspDeInit
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 17


 573              		.fpu softvfp
 575              	HAL_UART_MspDeInit:
 576              	.LVL37:
 577              	.LFB72:
 287:Src/stm32f1xx_hal_msp.c **** 
 288:Src/stm32f1xx_hal_msp.c **** /**
 289:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 290:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 291:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 292:Src/stm32f1xx_hal_msp.c **** * @retval None
 293:Src/stm32f1xx_hal_msp.c **** */
 294:Src/stm32f1xx_hal_msp.c **** 
 295:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 296:Src/stm32f1xx_hal_msp.c **** {
 578              		.loc 1 296 1 is_stmt 1 view -0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		.loc 1 296 1 is_stmt 0 view .LVU127
 583 0000 08B5     		push	{r3, lr}
 584              	.LCFI16:
 585              		.cfi_def_cfa_offset 8
 586              		.cfi_offset 3, -8
 587              		.cfi_offset 14, -4
 297:Src/stm32f1xx_hal_msp.c **** 
 298:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 588              		.loc 1 298 3 is_stmt 1 view .LVU128
 589              		.loc 1 298 11 is_stmt 0 view .LVU129
 590 0002 0268     		ldr	r2, [r0]
 591              		.loc 1 298 5 view .LVU130
 592 0004 074B     		ldr	r3, .L43
 593 0006 9A42     		cmp	r2, r3
 594 0008 00D0     		beq	.L42
 595              	.LVL38:
 596              	.L39:
 299:Src/stm32f1xx_hal_msp.c ****   {
 300:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 301:Src/stm32f1xx_hal_msp.c **** 
 302:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 303:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 304:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 305:Src/stm32f1xx_hal_msp.c ****   
 306:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 307:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 308:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 309:Src/stm32f1xx_hal_msp.c ****     */
 310:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 311:Src/stm32f1xx_hal_msp.c **** 
 312:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 313:Src/stm32f1xx_hal_msp.c **** 
 314:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 315:Src/stm32f1xx_hal_msp.c ****   }
 316:Src/stm32f1xx_hal_msp.c **** 
 317:Src/stm32f1xx_hal_msp.c **** }
 597              		.loc 1 317 1 view .LVU131
 598 000a 08BD     		pop	{r3, pc}
 599              	.LVL39:
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 18


 600              	.L42:
 304:Src/stm32f1xx_hal_msp.c ****   
 601              		.loc 1 304 5 is_stmt 1 view .LVU132
 602 000c 064A     		ldr	r2, .L43+4
 603 000e 9369     		ldr	r3, [r2, #24]
 604 0010 23F48043 		bic	r3, r3, #16384
 605 0014 9361     		str	r3, [r2, #24]
 310:Src/stm32f1xx_hal_msp.c **** 
 606              		.loc 1 310 5 view .LVU133
 607 0016 4FF4C061 		mov	r1, #1536
 608 001a 0448     		ldr	r0, .L43+8
 609              	.LVL40:
 310:Src/stm32f1xx_hal_msp.c **** 
 610              		.loc 1 310 5 is_stmt 0 view .LVU134
 611 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 612              	.LVL41:
 613              		.loc 1 317 1 view .LVU135
 614 0020 F3E7     		b	.L39
 615              	.L44:
 616 0022 00BF     		.align	2
 617              	.L43:
 618 0024 00380140 		.word	1073821696
 619 0028 00100240 		.word	1073876992
 620 002c 00080140 		.word	1073809408
 621              		.cfi_endproc
 622              	.LFE72:
 624              		.text
 625              	.Letext0:
 626              		.file 2 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 627              		.file 3 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 628              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 629              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 630              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 631              		.file 7 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 632              		.file 8 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 633              		.file 9 "c:\\arm-gcc\\8-2018-q4-major\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 634              		.file 10 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 635              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 636              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 637              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 638              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 639              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 640              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 641              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 642              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\cygwin64\tmp\ccR8NCY9.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\cygwin64\tmp\ccR8NCY9.s:16     .text.HAL_MspInit:00000000 $t
C:\cygwin64\tmp\ccR8NCY9.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\cygwin64\tmp\ccR8NCY9.s:88     .text.HAL_MspInit:0000003c $d
C:\cygwin64\tmp\ccR8NCY9.s:94     .text.HAL_ADC_MspInit:00000000 $t
C:\cygwin64\tmp\ccR8NCY9.s:101    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\cygwin64\tmp\ccR8NCY9.s:192    .text.HAL_ADC_MspInit:00000058 $d
C:\cygwin64\tmp\ccR8NCY9.s:198    .text.HAL_ADC_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccR8NCY9.s:205    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\cygwin64\tmp\ccR8NCY9.s:248    .text.HAL_ADC_MspDeInit:00000020 $d
C:\cygwin64\tmp\ccR8NCY9.s:255    .text.HAL_TIM_OC_MspInit:00000000 $t
C:\cygwin64\tmp\ccR8NCY9.s:262    .text.HAL_TIM_OC_MspInit:00000000 HAL_TIM_OC_MspInit
C:\cygwin64\tmp\ccR8NCY9.s:363    .text.HAL_TIM_OC_MspInit:00000068 $d
C:\cygwin64\tmp\ccR8NCY9.s:369    .text.HAL_TIM_OC_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccR8NCY9.s:376    .text.HAL_TIM_OC_MspDeInit:00000000 HAL_TIM_OC_MspDeInit
C:\cygwin64\tmp\ccR8NCY9.s:436    .text.HAL_TIM_OC_MspDeInit:00000038 $d
C:\cygwin64\tmp\ccR8NCY9.s:442    .text.HAL_UART_MspInit:00000000 $t
C:\cygwin64\tmp\ccR8NCY9.s:449    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\cygwin64\tmp\ccR8NCY9.s:562    .text.HAL_UART_MspInit:00000070 $d
C:\cygwin64\tmp\ccR8NCY9.s:568    .text.HAL_UART_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccR8NCY9.s:575    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\cygwin64\tmp\ccR8NCY9.s:618    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
