// Seed: 2286522601
`timescale 1ps / 1ps
module module_0 #(
    parameter id_3 = 32'd26
) (
    input id_1,
    output logic id_2,
    input _id_3,
    input logic id_4,
    output logic id_5
);
  assign id_2 = ~id_4[id_3];
  type_14(
      id_2, id_4 == 1 | id_3, id_1, id_4[1]
  );
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
endmodule
