--Steven Miller
--11710
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity gray2 is
 port (
 clk : in std_logic;
 rst : in std_logic; -- active high, synchronous!
 output: out std_logic_vector(3 downto 0));
end gray;
