// Seed: 1084260448
module module_0 (
    output tri id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input supply0 module_0,
    input supply0 id_5,
    input supply1 id_6,
    output supply0 id_7
);
  assign id_7 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3
);
  always @(posedge id_2, posedge 1'b0) begin
    id_3 = id_0 ? id_1 : id_0;
  end
  bufif1 (id_3, id_0, id_2);
  module_0(
      id_3, id_2, id_3, id_2, id_2, id_1, id_2, id_3
  );
endmodule
