{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574330049205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574330049220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 17:54:09 2019 " "Processing started: Thu Nov 21 17:54:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574330049220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574330049220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux16_1 -c mux16_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux16_1 -c mux16_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574330049220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574330050705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574330050705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574330061381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574330061381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux16_1 " "Elaborating entity \"mux16_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574330061435 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(9) " "Verilog HDL Always Construct warning at mux16_1.v(9): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(10) " "Verilog HDL Always Construct warning at mux16_1.v(10): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(11) " "Verilog HDL Always Construct warning at mux16_1.v(11): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(12) " "Verilog HDL Always Construct warning at mux16_1.v(12): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(13) " "Verilog HDL Always Construct warning at mux16_1.v(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(14) " "Verilog HDL Always Construct warning at mux16_1.v(14): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(15) " "Verilog HDL Always Construct warning at mux16_1.v(15): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(16) " "Verilog HDL Always Construct warning at mux16_1.v(16): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061436 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(17) " "Verilog HDL Always Construct warning at mux16_1.v(17): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(18) " "Verilog HDL Always Construct warning at mux16_1.v(18): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(19) " "Verilog HDL Always Construct warning at mux16_1.v(19): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(20) " "Verilog HDL Always Construct warning at mux16_1.v(20): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(21) " "Verilog HDL Always Construct warning at mux16_1.v(21): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(22) " "Verilog HDL Always Construct warning at mux16_1.v(22): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(23) " "Verilog HDL Always Construct warning at mux16_1.v(23): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D mux16_1.v(24) " "Verilog HDL Always Construct warning at mux16_1.v(24): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux16_1.v" "" { Text "D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574330061437 "|mux16_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574330061913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574330062339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574330062339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574330062367 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574330062367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574330062367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574330062367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574330062379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 17:54:22 2019 " "Processing ended: Thu Nov 21 17:54:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574330062379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574330062379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574330062379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574330062379 ""}
