<stg><name>computeRemainingChannels</name>


<trans_list>

<trans id="992" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="7" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="17" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="26" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="29" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="49" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %p_read_1 = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %p_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32">
<![CDATA[
:3 %empty = trunc i32 %p_read_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1378, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1277, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1176, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1075, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_974, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_873, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="64">
<![CDATA[
:10 %channels = alloca i64 1

]]></Node>
<StgValue><ssdm name="channels"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %channels_addr = getelementptr i10 %channels, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channels_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
:12 %store_ln360 = store i10 %empty, i4 %channels_addr

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln362 = br void

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 1, void, i4 %add_ln362, void %.split84

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
:1 %zext_ln362 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
:2 %zext_ln362_1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln362_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln362 = icmp_eq  i4 %i, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln362 = br i1 %icmp_ln362, void %.split84, void

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split84:0 %add_ln362 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split84:1 %specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56

]]></Node>
<StgValue><ssdm name="specloopname_ln362"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split84:2 %icmp_ln365 = icmp_sgt  i32 %zext_ln362_1, i32 %p_read_3

]]></Node>
<StgValue><ssdm name="icmp_ln365"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split84:3 %channels_addr_1 = getelementptr i10 %channels, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="channels_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split84:4 %add_ln365 = add i4 %i, i4 15

]]></Node>
<StgValue><ssdm name="add_ln365"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split84:5 %select_ln365 = select i1 %icmp_ln365, i4 %i, i4 %add_ln365

]]></Node>
<StgValue><ssdm name="select_ln365"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="4">
<![CDATA[
.split84:6 %zext_ln367 = zext i4 %select_ln365

]]></Node>
<StgValue><ssdm name="zext_ln367"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
.split84:7 %store_ln367 = store i10 %zext_ln367, i4 %channels_addr_1

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.split84:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="60" op_0_bw="32">
<![CDATA[
:0 %cos_val = alloca i32 1

]]></Node>
<StgValue><ssdm name="cos_val"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="60" op_0_bw="32">
<![CDATA[
:1 %rhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:7 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %p_read_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8 %add_ln524 = add i7 %shl_ln, i7 %p_read_1

]]></Node>
<StgValue><ssdm name="add_ln524"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
:9 %zext_ln524 = zext i7 %add_ln524

]]></Node>
<StgValue><ssdm name="zext_ln524"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %this_times_addr = getelementptr i60 %this_times, i64 0, i64 %zext_ln524

]]></Node>
<StgValue><ssdm name="this_times_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="60" op_0_bw="7">
<![CDATA[
:11 %max_time_V = load i7 %this_times_addr

]]></Node>
<StgValue><ssdm name="max_time_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="60" op_0_bw="7">
<![CDATA[
:11 %max_time_V = load i7 %this_times_addr

]]></Node>
<StgValue><ssdm name="max_time_V"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="177" op_0_bw="60">
<![CDATA[
:12 %sext_ln379 = sext i60 %max_time_V

]]></Node>
<StgValue><ssdm name="sext_ln379"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
:14 %r_V = mul i177 %sext_ln379, i177 52198661331302692201578778714544537600

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %this_x_addr = getelementptr i60 %this_x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_x_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %this_x_addr_1 = getelementptr i60 %this_x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_x_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %this_x_addr_2 = getelementptr i60 %this_x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_x_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5">
<![CDATA[
:5 %sliding_window_front_ptr_load = load i5 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="5">
<![CDATA[
:6 %sext_ln524 = sext i5 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln524"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="5">
<![CDATA[
:13 %empty_152 = trunc i5 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
:14 %r_V = mul i177 %sext_ln379, i177 52198661331302692201578778714544537600

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln379 = br void

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %k = phi i4 0, void, i4 %add_ln379, void %_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %N = phi i2 3, void, i2 2, void %_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln379 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln379 = zext i4 %k

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln379 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln379 = br i1 %icmp_ln379, void %.split82, void

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split82:2 %channels_addr_2 = getelementptr i10 %channels, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="channels_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="4">
<![CDATA[
.split82:3 %ch = load i4 %channels_addr_2

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split82:5 %cmp20 = icmp_eq  i4 %k, i4 0

]]></Node>
<StgValue><ssdm name="cmp20"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="60" op_0_bw="60">
<![CDATA[
:0 %rhs_load = load i60 %rhs

]]></Node>
<StgValue><ssdm name="rhs_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="60">
<![CDATA[
:1 %ret_ln459 = ret i60 %rhs_load

]]></Node>
<StgValue><ssdm name="ret_ln459"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="60" op_0_bw="60">
<![CDATA[
.split82:0 %rhs_load_1 = load i60 %rhs

]]></Node>
<StgValue><ssdm name="rhs_load_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split82:1 %specloopname_ln404 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51

]]></Node>
<StgValue><ssdm name="specloopname_ln404"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="4">
<![CDATA[
.split82:3 %ch = load i4 %channels_addr_2

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
.split82:4 %idxprom16 = zext i10 %ch

]]></Node>
<StgValue><ssdm name="idxprom16"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="2">
<![CDATA[
.split82:6 %zext_ln727 = zext i2 %N

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="177" op_0_bw="177" op_1_bw="60" op_2_bw="117">
<![CDATA[
.split82:7 %rhs_10 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i60.i117, i60 %rhs_load_1, i117 0

]]></Node>
<StgValue><ssdm name="rhs_10"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5">
<![CDATA[
.split82:8 %buffer_idx_3 = load i5 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="buffer_idx_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.split82:9 %br_ln385 = br void

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i_12 = phi i4 0, void %.split82, i4 %add_ln385, void

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln385 = add i4 %i_12, i4 1

]]></Node>
<StgValue><ssdm name="add_ln385"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln385 = icmp_eq  i4 %i_12, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln385 = br i1 %icmp_ln385, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln404 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln404"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split:1 %tmp_40 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_12, i3 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="4">
<![CDATA[
.split:2 %i_16_cast = zext i4 %i_12

]]></Node>
<StgValue><ssdm name="i_16_cast"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:3 %tmp159 = add i5 %i_16_cast, i5 23

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="5">
<![CDATA[
.split:4 %tmp159_cast = sext i5 %tmp159

]]></Node>
<StgValue><ssdm name="tmp159_cast"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:5 %buffer_idx = add i6 %tmp159_cast, i6 %sext_ln524

]]></Node>
<StgValue><ssdm name="buffer_idx"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:6 %tmp160 = add i4 %i_12, i4 7

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:7 %buffer_idx_cast = add i4 %tmp160, i4 %empty_152

]]></Node>
<StgValue><ssdm name="buffer_idx_cast"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:8 %cmp_i = icmp_slt  i6 %buffer_idx, i6 54

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split:9 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %buffer_idx, i32 5

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:10 %add_i18 = add i4 %buffer_idx_cast, i4 10

]]></Node>
<StgValue><ssdm name="add_i18"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="5">
<![CDATA[
.split:11 %trunc_ln446 = trunc i5 %buffer_idx_3

]]></Node>
<StgValue><ssdm name="trunc_ln446"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split:12 %empty_153 = select i1 %tmp_86, i4 %add_i18, i4 %buffer_idx_cast

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split:13 %select_ln24 = select i1 %cmp_i, i4 %trunc_ln446, i4 %empty_153

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split:14 %tmp_41 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln24, i3 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="7">
<![CDATA[
.split:15 %zext_ln392 = zext i7 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln392"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.split:16 %br_ln392 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="60" op_9_bw="60" op_10_bw="60" op_11_bw="60" op_12_bw="60" op_13_bw="60" op_14_bw="60" op_15_bw="60" op_16_bw="60" op_17_bw="60" op_18_bw="60" op_19_bw="60" op_20_bw="60" op_21_bw="60" op_22_bw="60" op_23_bw="60" op_24_bw="60" op_25_bw="60" op_26_bw="2" op_27_bw="60" op_28_bw="51" op_29_bw="60">
<![CDATA[
:0 %call_ln439 = call void @computeLeastSquaresSolution, i60 %sine_reconstructor_16_873, i60 %sine_reconstructor_16_974, i60 %sine_reconstructor_16_1075, i60 %sine_reconstructor_16_1176, i60 %sine_reconstructor_16_1277, i60 %sine_reconstructor_16_1378, i60 %this_U, i60 %this_V, i60 %this_S, i60 %this_UT, i60 %this_A_pinv, i60 %this_gesvj_matA_0, i60 %this_gesvj_matU, i60 %this_gesvj_matV_0, i60 %this_gesvj_A_i_0, i60 %this_gesvj_A_j_0, i60 %this_gesvj_V_i_0, i60 %this_gesvj_V_j_0, i60 %this_gesvj_sigma, i60 %this_gesvj_alpha_acc_0, i60 %this_gesvj_beta_acc_0, i60 %this_gesvj_gamma_acc_0, i60 %this_gesvj_alpha_sum, i60 %this_gesvj_beta_sum, i60 %this_gesvj_gamma_sum, i2 %N, i60 %this_A, i51 %this_b, i60 %this_x

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:0 %j = phi i4 0, void %.split, i4 %add_ln392, void %._crit_edge4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:1 %add_ln392 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln392"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:2 %zext_ln446 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln446"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:3 %add_ln446 = add i8 %zext_ln392, i8 %zext_ln446

]]></Node>
<StgValue><ssdm name="add_ln446"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:4 %trunc_ln446_1 = trunc i8 %add_ln446

]]></Node>
<StgValue><ssdm name="trunc_ln446_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:5 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln446_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:6 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln446, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:7 %sub_ln446 = sub i10 %p_shl_cast, i10 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="sub_ln446"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:8 %add_ln446_1 = add i10 %sub_ln446, i10 %ch

]]></Node>
<StgValue><ssdm name="add_ln446_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:9 %zext_ln446_1 = zext i10 %add_ln446_1

]]></Node>
<StgValue><ssdm name="zext_ln446_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:10 %sliding_window_buffer_samples_sample_V_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln446_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:11 %zext_ln392_1 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln392_1"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:12 %icmp_ln392 = icmp_eq  i4 %j, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:13 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:14 %br_ln392 = br i1 %icmp_ln392, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:1 %add_ln396 = add i7 %tmp_40, i7 %zext_ln392_1

]]></Node>
<StgValue><ssdm name="add_ln396"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:2 %zext_ln22 = zext i7 %add_ln396

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:6 %this_times_addr_1 = getelementptr i60 %this_times, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="this_times_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="60" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:7 %time_V = load i7 %this_times_addr_1

]]></Node>
<StgValue><ssdm name="time_V"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="160" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:4 %tmp_136 = load i10 %sliding_window_buffer_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="60" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:7 %time_V = load i7 %this_times_addr_1

]]></Node>
<StgValue><ssdm name="time_V"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="177" op_0_bw="60">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:8 %sext_ln1118 = sext i60 %time_V

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:9 %r_V_47 = mul i177 %sext_ln1118, i177 52198661331302692201578778714544537600

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:0 %specloopname_ln404 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln404"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:3 %zext_ln22_1 = zext i7 %add_ln396

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:4 %tmp_136 = load i10 %sliding_window_buffer_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="51" op_0_bw="51" op_1_bw="12" op_2_bw="39">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:5 %sample_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i12.i39, i12 %tmp_136, i39 0

]]></Node>
<StgValue><ssdm name="sample_V_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:9 %r_V_47 = mul i177 %sext_ln1118, i177 52198661331302692201578778714544537600

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split:10 %br_ln407 = br i1 %cmp20, void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv, void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:0 %ret_V = add i177 %r_V_47, i177 %rhs_10

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="60" op_0_bw="60" op_1_bw="177" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:1 %trunc_ln708_5 = partselect i60 @_ssdm_op_PartSelect.i60.i177.i32.i32, i177 %ret_V, i32 117, i32 176

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="177" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:2 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i177.i32, i177 %ret_V, i32 116

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="60" op_0_bw="60" op_1_bw="177" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:0 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i177.i32.i32, i177 %r_V_47, i32 117, i32 176

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="177" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:1 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i177.i32, i177 %r_V_47, i32 116

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:2 %zext_ln415 = zext i1 %tmp_120

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:3 %angle_V = add i60 %trunc_ln, i60 %zext_ln415

]]></Node>
<StgValue><ssdm name="angle_V"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:5 %p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %angle_V, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:3 %zext_ln415_15 = zext i1 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:4 %angle_V_1 = add i60 %trunc_ln708_5, i60 %zext_ln415_15

]]></Node>
<StgValue><ssdm name="angle_V_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:6 %p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %angle_V_1, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_202"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:7 %tmp_V_24 = sub i60 0, i60 %angle_V_1

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="182" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:5 %icmp_ln935_3 = icmp_eq  i60 %angle_V_1, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_3"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:8 %tmp_V_27 = select i1 %p_Result_202, i60 %tmp_V_24, i60 %angle_V_1

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:9 %p_Result_186 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_27, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_186"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:10 %p_Result_203 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_186

]]></Node>
<StgValue><ssdm name="p_Result_203"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:11 %tmp_21 = cttz i64 @llvm.cttz.i64, i64 %p_Result_203, i1 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:12 %l_10 = trunc i64 %tmp_21

]]></Node>
<StgValue><ssdm name="l_10"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:13 %sub_ln944_3 = sub i32 60, i32 %l_10

]]></Node>
<StgValue><ssdm name="sub_ln944_3"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:14 %lsb_index_10 = add i32 %sub_ln944_3, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_10"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:15 %tmp_130 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_10, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:16 %icmp_ln946_7 = icmp_sgt  i31 %tmp_130, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_7"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:17 %trunc_ln947_7 = trunc i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="trunc_ln947_7"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:18 %sub_ln947_7 = sub i6 21, i6 %trunc_ln947_7

]]></Node>
<StgValue><ssdm name="sub_ln947_7"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="60" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:19 %zext_ln947_7 = zext i6 %sub_ln947_7

]]></Node>
<StgValue><ssdm name="zext_ln947_7"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:20 %lshr_ln947_7 = lshr i60 1152921504606846975, i60 %zext_ln947_7

]]></Node>
<StgValue><ssdm name="lshr_ln947_7"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:21 %zext_ln949_3 = zext i32 %lsb_index_10

]]></Node>
<StgValue><ssdm name="zext_ln949_3"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:22 %shl_ln949_3 = shl i60 1, i60 %zext_ln949_3

]]></Node>
<StgValue><ssdm name="shl_ln949_3"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:23 %or_ln949_14 = or i60 %lshr_ln947_7, i60 %shl_ln949_3

]]></Node>
<StgValue><ssdm name="or_ln949_14"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:24 %and_ln949_15 = and i60 %tmp_V_27, i60 %or_ln949_14

]]></Node>
<StgValue><ssdm name="and_ln949_15"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:25 %icmp_ln949_7 = icmp_ne  i60 %and_ln949_15, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_7"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:26 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:27 %xor_ln949_7 = xor i1 %tmp_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_7"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:28 %p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_27, i32 %lsb_index_10

]]></Node>
<StgValue><ssdm name="p_Result_204"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:29 %icmp_ln954_3 = icmp_sgt  i32 %lsb_index_10, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_3"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:30 %and_ln949_16 = and i1 %p_Result_204, i1 %xor_ln949_7

]]></Node>
<StgValue><ssdm name="and_ln949_16"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:31 %sub_ln955_3 = sub i32 25, i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="sub_ln955_3"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:32 %zext_ln955_3 = zext i32 %sub_ln955_3

]]></Node>
<StgValue><ssdm name="zext_ln955_3"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:33 %shl_ln955_3 = shl i60 %tmp_V_27, i60 %zext_ln955_3

]]></Node>
<StgValue><ssdm name="shl_ln955_3"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:34 %select_ln946_7 = select i1 %icmp_ln946_7, i1 %icmp_ln949_7, i1 %p_Result_204

]]></Node>
<StgValue><ssdm name="select_ln946_7"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:35 %add_ln954_3 = add i32 %sub_ln944_3, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_3"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:36 %zext_ln954_3 = zext i32 %add_ln954_3

]]></Node>
<StgValue><ssdm name="zext_ln954_3"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:37 %lshr_ln954_3 = lshr i60 %tmp_V_27, i60 %zext_ln954_3

]]></Node>
<StgValue><ssdm name="lshr_ln954_3"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:38 %select_ln954_15 = select i1 %icmp_ln954_3, i1 %select_ln946_7, i1 %and_ln949_16

]]></Node>
<StgValue><ssdm name="select_ln954_15"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:39 %m_52 = select i1 %icmp_ln954_3, i60 %lshr_ln954_3, i60 %shl_ln955_3

]]></Node>
<StgValue><ssdm name="m_52"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="61" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:40 %zext_ln951_6 = zext i60 %m_52

]]></Node>
<StgValue><ssdm name="zext_ln951_6"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="61" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:41 %zext_ln961_3 = zext i1 %select_ln954_15

]]></Node>
<StgValue><ssdm name="zext_ln961_3"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:42 %m_53 = add i61 %zext_ln951_6, i61 %zext_ln961_3

]]></Node>
<StgValue><ssdm name="m_53"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:43 %m_3 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_53, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:45 %p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_53, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:47 %trunc_ln943_7 = trunc i64 %tmp_21

]]></Node>
<StgValue><ssdm name="trunc_ln943_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:44 %zext_ln951_7 = zext i60 %m_3

]]></Node>
<StgValue><ssdm name="zext_ln951_7"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:46 %select_ln943_7 = select i1 %p_Result_188, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_7"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:48 %sub_ln964_3 = sub i8 21, i8 %trunc_ln943_7

]]></Node>
<StgValue><ssdm name="sub_ln964_3"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:49 %add_ln964_3 = add i8 %sub_ln964_3, i8 %select_ln943_7

]]></Node>
<StgValue><ssdm name="add_ln964_3"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:50 %tmp_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_202, i8 %add_ln964_3

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:51 %p_Result_205 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_7, i9 %tmp_25, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_205"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:52 %LD_18 = trunc i64 %p_Result_205

]]></Node>
<StgValue><ssdm name="LD_18"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:53 %bitcast_ln744_2 = bitcast i32 %LD_18

]]></Node>
<StgValue><ssdm name="bitcast_ln744_2"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:54 %select_ln935_7 = select i1 %icmp_ln935_3, i32 0, i32 %bitcast_ln744_2

]]></Node>
<StgValue><ssdm name="select_ln935_7"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:55 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_7, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:55 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_7, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="232" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:56 %d_5 = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="233" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:56 %d_5 = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:57 %ireg_6 = bitcast i64 %d_5

]]></Node>
<StgValue><ssdm name="ireg_6"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:58 %trunc_ln555_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln555_6"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:59 %p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_206"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:60 %exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_3"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:62 %trunc_ln565_6 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln565_6"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:67 %icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:61 %zext_ln455_3 = zext i11 %exp_tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:63 %p_Result_207 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_6

]]></Node>
<StgValue><ssdm name="p_Result_207"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:64 %zext_ln569_3 = zext i53 %p_Result_207

]]></Node>
<StgValue><ssdm name="zext_ln569_3"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:65 %man_V_23 = sub i54 0, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_23"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:66 %man_V_26 = select i1 %p_Result_206, i54 %man_V_23, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_26"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv:68 %br_ln672 = br i1 %icmp_ln571_3, void, void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %F2_6 = sub i12 1075, i12 %zext_ln455_3

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="12">
<![CDATA[
:1 %trunc_ln575_6 = trunc i12 %F2_6

]]></Node>
<StgValue><ssdm name="trunc_ln575_6"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln581_3 = icmp_sgt  i12 %F2_6, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln581_3 = add i12 %F2_6, i12 4057

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %sub_ln581_3 = sub i12 39, i12 %F2_6

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:5 %sh_amt_6 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln582_3 = icmp_eq  i12 %F2_6, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln672 = br i1 %icmp_ln582_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln672 = br i1 %icmp_ln581_3, void, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="60" op_0_bw="54">
<![CDATA[
:0 %sext_ln602_1 = sext i54 %man_V_26

]]></Node>
<StgValue><ssdm name="sext_ln602_1"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln603_3 = icmp_ult  i12 %sh_amt_6, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln672 = br i1 %icmp_ln603_3, void %ap_fixed_base.exit212, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="0"/>
<literal name="icmp_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="12">
<![CDATA[
:0 %trunc_ln604_1 = trunc i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="trunc_ln604_1"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="0"/>
<literal name="icmp_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="60" op_0_bw="6">
<![CDATA[
:1 %zext_ln604_3 = zext i6 %trunc_ln604_1

]]></Node>
<StgValue><ssdm name="zext_ln604_3"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="0"/>
<literal name="icmp_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:2 %shl_ln604_2 = shl i60 %sext_ln602_1, i60 %zext_ln604_3

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="0"/>
<literal name="icmp_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:0 %icmp_ln585_3 = icmp_ult  i12 %sh_amt_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:1 %trunc_ln586_6 = trunc i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="trunc_ln586_6"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:2 %zext_ln586_3 = zext i6 %trunc_ln586_6

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:3 %ashr_ln586_3 = ashr i54 %man_V_26, i54 %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4 %bitcast_ln702_1 = bitcast i32 %v_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln702_1"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:6 %trunc_ln588_2_cast = select i1 %tmp_135, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_2_cast"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:7 %select_ln585_5 = select i1 %icmp_ln585_3, i54 %ashr_ln586_3, i54 %trunc_ln588_2_cast

]]></Node>
<StgValue><ssdm name="select_ln585_5"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="55" op_0_bw="54">
<![CDATA[
_ifconv:8 %sext_ln591_2 = sext i54 %select_ln585_5

]]></Node>
<StgValue><ssdm name="sext_ln591_2"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:9 %icmp_ln591_3 = icmp_sgt  i12 %add_ln581_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_3"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:10 %add_ln591_3 = add i11 %trunc_ln575_6, i11 2008

]]></Node>
<StgValue><ssdm name="add_ln591_3"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:11 %zext_ln591_3 = zext i11 %add_ln591_3

]]></Node>
<StgValue><ssdm name="zext_ln591_3"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:12 %p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_26, i32 %zext_ln591_3

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:13 %qb_6 = select i1 %icmp_ln591_3, i1 %p_Result_206, i1 %p_Result_193

]]></Node>
<StgValue><ssdm name="qb_6"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="55" op_0_bw="1">
<![CDATA[
_ifconv:14 %zext_ln415_10 = zext i1 %qb_6

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:15 %add_ln415_7 = add i55 %sext_ln591_2, i55 %zext_ln415_10

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="60" op_0_bw="55">
<![CDATA[
_ifconv:16 %sext_ln601_1 = sext i55 %add_ln415_7

]]></Node>
<StgValue><ssdm name="sext_ln601_1"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="0"/>
<literal name="icmp_ln581_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="60" op_0_bw="54">
<![CDATA[
:0 %sext_ln583_2 = sext i54 %man_V_26

]]></Node>
<StgValue><ssdm name="sext_ln583_2"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_3" val="0"/>
<literal name="icmp_ln582_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="282" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:4 %icmp_ln935_2 = icmp_eq  i60 %angle_V, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_2"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:6 %tmp_V_22 = sub i60 0, i60 %angle_V

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:7 %tmp_V_26 = select i1 %p_Result_194, i60 %tmp_V_22, i60 %angle_V

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:8 %p_Result_176 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_26, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_176"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:9 %p_Result_195 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_176

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:10 %tmp_s = cttz i64 @llvm.cttz.i64, i64 %p_Result_195, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:11 %l_9 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="l_9"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:12 %sub_ln944_2 = sub i32 60, i32 %l_9

]]></Node>
<StgValue><ssdm name="sub_ln944_2"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:13 %lsb_index_9 = add i32 %sub_ln944_2, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_9"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:14 %tmp_122 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_9, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:15 %icmp_ln946_6 = icmp_sgt  i31 %tmp_122, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_6"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:16 %trunc_ln947_6 = trunc i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="trunc_ln947_6"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:17 %sub_ln947_6 = sub i6 21, i6 %trunc_ln947_6

]]></Node>
<StgValue><ssdm name="sub_ln947_6"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="60" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:18 %zext_ln947_6 = zext i6 %sub_ln947_6

]]></Node>
<StgValue><ssdm name="zext_ln947_6"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:19 %lshr_ln947_6 = lshr i60 1152921504606846975, i60 %zext_ln947_6

]]></Node>
<StgValue><ssdm name="lshr_ln947_6"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:20 %zext_ln949_2 = zext i32 %lsb_index_9

]]></Node>
<StgValue><ssdm name="zext_ln949_2"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:21 %shl_ln949_2 = shl i60 1, i60 %zext_ln949_2

]]></Node>
<StgValue><ssdm name="shl_ln949_2"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:22 %or_ln949_13 = or i60 %lshr_ln947_6, i60 %shl_ln949_2

]]></Node>
<StgValue><ssdm name="or_ln949_13"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:23 %and_ln949_13 = and i60 %tmp_V_26, i60 %or_ln949_13

]]></Node>
<StgValue><ssdm name="and_ln949_13"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:24 %icmp_ln949_6 = icmp_ne  i60 %and_ln949_13, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_6"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:25 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:26 %xor_ln949_6 = xor i1 %tmp_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_6"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:27 %p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_26, i32 %lsb_index_9

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:28 %icmp_ln954_2 = icmp_sgt  i32 %lsb_index_9, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_2"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:29 %and_ln949_14 = and i1 %p_Result_196, i1 %xor_ln949_6

]]></Node>
<StgValue><ssdm name="and_ln949_14"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:33 %select_ln946_6 = select i1 %icmp_ln946_6, i1 %icmp_ln949_6, i1 %p_Result_196

]]></Node>
<StgValue><ssdm name="select_ln946_6"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:37 %select_ln954_13 = select i1 %icmp_ln954_2, i1 %select_ln946_6, i1 %and_ln949_14

]]></Node>
<StgValue><ssdm name="select_ln954_13"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:46 %trunc_ln943_6 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln943_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="310" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:30 %sub_ln955_2 = sub i32 25, i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="sub_ln955_2"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:31 %zext_ln955_2 = zext i32 %sub_ln955_2

]]></Node>
<StgValue><ssdm name="zext_ln955_2"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:32 %shl_ln955_2 = shl i60 %tmp_V_26, i60 %zext_ln955_2

]]></Node>
<StgValue><ssdm name="shl_ln955_2"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:34 %add_ln954_2 = add i32 %sub_ln944_2, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_2"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:35 %zext_ln954_2 = zext i32 %add_ln954_2

]]></Node>
<StgValue><ssdm name="zext_ln954_2"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:36 %lshr_ln954_2 = lshr i60 %tmp_V_26, i60 %zext_ln954_2

]]></Node>
<StgValue><ssdm name="lshr_ln954_2"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:38 %m_49 = select i1 %icmp_ln954_2, i60 %lshr_ln954_2, i60 %shl_ln955_2

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="61" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:39 %zext_ln951_4 = zext i60 %m_49

]]></Node>
<StgValue><ssdm name="zext_ln951_4"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="61" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:40 %zext_ln961_2 = zext i1 %select_ln954_13

]]></Node>
<StgValue><ssdm name="zext_ln961_2"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:41 %m_50 = add i61 %zext_ln951_4, i61 %zext_ln961_2

]]></Node>
<StgValue><ssdm name="m_50"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:42 %m_2 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_50, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:43 %zext_ln951_5 = zext i60 %m_2

]]></Node>
<StgValue><ssdm name="zext_ln951_5"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:44 %p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_50, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_178"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:45 %select_ln943_6 = select i1 %p_Result_178, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_6"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:47 %sub_ln964_2 = sub i8 21, i8 %trunc_ln943_6

]]></Node>
<StgValue><ssdm name="sub_ln964_2"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:48 %add_ln964_2 = add i8 %sub_ln964_2, i8 %select_ln943_6

]]></Node>
<StgValue><ssdm name="add_ln964_2"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:49 %tmp_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_194, i8 %add_ln964_2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:50 %p_Result_197 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_5, i9 %tmp_24, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:51 %LD_15 = trunc i64 %p_Result_197

]]></Node>
<StgValue><ssdm name="LD_15"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:52 %bitcast_ln744_1 = bitcast i32 %LD_15

]]></Node>
<StgValue><ssdm name="bitcast_ln744_1"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:53 %select_ln935_6 = select i1 %icmp_ln935_2, i32 0, i32 %bitcast_ln744_1

]]></Node>
<StgValue><ssdm name="select_ln935_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">
</state>

<state id="21" st_id="21">

<operation id="331" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="100" op_3_bw="28" op_4_bw="22" op_5_bw="14" op_6_bw="29" op_7_bw="21" op_8_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:54 %call_ret = call i64 @generic_sincos<float>, i32 %select_ln935_6, i100 %ref_4oPi_table_100_V, i28 %second_order_float_cos_K0_V, i22 %second_order_float_cos_K1_V, i14 %second_order_float_cos_K2_V, i29 %second_order_float_sin_K0_V, i21 %second_order_float_sin_K1_V, i13 %second_order_float_sin_K2_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="332" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="100" op_3_bw="28" op_4_bw="22" op_5_bw="14" op_6_bw="29" op_7_bw="21" op_8_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:54 %call_ret = call i64 @generic_sincos<float>, i32 %select_ln935_6, i100 %ref_4oPi_table_100_V, i28 %second_order_float_cos_K0_V, i22 %second_order_float_cos_K1_V, i14 %second_order_float_cos_K2_V, i29 %second_order_float_sin_K0_V, i21 %second_order_float_sin_K1_V, i13 %second_order_float_sin_K2_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:55 %sin_val_f = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="sin_val_f"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:56 %cos_val_f = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="cos_val_f"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:57 %d = fpext i32 %sin_val_f

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:110 %d_4 = fpext i32 %cos_val_f

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="337" st_id="23" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:57 %d = fpext i32 %sin_val_f

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:58 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:59 %trunc_ln555_4 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555_4"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:60 %p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:61 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:62 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:63 %trunc_ln565_4 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:64 %p_Result_199 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_4

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:65 %zext_ln569 = zext i53 %p_Result_199

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:66 %man_V_18 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_18"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:68 %icmp_ln571 = icmp_eq  i63 %trunc_ln555_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:69 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:70 %trunc_ln575_4 = trunc i12 %F2

]]></Node>
<StgValue><ssdm name="trunc_ln575_4"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:71 %icmp_ln581 = icmp_sgt  i12 %F2, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:72 %add_ln581 = add i12 %F2, i12 4057

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:73 %sub_ln581 = sub i12 39, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:74 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:75 %icmp_ln582 = icmp_eq  i12 %F2, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:77 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:78 %icmp_ln603 = icmp_ult  i12 %sh_amt, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:79 %trunc_ln586_4 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586_4"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:89 %icmp_ln591 = icmp_sgt  i12 %add_ln581, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:110 %d_4 = fpext i32 %cos_val_f

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:111 %ireg_5 = bitcast i64 %d_4

]]></Node>
<StgValue><ssdm name="ireg_5"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:112 %trunc_ln555_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln555_5"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:113 %p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:114 %exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_5"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:116 %trunc_ln565_5 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln565_5"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:121 %icmp_ln571_5 = icmp_eq  i63 %trunc_ln555_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="366" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:67 %man_V = select i1 %p_Result_198, i54 %man_V_18, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="60" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:76 %sext_ln583 = sext i54 %man_V

]]></Node>
<StgValue><ssdm name="sext_ln583"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="54" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:80 %zext_ln586 = zext i6 %trunc_ln586_4

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:81 %ashr_ln586 = ashr i54 %man_V, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:82 %bitcast_ln702 = bitcast i32 %sin_val_f

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:83 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:84 %trunc_ln588_cast = select i1 %tmp_126, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_cast"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="60" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:85 %zext_ln604 = zext i6 %trunc_ln586_4

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:86 %shl_ln604 = shl i60 %sext_ln583, i60 %zext_ln604

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:87 %select_ln585_3 = select i1 %icmp_ln585, i54 %ashr_ln586, i54 %trunc_ln588_cast

]]></Node>
<StgValue><ssdm name="select_ln585_3"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="55" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:88 %sext_ln591 = sext i54 %select_ln585_3

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:90 %add_ln591 = add i11 %trunc_ln575_4, i11 2008

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:91 %zext_ln591 = zext i11 %add_ln591

]]></Node>
<StgValue><ssdm name="zext_ln591"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:92 %p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %zext_ln591

]]></Node>
<StgValue><ssdm name="p_Result_182"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:93 %qb = select i1 %icmp_ln591, i1 %p_Result_198, i1 %p_Result_182

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="55" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:94 %zext_ln415_9 = zext i1 %qb

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:95 %add_ln415 = add i55 %sext_ln591, i55 %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:96 %xor_ln571_4 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:97 %and_ln582_4 = and i1 %icmp_ln582, i1 %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln582_4"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:98 %select_ln582_2 = select i1 %and_ln582_4, i54 %man_V, i54 0

]]></Node>
<StgValue><ssdm name="select_ln582_2"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="55" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:99 %sext_ln582_2 = sext i54 %select_ln582_2

]]></Node>
<StgValue><ssdm name="sext_ln582_2"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:100 %or_ln582_4 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582_4"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:101 %xor_ln582_4 = xor i1 %or_ln582_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_4"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:102 %and_ln581_4 = and i1 %icmp_ln581, i1 %xor_ln582_4

]]></Node>
<StgValue><ssdm name="and_ln581_4"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:103 %select_ln581_5 = select i1 %and_ln581_4, i55 %add_ln415, i55 %sext_ln582_2

]]></Node>
<StgValue><ssdm name="select_ln581_5"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="60" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:104 %sext_ln581_2 = sext i55 %select_ln581_5

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:105 %or_ln581_4 = or i1 %or_ln582_4, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581_4"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:106 %xor_ln581_4 = xor i1 %or_ln581_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_4"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:107 %and_ln603_4 = and i1 %icmp_ln603, i1 %xor_ln581_4

]]></Node>
<StgValue><ssdm name="and_ln603_4"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:108 %select_ln603_2 = select i1 %and_ln603_4, i60 %shl_ln604, i60 %sext_ln581_2

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:109 %select_ln571_13 = select i1 %icmp_ln571, i60 0, i60 %select_ln603_2

]]></Node>
<StgValue><ssdm name="select_ln571_13"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:115 %zext_ln455_5 = zext i11 %exp_tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln455_5"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:117 %p_Result_201 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_5

]]></Node>
<StgValue><ssdm name="p_Result_201"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:118 %zext_ln569_5 = zext i53 %p_Result_201

]]></Node>
<StgValue><ssdm name="zext_ln569_5"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:119 %man_V_21 = sub i54 0, i54 %zext_ln569_5

]]></Node>
<StgValue><ssdm name="man_V_21"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:120 %man_V_25 = select i1 %p_Result_200, i54 %man_V_21, i54 %zext_ln569_5

]]></Node>
<StgValue><ssdm name="man_V_25"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv:122 %br_ln672 = br i1 %icmp_ln571_5, void, void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv.ap_fixed_base.exit212_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %F2_5 = sub i12 1075, i12 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="12">
<![CDATA[
:1 %trunc_ln575_5 = trunc i12 %F2_5

]]></Node>
<StgValue><ssdm name="trunc_ln575_5"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln581_5 = icmp_sgt  i12 %F2_5, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln581_5"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln581_5 = add i12 %F2_5, i12 4057

]]></Node>
<StgValue><ssdm name="add_ln581_5"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %sub_ln581_5 = sub i12 39, i12 %F2_5

]]></Node>
<StgValue><ssdm name="sub_ln581_5"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:5 %sh_amt_5 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln582_5 = icmp_eq  i12 %F2_5, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln582_5"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln672 = br i1 %icmp_ln582_5, void, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln672 = br i1 %icmp_ln581_5, void, void %_ifconv40

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="60" op_0_bw="54">
<![CDATA[
:0 %sext_ln602 = sext i54 %man_V_25

]]></Node>
<StgValue><ssdm name="sext_ln602"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln603_5 = icmp_ult  i12 %sh_amt_5, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln603_5"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln672 = br i1 %icmp_ln603_5, void %.ap_fixed_base.exit212_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
<literal name="icmp_ln603_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
.ap_fixed_base.exit212_crit_edge:0 %store_ln672 = store i60 0, i60 %cos_val

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
<literal name="icmp_ln603_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.ap_fixed_base.exit212_crit_edge:1 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
<literal name="icmp_ln603_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="12">
<![CDATA[
:0 %trunc_ln604 = trunc i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="trunc_ln604"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
<literal name="icmp_ln603_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="60" op_0_bw="6">
<![CDATA[
:1 %zext_ln604_5 = zext i6 %trunc_ln604

]]></Node>
<StgValue><ssdm name="zext_ln604_5"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
<literal name="icmp_ln603_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:2 %shl_ln604_4 = shl i60 %sext_ln602, i60 %zext_ln604_5

]]></Node>
<StgValue><ssdm name="shl_ln604_4"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
<literal name="icmp_ln603_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
:3 %store_ln672 = store i60 %shl_ln604_4, i60 %cos_val

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="0"/>
<literal name="icmp_ln603_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv40:0 %icmp_ln585_5 = icmp_ult  i12 %sh_amt_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_5"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="12">
<![CDATA[
_ifconv40:1 %trunc_ln586_5 = trunc i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="trunc_ln586_5"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="54" op_0_bw="6">
<![CDATA[
_ifconv40:2 %zext_ln586_5 = zext i6 %trunc_ln586_5

]]></Node>
<StgValue><ssdm name="zext_ln586_5"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv40:3 %ashr_ln586_5 = ashr i54 %man_V_25, i54 %zext_ln586_5

]]></Node>
<StgValue><ssdm name="ashr_ln586_5"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32">
<![CDATA[
_ifconv40:4 %bitcast_ln702_4 = bitcast i32 %cos_val_f

]]></Node>
<StgValue><ssdm name="bitcast_ln702_4"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv40:5 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv40:6 %trunc_ln588_4_cast = select i1 %tmp_134, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_4_cast"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv40:7 %select_ln585_4 = select i1 %icmp_ln585_5, i54 %ashr_ln586_5, i54 %trunc_ln588_4_cast

]]></Node>
<StgValue><ssdm name="select_ln585_4"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="55" op_0_bw="54">
<![CDATA[
_ifconv40:8 %sext_ln591_4 = sext i54 %select_ln585_4

]]></Node>
<StgValue><ssdm name="sext_ln591_4"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv40:9 %icmp_ln591_5 = icmp_sgt  i12 %add_ln581_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_5"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv40:10 %add_ln591_5 = add i11 %trunc_ln575_5, i11 2008

]]></Node>
<StgValue><ssdm name="add_ln591_5"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="11">
<![CDATA[
_ifconv40:11 %zext_ln591_5 = zext i11 %add_ln591_5

]]></Node>
<StgValue><ssdm name="zext_ln591_5"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv40:12 %p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_25, i32 %zext_ln591_5

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv40:13 %qb_5 = select i1 %icmp_ln591_5, i1 %p_Result_200, i1 %p_Result_192

]]></Node>
<StgValue><ssdm name="qb_5"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="55" op_0_bw="1">
<![CDATA[
_ifconv40:14 %zext_ln415_12 = zext i1 %qb_5

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv40:15 %add_ln415_9 = add i55 %sext_ln591_4, i55 %zext_ln415_12

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="60" op_0_bw="55">
<![CDATA[
_ifconv40:16 %sext_ln601 = sext i55 %add_ln415_9

]]></Node>
<StgValue><ssdm name="sext_ln601"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv40:17 %store_ln672 = store i60 %sext_ln601, i60 %cos_val

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="0"/>
<literal name="icmp_ln581_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
_ifconv40:18 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="60" op_0_bw="54">
<![CDATA[
:0 %sext_ln583_4 = sext i54 %man_V_25

]]></Node>
<StgValue><ssdm name="sext_ln583_4"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
:1 %store_ln672 = store i60 %sext_ln583_4, i60 %cos_val

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="0"/>
<literal name="icmp_ln582_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv.ap_fixed_base.exit212_crit_edge:0 %store_ln672 = store i60 0, i60 %cos_val

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv.ap_fixed_base.exit212_crit_edge:1 %br_ln672 = br void %ap_fixed_base.exit212

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0" op_4_bw="60" op_5_bw="0" op_6_bw="60" op_7_bw="0" op_8_bw="60" op_9_bw="0" op_10_bw="60" op_11_bw="0" op_12_bw="60" op_13_bw="0" op_14_bw="60" op_15_bw="0" op_16_bw="60" op_17_bw="0" op_18_bw="60" op_19_bw="0">
<![CDATA[
ap_fixed_base.exit212:0 %sin_val = phi i60 %select_ln571_13, void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i465_ifconv.ap_fixed_base.exit212_crit_edge, i60 %select_ln571_13, void, i60 %select_ln571_13, void %_ifconv40, i60 %select_ln571_13, void, i60 %select_ln571_13, void %.ap_fixed_base.exit212_crit_edge, i60 0, void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i303_ifconv, i60 %sext_ln583_2, void, i60 %sext_ln601_1, void %_ifconv, i60 %shl_ln604_2, void, i60 0, void

]]></Node>
<StgValue><ssdm name="sin_val"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ap_fixed_base.exit212:1 %mul_ln425 = mul i9 %zext_ln22_1, i9 %zext_ln727

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit212:2 %zext_ln425 = zext i9 %mul_ln425

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="9">
<![CDATA[
ap_fixed_base.exit212:3 %trunc_ln425 = trunc i9 %mul_ln425

]]></Node>
<StgValue><ssdm name="trunc_ln425"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit212:4 %this_A_addr = getelementptr i60 %this_A, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="this_A_addr"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit212:5 %store_ln425 = store i60 549755813888, i8 %this_A_addr

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit212:6 %add_ln426 = add i8 %trunc_ln425, i8 1

]]></Node>
<StgValue><ssdm name="add_ln426"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="8">
<![CDATA[
ap_fixed_base.exit212:7 %zext_ln426 = zext i8 %add_ln426

]]></Node>
<StgValue><ssdm name="zext_ln426"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit212:8 %this_A_addr_1 = getelementptr i60 %this_A, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="this_A_addr_1"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit212:9 %store_ln426 = store i60 %sin_val, i8 %this_A_addr_1

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit212:10 %br_ln428 = br i1 %cmp20, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0 %cos_val_load = load i60 %cos_val

]]></Node>
<StgValue><ssdm name="cos_val_load"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln430 = add i8 %trunc_ln425, i8 2

]]></Node>
<StgValue><ssdm name="add_ln430"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="8">
<![CDATA[
:2 %zext_ln430 = zext i8 %add_ln430

]]></Node>
<StgValue><ssdm name="zext_ln430"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %this_A_addr_2 = getelementptr i60 %this_A, i64 0, i64 %zext_ln430

]]></Node>
<StgValue><ssdm name="this_A_addr_2"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
:4 %store_ln430 = store i60 %cos_val_load, i8 %this_A_addr_2

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="462" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln432 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>

<operation id="463" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="51" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:0 %this_b_addr = getelementptr i51 %this_b, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="this_b_addr"/></StgValue>
</operation>

<operation id="464" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="51" op_1_bw="7">
<![CDATA[
._crit_edge4:1 %store_ln434 = store i51 %sample_V_1, i7 %this_b_addr

]]></Node>
<StgValue><ssdm name="store_ln434"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:2 %br_ln0 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="466" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="60" op_9_bw="60" op_10_bw="60" op_11_bw="60" op_12_bw="60" op_13_bw="60" op_14_bw="60" op_15_bw="60" op_16_bw="60" op_17_bw="60" op_18_bw="60" op_19_bw="60" op_20_bw="60" op_21_bw="60" op_22_bw="60" op_23_bw="60" op_24_bw="60" op_25_bw="60" op_26_bw="2" op_27_bw="60" op_28_bw="51" op_29_bw="60">
<![CDATA[
:0 %call_ln439 = call void @computeLeastSquaresSolution, i60 %sine_reconstructor_16_873, i60 %sine_reconstructor_16_974, i60 %sine_reconstructor_16_1075, i60 %sine_reconstructor_16_1176, i60 %sine_reconstructor_16_1277, i60 %sine_reconstructor_16_1378, i60 %this_U, i60 %this_V, i60 %this_S, i60 %this_UT, i60 %this_A_pinv, i60 %this_gesvj_matA_0, i60 %this_gesvj_matU, i60 %this_gesvj_matV_0, i60 %this_gesvj_A_i_0, i60 %this_gesvj_A_j_0, i60 %this_gesvj_V_i_0, i60 %this_gesvj_V_j_0, i60 %this_gesvj_sigma, i60 %this_gesvj_alpha_acc_0, i60 %this_gesvj_beta_acc_0, i60 %this_gesvj_gamma_acc_0, i60 %this_gesvj_alpha_sum, i60 %this_gesvj_beta_sum, i60 %this_gesvj_gamma_sum, i2 %N, i60 %this_A, i51 %this_b, i60 %this_x

]]></Node>
<StgValue><ssdm name="call_ln439"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="467" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="60" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1 %offset_V = load i2 %this_x_addr

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="60" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2 %amplitude_V = load i2 %this_x_addr_1

]]></Node>
<StgValue><ssdm name="amplitude_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="469" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="60" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1 %offset_V = load i2 %this_x_addr

]]></Node>
<StgValue><ssdm name="offset_V"/></StgValue>
</operation>

<operation id="470" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="60" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2 %amplitude_V = load i2 %this_x_addr_1

]]></Node>
<StgValue><ssdm name="amplitude_V"/></StgValue>
</operation>

<operation id="471" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln444 = br i1 %cmp20, void %_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv, void %_ifconv43

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="472" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="60" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ifconv43:0 %p_Val2_88 = load i2 %this_x_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="473" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:53 %tmp_V_13 = sub i60 0, i60 %amplitude_V

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="474" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="60" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ifconv43:0 %p_Val2_88 = load i2 %this_x_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:1 %icmp_ln935 = icmp_eq  i60 %p_Val2_88, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv43:2 %p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %p_Val2_88, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_208"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:3 %tmp_V = sub i60 0, i60 %p_Val2_88

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:4 %tmp_V_28 = select i1 %p_Result_208, i60 %tmp_V, i60 %p_Val2_88

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:5 %p_Result_s = partselect i60 @llvm.part.select.i60, i60 %tmp_V_28, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv43:6 %p_Result_209 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_209"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv43:7 %tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_209, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:8 %l = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:9 %sub_ln944 = sub i32 60, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:10 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:11 %tmp_88 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv43:12 %icmp_ln946 = icmp_sgt  i31 %tmp_88, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="32">
<![CDATA[
_ifconv43:13 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv43:14 %sub_ln947 = sub i6 21, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="60" op_0_bw="6">
<![CDATA[
_ifconv43:15 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="490" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:16 %lshr_ln947 = lshr i60 1152921504606846975, i60 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:17 %zext_ln949 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:18 %shl_ln949 = shl i60 1, i60 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:19 %or_ln949_8 = or i60 %lshr_ln947, i60 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_8"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:20 %and_ln949 = and i60 %tmp_V_28, i60 %or_ln949_8

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:21 %icmp_ln949 = icmp_ne  i60 %and_ln949, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:22 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:23 %xor_ln949 = xor i1 %tmp_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv43:24 %p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_28, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_210"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:25 %icmp_ln954 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:26 %and_ln949_2 = and i1 %p_Result_210, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_2"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:27 %sub_ln955 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:30 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_210

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:31 %add_ln954 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:34 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_2

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="64">
<![CDATA[
_ifconv43:43 %trunc_ln943 = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv43:52 %p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %amplitude_V, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_212"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:54 %tmp_V_29 = select i1 %p_Result_212, i60 %tmp_V_13, i60 %amplitude_V

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:55 %p_Result_130 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_29, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv43:56 %p_Result_213 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_130

]]></Node>
<StgValue><ssdm name="p_Result_213"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv43:57 %tmp_12 = cttz i64 @llvm.cttz.i64, i64 %p_Result_213, i1 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:58 %l_4 = trunc i64 %tmp_12

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:59 %sub_ln944_1 = sub i32 60, i32 %l_4

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:60 %lsb_index_4 = add i32 %sub_ln944_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_4"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:61 %tmp_92 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv43:62 %icmp_ln946_1 = icmp_sgt  i31 %tmp_92, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_1"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="32">
<![CDATA[
_ifconv43:63 %trunc_ln947_1 = trunc i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv43:64 %sub_ln947_1 = sub i6 21, i6 %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="60" op_0_bw="6">
<![CDATA[
_ifconv43:65 %zext_ln947_1 = zext i6 %sub_ln947_1

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:66 %lshr_ln947_1 = lshr i60 1152921504606846975, i60 %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:67 %zext_ln949_1 = zext i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="zext_ln949_1"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:68 %shl_ln949_1 = shl i60 1, i60 %zext_ln949_1

]]></Node>
<StgValue><ssdm name="shl_ln949_1"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:69 %or_ln949 = or i60 %lshr_ln947_1, i60 %shl_ln949_1

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:70 %and_ln949_3 = and i60 %tmp_V_29, i60 %or_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_3"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:71 %icmp_ln949_1 = icmp_ne  i60 %and_ln949_3, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_1"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:72 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:73 %xor_ln949_1 = xor i1 %tmp_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv43:74 %p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_29, i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="p_Result_214"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:75 %icmp_ln954_1 = icmp_sgt  i32 %lsb_index_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_1"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:76 %and_ln949_4 = and i1 %p_Result_214, i1 %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_4"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:77 %sub_ln955_1 = sub i32 25, i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln955_1"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:78 %zext_ln955_1 = zext i32 %sub_ln955_1

]]></Node>
<StgValue><ssdm name="zext_ln955_1"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:79 %shl_ln955_1 = shl i60 %tmp_V_29, i60 %zext_ln955_1

]]></Node>
<StgValue><ssdm name="shl_ln955_1"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:80 %select_ln946_1 = select i1 %icmp_ln946_1, i1 %icmp_ln949_1, i1 %p_Result_214

]]></Node>
<StgValue><ssdm name="select_ln946_1"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:81 %add_ln954_1 = add i32 %sub_ln944_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_1"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:82 %zext_ln954_1 = zext i32 %add_ln954_1

]]></Node>
<StgValue><ssdm name="zext_ln954_1"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:83 %lshr_ln954_1 = lshr i60 %tmp_V_29, i60 %zext_ln954_1

]]></Node>
<StgValue><ssdm name="lshr_ln954_1"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:84 %select_ln954_3 = select i1 %icmp_ln954_1, i1 %select_ln946_1, i1 %and_ln949_4

]]></Node>
<StgValue><ssdm name="select_ln954_3"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:85 %m_34 = select i1 %icmp_ln954_1, i60 %lshr_ln954_1, i60 %shl_ln955_1

]]></Node>
<StgValue><ssdm name="m_34"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="61" op_0_bw="60">
<![CDATA[
_ifconv43:86 %zext_ln951_3 = zext i60 %m_34

]]></Node>
<StgValue><ssdm name="zext_ln951_3"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="61" op_0_bw="1">
<![CDATA[
_ifconv43:87 %zext_ln961_1 = zext i1 %select_ln954_3

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv43:88 %m_35 = add i61 %zext_ln951_3, i61 %zext_ln961_1

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:89 %m_6 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_35, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv43:91 %p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_35, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="64">
<![CDATA[
_ifconv43:93 %trunc_ln943_1 = trunc i64 %tmp_12

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="120" op_0_bw="60">
<![CDATA[
_ifconv43:155 %sext_ln1116 = sext i60 %p_Val2_88

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
_ifconv43:156 %r_V_48 = mul i120 %sext_ln1116, i120 %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="57" op_0_bw="120">
<![CDATA[
_ifconv43:157 %trunc_ln1115 = trunc i120 %r_V_48

]]></Node>
<StgValue><ssdm name="trunc_ln1115"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="120" op_0_bw="60">
<![CDATA[
_ifconv43:158 %sext_ln1116_1 = sext i60 %amplitude_V

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
_ifconv43:159 %r_V_49 = mul i120 %sext_ln1116_1, i120 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="550" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="57" op_0_bw="120">
<![CDATA[
_ifconv43:160 %trunc_ln1115_1 = trunc i120 %r_V_49

]]></Node>
<StgValue><ssdm name="trunc_ln1115_1"/></StgValue>
</operation>

<operation id="551" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv43:163 %add_ln1192 = add i57 %trunc_ln1115, i57 %trunc_ln1115_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="552" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ifconv43:170 %p_Result_218 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 %add_ln1192, i7 127

]]></Node>
<StgValue><ssdm name="p_Result_218"/></StgValue>
</operation>

<operation id="553" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv43:171 %tmp_15 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_218, i1 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="554" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:172 %trunc_ln1074 = trunc i64 %tmp_15

]]></Node>
<StgValue><ssdm name="trunc_ln1074"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:28 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:29 %shl_ln955 = shl i60 %tmp_V_28, i60 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:32 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:33 %lshr_ln954 = lshr i60 %tmp_V_28, i60 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:35 %m = select i1 %icmp_ln954, i60 %lshr_ln954, i60 %shl_ln955

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="61" op_0_bw="60">
<![CDATA[
_ifconv43:36 %zext_ln951 = zext i60 %m

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="61" op_0_bw="1">
<![CDATA[
_ifconv43:37 %zext_ln961 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv43:38 %m_32 = add i61 %zext_ln951, i61 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_32"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:39 %m_s = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_32, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="60">
<![CDATA[
_ifconv43:40 %zext_ln951_2 = zext i60 %m_s

]]></Node>
<StgValue><ssdm name="zext_ln951_2"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv43:41 %p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_32, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv43:42 %select_ln943 = select i1 %p_Result_127, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:44 %sub_ln964 = sub i8 21, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:45 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv43:46 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_208, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv43:47 %p_Result_211 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_2, i9 %tmp_11, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_211"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:48 %LD = trunc i64 %p_Result_211

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
_ifconv43:49 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:50 %select_ln935_1 = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln744

]]></Node>
<StgValue><ssdm name="select_ln935_1"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:51 %icmp_ln935_1 = icmp_eq  i60 %amplitude_V, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="60">
<![CDATA[
_ifconv43:90 %zext_ln951_8 = zext i60 %m_6

]]></Node>
<StgValue><ssdm name="zext_ln951_8"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv43:92 %select_ln943_1 = select i1 %p_Result_133, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_1"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:94 %sub_ln964_1 = sub i8 21, i8 %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:95 %add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv43:96 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_212, i8 %add_ln964_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv43:97 %p_Result_215 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_8, i9 %tmp_13, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_215"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:98 %LD_7 = trunc i64 %p_Result_215

]]></Node>
<StgValue><ssdm name="LD_7"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32">
<![CDATA[
_ifconv43:99 %bitcast_ln744_3 = bitcast i32 %LD_7

]]></Node>
<StgValue><ssdm name="bitcast_ln744_3"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:100 %select_ln935_3 = select i1 %icmp_ln935_1, i32 0, i32 %bitcast_ln744_3

]]></Node>
<StgValue><ssdm name="select_ln935_3"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="126">
<![CDATA[
_ifconv43:101 %v_assign_8 = call i32 @atan2_cordic<float>, i32 %select_ln935_1, i32 %select_ln935_3, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="121" op_0_bw="120">
<![CDATA[
_ifconv43:161 %sext_ln703 = sext i120 %r_V_48

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="121" op_0_bw="120">
<![CDATA[
_ifconv43:162 %sext_ln703_1 = sext i120 %r_V_49

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:164 %ret_V_8 = add i121 %sext_ln703, i121 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:166 %t_10 = partselect i64 @_ssdm_op_PartSelect.i64.i121.i32.i32, i121 %ret_V_8, i32 57, i32 120

]]></Node>
<StgValue><ssdm name="t_10"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv43:167 %tmp_14 = ctlz i64 @llvm.ctlz.i64, i64 %t_10, i1 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:168 %NZeros = trunc i64 %tmp_14

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv43:169 %hitNonZero = icmp_eq  i64 %t_10, i64 0

]]></Node>
<StgValue><ssdm name="hitNonZero"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:173 %NZeros_1 = add i32 %trunc_ln1074, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_1"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:174 %NZeros_3 = select i1 %hitNonZero, i32 %NZeros_1, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_3"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:175 %sub_ln944_4 = sub i32 121, i32 %NZeros_3

]]></Node>
<StgValue><ssdm name="sub_ln944_4"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="32">
<![CDATA[
_ifconv43:179 %trunc_ln947_2 = trunc i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="trunc_ln947_2"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="32">
<![CDATA[
_ifconv43:210 %trunc_ln943_2 = trunc i32 %NZeros_3

]]></Node>
<StgValue><ssdm name="trunc_ln943_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="597" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="126">
<![CDATA[
_ifconv43:101 %v_assign_8 = call i32 @atan2_cordic<float>, i32 %select_ln935_1, i32 %select_ln935_3, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>

<operation id="598" st_id="32" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
_ifconv43:102 %d_6 = fpext i32 %v_assign_8

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:165 %icmp_ln935_4 = icmp_eq  i121 %ret_V_8, i121 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_4"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:176 %lsb_index_5 = add i32 %sub_ln944_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_5"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:177 %tmp_98 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv43:178 %icmp_ln946_2 = icmp_sgt  i31 %tmp_98, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_2"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv43:180 %sub_ln947_2 = sub i7 18, i7 %trunc_ln947_2

]]></Node>
<StgValue><ssdm name="sub_ln947_2"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="121" op_0_bw="7">
<![CDATA[
_ifconv43:181 %zext_ln947_2 = zext i7 %sub_ln947_2

]]></Node>
<StgValue><ssdm name="zext_ln947_2"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:182 %lshr_ln947_2 = lshr i121 2658455991569831745807614120560689151, i121 %zext_ln947_2

]]></Node>
<StgValue><ssdm name="lshr_ln947_2"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="121" op_0_bw="32">
<![CDATA[
_ifconv43:183 %zext_ln949_4 = zext i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="zext_ln949_4"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:184 %shl_ln949_4 = shl i121 1, i121 %zext_ln949_4

]]></Node>
<StgValue><ssdm name="shl_ln949_4"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:185 %or_ln949_9 = or i121 %lshr_ln947_2, i121 %shl_ln949_4

]]></Node>
<StgValue><ssdm name="or_ln949_9"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:186 %and_ln949_5 = and i121 %ret_V_8, i121 %or_ln949_9

]]></Node>
<StgValue><ssdm name="and_ln949_5"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:187 %icmp_ln949_2 = icmp_ne  i121 %and_ln949_5, i121 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_2"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:188 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:189 %xor_ln949_2 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_2"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="121" op_2_bw="32">
<![CDATA[
_ifconv43:190 %p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i121.i32, i121 %ret_V_8, i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="p_Result_219"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:191 %icmp_ln954_4 = icmp_sgt  i32 %lsb_index_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_4"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:192 %and_ln949_6 = and i1 %p_Result_219, i1 %xor_ln949_2

]]></Node>
<StgValue><ssdm name="and_ln949_6"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:193 %sub_ln955_4 = sub i32 25, i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="sub_ln955_4"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="121" op_0_bw="32">
<![CDATA[
_ifconv43:194 %zext_ln955_4 = zext i32 %sub_ln955_4

]]></Node>
<StgValue><ssdm name="zext_ln955_4"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:195 %shl_ln955_4 = shl i121 %ret_V_8, i121 %zext_ln955_4

]]></Node>
<StgValue><ssdm name="shl_ln955_4"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:196 %select_ln946_2 = select i1 %icmp_ln946_2, i1 %icmp_ln949_2, i1 %p_Result_219

]]></Node>
<StgValue><ssdm name="select_ln946_2"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:197 %add_ln954_4 = add i32 %sub_ln944_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_4"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="121" op_0_bw="32">
<![CDATA[
_ifconv43:198 %zext_ln954_4 = zext i32 %add_ln954_4

]]></Node>
<StgValue><ssdm name="zext_ln954_4"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
_ifconv43:199 %lshr_ln954_4 = lshr i121 %ret_V_8, i121 %zext_ln954_4

]]></Node>
<StgValue><ssdm name="lshr_ln954_4"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:200 %select_ln954_5 = select i1 %icmp_ln954_4, i1 %select_ln946_2, i1 %and_ln949_6

]]></Node>
<StgValue><ssdm name="select_ln954_5"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="121">
<![CDATA[
_ifconv43:201 %trunc_ln954 = trunc i121 %lshr_ln954_4

]]></Node>
<StgValue><ssdm name="trunc_ln954"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="121">
<![CDATA[
_ifconv43:202 %trunc_ln954_1 = trunc i121 %shl_ln955_4

]]></Node>
<StgValue><ssdm name="trunc_ln954_1"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv43:203 %m_37 = select i1 %icmp_ln954_4, i64 %trunc_ln954, i64 %trunc_ln954_1

]]></Node>
<StgValue><ssdm name="m_37"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="1">
<![CDATA[
_ifconv43:204 %zext_ln961_4 = zext i1 %select_ln954_5

]]></Node>
<StgValue><ssdm name="zext_ln961_4"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv43:205 %m_38 = add i64 %m_37, i64 %zext_ln961_4

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:206 %m_55 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_38, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_55"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="63">
<![CDATA[
_ifconv43:207 %zext_ln962 = zext i63 %m_55

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv43:208 %p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_38, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv43:209 %select_ln943_2 = select i1 %p_Result_145, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_2"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:211 %sub_ln964_4 = sub i8 43, i8 %trunc_ln943_2

]]></Node>
<StgValue><ssdm name="sub_ln964_4"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:212 %add_ln964_4 = add i8 %sub_ln964_4, i8 %select_ln943_2

]]></Node>
<StgValue><ssdm name="add_ln964_4"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv43:213 %tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %add_ln964_4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv43:214 %p_Result_220 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_16, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_220"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:215 %LD_9 = trunc i64 %p_Result_220

]]></Node>
<StgValue><ssdm name="LD_9"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32">
<![CDATA[
_ifconv43:216 %bitcast_ln744_4 = bitcast i32 %LD_9

]]></Node>
<StgValue><ssdm name="bitcast_ln744_4"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:217 %select_ln935_4 = select i1 %icmp_ln935_4, i32 0, i32 %bitcast_ln744_4

]]></Node>
<StgValue><ssdm name="select_ln935_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="640" st_id="33" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
_ifconv43:102 %d_6 = fpext i32 %v_assign_8

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64">
<![CDATA[
_ifconv43:103 %ireg_7 = bitcast i64 %d_6

]]></Node>
<StgValue><ssdm name="ireg_7"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="63" op_0_bw="64">
<![CDATA[
_ifconv43:104 %trunc_ln555 = trunc i64 %ireg_7

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv43:105 %p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_216"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:106 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="11">
<![CDATA[
_ifconv43:107 %zext_ln455_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="52" op_0_bw="64">
<![CDATA[
_ifconv43:108 %trunc_ln565 = trunc i64 %ireg_7

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv43:113 %icmp_ln571_2 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:114 %F2_2 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="12">
<![CDATA[
_ifconv43:115 %trunc_ln575 = trunc i12 %F2_2

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:116 %icmp_ln581_2 = icmp_sgt  i12 %F2_2, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:117 %add_ln581_2 = add i12 %F2_2, i12 4057

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:118 %sub_ln581_2 = sub i12 39, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv43:119 %sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="654" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:120 %icmp_ln582_2 = icmp_eq  i12 %F2_2, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="655" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:122 %icmp_ln585_2 = icmp_ult  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="656" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:123 %icmp_ln603_2 = icmp_ult  i12 %sh_amt_2, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="657" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="6" op_0_bw="12">
<![CDATA[
_ifconv43:124 %trunc_ln586 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="658" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:134 %icmp_ln591_2 = icmp_sgt  i12 %add_ln581_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_2"/></StgValue>
</operation>

<operation id="659" st_id="33" stage="10" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="660" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv43:109 %p_Result_217 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_217"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="54" op_0_bw="53">
<![CDATA[
_ifconv43:110 %zext_ln569_2 = zext i53 %p_Result_217

]]></Node>
<StgValue><ssdm name="zext_ln569_2"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_216" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv43:111 %man_V_9 = sub i54 0, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_9"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:112 %man_V_27 = select i1 %p_Result_216, i54 %man_V_9, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_27"/></StgValue>
</operation>

<operation id="664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="60" op_0_bw="54">
<![CDATA[
_ifconv43:121 %sext_ln583_3 = sext i54 %man_V_27

]]></Node>
<StgValue><ssdm name="sext_ln583_3"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="54" op_0_bw="6">
<![CDATA[
_ifconv43:125 %zext_ln586_2 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_2" val="1"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv43:126 %ashr_ln586_2 = ashr i54 %man_V_27, i54 %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_2" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32">
<![CDATA[
_ifconv43:127 %bitcast_ln702_2 = bitcast i32 %v_assign_8

]]></Node>
<StgValue><ssdm name="bitcast_ln702_2"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_2" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:128 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_2" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:129 %trunc_ln588_3_cast = select i1 %tmp_97, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_3_cast"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="60" op_0_bw="6">
<![CDATA[
_ifconv43:130 %zext_ln604_2 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln604_2"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:131 %shl_ln604_1 = shl i60 %sext_ln583_3, i60 %zext_ln604_2

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:132 %select_ln585 = select i1 %icmp_ln585_2, i54 %ashr_ln586_2, i54 %trunc_ln588_3_cast

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="673" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="55" op_0_bw="54">
<![CDATA[
_ifconv43:133 %sext_ln591_1 = sext i54 %select_ln585

]]></Node>
<StgValue><ssdm name="sext_ln591_1"/></StgValue>
</operation>

<operation id="674" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_2" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv43:135 %add_ln591_2 = add i11 %trunc_ln575, i11 2008

]]></Node>
<StgValue><ssdm name="add_ln591_2"/></StgValue>
</operation>

<operation id="675" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_2" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="11">
<![CDATA[
_ifconv43:136 %zext_ln591_2 = zext i11 %add_ln591_2

]]></Node>
<StgValue><ssdm name="zext_ln591_2"/></StgValue>
</operation>

<operation id="676" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_2" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv43:137 %p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_27, i32 %zext_ln591_2

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="677" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:138 %qb_2 = select i1 %icmp_ln591_2, i1 %p_Result_216, i1 %p_Result_137

]]></Node>
<StgValue><ssdm name="qb_2"/></StgValue>
</operation>

<operation id="678" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="55" op_0_bw="1">
<![CDATA[
_ifconv43:139 %zext_ln415_7 = zext i1 %qb_2

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="679" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv43:140 %add_ln415_6 = add i55 %sext_ln591_1, i55 %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="680" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:141 %xor_ln571 = xor i1 %icmp_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="681" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:142 %and_ln582 = and i1 %icmp_ln582_2, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="682" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:143 %select_ln582 = select i1 %and_ln582, i54 %man_V_27, i54 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="683" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="55" op_0_bw="54">
<![CDATA[
_ifconv43:144 %sext_ln582 = sext i54 %select_ln582

]]></Node>
<StgValue><ssdm name="sext_ln582"/></StgValue>
</operation>

<operation id="684" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:145 %or_ln582 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="685" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:146 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="686" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:147 %and_ln581 = and i1 %icmp_ln581_2, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="687" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ifconv43:148 %select_ln581 = select i1 %and_ln581, i55 %add_ln415_6, i55 %sext_ln582

]]></Node>
<StgValue><ssdm name="select_ln581"/></StgValue>
</operation>

<operation id="688" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="60" op_0_bw="55">
<![CDATA[
_ifconv43:149 %sext_ln581 = sext i55 %select_ln581

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="689" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:150 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="690" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:151 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="691" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:152 %and_ln603 = and i1 %icmp_ln603_2, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="692" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:153 %select_ln603 = select i1 %and_ln603, i60 %shl_ln604_1, i60 %sext_ln581

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="693" st_id="34" stage="9" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="694" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:154 %rhs_8 = select i1 %icmp_ln571_2, i60 0, i60 %select_ln603

]]></Node>
<StgValue><ssdm name="rhs_8"/></StgValue>
</operation>

<operation id="695" st_id="35" stage="8" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>

<operation id="696" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="177" op_0_bw="177" op_1_bw="60" op_2_bw="117">
<![CDATA[
_ifconv43:272 %rhs_9 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i60.i117, i60 %rhs_8, i117 0

]]></Node>
<StgValue><ssdm name="rhs_9"/></StgValue>
</operation>

<operation id="697" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
_ifconv43:273 %ret_V_9 = add i177 %rhs_9, i177 %r_V

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="698" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="60" op_0_bw="60" op_1_bw="177" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:274 %angle = partselect i60 @_ssdm_op_PartSelect.i60.i177.i32.i32, i177 %ret_V_9, i32 117, i32 176

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>

<operation id="699" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="177" op_2_bw="32">
<![CDATA[
_ifconv43:275 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i177.i32, i177 %ret_V_9, i32 116

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="700" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="60" op_0_bw="1">
<![CDATA[
_ifconv43:276 %zext_ln415_11 = zext i1 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="701" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:277 %angle_2 = add i60 %angle, i60 %zext_ln415_11

]]></Node>
<StgValue><ssdm name="angle_2"/></StgValue>
</operation>

<operation id="702" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv43:279 %p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %angle_2, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_223"/></StgValue>
</operation>

<operation id="703" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
_ifconv43:397 %store_ln532 = store i60 %rhs_8, i60 %rhs

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="704" st_id="36" stage="7" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>

<operation id="705" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:278 %icmp_ln935_5 = icmp_eq  i60 %angle_2, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_5"/></StgValue>
</operation>

<operation id="706" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:280 %tmp_V_16 = sub i60 0, i60 %angle_2

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="707" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:281 %tmp_V_30 = select i1 %p_Result_223, i60 %tmp_V_16, i60 %angle_2

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="708" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:282 %p_Result_155 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_30, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="709" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv43:283 %p_Result_224 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_155

]]></Node>
<StgValue><ssdm name="p_Result_224"/></StgValue>
</operation>

<operation id="710" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv43:284 %tmp_17 = cttz i64 @llvm.cttz.i64, i64 %p_Result_224, i1 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="711" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:285 %l_6 = trunc i64 %tmp_17

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="712" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:286 %sub_ln944_5 = sub i32 60, i32 %l_6

]]></Node>
<StgValue><ssdm name="sub_ln944_5"/></StgValue>
</operation>

<operation id="713" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:287 %lsb_index_6 = add i32 %sub_ln944_5, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_6"/></StgValue>
</operation>

<operation id="714" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:288 %tmp_105 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="715" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv43:289 %icmp_ln946_3 = icmp_sgt  i31 %tmp_105, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_3"/></StgValue>
</operation>

<operation id="716" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="6" op_0_bw="32">
<![CDATA[
_ifconv43:290 %trunc_ln947_3 = trunc i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="trunc_ln947_3"/></StgValue>
</operation>

<operation id="717" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv43:291 %sub_ln947_3 = sub i6 21, i6 %trunc_ln947_3

]]></Node>
<StgValue><ssdm name="sub_ln947_3"/></StgValue>
</operation>

<operation id="718" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="60" op_0_bw="6">
<![CDATA[
_ifconv43:292 %zext_ln947_3 = zext i6 %sub_ln947_3

]]></Node>
<StgValue><ssdm name="zext_ln947_3"/></StgValue>
</operation>

<operation id="719" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:293 %lshr_ln947_3 = lshr i60 1152921504606846975, i60 %zext_ln947_3

]]></Node>
<StgValue><ssdm name="lshr_ln947_3"/></StgValue>
</operation>

<operation id="720" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:294 %zext_ln949_5 = zext i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="zext_ln949_5"/></StgValue>
</operation>

<operation id="721" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:295 %shl_ln949_5 = shl i60 1, i60 %zext_ln949_5

]]></Node>
<StgValue><ssdm name="shl_ln949_5"/></StgValue>
</operation>

<operation id="722" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:296 %or_ln949_10 = or i60 %lshr_ln947_3, i60 %shl_ln949_5

]]></Node>
<StgValue><ssdm name="or_ln949_10"/></StgValue>
</operation>

<operation id="723" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:297 %and_ln949_7 = and i60 %tmp_V_30, i60 %or_ln949_10

]]></Node>
<StgValue><ssdm name="and_ln949_7"/></StgValue>
</operation>

<operation id="724" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:298 %icmp_ln949_3 = icmp_ne  i60 %and_ln949_7, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_3"/></StgValue>
</operation>

<operation id="725" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:299 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="726" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:300 %xor_ln949_3 = xor i1 %tmp_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_3"/></StgValue>
</operation>

<operation id="727" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv43:301 %p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_30, i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="p_Result_225"/></StgValue>
</operation>

<operation id="728" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:302 %icmp_ln954_5 = icmp_sgt  i32 %lsb_index_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_5"/></StgValue>
</operation>

<operation id="729" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:303 %and_ln949_8 = and i1 %p_Result_225, i1 %xor_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949_8"/></StgValue>
</operation>

<operation id="730" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:307 %select_ln946_3 = select i1 %icmp_ln946_3, i1 %icmp_ln949_3, i1 %p_Result_225

]]></Node>
<StgValue><ssdm name="select_ln946_3"/></StgValue>
</operation>

<operation id="731" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:311 %select_ln954_7 = select i1 %icmp_ln954_5, i1 %select_ln946_3, i1 %and_ln949_8

]]></Node>
<StgValue><ssdm name="select_ln954_7"/></StgValue>
</operation>

<operation id="732" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="64">
<![CDATA[
_ifconv43:320 %trunc_ln943_3 = trunc i64 %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln943_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="733" st_id="37" stage="6" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>

<operation id="734" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_5" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:304 %sub_ln955_5 = sub i32 25, i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="sub_ln955_5"/></StgValue>
</operation>

<operation id="735" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_5" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:305 %zext_ln955_5 = zext i32 %sub_ln955_5

]]></Node>
<StgValue><ssdm name="zext_ln955_5"/></StgValue>
</operation>

<operation id="736" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_5" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:306 %shl_ln955_5 = shl i60 %tmp_V_30, i60 %zext_ln955_5

]]></Node>
<StgValue><ssdm name="shl_ln955_5"/></StgValue>
</operation>

<operation id="737" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_5" val="1"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:308 %add_ln954_5 = add i32 %sub_ln944_5, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_5"/></StgValue>
</operation>

<operation id="738" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_5" val="1"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="60" op_0_bw="32">
<![CDATA[
_ifconv43:309 %zext_ln954_5 = zext i32 %add_ln954_5

]]></Node>
<StgValue><ssdm name="zext_ln954_5"/></StgValue>
</operation>

<operation id="739" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_5" val="1"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:310 %lshr_ln954_5 = lshr i60 %tmp_V_30, i60 %zext_ln954_5

]]></Node>
<StgValue><ssdm name="lshr_ln954_5"/></StgValue>
</operation>

<operation id="740" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:312 %m_40 = select i1 %icmp_ln954_5, i60 %lshr_ln954_5, i60 %shl_ln955_5

]]></Node>
<StgValue><ssdm name="m_40"/></StgValue>
</operation>

<operation id="741" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="61" op_0_bw="60">
<![CDATA[
_ifconv43:313 %zext_ln951_9 = zext i60 %m_40

]]></Node>
<StgValue><ssdm name="zext_ln951_9"/></StgValue>
</operation>

<operation id="742" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="61" op_0_bw="1">
<![CDATA[
_ifconv43:314 %zext_ln961_5 = zext i1 %select_ln954_7

]]></Node>
<StgValue><ssdm name="zext_ln961_5"/></StgValue>
</operation>

<operation id="743" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv43:315 %m_41 = add i61 %zext_ln951_9, i61 %zext_ln961_5

]]></Node>
<StgValue><ssdm name="m_41"/></StgValue>
</operation>

<operation id="744" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:316 %m_8 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_41, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="745" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="60">
<![CDATA[
_ifconv43:317 %zext_ln951_10 = zext i60 %m_8

]]></Node>
<StgValue><ssdm name="zext_ln951_10"/></StgValue>
</operation>

<operation id="746" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv43:318 %p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_41, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_158"/></StgValue>
</operation>

<operation id="747" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv43:319 %select_ln943_3 = select i1 %p_Result_158, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_3"/></StgValue>
</operation>

<operation id="748" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:321 %sub_ln964_5 = sub i8 21, i8 %trunc_ln943_3

]]></Node>
<StgValue><ssdm name="sub_ln964_5"/></StgValue>
</operation>

<operation id="749" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv43:322 %add_ln964_5 = add i8 %sub_ln964_5, i8 %select_ln943_3

]]></Node>
<StgValue><ssdm name="add_ln964_5"/></StgValue>
</operation>

<operation id="750" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv43:323 %tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_223, i8 %add_ln964_5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="751" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv43:324 %p_Result_226 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_10, i9 %tmp_18, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_226"/></StgValue>
</operation>

<operation id="752" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="64">
<![CDATA[
_ifconv43:325 %LD_11 = trunc i64 %p_Result_226

]]></Node>
<StgValue><ssdm name="LD_11"/></StgValue>
</operation>

<operation id="753" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32">
<![CDATA[
_ifconv43:326 %bitcast_ln744_5 = bitcast i32 %LD_11

]]></Node>
<StgValue><ssdm name="bitcast_ln744_5"/></StgValue>
</operation>

<operation id="754" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:327 %select_ln935_5 = select i1 %icmp_ln935_5, i32 0, i32 %bitcast_ln744_5

]]></Node>
<StgValue><ssdm name="select_ln935_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="755" st_id="38" stage="5" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="756" st_id="39" stage="4" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="757" st_id="40" stage="3" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="758" st_id="41" stage="2" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ifconv43:328 %v_assign_s = call i32 @sin_or_cos<float>, i32 %select_ln935_5, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="760" st_id="42" stage="1" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv43:218 %v_assign_9 = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935_4

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>

<operation id="761" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ifconv43:328 %v_assign_s = call i32 @sin_or_cos<float>, i32 %select_ln935_5, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="762" st_id="43" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
_ifconv43:219 %d_7 = fpext i32 %v_assign_9

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="763" st_id="43" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="32">
<![CDATA[
_ifconv43:329 %d_8 = fpext i32 %v_assign_s

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="764" st_id="44" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="32">
<![CDATA[
_ifconv43:219 %d_7 = fpext i32 %v_assign_9

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="765" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64">
<![CDATA[
_ifconv43:220 %ireg_8 = bitcast i64 %d_7

]]></Node>
<StgValue><ssdm name="ireg_8"/></StgValue>
</operation>

<operation id="766" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="63" op_0_bw="64">
<![CDATA[
_ifconv43:221 %trunc_ln555_2 = trunc i64 %ireg_8

]]></Node>
<StgValue><ssdm name="trunc_ln555_2"/></StgValue>
</operation>

<operation id="767" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv43:222 %p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_221"/></StgValue>
</operation>

<operation id="768" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:223 %exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_4"/></StgValue>
</operation>

<operation id="769" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="11">
<![CDATA[
_ifconv43:224 %zext_ln455_4 = zext i11 %exp_tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln455_4"/></StgValue>
</operation>

<operation id="770" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="52" op_0_bw="64">
<![CDATA[
_ifconv43:225 %trunc_ln565_2 = trunc i64 %ireg_8

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="771" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv43:230 %icmp_ln571_4 = icmp_eq  i63 %trunc_ln555_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="772" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:231 %F2_3 = sub i12 1075, i12 %zext_ln455_4

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="773" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="12">
<![CDATA[
_ifconv43:232 %trunc_ln575_2 = trunc i12 %F2_3

]]></Node>
<StgValue><ssdm name="trunc_ln575_2"/></StgValue>
</operation>

<operation id="774" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:233 %icmp_ln581_4 = icmp_sgt  i12 %F2_3, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln581_4"/></StgValue>
</operation>

<operation id="775" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:234 %add_ln581_4 = add i12 %F2_3, i12 4057

]]></Node>
<StgValue><ssdm name="add_ln581_4"/></StgValue>
</operation>

<operation id="776" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:235 %sub_ln581_4 = sub i12 39, i12 %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_4"/></StgValue>
</operation>

<operation id="777" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv43:236 %sh_amt_3 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="778" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:237 %icmp_ln582_4 = icmp_eq  i12 %F2_3, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln582_4"/></StgValue>
</operation>

<operation id="779" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:239 %icmp_ln585_4 = icmp_ult  i12 %sh_amt_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_4"/></StgValue>
</operation>

<operation id="780" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:240 %icmp_ln603_4 = icmp_ult  i12 %sh_amt_3, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln603_4"/></StgValue>
</operation>

<operation id="781" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="12">
<![CDATA[
_ifconv43:241 %trunc_ln586_2 = trunc i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="782" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:251 %icmp_ln591_4 = icmp_sgt  i12 %add_ln581_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_4"/></StgValue>
</operation>

<operation id="783" st_id="44" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="32">
<![CDATA[
_ifconv43:329 %d_8 = fpext i32 %v_assign_s

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="784" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64">
<![CDATA[
_ifconv43:330 %ireg_9 = bitcast i64 %d_8

]]></Node>
<StgValue><ssdm name="ireg_9"/></StgValue>
</operation>

<operation id="785" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="63" op_0_bw="64">
<![CDATA[
_ifconv43:331 %trunc_ln555_3 = trunc i64 %ireg_9

]]></Node>
<StgValue><ssdm name="trunc_ln555_3"/></StgValue>
</operation>

<operation id="786" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv43:332 %p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_227"/></StgValue>
</operation>

<operation id="787" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:333 %exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_6"/></StgValue>
</operation>

<operation id="788" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="52" op_0_bw="64">
<![CDATA[
_ifconv43:335 %trunc_ln565_3 = trunc i64 %ireg_9

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="789" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv43:340 %icmp_ln571_6 = icmp_eq  i63 %trunc_ln555_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="790" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv43:226 %p_Result_222 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2

]]></Node>
<StgValue><ssdm name="p_Result_222"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="54" op_0_bw="53">
<![CDATA[
_ifconv43:227 %zext_ln569_4 = zext i53 %p_Result_222

]]></Node>
<StgValue><ssdm name="zext_ln569_4"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_221" val="1"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv43:228 %man_V_12 = sub i54 0, i54 %zext_ln569_4

]]></Node>
<StgValue><ssdm name="man_V_12"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:229 %man_V_28 = select i1 %p_Result_221, i54 %man_V_12, i54 %zext_ln569_4

]]></Node>
<StgValue><ssdm name="man_V_28"/></StgValue>
</operation>

<operation id="794" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="60" op_0_bw="54">
<![CDATA[
_ifconv43:238 %sext_ln583_5 = sext i54 %man_V_28

]]></Node>
<StgValue><ssdm name="sext_ln583_5"/></StgValue>
</operation>

<operation id="795" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_4" val="1"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="54" op_0_bw="6">
<![CDATA[
_ifconv43:242 %zext_ln586_4 = zext i6 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="796" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_4" val="1"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv43:243 %ashr_ln586_4 = ashr i54 %man_V_28, i54 %zext_ln586_4

]]></Node>
<StgValue><ssdm name="ashr_ln586_4"/></StgValue>
</operation>

<operation id="797" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_4" val="0"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32">
<![CDATA[
_ifconv43:244 %bitcast_ln702_6 = bitcast i32 %v_assign_9

]]></Node>
<StgValue><ssdm name="bitcast_ln702_6"/></StgValue>
</operation>

<operation id="798" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_4" val="0"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:245 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="799" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585_4" val="0"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:246 %trunc_ln588_5_cast = select i1 %tmp_102, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_5_cast"/></StgValue>
</operation>

<operation id="800" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="60" op_0_bw="6">
<![CDATA[
_ifconv43:247 %zext_ln604_4 = zext i6 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="zext_ln604_4"/></StgValue>
</operation>

<operation id="801" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:248 %shl_ln604_3 = shl i60 %sext_ln583_5, i60 %zext_ln604_4

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="802" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:249 %select_ln585_1 = select i1 %icmp_ln585_4, i54 %ashr_ln586_4, i54 %trunc_ln588_5_cast

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="803" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="55" op_0_bw="54">
<![CDATA[
_ifconv43:250 %sext_ln591_3 = sext i54 %select_ln585_1

]]></Node>
<StgValue><ssdm name="sext_ln591_3"/></StgValue>
</operation>

<operation id="804" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_4" val="0"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv43:252 %add_ln591_4 = add i11 %trunc_ln575_2, i11 2008

]]></Node>
<StgValue><ssdm name="add_ln591_4"/></StgValue>
</operation>

<operation id="805" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_4" val="0"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="11">
<![CDATA[
_ifconv43:253 %zext_ln591_4 = zext i11 %add_ln591_4

]]></Node>
<StgValue><ssdm name="zext_ln591_4"/></StgValue>
</operation>

<operation id="806" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_4" val="0"/>
<literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv43:254 %p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_28, i32 %zext_ln591_4

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="807" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:255 %qb_3 = select i1 %icmp_ln591_4, i1 %p_Result_221, i1 %p_Result_153

]]></Node>
<StgValue><ssdm name="qb_3"/></StgValue>
</operation>

<operation id="808" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="55" op_0_bw="1">
<![CDATA[
_ifconv43:256 %zext_ln415_8 = zext i1 %qb_3

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="809" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv43:257 %add_ln415_8 = add i55 %sext_ln591_3, i55 %zext_ln415_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="810" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:258 %xor_ln571_2 = xor i1 %icmp_ln571_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="811" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:259 %and_ln582_2 = and i1 %icmp_ln582_4, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="812" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:260 %select_ln582_1 = select i1 %and_ln582_2, i54 %man_V_28, i54 0

]]></Node>
<StgValue><ssdm name="select_ln582_1"/></StgValue>
</operation>

<operation id="813" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="55" op_0_bw="54">
<![CDATA[
_ifconv43:261 %sext_ln582_1 = sext i54 %select_ln582_1

]]></Node>
<StgValue><ssdm name="sext_ln582_1"/></StgValue>
</operation>

<operation id="814" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:262 %or_ln582_2 = or i1 %icmp_ln571_4, i1 %icmp_ln582_4

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="815" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:263 %xor_ln582_2 = xor i1 %or_ln582_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="816" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:264 %and_ln581_2 = and i1 %icmp_ln581_4, i1 %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="817" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ifconv43:265 %select_ln581_2 = select i1 %and_ln581_2, i55 %add_ln415_8, i55 %sext_ln582_1

]]></Node>
<StgValue><ssdm name="select_ln581_2"/></StgValue>
</operation>

<operation id="818" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="60" op_0_bw="55">
<![CDATA[
_ifconv43:266 %sext_ln581_1 = sext i55 %select_ln581_2

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="819" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:267 %or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_4

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="820" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:268 %xor_ln581_2 = xor i1 %or_ln581_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="821" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:269 %and_ln603_2 = and i1 %icmp_ln603_4, i1 %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="822" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:270 %select_ln603_1 = select i1 %and_ln603_2, i60 %shl_ln604_3, i60 %sext_ln581_1

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="823" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="11">
<![CDATA[
_ifconv43:334 %zext_ln455_6 = zext i11 %exp_tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln455_6"/></StgValue>
</operation>

<operation id="824" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv43:336 %p_Result_228 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3

]]></Node>
<StgValue><ssdm name="p_Result_228"/></StgValue>
</operation>

<operation id="825" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="54" op_0_bw="53">
<![CDATA[
_ifconv43:337 %zext_ln569_6 = zext i53 %p_Result_228

]]></Node>
<StgValue><ssdm name="zext_ln569_6"/></StgValue>
</operation>

<operation id="826" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv43:338 %man_V_15 = sub i54 0, i54 %zext_ln569_6

]]></Node>
<StgValue><ssdm name="man_V_15"/></StgValue>
</operation>

<operation id="827" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:339 %man_V_29 = select i1 %p_Result_227, i54 %man_V_15, i54 %zext_ln569_6

]]></Node>
<StgValue><ssdm name="man_V_29"/></StgValue>
</operation>

<operation id="828" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:341 %F2_4 = sub i12 1075, i12 %zext_ln455_6

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="829" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="11" op_0_bw="12">
<![CDATA[
_ifconv43:342 %trunc_ln575_3 = trunc i12 %F2_4

]]></Node>
<StgValue><ssdm name="trunc_ln575_3"/></StgValue>
</operation>

<operation id="830" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:343 %icmp_ln581_6 = icmp_sgt  i12 %F2_4, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln581_6"/></StgValue>
</operation>

<operation id="831" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:344 %add_ln581_6 = add i12 %F2_4, i12 4057

]]></Node>
<StgValue><ssdm name="add_ln581_6"/></StgValue>
</operation>

<operation id="832" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:345 %sub_ln581_6 = sub i12 39, i12 %F2_4

]]></Node>
<StgValue><ssdm name="sub_ln581_6"/></StgValue>
</operation>

<operation id="833" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv43:346 %sh_amt_4 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="834" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:347 %icmp_ln582_6 = icmp_eq  i12 %F2_4, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln582_6"/></StgValue>
</operation>

<operation id="835" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="60" op_0_bw="54">
<![CDATA[
_ifconv43:348 %sext_ln583_6 = sext i54 %man_V_29

]]></Node>
<StgValue><ssdm name="sext_ln583_6"/></StgValue>
</operation>

<operation id="836" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="55" op_0_bw="54">
<![CDATA[
_ifconv43:349 %sext_ln585 = sext i54 %man_V_29

]]></Node>
<StgValue><ssdm name="sext_ln585"/></StgValue>
</operation>

<operation id="837" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:350 %icmp_ln585_6 = icmp_ult  i12 %sh_amt_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_6"/></StgValue>
</operation>

<operation id="838" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:351 %icmp_ln603_6 = icmp_ult  i12 %sh_amt_4, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln603_6"/></StgValue>
</operation>

<operation id="839" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="12">
<![CDATA[
_ifconv43:352 %trunc_ln586_3 = trunc i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="840" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="54" op_0_bw="6">
<![CDATA[
_ifconv43:353 %zext_ln586_6 = zext i6 %trunc_ln586_3

]]></Node>
<StgValue><ssdm name="zext_ln586_6"/></StgValue>
</operation>

<operation id="841" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv43:354 %ashr_ln586_6 = ashr i54 %man_V_29, i54 %zext_ln586_6

]]></Node>
<StgValue><ssdm name="ashr_ln586_6"/></StgValue>
</operation>

<operation id="842" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32">
<![CDATA[
_ifconv43:355 %bitcast_ln702_8 = bitcast i32 %v_assign_s

]]></Node>
<StgValue><ssdm name="bitcast_ln702_8"/></StgValue>
</operation>

<operation id="843" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv43:356 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="844" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:357 %trunc_ln588_6_cast = select i1 %tmp_109, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_6_cast"/></StgValue>
</operation>

<operation id="845" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="60" op_0_bw="6">
<![CDATA[
_ifconv43:358 %zext_ln604_6 = zext i6 %trunc_ln586_3

]]></Node>
<StgValue><ssdm name="zext_ln604_6"/></StgValue>
</operation>

<operation id="846" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:359 %shl_ln604_5 = shl i60 %sext_ln583_6, i60 %zext_ln604_6

]]></Node>
<StgValue><ssdm name="shl_ln604_5"/></StgValue>
</operation>

<operation id="847" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv43:360 %select_ln585_2 = select i1 %icmp_ln585_6, i54 %ashr_ln586_6, i54 %trunc_ln588_6_cast

]]></Node>
<StgValue><ssdm name="select_ln585_2"/></StgValue>
</operation>

<operation id="848" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="55" op_0_bw="54">
<![CDATA[
_ifconv43:361 %sext_ln591_5 = sext i54 %select_ln585_2

]]></Node>
<StgValue><ssdm name="sext_ln591_5"/></StgValue>
</operation>

<operation id="849" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv43:362 %icmp_ln591_6 = icmp_sgt  i12 %add_ln581_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_6"/></StgValue>
</operation>

<operation id="850" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv43:363 %add_ln591_6 = add i11 %trunc_ln575_3, i11 2008

]]></Node>
<StgValue><ssdm name="add_ln591_6"/></StgValue>
</operation>

<operation id="851" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="11">
<![CDATA[
_ifconv43:364 %zext_ln591_6 = zext i11 %add_ln591_6

]]></Node>
<StgValue><ssdm name="zext_ln591_6"/></StgValue>
</operation>

<operation id="852" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv43:365 %p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_29, i32 %zext_ln591_6

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="853" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv43:366 %qb_4 = select i1 %icmp_ln591_6, i1 %p_Result_227, i1 %p_Result_162

]]></Node>
<StgValue><ssdm name="qb_4"/></StgValue>
</operation>

<operation id="854" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="55" op_0_bw="1">
<![CDATA[
_ifconv43:367 %zext_ln415_13 = zext i1 %qb_4

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="855" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv43:368 %add_ln415_11 = add i55 %sext_ln591_5, i55 %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="856" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:369 %xor_ln571_3 = xor i1 %icmp_ln571_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="857" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:370 %and_ln582_3 = and i1 %icmp_ln582_6, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="858" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:371 %or_ln582_3 = or i1 %icmp_ln571_6, i1 %icmp_ln582_6

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="859" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:372 %xor_ln582_3 = xor i1 %or_ln582_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="860" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:373 %and_ln581_3 = and i1 %icmp_ln581_6, i1 %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="861" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:374 %or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_6

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="862" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:375 %xor_ln581_3 = xor i1 %or_ln581_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="863" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:376 %and_ln603_3 = and i1 %icmp_ln603_6, i1 %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="864" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:377 %select_ln571 = select i1 %icmp_ln571_6, i60 0, i60 %shl_ln604_5

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="865" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:378 %or_ln571 = or i1 %icmp_ln571_6, i1 %and_ln603_3

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="866" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ifconv43:379 %select_ln571_10 = select i1 %and_ln581_3, i55 %add_ln415_11, i55 %sext_ln585

]]></Node>
<StgValue><ssdm name="select_ln571_10"/></StgValue>
</operation>

<operation id="867" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="60" op_0_bw="55">
<![CDATA[
_ifconv43:380 %sext_ln571 = sext i55 %select_ln571_10

]]></Node>
<StgValue><ssdm name="sext_ln571"/></StgValue>
</operation>

<operation id="868" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:381 %or_ln571_6 = or i1 %and_ln581_3, i1 %and_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln571_6"/></StgValue>
</operation>

<operation id="869" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:382 %select_ln571_11 = select i1 %or_ln571, i60 %select_ln571, i60 %sext_ln571

]]></Node>
<StgValue><ssdm name="select_ln571_11"/></StgValue>
</operation>

<operation id="870" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv43:383 %or_ln571_7 = or i1 %or_ln571, i1 %or_ln571_6

]]></Node>
<StgValue><ssdm name="or_ln571_7"/></StgValue>
</operation>

<operation id="871" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:384 %select_ln571_12 = select i1 %or_ln571_7, i60 %select_ln571_11, i60 0

]]></Node>
<StgValue><ssdm name="select_ln571_12"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="872" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:271 %amplitude_V_1 = select i1 %icmp_ln571_4, i60 0, i60 %select_ln603_1

]]></Node>
<StgValue><ssdm name="amplitude_V_1"/></StgValue>
</operation>

<operation id="873" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="99" op_0_bw="60">
<![CDATA[
_ifconv43:385 %sext_ln1115 = sext i60 %amplitude_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="874" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="99" op_0_bw="60">
<![CDATA[
_ifconv43:386 %sext_ln1118_3 = sext i60 %select_ln571_12

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="875" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ifconv43:387 %r_V_44 = mul i99 %sext_ln1118_3, i99 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="876" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ifconv43:388 %lhs_9 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %offset_V, i39 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="877" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ifconv43:389 %ret_V_10 = add i99 %r_V_44, i99 %lhs_9

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="878" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv43:390 %sine_val = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_10, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="sine_val"/></StgValue>
</operation>

<operation id="879" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ifconv43:391 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_44, i32 38

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="880" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="60" op_0_bw="1">
<![CDATA[
_ifconv43:392 %zext_ln415_14 = zext i1 %tmp_110

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="881" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:393 %sine_val_1 = add i60 %sine_val, i60 %zext_ln415_14

]]></Node>
<StgValue><ssdm name="sine_val_1"/></StgValue>
</operation>

<operation id="882" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:394 %icmp_ln1495 = icmp_slt  i60 %sine_val_1, i60 %offset_V

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="883" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv43:395 %sub_ln703 = sub i60 0, i60 %amplitude_V_1

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="884" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv43:396 %select_ln532 = select i1 %icmp_ln1495, i60 %sub_ln703, i60 %amplitude_V_1

]]></Node>
<StgValue><ssdm name="select_ln532"/></StgValue>
</operation>

<operation id="885" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
_ifconv43:398 %br_ln532 = br void %_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>

<operation id="886" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:1 %icmp_ln935_6 = icmp_eq  i60 %offset_V, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_6"/></StgValue>
</operation>

<operation id="887" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:2 %p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %offset_V, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_229"/></StgValue>
</operation>

<operation id="888" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:3 %tmp_V_18 = sub i60 0, i60 %offset_V

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="889" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:4 %tmp_V_31 = select i1 %p_Result_229, i60 %tmp_V_18, i60 %offset_V

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="890" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:5 %p_Result_164 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_31, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="891" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:6 %p_Result_230 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_164

]]></Node>
<StgValue><ssdm name="p_Result_230"/></StgValue>
</operation>

<operation id="892" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:7 %tmp_19 = cttz i64 @llvm.cttz.i64, i64 %p_Result_230, i1 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="893" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:8 %l_7 = trunc i64 %tmp_19

]]></Node>
<StgValue><ssdm name="l_7"/></StgValue>
</operation>

<operation id="894" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:9 %sub_ln944_6 = sub i32 60, i32 %l_7

]]></Node>
<StgValue><ssdm name="sub_ln944_6"/></StgValue>
</operation>

<operation id="895" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:10 %lsb_index_7 = add i32 %sub_ln944_6, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_7"/></StgValue>
</operation>

<operation id="896" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:11 %tmp_112 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="897" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:12 %icmp_ln946_4 = icmp_sgt  i31 %tmp_112, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_4"/></StgValue>
</operation>

<operation id="898" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="6" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:13 %trunc_ln947_4 = trunc i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="trunc_ln947_4"/></StgValue>
</operation>

<operation id="899" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:14 %sub_ln947_4 = sub i6 21, i6 %trunc_ln947_4

]]></Node>
<StgValue><ssdm name="sub_ln947_4"/></StgValue>
</operation>

<operation id="900" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="60" op_0_bw="6">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:15 %zext_ln947_4 = zext i6 %sub_ln947_4

]]></Node>
<StgValue><ssdm name="zext_ln947_4"/></StgValue>
</operation>

<operation id="901" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:16 %lshr_ln947_4 = lshr i60 1152921504606846975, i60 %zext_ln947_4

]]></Node>
<StgValue><ssdm name="lshr_ln947_4"/></StgValue>
</operation>

<operation id="902" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="60" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:17 %zext_ln949_6 = zext i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="zext_ln949_6"/></StgValue>
</operation>

<operation id="903" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:18 %shl_ln949_6 = shl i60 1, i60 %zext_ln949_6

]]></Node>
<StgValue><ssdm name="shl_ln949_6"/></StgValue>
</operation>

<operation id="904" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:19 %or_ln949_11 = or i60 %lshr_ln947_4, i60 %shl_ln949_6

]]></Node>
<StgValue><ssdm name="or_ln949_11"/></StgValue>
</operation>

<operation id="905" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:20 %and_ln949_9 = and i60 %tmp_V_31, i60 %or_ln949_11

]]></Node>
<StgValue><ssdm name="and_ln949_9"/></StgValue>
</operation>

<operation id="906" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:21 %icmp_ln949_4 = icmp_ne  i60 %and_ln949_9, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_4"/></StgValue>
</operation>

<operation id="907" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:22 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="908" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:23 %xor_ln949_4 = xor i1 %tmp_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_4"/></StgValue>
</operation>

<operation id="909" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:24 %p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_31, i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="p_Result_231"/></StgValue>
</operation>

<operation id="910" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:25 %icmp_ln954_6 = icmp_sgt  i32 %lsb_index_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_6"/></StgValue>
</operation>

<operation id="911" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:26 %and_ln949_10 = and i1 %p_Result_231, i1 %xor_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_10"/></StgValue>
</operation>

<operation id="912" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:30 %select_ln946_4 = select i1 %icmp_ln946_4, i1 %icmp_ln949_4, i1 %p_Result_231

]]></Node>
<StgValue><ssdm name="select_ln946_4"/></StgValue>
</operation>

<operation id="913" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:34 %select_ln954_9 = select i1 %icmp_ln954_6, i1 %select_ln946_4, i1 %and_ln949_10

]]></Node>
<StgValue><ssdm name="select_ln954_9"/></StgValue>
</operation>

<operation id="914" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:43 %trunc_ln943_4 = trunc i64 %tmp_19

]]></Node>
<StgValue><ssdm name="trunc_ln943_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="915" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:0 %amplitude_V_2 = phi i60 %select_ln532, void %_ifconv43, i60 %amplitude_V, void

]]></Node>
<StgValue><ssdm name="amplitude_V_2"/></StgValue>
</operation>

<operation id="916" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_6" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:27 %sub_ln955_6 = sub i32 25, i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="sub_ln955_6"/></StgValue>
</operation>

<operation id="917" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_6" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="60" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:28 %zext_ln955_6 = zext i32 %sub_ln955_6

]]></Node>
<StgValue><ssdm name="zext_ln955_6"/></StgValue>
</operation>

<operation id="918" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_6" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:29 %shl_ln955_6 = shl i60 %tmp_V_31, i60 %zext_ln955_6

]]></Node>
<StgValue><ssdm name="shl_ln955_6"/></StgValue>
</operation>

<operation id="919" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_6" val="1"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:31 %add_ln954_6 = add i32 %sub_ln944_6, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_6"/></StgValue>
</operation>

<operation id="920" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_6" val="1"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="60" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:32 %zext_ln954_6 = zext i32 %add_ln954_6

]]></Node>
<StgValue><ssdm name="zext_ln954_6"/></StgValue>
</operation>

<operation id="921" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_6" val="1"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:33 %lshr_ln954_6 = lshr i60 %tmp_V_31, i60 %zext_ln954_6

]]></Node>
<StgValue><ssdm name="lshr_ln954_6"/></StgValue>
</operation>

<operation id="922" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:35 %m_43 = select i1 %icmp_ln954_6, i60 %lshr_ln954_6, i60 %shl_ln955_6

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="923" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="61" op_0_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:36 %zext_ln951_11 = zext i60 %m_43

]]></Node>
<StgValue><ssdm name="zext_ln951_11"/></StgValue>
</operation>

<operation id="924" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="61" op_0_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:37 %zext_ln961_6 = zext i1 %select_ln954_9

]]></Node>
<StgValue><ssdm name="zext_ln961_6"/></StgValue>
</operation>

<operation id="925" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:38 %m_44 = add i61 %zext_ln951_11, i61 %zext_ln961_6

]]></Node>
<StgValue><ssdm name="m_44"/></StgValue>
</operation>

<operation id="926" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:39 %m_9 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_44, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="927" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:40 %zext_ln951_12 = zext i60 %m_9

]]></Node>
<StgValue><ssdm name="zext_ln951_12"/></StgValue>
</operation>

<operation id="928" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:41 %p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_44, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="929" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:42 %select_ln943_4 = select i1 %p_Result_167, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_4"/></StgValue>
</operation>

<operation id="930" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:44 %sub_ln964_6 = sub i8 21, i8 %trunc_ln943_4

]]></Node>
<StgValue><ssdm name="sub_ln964_6"/></StgValue>
</operation>

<operation id="931" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:45 %add_ln964_6 = add i8 %sub_ln964_6, i8 %select_ln943_4

]]></Node>
<StgValue><ssdm name="add_ln964_6"/></StgValue>
</operation>

<operation id="932" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:46 %tmp_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_229, i8 %add_ln964_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="933" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:47 %p_Result_232 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_12, i9 %tmp_20, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_232"/></StgValue>
</operation>

<operation id="934" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:48 %LD_13 = trunc i64 %p_Result_232

]]></Node>
<StgValue><ssdm name="LD_13"/></StgValue>
</operation>

<operation id="935" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:49 %bitcast_ln744_6 = bitcast i32 %LD_13

]]></Node>
<StgValue><ssdm name="bitcast_ln744_6"/></StgValue>
</operation>

<operation id="936" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:50 %select_ln935 = select i1 %icmp_ln935_6, i32 0, i32 %bitcast_ln744_6

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="937" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:51 %this_offsets_addr = getelementptr i32 %this_offsets_s, i64 0, i64 %idxprom16

]]></Node>
<StgValue><ssdm name="this_offsets_addr"/></StgValue>
</operation>

<operation id="938" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:52 %store_ln453 = store i32 %select_ln935, i4 %this_offsets_addr

]]></Node>
<StgValue><ssdm name="store_ln453"/></StgValue>
</operation>

<operation id="939" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:53 %icmp_ln935_7 = icmp_eq  i60 %amplitude_V_2, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_7"/></StgValue>
</operation>

<operation id="940" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:54 %p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %amplitude_V_2, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_233"/></StgValue>
</operation>

<operation id="941" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:55 %tmp_V_20 = sub i60 0, i60 %amplitude_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="942" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:56 %tmp_V_32 = select i1 %p_Result_233, i60 %tmp_V_20, i60 %amplitude_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="943" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:57 %p_Result_170 = partselect i60 @llvm.part.select.i60, i60 %tmp_V_32, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_170"/></StgValue>
</operation>

<operation id="944" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:58 %p_Result_234 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_170

]]></Node>
<StgValue><ssdm name="p_Result_234"/></StgValue>
</operation>

<operation id="945" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:59 %tmp_22 = cttz i64 @llvm.cttz.i64, i64 %p_Result_234, i1 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="946" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:60 %l_8 = trunc i64 %tmp_22

]]></Node>
<StgValue><ssdm name="l_8"/></StgValue>
</operation>

<operation id="947" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:61 %sub_ln944_7 = sub i32 60, i32 %l_8

]]></Node>
<StgValue><ssdm name="sub_ln944_7"/></StgValue>
</operation>

<operation id="948" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:62 %lsb_index_8 = add i32 %sub_ln944_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_8"/></StgValue>
</operation>

<operation id="949" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:63 %tmp_116 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="950" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:64 %icmp_ln946_5 = icmp_sgt  i31 %tmp_116, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_5"/></StgValue>
</operation>

<operation id="951" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="6" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:65 %trunc_ln947_5 = trunc i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="trunc_ln947_5"/></StgValue>
</operation>

<operation id="952" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:66 %sub_ln947_5 = sub i6 21, i6 %trunc_ln947_5

]]></Node>
<StgValue><ssdm name="sub_ln947_5"/></StgValue>
</operation>

<operation id="953" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="60" op_0_bw="6">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:67 %zext_ln947_5 = zext i6 %sub_ln947_5

]]></Node>
<StgValue><ssdm name="zext_ln947_5"/></StgValue>
</operation>

<operation id="954" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:68 %lshr_ln947_5 = lshr i60 1152921504606846975, i60 %zext_ln947_5

]]></Node>
<StgValue><ssdm name="lshr_ln947_5"/></StgValue>
</operation>

<operation id="955" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="60" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:69 %zext_ln949_7 = zext i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="zext_ln949_7"/></StgValue>
</operation>

<operation id="956" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:70 %shl_ln949_7 = shl i60 1, i60 %zext_ln949_7

]]></Node>
<StgValue><ssdm name="shl_ln949_7"/></StgValue>
</operation>

<operation id="957" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:71 %or_ln949_12 = or i60 %lshr_ln947_5, i60 %shl_ln949_7

]]></Node>
<StgValue><ssdm name="or_ln949_12"/></StgValue>
</operation>

<operation id="958" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:72 %and_ln949_11 = and i60 %tmp_V_32, i60 %or_ln949_12

]]></Node>
<StgValue><ssdm name="and_ln949_11"/></StgValue>
</operation>

<operation id="959" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:73 %icmp_ln949_5 = icmp_ne  i60 %and_ln949_11, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_5"/></StgValue>
</operation>

<operation id="960" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:74 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="961" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:75 %xor_ln949_5 = xor i1 %tmp_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_5"/></StgValue>
</operation>

<operation id="962" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:76 %p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_32, i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="p_Result_235"/></StgValue>
</operation>

<operation id="963" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:77 %icmp_ln954_7 = icmp_sgt  i32 %lsb_index_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_7"/></StgValue>
</operation>

<operation id="964" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:78 %and_ln949_12 = and i1 %p_Result_235, i1 %xor_ln949_5

]]></Node>
<StgValue><ssdm name="and_ln949_12"/></StgValue>
</operation>

<operation id="965" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:82 %select_ln946_5 = select i1 %icmp_ln946_5, i1 %icmp_ln949_5, i1 %p_Result_235

]]></Node>
<StgValue><ssdm name="select_ln946_5"/></StgValue>
</operation>

<operation id="966" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:86 %select_ln954_11 = select i1 %icmp_ln954_7, i1 %select_ln946_5, i1 %and_ln949_12

]]></Node>
<StgValue><ssdm name="select_ln954_11"/></StgValue>
</operation>

<operation id="967" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:95 %trunc_ln943_5 = trunc i64 %tmp_22

]]></Node>
<StgValue><ssdm name="trunc_ln943_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="968" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="0"/>
<literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:79 %sub_ln955_7 = sub i32 25, i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="sub_ln955_7"/></StgValue>
</operation>

<operation id="969" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="0"/>
<literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="60" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:80 %zext_ln955_7 = zext i32 %sub_ln955_7

]]></Node>
<StgValue><ssdm name="zext_ln955_7"/></StgValue>
</operation>

<operation id="970" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="0"/>
<literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:81 %shl_ln955_7 = shl i60 %tmp_V_32, i60 %zext_ln955_7

]]></Node>
<StgValue><ssdm name="shl_ln955_7"/></StgValue>
</operation>

<operation id="971" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="1"/>
<literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:83 %add_ln954_7 = add i32 %sub_ln944_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_7"/></StgValue>
</operation>

<operation id="972" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="1"/>
<literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="60" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:84 %zext_ln954_7 = zext i32 %add_ln954_7

]]></Node>
<StgValue><ssdm name="zext_ln954_7"/></StgValue>
</operation>

<operation id="973" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_7" val="1"/>
<literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:85 %lshr_ln954_7 = lshr i60 %tmp_V_32, i60 %zext_ln954_7

]]></Node>
<StgValue><ssdm name="lshr_ln954_7"/></StgValue>
</operation>

<operation id="974" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:87 %m_46 = select i1 %icmp_ln954_7, i60 %lshr_ln954_7, i60 %shl_ln955_7

]]></Node>
<StgValue><ssdm name="m_46"/></StgValue>
</operation>

<operation id="975" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="61" op_0_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:88 %zext_ln951_13 = zext i60 %m_46

]]></Node>
<StgValue><ssdm name="zext_ln951_13"/></StgValue>
</operation>

<operation id="976" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="61" op_0_bw="1">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:89 %zext_ln961_7 = zext i1 %select_ln954_11

]]></Node>
<StgValue><ssdm name="zext_ln961_7"/></StgValue>
</operation>

<operation id="977" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:90 %m_47 = add i61 %zext_ln951_13, i61 %zext_ln961_7

]]></Node>
<StgValue><ssdm name="m_47"/></StgValue>
</operation>

<operation id="978" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:91 %m_1 = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_47, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="979" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="60">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:92 %zext_ln951_14 = zext i60 %m_1

]]></Node>
<StgValue><ssdm name="zext_ln951_14"/></StgValue>
</operation>

<operation id="980" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:93 %p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_47, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_173"/></StgValue>
</operation>

<operation id="981" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:94 %select_ln943_5 = select i1 %p_Result_173, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_5"/></StgValue>
</operation>

<operation id="982" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:96 %sub_ln964_7 = sub i8 21, i8 %trunc_ln943_5

]]></Node>
<StgValue><ssdm name="sub_ln964_7"/></StgValue>
</operation>

<operation id="983" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:97 %add_ln964_7 = add i8 %sub_ln964_7, i8 %select_ln943_5

]]></Node>
<StgValue><ssdm name="add_ln964_7"/></StgValue>
</operation>

<operation id="984" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:98 %tmp_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_233, i8 %add_ln964_7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="985" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:99 %p_Result_236 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_14, i9 %tmp_23, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_236"/></StgValue>
</operation>

<operation id="986" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:100 %LD_14 = trunc i64 %p_Result_236

]]></Node>
<StgValue><ssdm name="LD_14"/></StgValue>
</operation>

<operation id="987" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:101 %bitcast_ln744_7 = bitcast i32 %LD_14

]]></Node>
<StgValue><ssdm name="bitcast_ln744_7"/></StgValue>
</operation>

<operation id="988" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:102 %select_ln935_2 = select i1 %icmp_ln935_7, i32 0, i32 %bitcast_ln744_7

]]></Node>
<StgValue><ssdm name="select_ln935_2"/></StgValue>
</operation>

<operation id="989" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:103 %this_amplitudes_addr = getelementptr i32 %this_amplitudes_s, i64 0, i64 %idxprom16

]]></Node>
<StgValue><ssdm name="this_amplitudes_addr"/></StgValue>
</operation>

<operation id="990" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:104 %store_ln454 = store i32 %select_ln935_2, i4 %this_amplitudes_addr

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="991" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
_ZN17SineReconstructor14remapAmplitudeE8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv:105 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
