
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034877                       # Number of seconds simulated
sim_ticks                                 34876621494                       # Number of ticks simulated
final_tick                               562925082165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157961                       # Simulator instruction rate (inst/s)
host_op_rate                                   199225                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2499805                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913588                       # Number of bytes of host memory used
host_seconds                                 13951.74                       # Real time elapsed on the host
sim_insts                                  2203836036                       # Number of instructions simulated
sim_ops                                    2779529380                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       226688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       169472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               399872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       399232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            399232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1771                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1324                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3124                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3119                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3119                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6499712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4859186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11465331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             106432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11446980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11446980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11446980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6499712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4859186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               22912311                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83636983                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31095262                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25347363                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075189                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13077457                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154285                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92236                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31108703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170862522                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31095262                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15505447                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37951796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11033758                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5043713                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15354303                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83037226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45085430     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510010      3.02%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4702111      5.66%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4661095      5.61%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905991      3.50%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2303327      2.77%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1444468      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1362803      1.64%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18061991     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83037226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371788                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.042906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32433012                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4987240                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36459881                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224360                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8932725                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263956                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205011527                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8932725                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34786511                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         969928                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793046                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34285351                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3269657                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197705700                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1359018                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1000134                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277578036                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922397589                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922397589                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105873467                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35157                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9101892                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18288366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9350555                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117329                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3134798                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186357885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148463919                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291686                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     62993737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192695145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83037226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898211                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28245883     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18130208     21.83%     55.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11932977     14.37%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7847457      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8276134      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3993443      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3158387      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       718583      0.87%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734154      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83037226                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924527     72.43%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176742     13.85%     86.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175121     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124179855     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1995256      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359186      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7912716      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148463919                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.775099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276390                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381533140                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249385765                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145060018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149740309                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463873                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7094931                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2096                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2259513                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8932725                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         496045                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88378                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186391702                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       372196                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18288366                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9350555                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297431                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1152892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2450323                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146485082                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13699677                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1978837                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21423067                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773021                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7723390                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.751439                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145101371                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145060018                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92458564                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265341684                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.734400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63262730                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100308                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74104501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.661565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27897113     37.65%     37.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20859655     28.15%     65.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8668870     11.70%     77.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4325458      5.84%     83.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4307438      5.81%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1739787      2.35%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1743187      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936106      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3626887      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74104501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3626887                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256869760                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381722789                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 599757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836370                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836370                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195643                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195643                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658039289                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201488762                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188319593                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83636983                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31673849                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25843592                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2111722                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13447690                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12495451                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3273114                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92948                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32813235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172088355                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31673849                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15768565                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37315495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11025624                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4326166                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15971720                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       808929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83351380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.553245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46035885     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3046972      3.66%     58.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4594687      5.51%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3176880      3.81%     68.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2233678      2.68%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2184889      2.62%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1313555      1.58%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2809672      3.37%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17955162     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83351380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378706                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.057563                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33747077                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4558095                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35629211                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       520783                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8896212                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5335542                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206094664                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8896212                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35624065                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         494392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1350850                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34234686                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2751168                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199970850                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1153253                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       934866                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280402877                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    930865910                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    930865910                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172749633                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107653176                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36112                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17228                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8180790                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18341943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9389794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111285                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2827107                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186421071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148927953                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296241                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62143750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190165822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83351380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786748                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918263                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29443628     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16774903     20.13%     55.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12145708     14.57%     70.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8049165      9.66%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8118036      9.74%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3914154      4.70%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3460248      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       654567      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       790971      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83351380                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         811741     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161517     14.13%     85.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169805     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124569882     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1880675      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17162      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14634284      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7825950      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148927953                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.780647                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1143063                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    382646586                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248599586                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144812512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150071016                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467423                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7116500                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          378                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2251280                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8896212                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         256506                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48860                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186455465                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       640100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18341943                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9389794                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17226                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          378                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1285077                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1150758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2435835                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146194735                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13678722                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2733214                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21312739                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20784170                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7634017                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747968                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144875247                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144812512                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93822195                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266585775                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.731441                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351940                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100442159                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123809630                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62646002                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2128740                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74455168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.662875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.178817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28119134     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21489739     28.86%     66.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8122710     10.91%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4547169      6.11%     83.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3850018      5.17%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1720940      2.31%     91.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1645300      2.21%     93.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1124872      1.51%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3835286      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74455168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100442159                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123809630                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18363953                       # Number of memory references committed
system.switch_cpus1.commit.loads             11225439                       # Number of loads committed
system.switch_cpus1.commit.membars              17162                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17963570                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111460515                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2560782                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3835286                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257075514                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381813270                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 285603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100442159                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123809630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100442159                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.832688                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.832688                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.200930                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.200930                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656590766                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201401127                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189451854                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34324                       # number of misc regfile writes
system.l2.replacements                           3124                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           877298                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134196                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.537438                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         85565.194733                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.996359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    919.126207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.996142                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    670.086497                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             65.137279                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          28691.227128                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          14941.235656                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.652811                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.007012                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005112                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.218897                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.113993                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        37082                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31880                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   68963                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22541                       # number of Writeback hits
system.l2.Writeback_hits::total                 22541                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        37082                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31880                       # number of demand (read+write) hits
system.l2.demand_hits::total                    68963                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        37082                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31880                       # number of overall hits
system.l2.overall_hits::total                   68963                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1771                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1324                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3124                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1771                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1324                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3124                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1771                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1324                       # number of overall misses
system.l2.overall_misses::total                  3124                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       715308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     97688063                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       704280                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     73472365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       172580016                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       715308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     97688063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       704280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     73472365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        172580016                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       715308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     97688063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       704280                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     73472365                       # number of overall miss cycles
system.l2.overall_miss_latency::total       172580016                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72087                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22541                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22541                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38853                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72087                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38853                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72087                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.045582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.039875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.043337                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.045582                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.039875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043337                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.045582                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.039875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043337                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51093.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55159.832298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        46952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55492.722810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55243.282971                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51093.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55159.832298                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        46952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55492.722810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55243.282971                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51093.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55159.832298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        46952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55492.722810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55243.282971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3119                       # number of writebacks
system.l2.writebacks::total                      3119                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1771                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3124                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3124                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       634637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     87491618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       616059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     65840992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    154583306                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       634637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     87491618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       616059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     65840992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154583306                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       634637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     87491618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       616059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     65840992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    154583306                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.045582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.039875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.043337                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.045582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.039875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.045582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.039875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043337                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45331.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49402.381705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41070.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49728.845921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49482.492318                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45331.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49402.381705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41070.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49728.845921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49482.492318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45331.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49402.381705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41070.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49728.845921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49482.492318                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996356                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015361936                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193006.341253                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996356                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15354287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15354287                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15354287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15354287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15354287                       # number of overall hits
system.cpu0.icache.overall_hits::total       15354287                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       871811                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       871811                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       871811                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       871811                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       871811                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       871811                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15354303                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15354303                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15354303                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15354303                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15354303                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15354303                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54488.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54488.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54488.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54488.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54488.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54488.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       754070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       754070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       754070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       754070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       754070                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       754070                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53862.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53862.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38853                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169193889                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39109                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.213634                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.594816                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.405184                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904667                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095333                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10452013                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10452013                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17509790                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17509790                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17509790                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17509790                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100605                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100605                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100605                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100605                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100605                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2574727323                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2574727323                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2574727323                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2574727323                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2574727323                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2574727323                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10552618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10552618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17610395                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17610395                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17610395                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17610395                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009534                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005713                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005713                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005713                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005713                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25592.438974                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25592.438974                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25592.438974                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25592.438974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25592.438974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25592.438974                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10871                       # number of writebacks
system.cpu0.dcache.writebacks::total            10871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61752                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61752                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61752                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61752                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61752                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61752                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38853                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    358359745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    358359745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    358359745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    358359745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    358359745                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    358359745                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data  9223.476823                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9223.476823                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data  9223.476823                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9223.476823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data  9223.476823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9223.476823                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996051                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019373227                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206435.556277                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996051                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15971701                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15971701                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15971701                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15971701                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15971701                       # number of overall hits
system.cpu1.icache.overall_hits::total       15971701                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       855398                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       855398                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       855398                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       855398                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       855398                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       855398                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15971720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15971720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15971720                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15971720                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15971720                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15971720                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45020.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45020.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45020.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45020.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45020.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45020.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       724742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       724742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       724742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       724742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       724742                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       724742                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45296.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45296.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33204                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164240525                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33460                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4908.563210                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.707921                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.292079                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901203                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098797                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10411501                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10411501                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7104189                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7104189                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17201                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17162                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17162                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17515690                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17515690                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17515690                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17515690                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67023                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67023                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67023                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67023                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67023                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67023                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1448919878                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1448919878                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1448919878                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1448919878                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1448919878                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1448919878                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10478524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10478524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7104189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7104189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17162                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17162                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17582713                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17582713                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17582713                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17582713                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006396                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006396                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003812                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 21618.248631                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21618.248631                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 21618.248631                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21618.248631                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 21618.248631                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21618.248631                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11670                       # number of writebacks
system.cpu1.dcache.writebacks::total            11670                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33819                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33819                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33819                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33204                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33204                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33204                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33204                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33204                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33204                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    343252725                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    343252725                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    343252725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    343252725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    343252725                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    343252725                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10337.691995                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10337.691995                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10337.691995                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10337.691995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10337.691995                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10337.691995                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
