#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 19 22:29:06 2021
# Process ID: 11645
# Current directory: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20
# Command line: vivado
# Log file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.log
# Journal file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_dongwon_ram.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_valid_bit}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
restart
current_wave_config {Untitled 1}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_valid_bit}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
run all
restart
close_sim
launch_simulation
launch_simulation
source tb_dongwon_ram.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
run all
restart
run all
restart
restart
restart
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/clk}} {{/tb_dongwon_ram/u_dongwon_cache/reset_n}} {{/tb_dongwon_ram/u_dongwon_cache/addr}} {{/tb_dongwon_ram/u_dongwon_cache/we}} {{/tb_dongwon_ram/u_dongwon_cache/in_data}} {{/tb_dongwon_ram/u_dongwon_cache/out_data}} {{/tb_dongwon_ram/u_dongwon_cache/byte_offset}} {{/tb_dongwon_ram/u_dongwon_cache/index}} {{/tb_dongwon_ram/u_dongwon_cache/tag}} {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_cache/iter}} 
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/clk}} {{/tb_dongwon_ram/u_dongwon_ram/reset_n}} {{/tb_dongwon_ram/u_dongwon_ram/i_run}} {{/tb_dongwon_ram/u_dongwon_ram/addr}} {{/tb_dongwon_ram/u_dongwon_ram/in_data}} {{/tb_dongwon_ram/u_dongwon_ram/we}} {{/tb_dongwon_ram/u_dongwon_ram/state_of_cache}} {{/tb_dongwon_ram/u_dongwon_ram/out_data}} {{/tb_dongwon_ram/u_dongwon_ram/state_of_ram}} {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_dongwon_ram/state_of_cache}} 
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_dongwon_ram/cache_out_data}} 
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
restart
run all
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} 
relaunch_sim
close_sim
launch_simulation
source tb_dongwon_ram.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/cache_line}} 
restart
run all
restart
relaunch_sim
relaunch_sim
restart
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/state_of_cache}} 
restart
restart
run all
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/r_we}} {{/tb_dongwon_ram/c_we}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/c_out_data}} 
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/r_out_data}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/ram}} 
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/out_data}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/addr}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/restart}} 
restart
run all
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_cache/index}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/u_dongwon_ram/in_data}} 
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/r_run}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/c_run}} 
restart
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
restart
run all
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/r_out_data}} 
restart
run all
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_dongwon_ram/c_in_data}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
