// Seed: 3503708774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6 = id_3;
  assign id_3 = id_2;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(id_4), .id_1(1), .id_2(1)
  ); module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
