<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="VGA_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="VGA_testbench" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="207400000001fs"></ZoomEndTime>
      <Cursor1Time time="149564286473fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="389"></NameColumnWidth>
      <ValueColumnWidth column_width="110"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="66" />
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/B" type="array">
      <obj_property name="ElementShortName">B[3:0]</obj_property>
      <obj_property name="ObjectShortName">B[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/G" type="array">
      <obj_property name="ElementShortName">G[3:0]</obj_property>
      <obj_property name="ObjectShortName">G[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/R" type="array">
      <obj_property name="ElementShortName">R[3:0]</obj_property>
      <obj_property name="ObjectShortName">R[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/SW1" type="logic">
      <obj_property name="ElementShortName">SW1</obj_property>
      <obj_property name="ObjectShortName">SW1</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/hsync_out_0" type="logic">
      <obj_property name="ElementShortName">hsync_out_0</obj_property>
      <obj_property name="ObjectShortName">hsync_out_0</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/reset_n" type="logic">
      <obj_property name="ElementShortName">reset_n</obj_property>
      <obj_property name="ObjectShortName">reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/vsync_out_0" type="logic">
      <obj_property name="ElementShortName">vsync_out_0</obj_property>
      <obj_property name="ObjectShortName">vsync_out_0</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/bit_extraction_0_DOUT" type="array">
      <obj_property name="ElementShortName">bit_extraction_0_DOUT[3:0]</obj_property>
      <obj_property name="ObjectShortName">bit_extraction_0_DOUT[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/c_counter_binary_0_Q" type="array">
      <obj_property name="ElementShortName">c_counter_binary_0_Q[7:0]</obj_property>
      <obj_property name="ObjectShortName">c_counter_binary_0_Q[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/clk_in1_0_1" type="logic">
      <obj_property name="ElementShortName">clk_in1_0_1</obj_property>
      <obj_property name="ObjectShortName">clk_in1_0_1</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/clk_wiz_0_clk_out1" type="logic">
      <obj_property name="ElementShortName">clk_wiz_0_clk_out1</obj_property>
      <obj_property name="ObjectShortName">clk_wiz_0_clk_out1</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/clk_wiz_0_clk_out2" type="logic">
      <obj_property name="ElementShortName">clk_wiz_0_clk_out2</obj_property>
      <obj_property name="ObjectShortName">clk_wiz_0_clk_out2</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/clk_wiz_0_locked" type="logic">
      <obj_property name="ElementShortName">clk_wiz_0_locked</obj_property>
      <obj_property name="ObjectShortName">clk_wiz_0_locked</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/const_GND_dout" type="array">
      <obj_property name="ElementShortName">const_GND_dout[0:0]</obj_property>
      <obj_property name="ObjectShortName">const_GND_dout[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/const_VDD_dout" type="array">
      <obj_property name="ElementShortName">const_VDD_dout[0:0]</obj_property>
      <obj_property name="ObjectShortName">const_VDD_dout[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/proc_sys_reset_0_peripheral_aresetn" type="array">
      <obj_property name="ElementShortName">proc_sys_reset_0_peripheral_aresetn[0:0]</obj_property>
      <obj_property name="ObjectShortName">proc_sys_reset_0_peripheral_aresetn[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/proc_sys_reset_1_peripheral_aresetn" type="array">
      <obj_property name="ElementShortName">proc_sys_reset_1_peripheral_aresetn[0:0]</obj_property>
      <obj_property name="ObjectShortName">proc_sys_reset_1_peripheral_aresetn[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/resetn_0_1" type="logic">
      <obj_property name="ElementShortName">resetn_0_1</obj_property>
      <obj_property name="ObjectShortName">resetn_0_1</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_axi4s_vid_out_0_vid_active_video" type="logic">
      <obj_property name="ElementShortName">v_axi4s_vid_out_0_vid_active_video</obj_property>
      <obj_property name="ObjectShortName">v_axi4s_vid_out_0_vid_active_video</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_axi4s_vid_out_0_vid_data" type="array">
      <obj_property name="ElementShortName">v_axi4s_vid_out_0_vid_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">v_axi4s_vid_out_0_vid_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_axi4s_vid_out_0_vid_hsync" type="logic">
      <obj_property name="ElementShortName">v_axi4s_vid_out_0_vid_hsync</obj_property>
      <obj_property name="ObjectShortName">v_axi4s_vid_out_0_vid_hsync</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_axi4s_vid_out_0_vid_vsync" type="logic">
      <obj_property name="ElementShortName">v_axi4s_vid_out_0_vid_vsync</obj_property>
      <obj_property name="ObjectShortName">v_axi4s_vid_out_0_vid_vsync</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_axi4s_vid_out_0_vtg_ce" type="logic">
      <obj_property name="ElementShortName">v_axi4s_vid_out_0_vtg_ce</obj_property>
      <obj_property name="ObjectShortName">v_axi4s_vid_out_0_vtg_ce</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_0_active_video_out" type="logic">
      <obj_property name="ElementShortName">v_tc_0_active_video_out</obj_property>
      <obj_property name="ObjectShortName">v_tc_0_active_video_out</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_0_hblank_out" type="logic">
      <obj_property name="ElementShortName">v_tc_0_hblank_out</obj_property>
      <obj_property name="ObjectShortName">v_tc_0_hblank_out</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_0_hsync_out" type="logic">
      <obj_property name="ElementShortName">v_tc_0_hsync_out</obj_property>
      <obj_property name="ObjectShortName">v_tc_0_hsync_out</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_0_vblank_out" type="logic">
      <obj_property name="ElementShortName">v_tc_0_vblank_out</obj_property>
      <obj_property name="ObjectShortName">v_tc_0_vblank_out</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_0_vsync_out" type="logic">
      <obj_property name="ElementShortName">v_tc_0_vsync_out</obj_property>
      <obj_property name="ObjectShortName">v_tc_0_vsync_out</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_1_vtiming_out_ACTIVE_VIDEO" type="logic">
      <obj_property name="ElementShortName">v_tc_1_vtiming_out_ACTIVE_VIDEO</obj_property>
      <obj_property name="ObjectShortName">v_tc_1_vtiming_out_ACTIVE_VIDEO</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_1_vtiming_out_HBLANK" type="logic">
      <obj_property name="ElementShortName">v_tc_1_vtiming_out_HBLANK</obj_property>
      <obj_property name="ObjectShortName">v_tc_1_vtiming_out_HBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_1_vtiming_out_HSYNC" type="logic">
      <obj_property name="ElementShortName">v_tc_1_vtiming_out_HSYNC</obj_property>
      <obj_property name="ObjectShortName">v_tc_1_vtiming_out_HSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_1_vtiming_out_VBLANK" type="logic">
      <obj_property name="ElementShortName">v_tc_1_vtiming_out_VBLANK</obj_property>
      <obj_property name="ObjectShortName">v_tc_1_vtiming_out_VBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_tc_1_vtiming_out_VSYNC" type="logic">
      <obj_property name="ElementShortName">v_tc_1_vtiming_out_VSYNC</obj_property>
      <obj_property name="ObjectShortName">v_tc_1_vtiming_out_VSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_video_out1_TDATA" type="array">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_video_out1_TDATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_video_out1_TDATA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_video_out1_TLAST" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_video_out1_TLAST</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_video_out1_TLAST</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_video_out1_TREADY" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_video_out1_TREADY</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_video_out1_TREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_video_out1_TUSER" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_video_out1_TUSER</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_video_out1_TUSER</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_video_out1_TVALID" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_video_out1_TVALID</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_video_out1_TVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_vtiming_out_ACTIVE_VIDEO" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_vtiming_out_ACTIVE_VIDEO</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_vtiming_out_ACTIVE_VIDEO</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_vtiming_out_HBLANK" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_vtiming_out_HBLANK</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_vtiming_out_HBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_vtiming_out_HSYNC" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_vtiming_out_HSYNC</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_vtiming_out_HSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_vtiming_out_VBLANK" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_vtiming_out_VBLANK</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_vtiming_out_VBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/v_vid_in_axi4s_0_vtiming_out_VSYNC" type="logic">
      <obj_property name="ElementShortName">v_vid_in_axi4s_0_vtiming_out_VSYNC</obj_property>
      <obj_property name="ObjectShortName">v_vid_in_axi4s_0_vtiming_out_VSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_0_mb_reset_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_0_mb_reset_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_0_mb_reset_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_1_mb_reset_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_1_mb_reset_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_1_mb_reset_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_1_bus_struct_reset_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_1_bus_struct_reset_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_1_bus_struct_reset_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_1_interconnect_aresetn_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_1_interconnect_aresetn_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_1_interconnect_aresetn_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_proc_sys_reset_1_peripheral_reset_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_proc_sys_reset_1_peripheral_reset_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_proc_sys_reset_1_peripheral_reset_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_locked_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_locked_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_locked_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_overflow_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_overflow_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_overflow_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_underflow_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_underflow_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_underflow_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_vid_field_id_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_vid_field_id_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_vid_field_id_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_vid_hblank_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_vid_hblank_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_vid_hblank_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_vid_vblank_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_vid_vblank_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_vid_vblank_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_fifo_read_level_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_fifo_read_level_UNCONNECTED[11:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_fifo_read_level_UNCONNECTED[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_axi4s_vid_out_0_status_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_v_axi4s_vid_out_0_status_UNCONNECTED[31:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_v_axi4s_vid_out_0_status_UNCONNECTED[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_tc_0_fsync_out_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_v_tc_0_fsync_out_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_v_tc_0_fsync_out_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_tc_1_fsync_out_UNCONNECTED" type="array">
      <obj_property name="ElementShortName">NLW_v_tc_1_fsync_out_UNCONNECTED[0:0]</obj_property>
      <obj_property name="ObjectShortName">NLW_v_tc_1_fsync_out_UNCONNECTED[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_vid_in_axi4s_0_fid_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_vid_in_axi4s_0_fid_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_vid_in_axi4s_0_fid_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_vid_in_axi4s_0_overflow_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_vid_in_axi4s_0_overflow_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_vid_in_axi4s_0_overflow_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_vid_in_axi4s_0_underflow_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_vid_in_axi4s_0_underflow_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_vid_in_axi4s_0_underflow_UNCONNECTED</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_testbench/UUT/design_1_i/NLW_v_vid_in_axi4s_0_vtd_field_id_UNCONNECTED" type="logic">
      <obj_property name="ElementShortName">NLW_v_vid_in_axi4s_0_vtd_field_id_UNCONNECTED</obj_property>
      <obj_property name="ObjectShortName">NLW_v_vid_in_axi4s_0_vtd_field_id_UNCONNECTED</obj_property>
   </wvobject>
</wave_config>
