// Seed: 4162905116
module module_0 (
    output wor id_0,
    input wor id_1,
    output wire id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    output tri0 id_7,
    output supply1 id_8,
    output tri id_9,
    input wor id_10,
    output wor id_11
);
  logic [1 : 1] id_13;
endmodule
module module_1 #(
    parameter id_15 = 32'd90
) (
    input tri0 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    output tri id_6,
    output wire id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input wand id_11,
    output supply1 id_12,
    output wire id_13,
    output wire id_14,
    output wand _id_15
    , id_17
);
  logic [1 : id_15  +  -1] id_18 = "";
  wire [1 : 1] id_19;
  assign id_12 = id_8;
  xor primCall (id_4, id_18, id_5, id_11, id_1, id_9, id_8, id_2, id_0, id_19);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_4,
      id_2,
      id_5,
      id_4,
      id_10,
      id_6,
      id_10,
      id_5,
      id_4
  );
endmodule
