$date
	Sat Oct 22 19:46:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#286422
b1011 &
b1011 %
1$
b1011 !
1"
#286423
0"
#286426
b100010 &
b100010 %
#286430
b10001 &
b10001 %
#286434
b110100 &
b110100 %
#286438
b11010 &
b11010 %
#286442
b1101 &
b1101 %
#286446
b101000 &
b101000 %
#286450
b10100 &
b10100 %
#286454
b1010 &
b1010 %
#286458
b101 &
b101 %
#286462
b10000 &
b10000 %
#286466
b1000 &
b1000 %
#286470
b100 &
b100 %
#286474
b10 &
b10 %
#286478
b1 &
1#
b1 %
#286482
b0 &
b0 %
0#
0$
#1299800
b101 !
1"
#1299802
b101 &
b101 %
1$
#1299803
0"
#1299806
b10000 &
b10000 %
#1299810
b1000 &
b1000 %
#1299814
b100 &
b100 %
#1299818
b10 &
b10 %
#1299822
b1 &
1#
b1 %
#1299826
b0 &
b0 %
0#
0$
#2315448
b11010 !
1"
#2315450
b11010 &
b11010 %
1$
#2315451
0"
#2315454
b1101 &
b1101 %
#2315458
b101000 &
b101000 %
#2315462
b10100 &
b10100 %
#2315466
b1010 &
b1010 %
#2315470
b101 &
b101 %
#2315474
b10000 &
b10000 %
#2315478
b1000 &
b1000 %
#2315482
b100 &
b100 %
#2315486
b10 &
b10 %
#2315490
b1 &
b1 %
1#
#2315494
b0 &
0#
b0 %
0$
#4500012
