## Lab content

* Getting started [md](lab1/getting-started-sbc.md) [pdf](lab1/getting-started-sbc.pdf) [html](https://ffund.github.io/compe-design-project/lab1/getting-started-sbc.html)
* Digital input and output [md](lab2/input-output.md) [pdf](lab2/input-output.pdf) [html](https://ffund.github.io/compe-design-project/lab2/input-output.html)
* Pulse width [md](lab3/pulse-width.md) [pdf](lab3/pulse-width.pdf) [html](https://ffund.github.io/compe-design-project/lab3/pulse-width.html)
* Parallel communication [md](lab4/parallel.md) [pdf](lab4/parallel.pdf) [html](https://ffund.github.io/compe-design-project/lab4/parallel.html)
* Serial communication: UART [md](lab5/serial.md) [pdf](lab5/serial.md)
* Serial communication: I2C [md](lab5/i2c.md) [pdf](lab5/i2c.md)
* Serial communication: SPI [md](lab5/spi.md) [pdf](lab5/spi.md)
* Driving current [md](lab6/current.md) [pdf](lab6/current.md)
* Logic level translation [md](lab6/logic.md) [pdf](lab6/logic.md)
* ADC [md](lab7/adc.md) [pdf](lab7/adc.pdf)
* Multiplexing [md](lab8/multiplexing.md) [pdf](lab8/multiplexing.pdf)
