

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Mon Apr 16 18:05:55 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        SobelLab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  165442899|  165442899|  165442900|  165442900|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+----------+
        |                   |        |  Latency  |  Interval | Pipeline |
        |      Instance     | Module | min | max | min | max |   Type   |
        +-------------------+--------+-----+-----+-----+-----+----------+
        |grp_getVal_fu_234  |getVal  |    9|    9|    1|    1| function |
        +-------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +--------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |                          |        Latency        | Iteration|  Initiation Interval  |   Trip  |          |
        |         Loop Name        |    min    |    max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |- Loop 1                  |       1920|       1920|         1|          -|          -|     1920|    no    |
        |- Loop 2                  |      15360|      15360|         8|          -|          -|     1920|    no    |
        |- Loop 3                  |       8640|       8640|         8|          -|          -|     1080|    no    |
        |- Loop 4                  |       8640|       8640|         8|          -|          -|     1080|    no    |
        |- sobel_line_sobel_point  |  165408328|  165408328|        89|         80|          1|  2067604|    yes   |
        +--------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1317|    751|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1405|   1449|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    859|
|Register         |        -|      -|     730|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    3452|   3059|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       3|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |grp_getVal_fu_234              |getVal                       |        0|      0|  269|  121|
    |sobel_filter_AXILiteS_s_axi_U  |sobel_filter_AXILiteS_s_axi  |        0|      0|  112|  168|
    |sobel_filter_gmem2_m_axi_U     |sobel_filter_gmem2_m_axi     |        2|      0|  512|  580|
    |sobel_filter_gmem_m_axi_U      |sobel_filter_gmem_m_axi      |        2|      0|  512|  580|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        4|      0| 1405| 1449|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name            | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+-----+----+------------+------------+
    |fullIndex_fu_498_p2                  |     +    |      0|   74|  28|          23|          23|
    |i_1_fu_283_p2                        |     +    |      0|   38|  16|          11|           1|
    |i_2_fu_308_p2                        |     +    |      0|   53|  21|          16|           1|
    |i_3_fu_339_p2                        |     +    |      0|   68|  26|          21|          11|
    |i_4_fu_370_p2                        |     +    |      0|   68|  26|          21|          11|
    |indvar_flatten_next_fu_422_p2        |     +    |      0|   68|  26|          21|           1|
    |out_pix4_sum5_fu_303_p2              |     +    |      0|   98|  36|          31|          31|
    |out_pix4_sum6_fu_614_p2              |     +    |      0|  101|  37|          32|          32|
    |out_pix4_sum7_fu_365_p2              |     +    |      0|   98|  36|          31|          31|
    |out_pix4_sum8_fu_334_p2              |     +    |      0|   98|  36|          31|          31|
    |tmp1_fu_575_p2                       |     +    |      0|   32|  14|           9|           9|
    |tmp_20_fu_656_p2                     |     +    |      0|   29|  13|           8|           8|
    |tmp_9_fu_693_p2                      |     +    |      0|   29|  13|           8|           8|
    |x_fu_504_p2                          |     +    |      0|   38|  16|           1|          11|
    |x_weight_1_2_fu_569_p2               |     +    |      0|    0|  11|          11|          11|
    |x_weight_2_2_fu_639_p2               |     +    |      0|   38|  16|          11|          11|
    |y9_fu_442_p2                         |     +    |      0|   38|  16|           1|          11|
    |y_weight_1_2_fu_585_p2               |     +    |      0|   35|  15|          10|          10|
    |tmp_21_fu_661_p2                     |     -    |      0|   29|  13|           1|           8|
    |tmp_24_fu_677_p2                     |     -    |      0|   29|  13|           1|           8|
    |tmp_8_fu_410_p2                      |     -    |      0|   74|  28|          23|          23|
    |tmp_8_mid1_fu_472_p2                 |     -    |      0|   74|  28|          23|          23|
    |x_weight_0_2_fu_531_p2               |     -    |      0|   32|  14|           9|           9|
    |x_weight_1_1_fu_552_p2               |     -    |      0|   38|  16|          11|          11|
    |x_weight_2_fu_598_p2                 |     -    |      0|    0|  11|          11|          11|
    |y_weight_2_1_fu_630_p2               |     -    |      0|    0|  11|          11|          11|
    |y_weight_2_2_fu_644_p2               |     -    |      0|    0|  11|          11|          11|
    |y_weight_2_fu_604_p2                 |     -    |      0|   38|  16|          11|          11|
    |ap_block_pp0_stage0_flag00011001     |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage10_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage2_flag00011001     |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage3_flag00011001     |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage8_flag00011001     |    and   |      0|    0|   2|           1|           1|
    |ap_block_state102_pp0_stage70_iter0  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state114_io                 |    and   |      0|    0|   2|           1|           1|
    |ap_block_state115_io                 |    and   |      0|    0|   2|           1|           1|
    |ap_block_state120_pp0_stage8_iter1   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state3_io                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_2416                    |    and   |      0|    0|   2|           1|           1|
    |exitcond2_fu_297_p2                  |   icmp   |      0|    0|   8|          16|          16|
    |exitcond_flatten_fu_416_p2           |   icmp   |      0|    0|  13|          21|          16|
    |exitcond_fu_428_p2                   |   icmp   |      0|    0|   6|          11|           9|
    |tmp_10_fu_705_p2                     |   icmp   |      0|    0|   4|           8|           6|
    |tmp_12_fu_711_p2                     |   icmp   |      0|    0|   4|           8|           8|
    |tmp_3_fu_328_p2                      |   icmp   |      0|    0|  13|          21|          16|
    |tmp_4_fu_667_p2                      |   icmp   |      0|    0|   6|          11|           1|
    |tmp_5_fu_359_p2                      |   icmp   |      0|    0|  13|          21|          16|
    |tmp_fu_277_p2                        |   icmp   |      0|    0|   6|          11|           9|
    |tmp_s_fu_650_p2                      |   icmp   |      0|    0|   6|          11|           1|
    |ap_block_pp0_stage3_flag00011011     |    or    |      0|    0|   2|           1|           1|
    |tmp_26_fu_725_p2                     |    or    |      0|    0|   2|           1|           1|
    |edge_val_1_i_fu_731_p3               |  select  |      0|    0|   8|           1|           8|
    |p_i_fu_717_p3                        |  select  |      0|    0|   2|           1|           2|
    |tmp_22_fu_683_p3                     |  select  |      0|    0|   8|           1|           8|
    |tmp_25_fu_688_p3                     |  select  |      0|    0|   8|           1|           8|
    |tmp_8_mid2_fu_478_p3                 |  select  |      0|    0|  23|           1|          23|
    |x_assign_mid2_fu_434_p3              |  select  |      0|    0|  11|           1|           1|
    |y_assign_mid2_fu_486_p3              |  select  |      0|    0|  11|           1|          11|
    |ap_enable_pp0                        |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|    0|   2|           1|           2|
    |edge_val_fu_699_p2                   |    xor   |      0|    0|   8|           8|           2|
    +-------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                                |          |      0| 1317| 751|         578|         556|
    +-------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  568|        113|    1|        113|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |ap_sig_ioackin_gmem2_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem2_WREADY   |    9|          2|    1|          2|
    |gmem2_AWADDR                  |   33|          6|   32|        192|
    |gmem2_AWLEN                   |   15|          3|   32|         96|
    |gmem2_WDATA                   |   15|          3|   32|         96|
    |gmem2_blk_n_AW                |    9|          2|    1|          2|
    |gmem2_blk_n_B                 |    9|          2|    1|          2|
    |gmem2_blk_n_W                 |    9|          2|    1|          2|
    |gmem_ARVALID                  |    9|          2|    1|          2|
    |gmem_RREADY                   |    9|          2|    1|          2|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |grp_getVal_fu_234_xDiff       |   21|          4|    2|          8|
    |grp_getVal_fu_234_yDiff       |   21|          4|    2|          8|
    |i1_reg_168                    |    9|          2|   16|         32|
    |i2_reg_179                    |    9|          2|   21|         42|
    |i3_reg_190                    |    9|          2|   21|         42|
    |i_reg_157                     |    9|          2|   11|         22|
    |indvar_flatten_phi_fu_205_p4  |    9|          2|   21|         42|
    |indvar_flatten_reg_201        |    9|          2|   21|         42|
    |x_assign_phi_fu_227_p4        |    9|          2|   11|         22|
    |x_assign_reg_223              |    9|          2|   11|         22|
    |y_assign_phi_fu_216_p4        |    9|          2|   11|         22|
    |y_assign_reg_212              |    9|          2|   11|         22|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  859|        174|  266|        844|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |  112|   0|  112|          0|
    |ap_enable_reg_pp0_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_reg_grp_getVal_fu_234_ap_start          |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_AWREADY               |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_WREADY                |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_845  |    1|   0|    1|          0|
    |edge_val_1_i_reg_950                       |    8|   0|    8|          0|
    |exitcond_flatten_reg_845                   |    1|   0|    1|          0|
    |fullIndex_reg_859                          |   23|   0|   23|          0|
    |i1_reg_168                                 |   16|   0|   16|          0|
    |i2_reg_179                                 |   21|   0|   21|          0|
    |i3_reg_190                                 |   21|   0|   21|          0|
    |i_2_reg_798                                |   16|   0|   16|          0|
    |i_3_reg_816                                |   21|   0|   21|          0|
    |i_4_reg_835                                |   21|   0|   21|          0|
    |i_reg_157                                  |   11|   0|   11|          0|
    |indvar_flatten_next_reg_849                |   21|   0|   21|          0|
    |indvar_flatten_reg_201                     |   21|   0|   21|          0|
    |inter_pix_read_reg_754                     |   32|   0|   32|          0|
    |out_pix3_reg_759                           |   30|   0|   30|          0|
    |out_pix4_sum5_reg_793                      |   31|   0|   31|          0|
    |out_pix4_sum6_reg_915                      |   32|   0|   32|          0|
    |out_pix4_sum7_reg_830                      |   31|   0|   31|          0|
    |out_pix4_sum8_reg_811                      |   31|   0|   31|          0|
    |reg_250                                    |    8|   0|    8|          0|
    |tmp_11_reg_875                             |    8|   0|    8|          0|
    |tmp_13_reg_880                             |    8|   0|    8|          0|
    |tmp_14_reg_885                             |    8|   0|    8|          0|
    |tmp_15_reg_890                             |    8|   0|    8|          0|
    |tmp_16_reg_895                             |    8|   0|    8|          0|
    |tmp_18_reg_910                             |    8|   0|    8|          0|
    |tmp_1_cast_reg_770                         |   30|   0|   31|          1|
    |tmp_1_reg_765                              |   30|   0|   32|          2|
    |tmp_20_reg_925                             |    8|   0|    8|          0|
    |tmp_21_reg_930                             |    8|   0|    8|          0|
    |tmp_23_reg_940                             |    8|   0|    8|          0|
    |tmp_24_reg_945                             |    8|   0|    8|          0|
    |tmp_4_reg_935                              |    1|   0|    1|          0|
    |tmp_7_reg_870                              |    8|   0|    8|          0|
    |tmp_s_reg_920                              |    1|   0|    1|          0|
    |x_assign_reg_223                           |   11|   0|   11|          0|
    |x_reg_865                                  |   11|   0|   11|          0|
    |x_weight_2_reg_900                         |   11|   0|   11|          0|
    |y_assign_mid2_reg_854                      |   11|   0|   11|          0|
    |y_assign_reg_212                           |   11|   0|   11|          0|
    |y_weight_2_reg_905                         |   11|   0|   11|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  730|   0|  733|          3|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|interrupt               | out |    1| ap_ctrl_hs | sobel_filter | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem2_AWVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR      | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN       | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK      | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE     | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA       | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WID         | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR      | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN       | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK      | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE     | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT      | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS       | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA       |  in |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST       |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RID         |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER       |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP       |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP       |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BID         |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER       |  in |    1|    m_axi   |     gmem2    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 80, depth = 89


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 121
* Pipeline: 1
  Pipeline-0: II = 80, D = 89, States = { 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	3  / (!tmp)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond2)
	16  / (exitcond2)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	17  / (tmp_3)
	24  / (!tmp_3)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	16  / true
24 --> 
	25  / (tmp_5)
	32  / (!tmp_5)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	24  / true
32 --> 
	121  / (exitcond_flatten)
	33  / (!exitcond_flatten)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	32  / true
121 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: out_pix_read (5)  [1/1] 1.00ns
:0  %out_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pix)

ST_1: inter_pix_read (6)  [1/1] 1.00ns
:1  %inter_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inter_pix)

ST_1: out_pix3 (7)  [1/1] 0.00ns
:2  %out_pix3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_pix_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp_1 (8)  [1/1] 0.00ns
:3  %tmp_1 = zext i30 %out_pix3 to i32

ST_2: tmp_1_cast (9)  [1/1] 0.00ns
:4  %tmp_1_cast = zext i30 %out_pix3 to i31

ST_2: gmem2_addr (10)  [1/1] 0.00ns
:5  %gmem2_addr = getelementptr i32* %gmem2, i32 %tmp_1

ST_2: StgValue_128 (11)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem2), !map !26

ST_2: StgValue_129 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !32

ST_2: StgValue_130 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

ST_2: StgValue_131 (14)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_132 (15)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_133 (16)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem2, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_134 (17)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str2, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_135 (18)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:29
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_2: gmem2_addr_wr_req (19)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:36
:14  %gmem2_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr, i32 1920)

ST_2: StgValue_137 (20)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:35
:15  br label %1


 <State 3>: 8.75ns
ST_3: i (22)  [1/1] 0.00ns
:0  %i = phi i11 [ 0, %0 ], [ %i_1, %2 ]

ST_3: tmp (23)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:35
:1  %tmp = icmp eq i11 %i, -128

ST_3: empty (24)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

ST_3: i_1 (25)  [1/1] 2.33ns  loc: SobelLab4/Sobel.cpp:35
:3  %i_1 = add i11 %i, 1

ST_3: StgValue_142 (26)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:35
:4  br i1 %tmp, label %.preheader5.preheader, label %2

ST_3: StgValue_143 (28)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:36
:0  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 0, i4 -1)

ST_3: StgValue_144 (29)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:35
:1  br label %1

ST_3: gmem2_addr_wr_resp (31)  [5/5] 8.75ns  loc: SobelLab4/Sobel.cpp:36
.preheader5.preheader:0  %gmem2_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 4>: 8.75ns
ST_4: gmem2_addr_wr_resp (31)  [4/5] 8.75ns  loc: SobelLab4/Sobel.cpp:36
.preheader5.preheader:0  %gmem2_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 5>: 8.75ns
ST_5: gmem2_addr_wr_resp (31)  [3/5] 8.75ns  loc: SobelLab4/Sobel.cpp:36
.preheader5.preheader:0  %gmem2_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 6>: 8.75ns
ST_6: gmem2_addr_wr_resp (31)  [2/5] 8.75ns  loc: SobelLab4/Sobel.cpp:36
.preheader5.preheader:0  %gmem2_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)


 <State 7>: 8.75ns
ST_7: gmem2_addr_wr_resp (31)  [1/5] 8.75ns  loc: SobelLab4/Sobel.cpp:36
.preheader5.preheader:0  %gmem2_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)

ST_7: StgValue_150 (32)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:37
.preheader5.preheader:1  br label %.preheader5


 <State 8>: 5.10ns
ST_8: i1 (34)  [1/1] 0.00ns
.preheader5:0  %i1 = phi i16 [ %i_2, %3 ], [ -25472, %.preheader5.preheader ]

ST_8: i1_cast (35)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:37
.preheader5:1  %i1_cast = sext i16 %i1 to i21

ST_8: i1_cast7_cast (36)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:37
.preheader5:2  %i1_cast7_cast = zext i21 %i1_cast to i31

ST_8: exitcond2 (37)  [1/1] 3.03ns  loc: SobelLab4/Sobel.cpp:37
.preheader5:3  %exitcond2 = icmp eq i16 %i1, -23552

ST_8: empty_4 (38)  [1/1] 0.00ns
.preheader5:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

ST_8: StgValue_156 (39)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:37
.preheader5:5  br i1 %exitcond2, label %.preheader4.preheader, label %3

ST_8: out_pix4_sum5 (41)  [1/1] 2.82ns  loc: SobelLab4/Sobel.cpp:37
:0  %out_pix4_sum5 = add i31 %tmp_1_cast, %i1_cast7_cast

ST_8: i_2 (47)  [1/1] 2.39ns  loc: SobelLab4/Sobel.cpp:37
:6  %i_2 = add i16 %i1, 1

ST_8: StgValue_159 (50)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:39
.preheader4.preheader:0  br label %.preheader4


 <State 9>: 8.75ns
ST_9: out_pix4_sum5_cast (42)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:37
:1  %out_pix4_sum5_cast = zext i31 %out_pix4_sum5 to i32

ST_9: gmem2_addr_1 (43)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:37
:2  %gmem2_addr_1 = getelementptr i32* %gmem2, i32 %out_pix4_sum5_cast

ST_9: gmem2_addr_2_req (44)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:38
:3  %gmem2_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr_1, i32 1)


 <State 10>: 8.75ns
ST_10: StgValue_163 (45)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:38
:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr_1, i32 0, i4 -1)


 <State 11>: 8.75ns
ST_11: gmem2_addr_2_resp (46)  [5/5] 8.75ns  loc: SobelLab4/Sobel.cpp:38
:5  %gmem2_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 12>: 8.75ns
ST_12: gmem2_addr_2_resp (46)  [4/5] 8.75ns  loc: SobelLab4/Sobel.cpp:38
:5  %gmem2_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 13>: 8.75ns
ST_13: gmem2_addr_2_resp (46)  [3/5] 8.75ns  loc: SobelLab4/Sobel.cpp:38
:5  %gmem2_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 14>: 8.75ns
ST_14: gmem2_addr_2_resp (46)  [2/5] 8.75ns  loc: SobelLab4/Sobel.cpp:38
:5  %gmem2_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)


 <State 15>: 8.75ns
ST_15: gmem2_addr_2_resp (46)  [1/5] 8.75ns  loc: SobelLab4/Sobel.cpp:38
:5  %gmem2_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_1)

ST_15: StgValue_169 (48)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:37
:7  br label %.preheader5


 <State 16>: 5.22ns
ST_16: i2 (52)  [1/1] 0.00ns
.preheader4:0  %i2 = phi i21 [ %i_3, %4 ], [ 0, %.preheader4.preheader ]

ST_16: i2_cast_cast (53)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:39
.preheader4:1  %i2_cast_cast = zext i21 %i2 to i31

ST_16: tmp_3 (54)  [1/1] 3.15ns  loc: SobelLab4/Sobel.cpp:39
.preheader4:2  %tmp_3 = icmp ult i21 %i2, -23552

ST_16: empty_5 (55)  [1/1] 0.00ns
.preheader4:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind

ST_16: StgValue_174 (56)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:39
.preheader4:4  br i1 %tmp_3, label %4, label %.preheader3.preheader

ST_16: out_pix4_sum8 (58)  [1/1] 2.82ns  loc: SobelLab4/Sobel.cpp:39
:0  %out_pix4_sum8 = add i31 %tmp_1_cast, %i2_cast_cast

ST_16: i_3 (64)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:39
:6  %i_3 = add i21 %i2, 1920

ST_16: StgValue_177 (67)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:41
.preheader3.preheader:0  br label %.preheader3


 <State 17>: 8.75ns
ST_17: out_pix4_sum8_cast (59)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:39
:1  %out_pix4_sum8_cast = zext i31 %out_pix4_sum8 to i32

ST_17: gmem2_addr_2 (60)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:39
:2  %gmem2_addr_2 = getelementptr i32* %gmem2, i32 %out_pix4_sum8_cast

ST_17: gmem2_addr_3_req (61)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:40
:3  %gmem2_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr_2, i32 1)


 <State 18>: 8.75ns
ST_18: StgValue_181 (62)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:40
:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr_2, i32 0, i4 -1)


 <State 19>: 8.75ns
ST_19: gmem2_addr_3_resp (63)  [5/5] 8.75ns  loc: SobelLab4/Sobel.cpp:40
:5  %gmem2_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_2)


 <State 20>: 8.75ns
ST_20: gmem2_addr_3_resp (63)  [4/5] 8.75ns  loc: SobelLab4/Sobel.cpp:40
:5  %gmem2_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_2)


 <State 21>: 8.75ns
ST_21: gmem2_addr_3_resp (63)  [3/5] 8.75ns  loc: SobelLab4/Sobel.cpp:40
:5  %gmem2_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_2)


 <State 22>: 8.75ns
ST_22: gmem2_addr_3_resp (63)  [2/5] 8.75ns  loc: SobelLab4/Sobel.cpp:40
:5  %gmem2_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_2)


 <State 23>: 8.75ns
ST_23: gmem2_addr_3_resp (63)  [1/5] 8.75ns  loc: SobelLab4/Sobel.cpp:40
:5  %gmem2_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_2)

ST_23: StgValue_187 (65)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:39
:7  br label %.preheader4


 <State 24>: 5.22ns
ST_24: i3 (69)  [1/1] 0.00ns
.preheader3:0  %i3 = phi i21 [ %i_4, %5 ], [ 1919, %.preheader3.preheader ]

ST_24: i3_cast_cast (70)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:41
.preheader3:1  %i3_cast_cast = zext i21 %i3 to i31

ST_24: tmp_5 (71)  [1/1] 3.15ns  loc: SobelLab4/Sobel.cpp:41
.preheader3:2  %tmp_5 = icmp ult i21 %i3, -23552

ST_24: empty_6 (72)  [1/1] 0.00ns
.preheader3:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind

ST_24: StgValue_192 (73)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:41
.preheader3:4  br i1 %tmp_5, label %5, label %.preheader.preheader.preheader

ST_24: out_pix4_sum7 (75)  [1/1] 2.82ns  loc: SobelLab4/Sobel.cpp:41
:0  %out_pix4_sum7 = add i31 %tmp_1_cast, %i3_cast_cast

ST_24: i_4 (81)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:41
:6  %i_4 = add i21 %i3, 1920

ST_24: StgValue_195 (84)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader.preheader.preheader:0  br label %.preheader.preheader


 <State 25>: 8.75ns
ST_25: out_pix4_sum7_cast (76)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:41
:1  %out_pix4_sum7_cast = zext i31 %out_pix4_sum7 to i32

ST_25: gmem2_addr_3 (77)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:41
:2  %gmem2_addr_3 = getelementptr i32* %gmem2, i32 %out_pix4_sum7_cast

ST_25: gmem2_addr_4_req (78)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:42
:3  %gmem2_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr_3, i32 1)


 <State 26>: 8.75ns
ST_26: StgValue_199 (79)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:42
:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr_3, i32 0, i4 -1)


 <State 27>: 8.75ns
ST_27: gmem2_addr_4_resp (80)  [5/5] 8.75ns  loc: SobelLab4/Sobel.cpp:42
:5  %gmem2_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_3)


 <State 28>: 8.75ns
ST_28: gmem2_addr_4_resp (80)  [4/5] 8.75ns  loc: SobelLab4/Sobel.cpp:42
:5  %gmem2_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_3)


 <State 29>: 8.75ns
ST_29: gmem2_addr_4_resp (80)  [3/5] 8.75ns  loc: SobelLab4/Sobel.cpp:42
:5  %gmem2_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_3)


 <State 30>: 8.75ns
ST_30: gmem2_addr_4_resp (80)  [2/5] 8.75ns  loc: SobelLab4/Sobel.cpp:42
:5  %gmem2_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_3)


 <State 31>: 8.75ns
ST_31: gmem2_addr_4_resp (80)  [1/5] 8.75ns  loc: SobelLab4/Sobel.cpp:42
:5  %gmem2_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_3)

ST_31: StgValue_205 (82)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:41
:7  br label %.preheader3


 <State 32>: 7.60ns
ST_32: indvar_flatten (86)  [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten = phi i21 [ %indvar_flatten_next, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_32: y_assign (87)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:53
.preheader.preheader:1  %y_assign = phi i11 [ %y_assign_mid2, %.preheader ], [ 1, %.preheader.preheader.preheader ]

ST_32: x_assign (88)  [1/1] 0.00ns
.preheader.preheader:2  %x_assign = phi i11 [ %x, %.preheader ], [ 1, %.preheader.preheader.preheader ]

ST_32: p_shl (89)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader.preheader:3  %p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %y_assign, i11 0)

ST_32: p_shl_cast (90)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader.preheader:4  %p_shl_cast = zext i22 %p_shl to i23

ST_32: p_shl1 (91)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader.preheader:5  %p_shl1 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %y_assign, i7 0)

ST_32: p_shl1_cast (92)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader.preheader:6  %p_shl1_cast = zext i18 %p_shl1 to i23

ST_32: tmp_8 (93)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader.preheader:7  %tmp_8 = sub i23 %p_shl_cast, %p_shl1_cast

ST_32: exitcond_flatten (94)  [1/1] 3.15ns
.preheader.preheader:8  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_32: indvar_flatten_next (95)  [1/1] 2.59ns
.preheader.preheader:9  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_32: StgValue_216 (96)  [1/1] 0.00ns
.preheader.preheader:10  br i1 %exitcond_flatten, label %6, label %.preheader

ST_32: exitcond (100)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:53
.preheader:2  %exitcond = icmp eq i11 %x_assign, -129

ST_32: x_assign_mid2 (101)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:53
.preheader:3  %x_assign_mid2 = select i1 %exitcond, i11 1, i11 %x_assign

ST_32: y9 (102)  [1/1] 2.33ns  loc: SobelLab4/Sobel.cpp:52
.preheader:4  %y9 = add i11 1, %y_assign

ST_32: p_shl_mid1 (103)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:5  %p_shl_mid1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %y9, i11 0)

ST_32: p_shl_cast_mid1 (104)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:6  %p_shl_cast_mid1 = zext i22 %p_shl_mid1 to i23

ST_32: p_shl1_mid1 (105)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:7  %p_shl1_mid1 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %y9, i7 0)

ST_32: p_shl1_cast_mid1 (106)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:8  %p_shl1_cast_mid1 = zext i18 %p_shl1_mid1 to i23

ST_32: tmp_8_mid1 (107)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:9  %tmp_8_mid1 = sub i23 %p_shl_cast_mid1, %p_shl1_cast_mid1

ST_32: tmp_8_mid2 (108)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57 (grouped into LUT with out node fullIndex)
.preheader:10  %tmp_8_mid2 = select i1 %exitcond, i23 %tmp_8_mid1, i23 %tmp_8

ST_32: y_assign_mid2 (109)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:53
.preheader:11  %y_assign_mid2 = select i1 %exitcond, i11 %y9, i11 %y_assign

ST_32: x_assign_cast4 (110)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:53 (grouped into LUT with out node fullIndex)
.preheader:12  %x_assign_cast4 = zext i11 %x_assign_mid2 to i23

ST_32: fullIndex (114)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57 (out node of the LUT)
.preheader:16  %fullIndex = add i23 %x_assign_cast4, %tmp_8_mid2

ST_32: x (172)  [1/1] 2.33ns  loc: SobelLab4/Sobel.cpp:53
.preheader:74  %x = add i11 1, %x_assign_mid2


 <State 33>: 6.41ns
ST_33: tmp_6 (116)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 34>: 8.75ns
ST_34: tmp_6 (116)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 35>: 8.75ns
ST_35: tmp_6 (116)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 36>: 8.75ns
ST_36: tmp_6 (116)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 37>: 8.75ns
ST_37: tmp_6 (116)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 38>: 8.75ns
ST_38: tmp_6 (116)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 39>: 8.75ns
ST_39: tmp_6 (116)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 40>: 8.75ns
ST_40: tmp_6 (116)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 41>: 8.75ns
ST_41: tmp_6 (116)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 42>: 8.75ns
ST_42: tmp_6 (116)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:18  %tmp_6 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 43>: 6.41ns
ST_43: tmp_7 (118)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 44>: 8.75ns
ST_44: tmp_7 (118)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 45>: 8.75ns
ST_45: tmp_7 (118)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 46>: 8.75ns
ST_46: tmp_7 (118)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 47>: 8.75ns
ST_47: tmp_7 (118)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 48>: 8.75ns
ST_48: tmp_7 (118)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 49>: 8.75ns
ST_49: tmp_7 (118)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 50>: 8.75ns
ST_50: tmp_7 (118)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 51>: 8.75ns
ST_51: tmp_7 (118)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 52>: 8.75ns
ST_52: tmp_7 (118)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:20  %tmp_7 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 53>: 6.41ns
ST_53: tmp_11 (121)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 54>: 8.75ns
ST_54: tmp_11 (121)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 55>: 8.75ns
ST_55: tmp_11 (121)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 56>: 8.75ns
ST_56: tmp_11 (121)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 57>: 8.75ns
ST_57: tmp_11 (121)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 58>: 8.75ns
ST_58: tmp_11 (121)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 59>: 8.75ns
ST_59: tmp_11 (121)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 60>: 8.75ns
ST_60: tmp_11 (121)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 61>: 8.75ns
ST_61: tmp_11 (121)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 62>: 8.75ns
ST_62: tmp_11 (121)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:23  %tmp_11 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 -1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 63>: 6.41ns
ST_63: tmp_13 (125)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 64>: 8.75ns
ST_64: tmp_13 (125)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 65>: 8.75ns
ST_65: tmp_13 (125)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 66>: 8.75ns
ST_66: tmp_13 (125)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 67>: 8.75ns
ST_67: tmp_13 (125)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 68>: 8.75ns
ST_68: tmp_13 (125)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 69>: 8.75ns
ST_69: tmp_13 (125)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 70>: 8.75ns
ST_70: tmp_13 (125)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 71>: 8.75ns
ST_71: tmp_13 (125)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 72>: 8.75ns
ST_72: tmp_13 (125)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:27  %tmp_13 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 73>: 6.41ns
ST_73: tmp_14 (129)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 74>: 8.75ns
ST_74: tmp_14 (129)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 75>: 8.75ns
ST_75: tmp_14 (129)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 76>: 8.75ns
ST_76: tmp_14 (129)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 77>: 8.75ns
ST_77: tmp_14 (129)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 78>: 8.75ns
ST_78: tmp_14 (129)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 79>: 8.75ns
ST_79: tmp_14 (129)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 80>: 8.75ns
ST_80: tmp_14 (129)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 81>: 8.75ns
ST_81: tmp_14 (129)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 82>: 8.75ns
ST_82: tmp_14 (129)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:31  %tmp_14 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 0, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 83>: 6.41ns
ST_83: tmp_15 (137)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 84>: 8.75ns
ST_84: tmp_15 (137)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 85>: 8.75ns
ST_85: tmp_15 (137)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 86>: 8.75ns
ST_86: tmp_15 (137)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 87>: 8.75ns
ST_87: tmp_15 (137)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 88>: 8.75ns
ST_88: tmp_15 (137)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 89>: 8.75ns
ST_89: tmp_15 (137)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 90>: 8.75ns
ST_90: tmp_15 (137)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 91>: 8.75ns
ST_91: tmp_15 (137)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 92>: 8.75ns
ST_92: tmp_15 (137)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:39  %tmp_15 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 -1, i8* %gmem, i32 %inter_pix_read)


 <State 93>: 6.41ns
ST_93: tmp_16 (141)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 94>: 8.75ns
ST_94: tmp_16 (141)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 95>: 8.75ns
ST_95: tmp_16 (141)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 96>: 8.75ns
ST_96: tmp_16 (141)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 97>: 8.75ns
ST_97: tmp_16 (141)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 98>: 8.75ns
ST_98: tmp_16 (141)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 99>: 8.75ns
ST_99: tmp_16 (141)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 100>: 8.75ns
ST_100: tmp_16 (141)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 101>: 8.75ns
ST_101: tmp_16 (141)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 102>: 8.75ns
ST_102: tmp_16 (141)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:43  %tmp_16 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 0, i8* %gmem, i32 %inter_pix_read)


 <State 103>: 8.40ns
ST_103: fullIndex_cast (115)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:17  %fullIndex_cast = sext i23 %fullIndex to i32

ST_103: tmp_221_cast (117)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:19  %tmp_221_cast = zext i8 %tmp_6 to i9

ST_103: tmp_28_0_1 (119)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:21  %tmp_28_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_7, i1 false)

ST_103: tmp_28_0_1_cast (120)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:22  %tmp_28_0_1_cast = zext i9 %tmp_28_0_1 to i10

ST_103: tmp_22_0_2_cast (122)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:24  %tmp_22_0_2_cast = zext i8 %tmp_11 to i9

ST_103: x_weight_0_2 (123)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:25  %x_weight_0_2 = sub i9 %tmp_22_0_2_cast, %tmp_221_cast

ST_103: x_weight_0_2_cast (124)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:26  %x_weight_0_2_cast = sext i9 %x_weight_0_2 to i11

ST_103: p_shl2 (126)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:28  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_13, i1 false)

ST_103: p_shl2_cast (127)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:29  %p_shl2_cast = zext i9 %p_shl2 to i11

ST_103: x_weight_1_1 (128)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:30  %x_weight_1_1 = sub i11 %x_weight_0_2_cast, %p_shl2_cast

ST_103: tmp_24_1_2 (130)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:32  %tmp_24_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_14, i1 false)

ST_103: tmp_24_1_2_cast (131)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:33  %tmp_24_1_2_cast = zext i9 %tmp_24_1_2 to i11

ST_103: x_weight_1_2 (132)  [1/1] 1.88ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:34  %x_weight_1_2 = add i11 %x_weight_1_1, %tmp_24_1_2_cast

ST_103: tmp1 (133)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:35  %tmp1 = add i9 %tmp_22_0_2_cast, %tmp_221_cast

ST_103: tmp1_cast (134)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:36  %tmp1_cast = zext i9 %tmp1 to i10

ST_103: y_weight_1_2 (135)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:37  %y_weight_1_2 = add i10 %tmp_28_0_1_cast, %tmp1_cast

ST_103: y_weight_1_2_cast (136)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:38  %y_weight_1_2_cast = zext i10 %y_weight_1_2 to i11

ST_103: tmp_22_2_cast (138)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:40  %tmp_22_2_cast = zext i8 %tmp_15 to i11

ST_103: x_weight_2 (139)  [1/1] 1.88ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:41  %x_weight_2 = sub i11 %x_weight_1_2, %tmp_22_2_cast

ST_103: y_weight_2 (140)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:42  %y_weight_2 = sub i11 %y_weight_1_2_cast, %tmp_22_2_cast

ST_103: tmp_17 (145)  [10/10] 6.41ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)

ST_103: tmp_18 (147)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:49  %tmp_18 = trunc i11 %x_weight_2 to i8

ST_103: out_pix4_sum6 (166)  [1/1] 2.82ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:68  %out_pix4_sum6 = add i32 %fullIndex_cast, %tmp_1


 <State 104>: 8.75ns
ST_104: tmp_17 (145)  [9/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 105>: 8.75ns
ST_105: tmp_17 (145)  [8/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 106>: 8.75ns
ST_106: tmp_17 (145)  [7/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 107>: 8.75ns
ST_107: tmp_17 (145)  [6/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 108>: 8.75ns
ST_108: tmp_17 (145)  [5/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 109>: 8.75ns
ST_109: tmp_17 (145)  [4/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 110>: 8.75ns
ST_110: tmp_17 (145)  [3/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 111>: 8.75ns
ST_111: tmp_17 (145)  [2/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 112>: 8.75ns
ST_112: tmp_17 (145)  [1/10] 8.75ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:47  %tmp_17 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 1, i2 1, i8* %gmem, i32 %inter_pix_read)


 <State 113>: 6.69ns
ST_113: p_shl3 (142)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:44  %p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_16, i1 false)

ST_113: p_shl3_cast (143)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:45  %p_shl3_cast = zext i9 %p_shl3 to i11

ST_113: y_weight_2_1 (144)  [1/1] 1.88ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:46  %y_weight_2_1 = sub i11 %y_weight_2, %p_shl3_cast

ST_113: tmp_22_2_2_cast (146)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:48  %tmp_22_2_2_cast = zext i8 %tmp_17 to i11

ST_113: x_weight_2_2 (148)  [1/1] 2.33ns  loc: SobelLab4/Sobel.cpp:97->SobelLab4/Sobel.cpp:58
.preheader:50  %x_weight_2_2 = add i11 %tmp_22_2_2_cast, %x_weight_2

ST_113: y_weight_2_2 (149)  [1/1] 1.88ns  loc: SobelLab4/Sobel.cpp:100->SobelLab4/Sobel.cpp:58
.preheader:51  %y_weight_2_2 = sub i11 %y_weight_2_1, %tmp_22_2_2_cast

ST_113: tmp_s (150)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58
.preheader:52  %tmp_s = icmp sgt i11 %x_weight_2_2, 0

ST_113: tmp_20 (151)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58
.preheader:53  %tmp_20 = add i8 %tmp_17, %tmp_18

ST_113: tmp_21 (152)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58
.preheader:54  %tmp_21 = sub i8 0, %tmp_20

ST_113: tmp_4 (154)  [1/1] 2.94ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58
.preheader:56  %tmp_4 = icmp sgt i11 %y_weight_2_2, 0

ST_113: tmp_23 (155)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58
.preheader:57  %tmp_23 = trunc i11 %y_weight_2_2 to i8

ST_113: tmp_24 (156)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58
.preheader:58  %tmp_24 = sub i8 0, %tmp_23


 <State 114>: 8.75ns
ST_114: tmp_22 (153)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58 (grouped into LUT with out node tmp_9)
.preheader:55  %tmp_22 = select i1 %tmp_s, i8 %tmp_20, i8 %tmp_21

ST_114: tmp_25 (157)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:104->SobelLab4/Sobel.cpp:58 (grouped into LUT with out node tmp_9)
.preheader:59  %tmp_25 = select i1 %tmp_4, i8 %tmp_23, i8 %tmp_24

ST_114: tmp_9 (158)  [1/1] 2.32ns  loc: SobelLab4/Sobel.cpp:106->SobelLab4/Sobel.cpp:58 (out node of the LUT)
.preheader:60  %tmp_9 = add i8 %tmp_22, %tmp_25

ST_114: edge_val (159)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:106->SobelLab4/Sobel.cpp:58 (grouped into LUT with out node edge_val_1_i)
.preheader:61  %edge_val = xor i8 %tmp_9, -1

ST_114: tmp_10 (160)  [1/1] 2.91ns  loc: SobelLab4/Sobel.cpp:109->SobelLab4/Sobel.cpp:58
.preheader:62  %tmp_10 = icmp ult i8 %tmp_9, 55

ST_114: tmp_12 (161)  [1/1] 2.91ns  loc: SobelLab4/Sobel.cpp:111->SobelLab4/Sobel.cpp:58
.preheader:63  %tmp_12 = icmp ugt i8 %tmp_9, -101

ST_114: p_i (162)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:109->SobelLab4/Sobel.cpp:58 (grouped into LUT with out node edge_val_1_i)
.preheader:64  %p_i = select i1 %tmp_10, i8 -1, i8 0

ST_114: tmp_26 (163)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:109->SobelLab4/Sobel.cpp:58 (grouped into LUT with out node edge_val_1_i)
.preheader:65  %tmp_26 = or i1 %tmp_10, %tmp_12

ST_114: edge_val_1_i (164)  [1/1] 2.07ns  loc: SobelLab4/Sobel.cpp:109->SobelLab4/Sobel.cpp:58 (out node of the LUT)
.preheader:66  %edge_val_1_i = select i1 %tmp_26, i8 %p_i, i8 %edge_val

ST_114: gmem2_addr_4 (167)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:15->SobelLab4/Sobel.cpp:57
.preheader:69  %gmem2_addr_4 = getelementptr i32* %gmem2, i32 %out_pix4_sum6

ST_114: gmem2_addr_5_req (168)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:58
.preheader:70  %gmem2_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr_4, i32 1)


 <State 115>: 8.75ns
ST_115: tmp_19 (165)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:114->SobelLab4/Sobel.cpp:58
.preheader:67  %tmp_19 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %edge_val_1_i, i8 %edge_val_1_i, i8 %edge_val_1_i, i8 %edge_val_1_i)

ST_115: StgValue_356 (169)  [1/1] 8.75ns  loc: SobelLab4/Sobel.cpp:58
.preheader:71  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr_4, i32 %tmp_19, i4 -1)


 <State 116>: 8.75ns
ST_116: gmem2_addr_5_resp (170)  [5/5] 8.75ns  loc: SobelLab4/Sobel.cpp:58
.preheader:72  %gmem2_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_4)


 <State 117>: 8.75ns
ST_117: gmem2_addr_5_resp (170)  [4/5] 8.75ns  loc: SobelLab4/Sobel.cpp:58
.preheader:72  %gmem2_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_4)


 <State 118>: 8.75ns
ST_118: gmem2_addr_5_resp (170)  [3/5] 8.75ns  loc: SobelLab4/Sobel.cpp:58
.preheader:72  %gmem2_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_4)


 <State 119>: 8.75ns
ST_119: gmem2_addr_5_resp (170)  [2/5] 8.75ns  loc: SobelLab4/Sobel.cpp:58
.preheader:72  %gmem2_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_4)


 <State 120>: 8.75ns
ST_120: StgValue_361 (98)  [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @sobel_line_sobel_poi)

ST_120: empty_7 (99)  [1/1] 0.00ns
.preheader:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604) nounwind

ST_120: StgValue_363 (111)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:53
.preheader:13  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

ST_120: tmp_2 (112)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:53
.preheader:14  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

ST_120: StgValue_365 (113)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:55
.preheader:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_120: gmem2_addr_5_resp (170)  [1/5] 8.75ns  loc: SobelLab4/Sobel.cpp:58
.preheader:72  %gmem2_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr_4)

ST_120: empty_8 (171)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:61
.preheader:73  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_120: StgValue_368 (173)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:53
.preheader:75  br label %.preheader.preheader


 <State 121>: 0.00ns
ST_121: StgValue_369 (175)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:63
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inter_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_pix_read        (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inter_pix_read      (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
out_pix3            (partselect       ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1               (zext             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_1_cast          (zext             ) [ 00011111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr          (getelementptr    ) [ 00011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_128        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_130        (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_132        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_133        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_wr_req   (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_137        (br               ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                   (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (icmp             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                 (add              ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_142        (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144        (br               ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_wr_resp  (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_150        (br               ) [ 00000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i1                  (phi              ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_cast7_cast       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2           (icmp             ) [ 00000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_4             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_156        (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pix4_sum5       (add              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                 (add              ) [ 00000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_159        (br               ) [ 00000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pix4_sum5_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1        (getelementptr    ) [ 00000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_2_req    (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_163        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_2_resp   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_169        (br               ) [ 00000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i2                  (phi              ) [ 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i2_cast_cast        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3               (icmp             ) [ 00000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_5             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_174        (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pix4_sum8       (add              ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                 (add              ) [ 00000000100000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_177        (br               ) [ 00000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pix4_sum8_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_2        (getelementptr    ) [ 00000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_3_req    (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_3_resp   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_187        (br               ) [ 00000000100000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i3                  (phi              ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i3_cast_cast        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5               (icmp             ) [ 00000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_6             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_192        (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pix4_sum7       (add              ) [ 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_4                 (add              ) [ 00000000000000001000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_195        (br               ) [ 00000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
out_pix4_sum7_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_3        (getelementptr    ) [ 00000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_4_req    (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_199        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_4_resp   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_205        (br               ) [ 00000000000000001000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten      (phi              ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_assign            (phi              ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign            (phi              ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_flatten    (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten_next (add              ) [ 00000000000000000000000010000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
StgValue_216        (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_mid2       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y9                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_mid1          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast_mid1     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_mid1         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_cast_mid1    (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_mid1          (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_mid2          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_assign_mid2       (select           ) [ 00000000000000000000000010000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
x_assign_cast4      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fullIndex           (add              ) [ 00000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
x                   (add              ) [ 00000000000000000000000010000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_6               (call             ) [ 00000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111000000000000000000]
tmp_7               (call             ) [ 00000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000000000000000]
tmp_11              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111000000000000000000]
tmp_13              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000]
tmp_14              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000]
tmp_15              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000]
tmp_16              (call             ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001111111111100000000]
fullIndex_cast      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_221_cast        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28_0_1          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28_0_1_cast     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_0_2_cast     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_weight_0_2        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_weight_0_2_cast   (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl2              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl2_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_weight_1_1        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_1_2          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_1_2_cast     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_weight_1_2        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_weight_1_2        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_weight_1_2_cast   (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_2_cast       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_weight_2          (sub              ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000111111111100000000]
y_weight_2          (sub              ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000111111111100000000]
tmp_18              (trunc            ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000111111111100000000]
out_pix4_sum6       (add              ) [ 00000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000111111111110000000]
tmp_17              (call             ) [ 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
p_shl3              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl3_cast         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_weight_2_1        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_2_2_cast     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_weight_2_2        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_weight_2_2        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (icmp             ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_20              (add              ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_21              (sub              ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_4               (icmp             ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_23              (trunc            ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_24              (sub              ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_22              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
edge_val            (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_i                 (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
edge_val_1_i        (select           ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
gmem2_addr_4        (getelementptr    ) [ 00000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000001111110]
gmem2_addr_5_req    (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_356        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_361        (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_7             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_363        (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_365        (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_5_resp   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_8             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_368        (br               ) [ 00000000000000000000000010000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
StgValue_369        (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter_pix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getVal"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_line_sobel_poi"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="out_pix_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pix_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="inter_pix_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inter_pix_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_writeresp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_wr_req/2 StgValue_143/3 gmem2_addr_wr_resp/3 gmem2_addr_2_req/9 StgValue_163/10 gmem2_addr_2_resp/11 gmem2_addr_3_req/17 StgValue_181/18 gmem2_addr_3_resp/19 gmem2_addr_4_req/25 StgValue_199/26 gmem2_addr_4_resp/27 gmem2_addr_5_req/114 StgValue_356/115 gmem2_addr_5_resp/116 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="1"/>
<pin id="159" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="16" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/8 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i2_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="21" slack="1"/>
<pin id="181" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i2_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="21" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/16 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i3_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="21" slack="1"/>
<pin id="192" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i3_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="21" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="12" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/24 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="21" slack="1"/>
<pin id="203" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="21" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/32 "/>
</bind>
</comp>

<comp id="212" class="1005" name="y_assign_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="1"/>
<pin id="214" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="y_assign_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/32 "/>
</bind>
</comp>

<comp id="223" class="1005" name="x_assign_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="1"/>
<pin id="225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="x_assign_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/32 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_getVal_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="23" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="1" slack="0"/>
<pin id="239" dir="0" index="4" bw="8" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="11"/>
<pin id="241" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_6/33 tmp_7/43 tmp_11/53 tmp_13/63 tmp_14/73 tmp_15/83 tmp_16/93 tmp_17/103 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="out_pix3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="30" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_pix3/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="30" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="30" slack="1"/>
<pin id="269" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="gmem2_addr_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i1_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i1_cast/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i1_cast7_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast7_cast/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="out_pix4_sum5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="30" slack="6"/>
<pin id="305" dir="0" index="1" bw="21" slack="0"/>
<pin id="306" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum5/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="out_pix4_sum5_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum5_cast/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="gmem2_addr_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i2_cast_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="21" slack="0"/>
<pin id="326" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast_cast/16 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="21" slack="0"/>
<pin id="330" dir="0" index="1" bw="21" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="334" class="1004" name="out_pix4_sum8_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="30" slack="7"/>
<pin id="336" dir="0" index="1" bw="21" slack="0"/>
<pin id="337" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum8/16 "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="21" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="0"/>
<pin id="342" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/16 "/>
</bind>
</comp>

<comp id="345" class="1004" name="out_pix4_sum8_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum8_cast/17 "/>
</bind>
</comp>

<comp id="348" class="1004" name="gmem2_addr_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_2/17 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i3_cast_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="21" slack="0"/>
<pin id="357" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast_cast/24 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="21" slack="0"/>
<pin id="361" dir="0" index="1" bw="21" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/24 "/>
</bind>
</comp>

<comp id="365" class="1004" name="out_pix4_sum7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="30" slack="8"/>
<pin id="367" dir="0" index="1" bw="21" slack="0"/>
<pin id="368" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum7/24 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="21" slack="0"/>
<pin id="372" dir="0" index="1" bw="12" slack="0"/>
<pin id="373" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/24 "/>
</bind>
</comp>

<comp id="376" class="1004" name="out_pix4_sum7_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum7_cast/25 "/>
</bind>
</comp>

<comp id="379" class="1004" name="gmem2_addr_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_3/25 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_shl_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="22" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/32 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_shl_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="22" slack="0"/>
<pin id="396" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/32 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_shl1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="18" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/32 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_shl1_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="0"/>
<pin id="408" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/32 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="22" slack="0"/>
<pin id="412" dir="0" index="1" bw="18" slack="0"/>
<pin id="413" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/32 "/>
</bind>
</comp>

<comp id="416" class="1004" name="exitcond_flatten_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="21" slack="0"/>
<pin id="418" dir="0" index="1" bw="21" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/32 "/>
</bind>
</comp>

<comp id="422" class="1004" name="indvar_flatten_next_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="21" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/32 "/>
</bind>
</comp>

<comp id="428" class="1004" name="exitcond_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/32 "/>
</bind>
</comp>

<comp id="434" class="1004" name="x_assign_mid2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="0" index="2" bw="11" slack="0"/>
<pin id="438" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/32 "/>
</bind>
</comp>

<comp id="442" class="1004" name="y9_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/32 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl_mid1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="22" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/32 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_shl_cast_mid1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="22" slack="0"/>
<pin id="458" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/32 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl1_mid1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="18" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/32 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_shl1_cast_mid1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="0"/>
<pin id="470" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/32 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_8_mid1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="22" slack="0"/>
<pin id="474" dir="0" index="1" bw="18" slack="0"/>
<pin id="475" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_mid1/32 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_8_mid2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="23" slack="0"/>
<pin id="481" dir="0" index="2" bw="23" slack="0"/>
<pin id="482" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_mid2/32 "/>
</bind>
</comp>

<comp id="486" class="1004" name="y_assign_mid2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="0" index="2" bw="11" slack="0"/>
<pin id="490" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/32 "/>
</bind>
</comp>

<comp id="494" class="1004" name="x_assign_cast4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast4/32 "/>
</bind>
</comp>

<comp id="498" class="1004" name="fullIndex_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="23" slack="0"/>
<pin id="501" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fullIndex/32 "/>
</bind>
</comp>

<comp id="504" class="1004" name="x_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="11" slack="0"/>
<pin id="507" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/32 "/>
</bind>
</comp>

<comp id="510" class="1004" name="fullIndex_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="23" slack="71"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="fullIndex_cast/103 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_221_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="61"/>
<pin id="515" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_221_cast/103 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_28_0_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="51"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28_0_1/103 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_28_0_1_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_0_1_cast/103 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_22_0_2_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="41"/>
<pin id="530" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_0_2_cast/103 "/>
</bind>
</comp>

<comp id="531" class="1004" name="x_weight_0_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_0_2/103 "/>
</bind>
</comp>

<comp id="537" class="1004" name="x_weight_0_2_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_weight_0_2_cast/103 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_shl2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="31"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/103 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_shl2_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="0"/>
<pin id="550" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/103 "/>
</bind>
</comp>

<comp id="552" class="1004" name="x_weight_1_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="0"/>
<pin id="555" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_1_1/103 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_24_1_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="21"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_1_2/103 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_24_1_2_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_1_2_cast/103 "/>
</bind>
</comp>

<comp id="569" class="1004" name="x_weight_1_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="0" index="1" bw="9" slack="0"/>
<pin id="572" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_1_2/103 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/103 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp1_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="0"/>
<pin id="583" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/103 "/>
</bind>
</comp>

<comp id="585" class="1004" name="y_weight_1_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_weight_1_2/103 "/>
</bind>
</comp>

<comp id="591" class="1004" name="y_weight_1_2_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_weight_1_2_cast/103 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_22_2_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="11"/>
<pin id="597" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_2_cast/103 "/>
</bind>
</comp>

<comp id="598" class="1004" name="x_weight_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_2/103 "/>
</bind>
</comp>

<comp id="604" class="1004" name="y_weight_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2/103 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_18_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="0"/>
<pin id="612" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/103 "/>
</bind>
</comp>

<comp id="614" class="1004" name="out_pix4_sum6_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="23" slack="0"/>
<pin id="616" dir="0" index="1" bw="30" slack="80"/>
<pin id="617" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum6/103 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_shl3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="11"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/113 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_shl3_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/113 "/>
</bind>
</comp>

<comp id="630" class="1004" name="y_weight_2_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="10"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2_1/113 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_22_2_2_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_2_2_cast/113 "/>
</bind>
</comp>

<comp id="639" class="1004" name="x_weight_2_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="11" slack="10"/>
<pin id="642" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_2_2/113 "/>
</bind>
</comp>

<comp id="644" class="1004" name="y_weight_2_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2_2/113 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_s_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="0"/>
<pin id="652" dir="0" index="1" bw="11" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/113 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_20_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="1"/>
<pin id="658" dir="0" index="1" bw="8" slack="10"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/113 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_21_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/113 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="0"/>
<pin id="669" dir="0" index="1" bw="11" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/113 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_23_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="0"/>
<pin id="675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/113 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_24_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/113 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_22_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="8" slack="1"/>
<pin id="686" dir="0" index="2" bw="8" slack="1"/>
<pin id="687" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/114 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_25_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="8" slack="1"/>
<pin id="691" dir="0" index="2" bw="8" slack="1"/>
<pin id="692" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/114 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_9_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/114 "/>
</bind>
</comp>

<comp id="699" class="1004" name="edge_val_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/114 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_10_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/114 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_12_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/114 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="0"/>
<pin id="721" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/114 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_26_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/114 "/>
</bind>
</comp>

<comp id="731" class="1004" name="edge_val_1_i_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="8" slack="0"/>
<pin id="735" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val_1_i/114 "/>
</bind>
</comp>

<comp id="739" class="1004" name="gmem2_addr_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="11"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_4/114 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_19_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="1"/>
<pin id="748" dir="0" index="2" bw="8" slack="1"/>
<pin id="749" dir="0" index="3" bw="8" slack="1"/>
<pin id="750" dir="0" index="4" bw="8" slack="1"/>
<pin id="751" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/115 "/>
</bind>
</comp>

<comp id="754" class="1005" name="inter_pix_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="11"/>
<pin id="756" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="inter_pix_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="out_pix3_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="30" slack="1"/>
<pin id="761" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="out_pix3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="80"/>
<pin id="767" dir="1" index="1" bw="32" slack="80"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_1_cast_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="31" slack="6"/>
<pin id="772" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="777" class="1005" name="gmem2_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="i_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="11" slack="0"/>
<pin id="787" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="out_pix4_sum5_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="31" slack="1"/>
<pin id="795" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out_pix4_sum5 "/>
</bind>
</comp>

<comp id="798" class="1005" name="i_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="gmem2_addr_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="out_pix4_sum8_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="31" slack="1"/>
<pin id="813" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out_pix4_sum8 "/>
</bind>
</comp>

<comp id="816" class="1005" name="i_3_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="21" slack="0"/>
<pin id="818" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="821" class="1005" name="gmem2_addr_2_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_5_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="830" class="1005" name="out_pix4_sum7_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="31" slack="1"/>
<pin id="832" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out_pix4_sum7 "/>
</bind>
</comp>

<comp id="835" class="1005" name="i_4_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="21" slack="0"/>
<pin id="837" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="840" class="1005" name="gmem2_addr_3_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_3 "/>
</bind>
</comp>

<comp id="845" class="1005" name="exitcond_flatten_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="849" class="1005" name="indvar_flatten_next_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="21" slack="0"/>
<pin id="851" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="854" class="1005" name="y_assign_mid2_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="0"/>
<pin id="856" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="859" class="1005" name="fullIndex_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="23" slack="1"/>
<pin id="861" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="fullIndex "/>
</bind>
</comp>

<comp id="865" class="1005" name="x_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_7_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="51"/>
<pin id="872" dir="1" index="1" bw="8" slack="51"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_11_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="41"/>
<pin id="877" dir="1" index="1" bw="8" slack="41"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_13_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="31"/>
<pin id="882" dir="1" index="1" bw="8" slack="31"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_14_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="21"/>
<pin id="887" dir="1" index="1" bw="8" slack="21"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_15_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="11"/>
<pin id="892" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_16_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="11"/>
<pin id="897" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="900" class="1005" name="x_weight_2_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="11" slack="10"/>
<pin id="902" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="x_weight_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="y_weight_2_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="11" slack="10"/>
<pin id="907" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="y_weight_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_18_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="10"/>
<pin id="912" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="915" class="1005" name="out_pix4_sum6_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="11"/>
<pin id="917" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="out_pix4_sum6 "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_s_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_20_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_21_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_4_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_23_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_24_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="1"/>
<pin id="947" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="950" class="1005" name="edge_val_1_i_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_val_1_i "/>
</bind>
</comp>

<comp id="958" class="1005" name="gmem2_addr_4_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="80" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="96" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="96" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="246"><net_src comp="98" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="100" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="249"><net_src comp="100" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="253"><net_src comp="234" pin="6"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="132" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="264" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="281"><net_src comp="161" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="161" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="172" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="172" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="293" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="172" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="321"><net_src comp="2" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="327"><net_src comp="183" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="183" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="183" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="352"><net_src comp="2" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="348" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="358"><net_src comp="194" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="194" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="355" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="194" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="2" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="391"><net_src comp="82" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="216" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="84" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="216" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="394" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="205" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="205" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="90" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="227" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="92" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="227" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="216" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="82" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="442" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="456" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="428" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="410" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="428" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="442" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="216" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="434" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="478" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="434" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="250" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="102" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="104" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="517" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="513" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="551"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="537" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="102" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="104" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="568"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="552" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="528" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="513" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="524" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="602"><net_src comp="569" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="591" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="595" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="598" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="510" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="102" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="104" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="629"><net_src comp="619" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="250" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="630" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="635" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="639" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="48" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="250" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="644" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="48" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="644" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="106" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="697"><net_src comp="683" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="688" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="108" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="693" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="110" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="693" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="112" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="705" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="108" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="106" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="705" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="711" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="717" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="699" pin="2"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="2" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="739" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="752"><net_src comp="114" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="5"/><net_sink comp="144" pin=2"/></net>

<net id="757"><net_src comp="138" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="762"><net_src comp="254" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="768"><net_src comp="264" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="773"><net_src comp="267" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="780"><net_src comp="270" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="788"><net_src comp="283" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="796"><net_src comp="303" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="801"><net_src comp="308" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="806"><net_src comp="317" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="814"><net_src comp="334" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="819"><net_src comp="339" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="824"><net_src comp="348" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="829"><net_src comp="359" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="365" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="838"><net_src comp="370" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="843"><net_src comp="379" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="848"><net_src comp="416" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="422" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="857"><net_src comp="486" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="862"><net_src comp="498" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="868"><net_src comp="504" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="873"><net_src comp="234" pin="6"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="878"><net_src comp="234" pin="6"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="883"><net_src comp="234" pin="6"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="888"><net_src comp="234" pin="6"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="893"><net_src comp="234" pin="6"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="898"><net_src comp="234" pin="6"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="903"><net_src comp="598" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="908"><net_src comp="604" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="913"><net_src comp="610" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="918"><net_src comp="614" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="923"><net_src comp="650" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="928"><net_src comp="656" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="933"><net_src comp="661" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="938"><net_src comp="667" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="943"><net_src comp="673" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="948"><net_src comp="677" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="953"><net_src comp="731" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="956"><net_src comp="950" pin="1"/><net_sink comp="745" pin=3"/></net>

<net id="957"><net_src comp="950" pin="1"/><net_sink comp="745" pin=4"/></net>

<net id="961"><net_src comp="739" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 9 10 11 12 13 14 15 17 18 19 20 21 22 23 25 26 27 28 29 30 31 114 115 116 117 118 119 120 }
 - Input state : 
	Port: sobel_filter : gmem | {35 36 37 38 39 40 41 42 45 46 47 48 49 50 51 52 55 56 57 58 59 60 61 62 65 66 67 68 69 70 71 72 75 76 77 78 79 80 81 82 85 86 87 88 89 90 91 92 95 96 97 98 99 100 101 102 105 106 107 108 109 110 111 112 }
	Port: sobel_filter : inter_pix | {1 }
	Port: sobel_filter : out_pix | {1 }
  - Chain level:
	State 1
	State 2
		gmem2_addr : 1
		gmem2_addr_wr_req : 2
	State 3
		tmp : 1
		i_1 : 1
		StgValue_142 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
		i1_cast : 1
		i1_cast7_cast : 2
		exitcond2 : 1
		StgValue_156 : 2
		out_pix4_sum5 : 3
		i_2 : 1
	State 9
		gmem2_addr_1 : 1
		gmem2_addr_2_req : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		i2_cast_cast : 1
		tmp_3 : 1
		StgValue_174 : 2
		out_pix4_sum8 : 2
		i_3 : 1
	State 17
		gmem2_addr_2 : 1
		gmem2_addr_3_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		i3_cast_cast : 1
		tmp_5 : 1
		StgValue_192 : 2
		out_pix4_sum7 : 2
		i_4 : 1
	State 25
		gmem2_addr_3 : 1
		gmem2_addr_4_req : 2
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_8 : 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_216 : 2
		exitcond : 1
		x_assign_mid2 : 2
		y9 : 1
		p_shl_mid1 : 2
		p_shl_cast_mid1 : 3
		p_shl1_mid1 : 2
		p_shl1_cast_mid1 : 3
		tmp_8_mid1 : 4
		tmp_8_mid2 : 5
		y_assign_mid2 : 2
		x_assign_cast4 : 3
		fullIndex : 6
		x : 3
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
		tmp_28_0_1_cast : 1
		x_weight_0_2 : 1
		x_weight_0_2_cast : 2
		p_shl2_cast : 1
		x_weight_1_1 : 3
		tmp_24_1_2_cast : 1
		x_weight_1_2 : 4
		tmp1 : 1
		tmp1_cast : 2
		y_weight_1_2 : 3
		y_weight_1_2_cast : 4
		x_weight_2 : 5
		y_weight_2 : 5
		tmp_18 : 6
		out_pix4_sum6 : 1
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
		p_shl3_cast : 1
		y_weight_2_1 : 2
		x_weight_2_2 : 1
		y_weight_2_2 : 3
		tmp_s : 2
		tmp_21 : 1
		tmp_4 : 4
		tmp_23 : 4
		tmp_24 : 5
	State 114
		tmp_9 : 1
		edge_val : 2
		tmp_10 : 2
		tmp_12 : 2
		p_i : 3
		tmp_26 : 3
		edge_val_1_i : 3
		gmem2_addr_5_req : 1
	State 115
		StgValue_356 : 1
	State 116
	State 117
	State 118
	State 119
	State 120
		empty_8 : 1
	State 121


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_1_fu_283         |    38   |    16   |
|          |    out_pix4_sum5_fu_303    |    95   |    35   |
|          |         i_2_fu_308         |    53   |    21   |
|          |    out_pix4_sum8_fu_334    |    95   |    35   |
|          |         i_3_fu_339         |    68   |    26   |
|          |    out_pix4_sum7_fu_365    |    95   |    35   |
|          |         i_4_fu_370         |    68   |    26   |
|          | indvar_flatten_next_fu_422 |    68   |    26   |
|    add   |          y9_fu_442         |    38   |    16   |
|          |      fullIndex_fu_498      |    74   |    28   |
|          |          x_fu_504          |    38   |    16   |
|          |     x_weight_1_2_fu_569    |    0    |    11   |
|          |         tmp1_fu_575        |    29   |    13   |
|          |     y_weight_1_2_fu_585    |    32   |    14   |
|          |    out_pix4_sum6_fu_614    |    95   |    35   |
|          |     x_weight_2_2_fu_639    |    38   |    16   |
|          |        tmp_20_fu_656       |    29   |    13   |
|          |        tmp_9_fu_693        |    29   |    13   |
|----------|----------------------------|---------|---------|
|          |        tmp_8_fu_410        |    71   |    27   |
|          |      tmp_8_mid1_fu_472     |    71   |    27   |
|          |     x_weight_0_2_fu_531    |    29   |    13   |
|          |     x_weight_1_1_fu_552    |    32   |    14   |
|    sub   |      x_weight_2_fu_598     |    0    |    11   |
|          |      y_weight_2_fu_604     |    35   |    15   |
|          |     y_weight_2_1_fu_630    |    0    |    11   |
|          |     y_weight_2_2_fu_644    |    0    |    11   |
|          |        tmp_21_fu_661       |    29   |    13   |
|          |        tmp_24_fu_677       |    29   |    13   |
|----------|----------------------------|---------|---------|
|   call   |      grp_getVal_fu_234     |   234   |    86   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_277         |    0    |    6    |
|          |      exitcond2_fu_297      |    0    |    8    |
|          |        tmp_3_fu_328        |    0    |    13   |
|          |        tmp_5_fu_359        |    0    |    13   |
|   icmp   |   exitcond_flatten_fu_416  |    0    |    13   |
|          |       exitcond_fu_428      |    0    |    6    |
|          |        tmp_s_fu_650        |    0    |    6    |
|          |        tmp_4_fu_667        |    0    |    6    |
|          |        tmp_10_fu_705       |    0    |    4    |
|          |        tmp_12_fu_711       |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |    x_assign_mid2_fu_434    |    0    |    11   |
|          |      tmp_8_mid2_fu_478     |    0    |    23   |
|          |    y_assign_mid2_fu_486    |    0    |    11   |
|  select  |        tmp_22_fu_683       |    0    |    8    |
|          |        tmp_25_fu_688       |    0    |    8    |
|          |         p_i_fu_717         |    0    |    8    |
|          |     edge_val_1_i_fu_731    |    0    |    8    |
|----------|----------------------------|---------|---------|
|    xor   |       edge_val_fu_699      |    0    |    8    |
|----------|----------------------------|---------|---------|
|    or    |        tmp_26_fu_725       |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |  out_pix_read_read_fu_132  |    0    |    0    |
|          | inter_pix_read_read_fu_138 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_144    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       out_pix3_fu_254      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_1_fu_264        |    0    |    0    |
|          |      tmp_1_cast_fu_267     |    0    |    0    |
|          |    i1_cast7_cast_fu_293    |    0    |    0    |
|          |  out_pix4_sum5_cast_fu_314 |    0    |    0    |
|          |     i2_cast_cast_fu_324    |    0    |    0    |
|          |  out_pix4_sum8_cast_fu_345 |    0    |    0    |
|          |     i3_cast_cast_fu_355    |    0    |    0    |
|          |  out_pix4_sum7_cast_fu_376 |    0    |    0    |
|          |      p_shl_cast_fu_394     |    0    |    0    |
|          |     p_shl1_cast_fu_406     |    0    |    0    |
|          |   p_shl_cast_mid1_fu_456   |    0    |    0    |
|   zext   |   p_shl1_cast_mid1_fu_468  |    0    |    0    |
|          |    x_assign_cast4_fu_494   |    0    |    0    |
|          |     tmp_221_cast_fu_513    |    0    |    0    |
|          |   tmp_28_0_1_cast_fu_524   |    0    |    0    |
|          |   tmp_22_0_2_cast_fu_528   |    0    |    0    |
|          |     p_shl2_cast_fu_548     |    0    |    0    |
|          |   tmp_24_1_2_cast_fu_565   |    0    |    0    |
|          |      tmp1_cast_fu_581      |    0    |    0    |
|          |  y_weight_1_2_cast_fu_591  |    0    |    0    |
|          |    tmp_22_2_cast_fu_595    |    0    |    0    |
|          |     p_shl3_cast_fu_626     |    0    |    0    |
|          |   tmp_22_2_2_cast_fu_635   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       i1_cast_fu_289       |    0    |    0    |
|   sext   |    fullIndex_cast_fu_510   |    0    |    0    |
|          |  x_weight_0_2_cast_fu_537  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        p_shl_fu_386        |    0    |    0    |
|          |        p_shl1_fu_398       |    0    |    0    |
|          |      p_shl_mid1_fu_448     |    0    |    0    |
|          |     p_shl1_mid1_fu_460     |    0    |    0    |
|bitconcatenate|      tmp_28_0_1_fu_517     |    0    |    0    |
|          |        p_shl2_fu_541       |    0    |    0    |
|          |      tmp_24_1_2_fu_558     |    0    |    0    |
|          |        p_shl3_fu_619       |    0    |    0    |
|          |        tmp_19_fu_745       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_18_fu_610       |    0    |    0    |
|          |        tmp_23_fu_673       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   1512  |   802   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    edge_val_1_i_reg_950   |    8   |
|  exitcond_flatten_reg_845 |    1   |
|     fullIndex_reg_859     |   23   |
|    gmem2_addr_1_reg_803   |   32   |
|    gmem2_addr_2_reg_821   |   32   |
|    gmem2_addr_3_reg_840   |   32   |
|    gmem2_addr_4_reg_958   |   32   |
|     gmem2_addr_reg_777    |   32   |
|         i1_reg_168        |   16   |
|         i2_reg_179        |   21   |
|         i3_reg_190        |   21   |
|        i_1_reg_785        |   11   |
|        i_2_reg_798        |   16   |
|        i_3_reg_816        |   21   |
|        i_4_reg_835        |   21   |
|         i_reg_157         |   11   |
|indvar_flatten_next_reg_849|   21   |
|   indvar_flatten_reg_201  |   21   |
|   inter_pix_read_reg_754  |   32   |
|      out_pix3_reg_759     |   30   |
|   out_pix4_sum5_reg_793   |   31   |
|   out_pix4_sum6_reg_915   |   32   |
|   out_pix4_sum7_reg_830   |   31   |
|   out_pix4_sum8_reg_811   |   31   |
|          reg_250          |    8   |
|       tmp_11_reg_875      |    8   |
|       tmp_13_reg_880      |    8   |
|       tmp_14_reg_885      |    8   |
|       tmp_15_reg_890      |    8   |
|       tmp_16_reg_895      |    8   |
|       tmp_18_reg_910      |    8   |
|     tmp_1_cast_reg_770    |   31   |
|       tmp_1_reg_765       |   32   |
|       tmp_20_reg_925      |    8   |
|       tmp_21_reg_930      |    8   |
|       tmp_23_reg_940      |    8   |
|       tmp_24_reg_945      |    8   |
|       tmp_4_reg_935       |    1   |
|       tmp_5_reg_826       |    1   |
|       tmp_7_reg_870       |    8   |
|       tmp_s_reg_920       |    1   |
|      x_assign_reg_223     |   11   |
|         x_reg_865         |   11   |
|     x_weight_2_reg_900    |   11   |
|   y_assign_mid2_reg_854   |   11   |
|      y_assign_reg_212     |   11   |
|     y_weight_2_reg_905    |   11   |
+---------------------------+--------+
|           Total           |   787  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_144 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_144 |  p1  |  10  |  32  |   320  ||    55   |
| grp_writeresp_fu_144 |  p2  |   4  |  32  |   128  ||    9    |
|   grp_getVal_fu_234  |  p2  |   3  |   1  |    3   |
|   grp_getVal_fu_234  |  p3  |   3  |   1  |    3   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   457  ||  9.907  ||    64   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1512  |   802  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   64   |
|  Register |    -   |   787  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |  2299  |   866  |
+-----------+--------+--------+--------+
