	component adder is
		port (
			clk_clk                             : in  std_logic                    := 'X';             -- clk
			input_1_external_connection_export  : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			input_2_external_connection_export  : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			output_y_external_connection_export : out std_logic_vector(2 downto 0);                    -- export
			reset_reset_n                       : in  std_logic                    := 'X'              -- reset_n
		);
	end component adder;

