$date
	Sun Oct 23 02:50:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#884035
b10 !
1"
#884038
b10 &
b10 %
1$
#884039
0"
#884042
b1 &
b1 %
1#
#884046
b0 &
0#
b0 %
0$
#1942061
b11010 !
1"
#1942062
b11010 &
b11010 %
1$
#1942063
0"
#1942066
b1101 &
b1101 %
#1942070
b101000 &
b101000 %
#1942074
b10100 &
b10100 %
#1942078
b1010 &
b1010 %
#1942082
b101 &
b101 %
#1942086
b10000 &
b10000 %
#1942090
b1000 &
b1000 %
#1942094
b100 &
b100 %
#1942098
b10 &
b10 %
#1942102
b1 &
1#
b1 %
#1942106
b0 &
b0 %
0#
0$
#2878139
b1100 !
1"
#2878142
b1100 &
b1100 %
1$
#2878143
0"
#2878146
b110 &
b110 %
#2878150
b11 &
b11 %
#2878154
b1010 &
b1010 %
#2878158
b101 &
b101 %
#2878162
b10000 &
b10000 %
#2878166
b1000 &
b1000 %
#2878170
b100 &
b100 %
#2878174
b10 &
b10 %
#2878178
b1 &
b1 %
1#
#2878182
b0 &
0#
b0 %
0$
#4500012
