<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="Sol12" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="star_top" top="star_top"/>
        <Source name="source/TestBenchs/star_neo_main_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/star_top_simple_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/fade_tb_tb_rtl.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/fade_tester_rtl.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/rainbow_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/set_fade_rbow_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/tasks2do_simple_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/chase_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/auto_timeout_tb_tb_rtl.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/TestBenchs/auto_timeout_tester_rtl.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="pll12to48/pll12to48.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="instr_dpram_sect0/instr_dpram_sect0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="instr_dpram_sect1/instr_dpram_sect1.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="instr_dpram_sect2/instr_dpram_sect2.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="instr_dpram_sect3/instr_dpram_sect3.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/rtl/star_top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="star_top"/>
        </Source>
        <Source name="source/rtl/auto_timeout.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/chase.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/clk48to8s.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/star_color_brite.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/star_ctrl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/star_neo_main.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/fade.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/init_lites.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/instr_ram_sect_ip.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/lites_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/mult8x8.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/neo_ctrl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/neo_dpr.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/framer_main.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/sub_framer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/pause.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/rainbow.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/set_lites.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/star_sw.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/starpoint.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/tasks2do.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/rtl/regmux24.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="ChaseStepSim/ChaseStepSim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="source/constraints/star.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
        <Source name="source/constraints/star.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Sol121.sty"/>
</RadiantProject>
