// Seed: 1719019784
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
  assign id_0 = 1'b0;
  logic id_3;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    inout uwire id_1[1 : 1],
    output tri0 id_2,
    input wire id_3,
    output logic id_4
    , id_36,
    output wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    input wire id_12,
    input wand id_13,
    output supply1 id_14
    , id_37,
    input supply0 id_15,
    input wor id_16,
    output wand id_17,
    input tri id_18,
    input supply1 id_19,
    output uwire id_20,
    input tri0 id_21,
    output tri0 id_22,
    input wor id_23,
    input supply0 id_24,
    output tri1 id_25[-1 : -1],
    output supply0 id_26,
    input uwire id_27,
    input supply0 id_28,
    output tri1 id_29,
    input supply0 id_30
    , id_38,
    input wor id_31,
    input wor id_32,
    output supply0 id_33,
    input wor id_34
);
  always id_4 <= -1;
  assign id_33 = id_11;
  wire id_39;
  module_0 modCall_1 (
      id_25,
      id_16
  );
  assign id_33 = -1;
  logic id_40 = -1'h0;
  assign id_17 = -1'h0;
endmodule
