// megafunction wizard: %FIFO%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: scfifo 

// ============================================================
// File Name: windowing_avsbuff_sc_fifo.v
// Megafunction Name(s):
// 			scfifo
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Standard Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//scfifo ADD_RAM_OUTPUT_REGISTER="ON" DEVICE_FAMILY="Stratix IV" LPM_NUMWORDS=32 LPM_SHOWAHEAD="ON" LPM_WIDTH=256 LPM_WIDTHU=5 OVERFLOW_CHECKING="ON" RAM_BLOCK_TYPE="MLAB" UNDERFLOW_CHECKING="ON" USE_EAB="ON" aclr clock data empty full q rdreq sclr usedw wrreq INTENDED_DEVICE_FAMILY="Stratix IV" lpm_hint="RAM_BLOCK_TYPE=MLAB"
//VERSION_BEGIN 18.1 cbx_altdpram 2018:09:12:13:04:24:SJ cbx_altera_counter 2018:09:12:13:04:24:SJ cbx_altera_syncram 2018:09:12:13:04:24:SJ cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_fifo_common 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_scfifo 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//a_dpfifo ADD_RAM_OUTPUT_REGISTER="ON" ALLOW_RWCYCLE_WHEN_FULL="OFF" DEVICE_FAMILY="Stratix IV" LPM_NUMWORDS=32 LPM_SHOWAHEAD="ON" lpm_width=256 lpm_widthu=5 OVERFLOW_CHECKING="ON" UNDERFLOW_CHECKING="ON" aclr clock data empty full q rreq sclr usedw wreq INTENDED_DEVICE_FAMILY="Stratix IV" lpm_hint="RAM_BLOCK_TYPE=MLAB"
//VERSION_BEGIN 18.1 cbx_altdpram 2018:09:12:13:04:24:SJ cbx_altera_counter 2018:09:12:13:04:24:SJ cbx_altera_syncram 2018:09:12:13:04:24:SJ cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_fifo_common 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_scfifo 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_B="BYPASS" DEVICE_FAMILY="Stratix IV" ENABLE_ECC="FALSE" INDATA_ACLR_A="NONE" NUMWORDS_A=32 NUMWORDS_B=32 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="NONE" OUTDATA_REG_B="CLOCK1" RAM_BLOCK_TYPE="MLAB" WIDTH_A=256 WIDTH_B=256 WIDTH_BYTEENA_A=1 WIDTH_ECCSTATUS=2 WIDTHAD_A=5 WIDTHAD_B=5 WRCONTROL_ACLR_A="NONE" address_a address_b clock0 clock1 clocken1 data_a q_b wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = MLAB 13 reg 522 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"ADV_NETLIST_OPT_ALLOWED=\"NEVER_ALLOW\";OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  windowing_avsbuff_sc_fifo_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	clocken1,
	data_a,
	q_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [4:0]  address_a;
	input   [4:0]  address_b;
	input   clock0;
	input   clock1;
	input   clocken1;
	input   [255:0]  data_a;
	output   [255:0]  q_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [4:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   clocken1;
	tri1   [255:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;ALLOW_SYNCH_CTRL_USAGE=OFF;DONT_MERGE_REGISTER=ON"} *)
	reg	[255:0]	datain_reg;
	reg	[255:0]	dataout_reg;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON"} *)
	reg	[4:0]	rdaddr_reg;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;DONT_MERGE_REGISTER=ON"} *)
	reg	[4:0]	wraddr_reg;
	wire  [255:0]   wire_lutrama_portbdataout;
	wire  [255:0]  datain_wire;
	wire  [255:0]  dataout_wire;
	wire  [4:0]  rdaddr_wire;
	wire  wr_en;
	wire  [4:0]  wraddr_wire;

	// synopsys translate_off
	initial
		datain_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  datain_reg <= data_a;
	// synopsys translate_off
	initial
		dataout_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		if (clocken1 == 1'b1)   dataout_reg <= dataout_wire;
	// synopsys translate_off
	initial
		rdaddr_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  rdaddr_reg <= address_b;
	// synopsys translate_off
	initial
		wraddr_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  wraddr_reg <= address_a;
	stratixiv_mlab_cell   lutrama_0
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[0]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_0.address_width = 5,
		lutrama_0.data_width = 1,
		lutrama_0.first_address = 0,
		lutrama_0.first_bit_number = 0,
		lutrama_0.last_address = 31,
		lutrama_0.logical_ram_depth = 32,
		lutrama_0.logical_ram_name = "altdpram_instance",
		lutrama_0.logical_ram_width = 256,
		lutrama_0.mixed_port_feed_through_mode = "dont_care",
		lutrama_0.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_1
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[1]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[1:1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_1.address_width = 5,
		lutrama_1.data_width = 1,
		lutrama_1.first_address = 0,
		lutrama_1.first_bit_number = 1,
		lutrama_1.last_address = 31,
		lutrama_1.logical_ram_depth = 32,
		lutrama_1.logical_ram_name = "altdpram_instance",
		lutrama_1.logical_ram_width = 256,
		lutrama_1.mixed_port_feed_through_mode = "dont_care",
		lutrama_1.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_2
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[2]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[2:2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_2.address_width = 5,
		lutrama_2.data_width = 1,
		lutrama_2.first_address = 0,
		lutrama_2.first_bit_number = 2,
		lutrama_2.last_address = 31,
		lutrama_2.logical_ram_depth = 32,
		lutrama_2.logical_ram_name = "altdpram_instance",
		lutrama_2.logical_ram_width = 256,
		lutrama_2.mixed_port_feed_through_mode = "dont_care",
		lutrama_2.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_3
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[3]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[3:3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_3.address_width = 5,
		lutrama_3.data_width = 1,
		lutrama_3.first_address = 0,
		lutrama_3.first_bit_number = 3,
		lutrama_3.last_address = 31,
		lutrama_3.logical_ram_depth = 32,
		lutrama_3.logical_ram_name = "altdpram_instance",
		lutrama_3.logical_ram_width = 256,
		lutrama_3.mixed_port_feed_through_mode = "dont_care",
		lutrama_3.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_4
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[4]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[4:4])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_4.address_width = 5,
		lutrama_4.data_width = 1,
		lutrama_4.first_address = 0,
		lutrama_4.first_bit_number = 4,
		lutrama_4.last_address = 31,
		lutrama_4.logical_ram_depth = 32,
		lutrama_4.logical_ram_name = "altdpram_instance",
		lutrama_4.logical_ram_width = 256,
		lutrama_4.mixed_port_feed_through_mode = "dont_care",
		lutrama_4.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_5
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[5]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[5:5])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_5.address_width = 5,
		lutrama_5.data_width = 1,
		lutrama_5.first_address = 0,
		lutrama_5.first_bit_number = 5,
		lutrama_5.last_address = 31,
		lutrama_5.logical_ram_depth = 32,
		lutrama_5.logical_ram_name = "altdpram_instance",
		lutrama_5.logical_ram_width = 256,
		lutrama_5.mixed_port_feed_through_mode = "dont_care",
		lutrama_5.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_6
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[6]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[6:6])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_6.address_width = 5,
		lutrama_6.data_width = 1,
		lutrama_6.first_address = 0,
		lutrama_6.first_bit_number = 6,
		lutrama_6.last_address = 31,
		lutrama_6.logical_ram_depth = 32,
		lutrama_6.logical_ram_name = "altdpram_instance",
		lutrama_6.logical_ram_width = 256,
		lutrama_6.mixed_port_feed_through_mode = "dont_care",
		lutrama_6.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_7
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[7]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[7:7])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_7.address_width = 5,
		lutrama_7.data_width = 1,
		lutrama_7.first_address = 0,
		lutrama_7.first_bit_number = 7,
		lutrama_7.last_address = 31,
		lutrama_7.logical_ram_depth = 32,
		lutrama_7.logical_ram_name = "altdpram_instance",
		lutrama_7.logical_ram_width = 256,
		lutrama_7.mixed_port_feed_through_mode = "dont_care",
		lutrama_7.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_8
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[8]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[8:8])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_8.address_width = 5,
		lutrama_8.data_width = 1,
		lutrama_8.first_address = 0,
		lutrama_8.first_bit_number = 8,
		lutrama_8.last_address = 31,
		lutrama_8.logical_ram_depth = 32,
		lutrama_8.logical_ram_name = "altdpram_instance",
		lutrama_8.logical_ram_width = 256,
		lutrama_8.mixed_port_feed_through_mode = "dont_care",
		lutrama_8.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_9
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[9]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[9:9])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_9.address_width = 5,
		lutrama_9.data_width = 1,
		lutrama_9.first_address = 0,
		lutrama_9.first_bit_number = 9,
		lutrama_9.last_address = 31,
		lutrama_9.logical_ram_depth = 32,
		lutrama_9.logical_ram_name = "altdpram_instance",
		lutrama_9.logical_ram_width = 256,
		lutrama_9.mixed_port_feed_through_mode = "dont_care",
		lutrama_9.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_10
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[10]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[10:10])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_10.address_width = 5,
		lutrama_10.data_width = 1,
		lutrama_10.first_address = 0,
		lutrama_10.first_bit_number = 10,
		lutrama_10.last_address = 31,
		lutrama_10.logical_ram_depth = 32,
		lutrama_10.logical_ram_name = "altdpram_instance",
		lutrama_10.logical_ram_width = 256,
		lutrama_10.mixed_port_feed_through_mode = "dont_care",
		lutrama_10.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_11
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[11]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[11:11])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_11.address_width = 5,
		lutrama_11.data_width = 1,
		lutrama_11.first_address = 0,
		lutrama_11.first_bit_number = 11,
		lutrama_11.last_address = 31,
		lutrama_11.logical_ram_depth = 32,
		lutrama_11.logical_ram_name = "altdpram_instance",
		lutrama_11.logical_ram_width = 256,
		lutrama_11.mixed_port_feed_through_mode = "dont_care",
		lutrama_11.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_12
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[12]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[12:12])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_12.address_width = 5,
		lutrama_12.data_width = 1,
		lutrama_12.first_address = 0,
		lutrama_12.first_bit_number = 12,
		lutrama_12.last_address = 31,
		lutrama_12.logical_ram_depth = 32,
		lutrama_12.logical_ram_name = "altdpram_instance",
		lutrama_12.logical_ram_width = 256,
		lutrama_12.mixed_port_feed_through_mode = "dont_care",
		lutrama_12.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_13
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[13]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[13:13])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_13.address_width = 5,
		lutrama_13.data_width = 1,
		lutrama_13.first_address = 0,
		lutrama_13.first_bit_number = 13,
		lutrama_13.last_address = 31,
		lutrama_13.logical_ram_depth = 32,
		lutrama_13.logical_ram_name = "altdpram_instance",
		lutrama_13.logical_ram_width = 256,
		lutrama_13.mixed_port_feed_through_mode = "dont_care",
		lutrama_13.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_14
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[14]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[14:14])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_14.address_width = 5,
		lutrama_14.data_width = 1,
		lutrama_14.first_address = 0,
		lutrama_14.first_bit_number = 14,
		lutrama_14.last_address = 31,
		lutrama_14.logical_ram_depth = 32,
		lutrama_14.logical_ram_name = "altdpram_instance",
		lutrama_14.logical_ram_width = 256,
		lutrama_14.mixed_port_feed_through_mode = "dont_care",
		lutrama_14.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_15
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[15]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[15:15])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_15.address_width = 5,
		lutrama_15.data_width = 1,
		lutrama_15.first_address = 0,
		lutrama_15.first_bit_number = 15,
		lutrama_15.last_address = 31,
		lutrama_15.logical_ram_depth = 32,
		lutrama_15.logical_ram_name = "altdpram_instance",
		lutrama_15.logical_ram_width = 256,
		lutrama_15.mixed_port_feed_through_mode = "dont_care",
		lutrama_15.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_16
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[16]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[16:16])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_16.address_width = 5,
		lutrama_16.data_width = 1,
		lutrama_16.first_address = 0,
		lutrama_16.first_bit_number = 16,
		lutrama_16.last_address = 31,
		lutrama_16.logical_ram_depth = 32,
		lutrama_16.logical_ram_name = "altdpram_instance",
		lutrama_16.logical_ram_width = 256,
		lutrama_16.mixed_port_feed_through_mode = "dont_care",
		lutrama_16.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_17
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[17]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[17:17])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_17.address_width = 5,
		lutrama_17.data_width = 1,
		lutrama_17.first_address = 0,
		lutrama_17.first_bit_number = 17,
		lutrama_17.last_address = 31,
		lutrama_17.logical_ram_depth = 32,
		lutrama_17.logical_ram_name = "altdpram_instance",
		lutrama_17.logical_ram_width = 256,
		lutrama_17.mixed_port_feed_through_mode = "dont_care",
		lutrama_17.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_18
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[18]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[18:18])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_18.address_width = 5,
		lutrama_18.data_width = 1,
		lutrama_18.first_address = 0,
		lutrama_18.first_bit_number = 18,
		lutrama_18.last_address = 31,
		lutrama_18.logical_ram_depth = 32,
		lutrama_18.logical_ram_name = "altdpram_instance",
		lutrama_18.logical_ram_width = 256,
		lutrama_18.mixed_port_feed_through_mode = "dont_care",
		lutrama_18.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_19
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[19]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[19:19])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_19.address_width = 5,
		lutrama_19.data_width = 1,
		lutrama_19.first_address = 0,
		lutrama_19.first_bit_number = 19,
		lutrama_19.last_address = 31,
		lutrama_19.logical_ram_depth = 32,
		lutrama_19.logical_ram_name = "altdpram_instance",
		lutrama_19.logical_ram_width = 256,
		lutrama_19.mixed_port_feed_through_mode = "dont_care",
		lutrama_19.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_20
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[20]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[20:20])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_20.address_width = 5,
		lutrama_20.data_width = 1,
		lutrama_20.first_address = 0,
		lutrama_20.first_bit_number = 20,
		lutrama_20.last_address = 31,
		lutrama_20.logical_ram_depth = 32,
		lutrama_20.logical_ram_name = "altdpram_instance",
		lutrama_20.logical_ram_width = 256,
		lutrama_20.mixed_port_feed_through_mode = "dont_care",
		lutrama_20.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_21
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[21]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[21:21])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_21.address_width = 5,
		lutrama_21.data_width = 1,
		lutrama_21.first_address = 0,
		lutrama_21.first_bit_number = 21,
		lutrama_21.last_address = 31,
		lutrama_21.logical_ram_depth = 32,
		lutrama_21.logical_ram_name = "altdpram_instance",
		lutrama_21.logical_ram_width = 256,
		lutrama_21.mixed_port_feed_through_mode = "dont_care",
		lutrama_21.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_22
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[22]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[22:22])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_22.address_width = 5,
		lutrama_22.data_width = 1,
		lutrama_22.first_address = 0,
		lutrama_22.first_bit_number = 22,
		lutrama_22.last_address = 31,
		lutrama_22.logical_ram_depth = 32,
		lutrama_22.logical_ram_name = "altdpram_instance",
		lutrama_22.logical_ram_width = 256,
		lutrama_22.mixed_port_feed_through_mode = "dont_care",
		lutrama_22.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_23
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[23]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[23:23])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_23.address_width = 5,
		lutrama_23.data_width = 1,
		lutrama_23.first_address = 0,
		lutrama_23.first_bit_number = 23,
		lutrama_23.last_address = 31,
		lutrama_23.logical_ram_depth = 32,
		lutrama_23.logical_ram_name = "altdpram_instance",
		lutrama_23.logical_ram_width = 256,
		lutrama_23.mixed_port_feed_through_mode = "dont_care",
		lutrama_23.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_24
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[24]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[24:24])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_24.address_width = 5,
		lutrama_24.data_width = 1,
		lutrama_24.first_address = 0,
		lutrama_24.first_bit_number = 24,
		lutrama_24.last_address = 31,
		lutrama_24.logical_ram_depth = 32,
		lutrama_24.logical_ram_name = "altdpram_instance",
		lutrama_24.logical_ram_width = 256,
		lutrama_24.mixed_port_feed_through_mode = "dont_care",
		lutrama_24.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_25
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[25]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[25:25])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_25.address_width = 5,
		lutrama_25.data_width = 1,
		lutrama_25.first_address = 0,
		lutrama_25.first_bit_number = 25,
		lutrama_25.last_address = 31,
		lutrama_25.logical_ram_depth = 32,
		lutrama_25.logical_ram_name = "altdpram_instance",
		lutrama_25.logical_ram_width = 256,
		lutrama_25.mixed_port_feed_through_mode = "dont_care",
		lutrama_25.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_26
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[26]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[26:26])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_26.address_width = 5,
		lutrama_26.data_width = 1,
		lutrama_26.first_address = 0,
		lutrama_26.first_bit_number = 26,
		lutrama_26.last_address = 31,
		lutrama_26.logical_ram_depth = 32,
		lutrama_26.logical_ram_name = "altdpram_instance",
		lutrama_26.logical_ram_width = 256,
		lutrama_26.mixed_port_feed_through_mode = "dont_care",
		lutrama_26.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_27
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[27]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[27:27])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_27.address_width = 5,
		lutrama_27.data_width = 1,
		lutrama_27.first_address = 0,
		lutrama_27.first_bit_number = 27,
		lutrama_27.last_address = 31,
		lutrama_27.logical_ram_depth = 32,
		lutrama_27.logical_ram_name = "altdpram_instance",
		lutrama_27.logical_ram_width = 256,
		lutrama_27.mixed_port_feed_through_mode = "dont_care",
		lutrama_27.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_28
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[28]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[28:28])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_28.address_width = 5,
		lutrama_28.data_width = 1,
		lutrama_28.first_address = 0,
		lutrama_28.first_bit_number = 28,
		lutrama_28.last_address = 31,
		lutrama_28.logical_ram_depth = 32,
		lutrama_28.logical_ram_name = "altdpram_instance",
		lutrama_28.logical_ram_width = 256,
		lutrama_28.mixed_port_feed_through_mode = "dont_care",
		lutrama_28.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_29
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[29]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[29:29])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_29.address_width = 5,
		lutrama_29.data_width = 1,
		lutrama_29.first_address = 0,
		lutrama_29.first_bit_number = 29,
		lutrama_29.last_address = 31,
		lutrama_29.logical_ram_depth = 32,
		lutrama_29.logical_ram_name = "altdpram_instance",
		lutrama_29.logical_ram_width = 256,
		lutrama_29.mixed_port_feed_through_mode = "dont_care",
		lutrama_29.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_30
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[30]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[30:30])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_30.address_width = 5,
		lutrama_30.data_width = 1,
		lutrama_30.first_address = 0,
		lutrama_30.first_bit_number = 30,
		lutrama_30.last_address = 31,
		lutrama_30.logical_ram_depth = 32,
		lutrama_30.logical_ram_name = "altdpram_instance",
		lutrama_30.logical_ram_width = 256,
		lutrama_30.mixed_port_feed_through_mode = "dont_care",
		lutrama_30.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_31
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[31]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[31:31])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_31.address_width = 5,
		lutrama_31.data_width = 1,
		lutrama_31.first_address = 0,
		lutrama_31.first_bit_number = 31,
		lutrama_31.last_address = 31,
		lutrama_31.logical_ram_depth = 32,
		lutrama_31.logical_ram_name = "altdpram_instance",
		lutrama_31.logical_ram_width = 256,
		lutrama_31.mixed_port_feed_through_mode = "dont_care",
		lutrama_31.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_32
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[32]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[32:32])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_32.address_width = 5,
		lutrama_32.data_width = 1,
		lutrama_32.first_address = 0,
		lutrama_32.first_bit_number = 32,
		lutrama_32.last_address = 31,
		lutrama_32.logical_ram_depth = 32,
		lutrama_32.logical_ram_name = "altdpram_instance",
		lutrama_32.logical_ram_width = 256,
		lutrama_32.mixed_port_feed_through_mode = "dont_care",
		lutrama_32.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_33
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[33]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[33:33])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_33.address_width = 5,
		lutrama_33.data_width = 1,
		lutrama_33.first_address = 0,
		lutrama_33.first_bit_number = 33,
		lutrama_33.last_address = 31,
		lutrama_33.logical_ram_depth = 32,
		lutrama_33.logical_ram_name = "altdpram_instance",
		lutrama_33.logical_ram_width = 256,
		lutrama_33.mixed_port_feed_through_mode = "dont_care",
		lutrama_33.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_34
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[34]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[34:34])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_34.address_width = 5,
		lutrama_34.data_width = 1,
		lutrama_34.first_address = 0,
		lutrama_34.first_bit_number = 34,
		lutrama_34.last_address = 31,
		lutrama_34.logical_ram_depth = 32,
		lutrama_34.logical_ram_name = "altdpram_instance",
		lutrama_34.logical_ram_width = 256,
		lutrama_34.mixed_port_feed_through_mode = "dont_care",
		lutrama_34.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_35
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[35]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[35:35])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_35.address_width = 5,
		lutrama_35.data_width = 1,
		lutrama_35.first_address = 0,
		lutrama_35.first_bit_number = 35,
		lutrama_35.last_address = 31,
		lutrama_35.logical_ram_depth = 32,
		lutrama_35.logical_ram_name = "altdpram_instance",
		lutrama_35.logical_ram_width = 256,
		lutrama_35.mixed_port_feed_through_mode = "dont_care",
		lutrama_35.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_36
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[36]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[36:36])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_36.address_width = 5,
		lutrama_36.data_width = 1,
		lutrama_36.first_address = 0,
		lutrama_36.first_bit_number = 36,
		lutrama_36.last_address = 31,
		lutrama_36.logical_ram_depth = 32,
		lutrama_36.logical_ram_name = "altdpram_instance",
		lutrama_36.logical_ram_width = 256,
		lutrama_36.mixed_port_feed_through_mode = "dont_care",
		lutrama_36.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_37
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[37]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[37:37])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_37.address_width = 5,
		lutrama_37.data_width = 1,
		lutrama_37.first_address = 0,
		lutrama_37.first_bit_number = 37,
		lutrama_37.last_address = 31,
		lutrama_37.logical_ram_depth = 32,
		lutrama_37.logical_ram_name = "altdpram_instance",
		lutrama_37.logical_ram_width = 256,
		lutrama_37.mixed_port_feed_through_mode = "dont_care",
		lutrama_37.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_38
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[38]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[38:38])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_38.address_width = 5,
		lutrama_38.data_width = 1,
		lutrama_38.first_address = 0,
		lutrama_38.first_bit_number = 38,
		lutrama_38.last_address = 31,
		lutrama_38.logical_ram_depth = 32,
		lutrama_38.logical_ram_name = "altdpram_instance",
		lutrama_38.logical_ram_width = 256,
		lutrama_38.mixed_port_feed_through_mode = "dont_care",
		lutrama_38.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_39
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[39]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[39:39])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_39.address_width = 5,
		lutrama_39.data_width = 1,
		lutrama_39.first_address = 0,
		lutrama_39.first_bit_number = 39,
		lutrama_39.last_address = 31,
		lutrama_39.logical_ram_depth = 32,
		lutrama_39.logical_ram_name = "altdpram_instance",
		lutrama_39.logical_ram_width = 256,
		lutrama_39.mixed_port_feed_through_mode = "dont_care",
		lutrama_39.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_40
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[40]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[40:40])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_40.address_width = 5,
		lutrama_40.data_width = 1,
		lutrama_40.first_address = 0,
		lutrama_40.first_bit_number = 40,
		lutrama_40.last_address = 31,
		lutrama_40.logical_ram_depth = 32,
		lutrama_40.logical_ram_name = "altdpram_instance",
		lutrama_40.logical_ram_width = 256,
		lutrama_40.mixed_port_feed_through_mode = "dont_care",
		lutrama_40.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_41
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[41]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[41:41])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_41.address_width = 5,
		lutrama_41.data_width = 1,
		lutrama_41.first_address = 0,
		lutrama_41.first_bit_number = 41,
		lutrama_41.last_address = 31,
		lutrama_41.logical_ram_depth = 32,
		lutrama_41.logical_ram_name = "altdpram_instance",
		lutrama_41.logical_ram_width = 256,
		lutrama_41.mixed_port_feed_through_mode = "dont_care",
		lutrama_41.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_42
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[42]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[42:42])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_42.address_width = 5,
		lutrama_42.data_width = 1,
		lutrama_42.first_address = 0,
		lutrama_42.first_bit_number = 42,
		lutrama_42.last_address = 31,
		lutrama_42.logical_ram_depth = 32,
		lutrama_42.logical_ram_name = "altdpram_instance",
		lutrama_42.logical_ram_width = 256,
		lutrama_42.mixed_port_feed_through_mode = "dont_care",
		lutrama_42.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_43
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[43]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[43:43])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_43.address_width = 5,
		lutrama_43.data_width = 1,
		lutrama_43.first_address = 0,
		lutrama_43.first_bit_number = 43,
		lutrama_43.last_address = 31,
		lutrama_43.logical_ram_depth = 32,
		lutrama_43.logical_ram_name = "altdpram_instance",
		lutrama_43.logical_ram_width = 256,
		lutrama_43.mixed_port_feed_through_mode = "dont_care",
		lutrama_43.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_44
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[44]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[44:44])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_44.address_width = 5,
		lutrama_44.data_width = 1,
		lutrama_44.first_address = 0,
		lutrama_44.first_bit_number = 44,
		lutrama_44.last_address = 31,
		lutrama_44.logical_ram_depth = 32,
		lutrama_44.logical_ram_name = "altdpram_instance",
		lutrama_44.logical_ram_width = 256,
		lutrama_44.mixed_port_feed_through_mode = "dont_care",
		lutrama_44.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_45
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[45]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[45:45])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_45.address_width = 5,
		lutrama_45.data_width = 1,
		lutrama_45.first_address = 0,
		lutrama_45.first_bit_number = 45,
		lutrama_45.last_address = 31,
		lutrama_45.logical_ram_depth = 32,
		lutrama_45.logical_ram_name = "altdpram_instance",
		lutrama_45.logical_ram_width = 256,
		lutrama_45.mixed_port_feed_through_mode = "dont_care",
		lutrama_45.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_46
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[46]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[46:46])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_46.address_width = 5,
		lutrama_46.data_width = 1,
		lutrama_46.first_address = 0,
		lutrama_46.first_bit_number = 46,
		lutrama_46.last_address = 31,
		lutrama_46.logical_ram_depth = 32,
		lutrama_46.logical_ram_name = "altdpram_instance",
		lutrama_46.logical_ram_width = 256,
		lutrama_46.mixed_port_feed_through_mode = "dont_care",
		lutrama_46.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_47
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[47]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[47:47])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_47.address_width = 5,
		lutrama_47.data_width = 1,
		lutrama_47.first_address = 0,
		lutrama_47.first_bit_number = 47,
		lutrama_47.last_address = 31,
		lutrama_47.logical_ram_depth = 32,
		lutrama_47.logical_ram_name = "altdpram_instance",
		lutrama_47.logical_ram_width = 256,
		lutrama_47.mixed_port_feed_through_mode = "dont_care",
		lutrama_47.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_48
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[48]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[48:48])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_48.address_width = 5,
		lutrama_48.data_width = 1,
		lutrama_48.first_address = 0,
		lutrama_48.first_bit_number = 48,
		lutrama_48.last_address = 31,
		lutrama_48.logical_ram_depth = 32,
		lutrama_48.logical_ram_name = "altdpram_instance",
		lutrama_48.logical_ram_width = 256,
		lutrama_48.mixed_port_feed_through_mode = "dont_care",
		lutrama_48.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_49
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[49]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[49:49])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_49.address_width = 5,
		lutrama_49.data_width = 1,
		lutrama_49.first_address = 0,
		lutrama_49.first_bit_number = 49,
		lutrama_49.last_address = 31,
		lutrama_49.logical_ram_depth = 32,
		lutrama_49.logical_ram_name = "altdpram_instance",
		lutrama_49.logical_ram_width = 256,
		lutrama_49.mixed_port_feed_through_mode = "dont_care",
		lutrama_49.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_50
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[50]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[50:50])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_50.address_width = 5,
		lutrama_50.data_width = 1,
		lutrama_50.first_address = 0,
		lutrama_50.first_bit_number = 50,
		lutrama_50.last_address = 31,
		lutrama_50.logical_ram_depth = 32,
		lutrama_50.logical_ram_name = "altdpram_instance",
		lutrama_50.logical_ram_width = 256,
		lutrama_50.mixed_port_feed_through_mode = "dont_care",
		lutrama_50.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_51
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[51]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[51:51])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_51.address_width = 5,
		lutrama_51.data_width = 1,
		lutrama_51.first_address = 0,
		lutrama_51.first_bit_number = 51,
		lutrama_51.last_address = 31,
		lutrama_51.logical_ram_depth = 32,
		lutrama_51.logical_ram_name = "altdpram_instance",
		lutrama_51.logical_ram_width = 256,
		lutrama_51.mixed_port_feed_through_mode = "dont_care",
		lutrama_51.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_52
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[52]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[52:52])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_52.address_width = 5,
		lutrama_52.data_width = 1,
		lutrama_52.first_address = 0,
		lutrama_52.first_bit_number = 52,
		lutrama_52.last_address = 31,
		lutrama_52.logical_ram_depth = 32,
		lutrama_52.logical_ram_name = "altdpram_instance",
		lutrama_52.logical_ram_width = 256,
		lutrama_52.mixed_port_feed_through_mode = "dont_care",
		lutrama_52.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_53
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[53]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[53:53])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_53.address_width = 5,
		lutrama_53.data_width = 1,
		lutrama_53.first_address = 0,
		lutrama_53.first_bit_number = 53,
		lutrama_53.last_address = 31,
		lutrama_53.logical_ram_depth = 32,
		lutrama_53.logical_ram_name = "altdpram_instance",
		lutrama_53.logical_ram_width = 256,
		lutrama_53.mixed_port_feed_through_mode = "dont_care",
		lutrama_53.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_54
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[54]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[54:54])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_54.address_width = 5,
		lutrama_54.data_width = 1,
		lutrama_54.first_address = 0,
		lutrama_54.first_bit_number = 54,
		lutrama_54.last_address = 31,
		lutrama_54.logical_ram_depth = 32,
		lutrama_54.logical_ram_name = "altdpram_instance",
		lutrama_54.logical_ram_width = 256,
		lutrama_54.mixed_port_feed_through_mode = "dont_care",
		lutrama_54.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_55
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[55]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[55:55])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_55.address_width = 5,
		lutrama_55.data_width = 1,
		lutrama_55.first_address = 0,
		lutrama_55.first_bit_number = 55,
		lutrama_55.last_address = 31,
		lutrama_55.logical_ram_depth = 32,
		lutrama_55.logical_ram_name = "altdpram_instance",
		lutrama_55.logical_ram_width = 256,
		lutrama_55.mixed_port_feed_through_mode = "dont_care",
		lutrama_55.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_56
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[56]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[56:56])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_56.address_width = 5,
		lutrama_56.data_width = 1,
		lutrama_56.first_address = 0,
		lutrama_56.first_bit_number = 56,
		lutrama_56.last_address = 31,
		lutrama_56.logical_ram_depth = 32,
		lutrama_56.logical_ram_name = "altdpram_instance",
		lutrama_56.logical_ram_width = 256,
		lutrama_56.mixed_port_feed_through_mode = "dont_care",
		lutrama_56.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_57
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[57]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[57:57])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_57.address_width = 5,
		lutrama_57.data_width = 1,
		lutrama_57.first_address = 0,
		lutrama_57.first_bit_number = 57,
		lutrama_57.last_address = 31,
		lutrama_57.logical_ram_depth = 32,
		lutrama_57.logical_ram_name = "altdpram_instance",
		lutrama_57.logical_ram_width = 256,
		lutrama_57.mixed_port_feed_through_mode = "dont_care",
		lutrama_57.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_58
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[58]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[58:58])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_58.address_width = 5,
		lutrama_58.data_width = 1,
		lutrama_58.first_address = 0,
		lutrama_58.first_bit_number = 58,
		lutrama_58.last_address = 31,
		lutrama_58.logical_ram_depth = 32,
		lutrama_58.logical_ram_name = "altdpram_instance",
		lutrama_58.logical_ram_width = 256,
		lutrama_58.mixed_port_feed_through_mode = "dont_care",
		lutrama_58.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_59
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[59]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[59:59])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_59.address_width = 5,
		lutrama_59.data_width = 1,
		lutrama_59.first_address = 0,
		lutrama_59.first_bit_number = 59,
		lutrama_59.last_address = 31,
		lutrama_59.logical_ram_depth = 32,
		lutrama_59.logical_ram_name = "altdpram_instance",
		lutrama_59.logical_ram_width = 256,
		lutrama_59.mixed_port_feed_through_mode = "dont_care",
		lutrama_59.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_60
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[60]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[60:60])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_60.address_width = 5,
		lutrama_60.data_width = 1,
		lutrama_60.first_address = 0,
		lutrama_60.first_bit_number = 60,
		lutrama_60.last_address = 31,
		lutrama_60.logical_ram_depth = 32,
		lutrama_60.logical_ram_name = "altdpram_instance",
		lutrama_60.logical_ram_width = 256,
		lutrama_60.mixed_port_feed_through_mode = "dont_care",
		lutrama_60.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_61
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[61]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[61:61])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_61.address_width = 5,
		lutrama_61.data_width = 1,
		lutrama_61.first_address = 0,
		lutrama_61.first_bit_number = 61,
		lutrama_61.last_address = 31,
		lutrama_61.logical_ram_depth = 32,
		lutrama_61.logical_ram_name = "altdpram_instance",
		lutrama_61.logical_ram_width = 256,
		lutrama_61.mixed_port_feed_through_mode = "dont_care",
		lutrama_61.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_62
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[62]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[62:62])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_62.address_width = 5,
		lutrama_62.data_width = 1,
		lutrama_62.first_address = 0,
		lutrama_62.first_bit_number = 62,
		lutrama_62.last_address = 31,
		lutrama_62.logical_ram_depth = 32,
		lutrama_62.logical_ram_name = "altdpram_instance",
		lutrama_62.logical_ram_width = 256,
		lutrama_62.mixed_port_feed_through_mode = "dont_care",
		lutrama_62.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_63
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[63]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[63:63])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_63.address_width = 5,
		lutrama_63.data_width = 1,
		lutrama_63.first_address = 0,
		lutrama_63.first_bit_number = 63,
		lutrama_63.last_address = 31,
		lutrama_63.logical_ram_depth = 32,
		lutrama_63.logical_ram_name = "altdpram_instance",
		lutrama_63.logical_ram_width = 256,
		lutrama_63.mixed_port_feed_through_mode = "dont_care",
		lutrama_63.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_64
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[64]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[64:64])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_64.address_width = 5,
		lutrama_64.data_width = 1,
		lutrama_64.first_address = 0,
		lutrama_64.first_bit_number = 64,
		lutrama_64.last_address = 31,
		lutrama_64.logical_ram_depth = 32,
		lutrama_64.logical_ram_name = "altdpram_instance",
		lutrama_64.logical_ram_width = 256,
		lutrama_64.mixed_port_feed_through_mode = "dont_care",
		lutrama_64.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_65
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[65]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[65:65])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_65.address_width = 5,
		lutrama_65.data_width = 1,
		lutrama_65.first_address = 0,
		lutrama_65.first_bit_number = 65,
		lutrama_65.last_address = 31,
		lutrama_65.logical_ram_depth = 32,
		lutrama_65.logical_ram_name = "altdpram_instance",
		lutrama_65.logical_ram_width = 256,
		lutrama_65.mixed_port_feed_through_mode = "dont_care",
		lutrama_65.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_66
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[66]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[66:66])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_66.address_width = 5,
		lutrama_66.data_width = 1,
		lutrama_66.first_address = 0,
		lutrama_66.first_bit_number = 66,
		lutrama_66.last_address = 31,
		lutrama_66.logical_ram_depth = 32,
		lutrama_66.logical_ram_name = "altdpram_instance",
		lutrama_66.logical_ram_width = 256,
		lutrama_66.mixed_port_feed_through_mode = "dont_care",
		lutrama_66.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_67
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[67]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[67:67])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_67.address_width = 5,
		lutrama_67.data_width = 1,
		lutrama_67.first_address = 0,
		lutrama_67.first_bit_number = 67,
		lutrama_67.last_address = 31,
		lutrama_67.logical_ram_depth = 32,
		lutrama_67.logical_ram_name = "altdpram_instance",
		lutrama_67.logical_ram_width = 256,
		lutrama_67.mixed_port_feed_through_mode = "dont_care",
		lutrama_67.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_68
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[68]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[68:68])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_68.address_width = 5,
		lutrama_68.data_width = 1,
		lutrama_68.first_address = 0,
		lutrama_68.first_bit_number = 68,
		lutrama_68.last_address = 31,
		lutrama_68.logical_ram_depth = 32,
		lutrama_68.logical_ram_name = "altdpram_instance",
		lutrama_68.logical_ram_width = 256,
		lutrama_68.mixed_port_feed_through_mode = "dont_care",
		lutrama_68.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_69
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[69]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[69:69])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_69.address_width = 5,
		lutrama_69.data_width = 1,
		lutrama_69.first_address = 0,
		lutrama_69.first_bit_number = 69,
		lutrama_69.last_address = 31,
		lutrama_69.logical_ram_depth = 32,
		lutrama_69.logical_ram_name = "altdpram_instance",
		lutrama_69.logical_ram_width = 256,
		lutrama_69.mixed_port_feed_through_mode = "dont_care",
		lutrama_69.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_70
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[70]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[70:70])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_70.address_width = 5,
		lutrama_70.data_width = 1,
		lutrama_70.first_address = 0,
		lutrama_70.first_bit_number = 70,
		lutrama_70.last_address = 31,
		lutrama_70.logical_ram_depth = 32,
		lutrama_70.logical_ram_name = "altdpram_instance",
		lutrama_70.logical_ram_width = 256,
		lutrama_70.mixed_port_feed_through_mode = "dont_care",
		lutrama_70.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_71
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[71]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[71:71])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_71.address_width = 5,
		lutrama_71.data_width = 1,
		lutrama_71.first_address = 0,
		lutrama_71.first_bit_number = 71,
		lutrama_71.last_address = 31,
		lutrama_71.logical_ram_depth = 32,
		lutrama_71.logical_ram_name = "altdpram_instance",
		lutrama_71.logical_ram_width = 256,
		lutrama_71.mixed_port_feed_through_mode = "dont_care",
		lutrama_71.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_72
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[72]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[72:72])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_72.address_width = 5,
		lutrama_72.data_width = 1,
		lutrama_72.first_address = 0,
		lutrama_72.first_bit_number = 72,
		lutrama_72.last_address = 31,
		lutrama_72.logical_ram_depth = 32,
		lutrama_72.logical_ram_name = "altdpram_instance",
		lutrama_72.logical_ram_width = 256,
		lutrama_72.mixed_port_feed_through_mode = "dont_care",
		lutrama_72.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_73
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[73]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[73:73])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_73.address_width = 5,
		lutrama_73.data_width = 1,
		lutrama_73.first_address = 0,
		lutrama_73.first_bit_number = 73,
		lutrama_73.last_address = 31,
		lutrama_73.logical_ram_depth = 32,
		lutrama_73.logical_ram_name = "altdpram_instance",
		lutrama_73.logical_ram_width = 256,
		lutrama_73.mixed_port_feed_through_mode = "dont_care",
		lutrama_73.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_74
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[74]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[74:74])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_74.address_width = 5,
		lutrama_74.data_width = 1,
		lutrama_74.first_address = 0,
		lutrama_74.first_bit_number = 74,
		lutrama_74.last_address = 31,
		lutrama_74.logical_ram_depth = 32,
		lutrama_74.logical_ram_name = "altdpram_instance",
		lutrama_74.logical_ram_width = 256,
		lutrama_74.mixed_port_feed_through_mode = "dont_care",
		lutrama_74.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_75
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[75]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[75:75])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_75.address_width = 5,
		lutrama_75.data_width = 1,
		lutrama_75.first_address = 0,
		lutrama_75.first_bit_number = 75,
		lutrama_75.last_address = 31,
		lutrama_75.logical_ram_depth = 32,
		lutrama_75.logical_ram_name = "altdpram_instance",
		lutrama_75.logical_ram_width = 256,
		lutrama_75.mixed_port_feed_through_mode = "dont_care",
		lutrama_75.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_76
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[76]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[76:76])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_76.address_width = 5,
		lutrama_76.data_width = 1,
		lutrama_76.first_address = 0,
		lutrama_76.first_bit_number = 76,
		lutrama_76.last_address = 31,
		lutrama_76.logical_ram_depth = 32,
		lutrama_76.logical_ram_name = "altdpram_instance",
		lutrama_76.logical_ram_width = 256,
		lutrama_76.mixed_port_feed_through_mode = "dont_care",
		lutrama_76.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_77
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[77]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[77:77])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_77.address_width = 5,
		lutrama_77.data_width = 1,
		lutrama_77.first_address = 0,
		lutrama_77.first_bit_number = 77,
		lutrama_77.last_address = 31,
		lutrama_77.logical_ram_depth = 32,
		lutrama_77.logical_ram_name = "altdpram_instance",
		lutrama_77.logical_ram_width = 256,
		lutrama_77.mixed_port_feed_through_mode = "dont_care",
		lutrama_77.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_78
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[78]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[78:78])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_78.address_width = 5,
		lutrama_78.data_width = 1,
		lutrama_78.first_address = 0,
		lutrama_78.first_bit_number = 78,
		lutrama_78.last_address = 31,
		lutrama_78.logical_ram_depth = 32,
		lutrama_78.logical_ram_name = "altdpram_instance",
		lutrama_78.logical_ram_width = 256,
		lutrama_78.mixed_port_feed_through_mode = "dont_care",
		lutrama_78.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_79
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[79]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[79:79])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_79.address_width = 5,
		lutrama_79.data_width = 1,
		lutrama_79.first_address = 0,
		lutrama_79.first_bit_number = 79,
		lutrama_79.last_address = 31,
		lutrama_79.logical_ram_depth = 32,
		lutrama_79.logical_ram_name = "altdpram_instance",
		lutrama_79.logical_ram_width = 256,
		lutrama_79.mixed_port_feed_through_mode = "dont_care",
		lutrama_79.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_80
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[80]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[80:80])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_80.address_width = 5,
		lutrama_80.data_width = 1,
		lutrama_80.first_address = 0,
		lutrama_80.first_bit_number = 80,
		lutrama_80.last_address = 31,
		lutrama_80.logical_ram_depth = 32,
		lutrama_80.logical_ram_name = "altdpram_instance",
		lutrama_80.logical_ram_width = 256,
		lutrama_80.mixed_port_feed_through_mode = "dont_care",
		lutrama_80.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_81
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[81]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[81:81])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_81.address_width = 5,
		lutrama_81.data_width = 1,
		lutrama_81.first_address = 0,
		lutrama_81.first_bit_number = 81,
		lutrama_81.last_address = 31,
		lutrama_81.logical_ram_depth = 32,
		lutrama_81.logical_ram_name = "altdpram_instance",
		lutrama_81.logical_ram_width = 256,
		lutrama_81.mixed_port_feed_through_mode = "dont_care",
		lutrama_81.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_82
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[82]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[82:82])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_82.address_width = 5,
		lutrama_82.data_width = 1,
		lutrama_82.first_address = 0,
		lutrama_82.first_bit_number = 82,
		lutrama_82.last_address = 31,
		lutrama_82.logical_ram_depth = 32,
		lutrama_82.logical_ram_name = "altdpram_instance",
		lutrama_82.logical_ram_width = 256,
		lutrama_82.mixed_port_feed_through_mode = "dont_care",
		lutrama_82.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_83
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[83]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[83:83])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_83.address_width = 5,
		lutrama_83.data_width = 1,
		lutrama_83.first_address = 0,
		lutrama_83.first_bit_number = 83,
		lutrama_83.last_address = 31,
		lutrama_83.logical_ram_depth = 32,
		lutrama_83.logical_ram_name = "altdpram_instance",
		lutrama_83.logical_ram_width = 256,
		lutrama_83.mixed_port_feed_through_mode = "dont_care",
		lutrama_83.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_84
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[84]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[84:84])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_84.address_width = 5,
		lutrama_84.data_width = 1,
		lutrama_84.first_address = 0,
		lutrama_84.first_bit_number = 84,
		lutrama_84.last_address = 31,
		lutrama_84.logical_ram_depth = 32,
		lutrama_84.logical_ram_name = "altdpram_instance",
		lutrama_84.logical_ram_width = 256,
		lutrama_84.mixed_port_feed_through_mode = "dont_care",
		lutrama_84.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_85
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[85]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[85:85])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_85.address_width = 5,
		lutrama_85.data_width = 1,
		lutrama_85.first_address = 0,
		lutrama_85.first_bit_number = 85,
		lutrama_85.last_address = 31,
		lutrama_85.logical_ram_depth = 32,
		lutrama_85.logical_ram_name = "altdpram_instance",
		lutrama_85.logical_ram_width = 256,
		lutrama_85.mixed_port_feed_through_mode = "dont_care",
		lutrama_85.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_86
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[86]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[86:86])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_86.address_width = 5,
		lutrama_86.data_width = 1,
		lutrama_86.first_address = 0,
		lutrama_86.first_bit_number = 86,
		lutrama_86.last_address = 31,
		lutrama_86.logical_ram_depth = 32,
		lutrama_86.logical_ram_name = "altdpram_instance",
		lutrama_86.logical_ram_width = 256,
		lutrama_86.mixed_port_feed_through_mode = "dont_care",
		lutrama_86.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_87
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[87]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[87:87])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_87.address_width = 5,
		lutrama_87.data_width = 1,
		lutrama_87.first_address = 0,
		lutrama_87.first_bit_number = 87,
		lutrama_87.last_address = 31,
		lutrama_87.logical_ram_depth = 32,
		lutrama_87.logical_ram_name = "altdpram_instance",
		lutrama_87.logical_ram_width = 256,
		lutrama_87.mixed_port_feed_through_mode = "dont_care",
		lutrama_87.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_88
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[88]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[88:88])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_88.address_width = 5,
		lutrama_88.data_width = 1,
		lutrama_88.first_address = 0,
		lutrama_88.first_bit_number = 88,
		lutrama_88.last_address = 31,
		lutrama_88.logical_ram_depth = 32,
		lutrama_88.logical_ram_name = "altdpram_instance",
		lutrama_88.logical_ram_width = 256,
		lutrama_88.mixed_port_feed_through_mode = "dont_care",
		lutrama_88.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_89
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[89]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[89:89])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_89.address_width = 5,
		lutrama_89.data_width = 1,
		lutrama_89.first_address = 0,
		lutrama_89.first_bit_number = 89,
		lutrama_89.last_address = 31,
		lutrama_89.logical_ram_depth = 32,
		lutrama_89.logical_ram_name = "altdpram_instance",
		lutrama_89.logical_ram_width = 256,
		lutrama_89.mixed_port_feed_through_mode = "dont_care",
		lutrama_89.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_90
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[90]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[90:90])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_90.address_width = 5,
		lutrama_90.data_width = 1,
		lutrama_90.first_address = 0,
		lutrama_90.first_bit_number = 90,
		lutrama_90.last_address = 31,
		lutrama_90.logical_ram_depth = 32,
		lutrama_90.logical_ram_name = "altdpram_instance",
		lutrama_90.logical_ram_width = 256,
		lutrama_90.mixed_port_feed_through_mode = "dont_care",
		lutrama_90.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_91
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[91]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[91:91])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_91.address_width = 5,
		lutrama_91.data_width = 1,
		lutrama_91.first_address = 0,
		lutrama_91.first_bit_number = 91,
		lutrama_91.last_address = 31,
		lutrama_91.logical_ram_depth = 32,
		lutrama_91.logical_ram_name = "altdpram_instance",
		lutrama_91.logical_ram_width = 256,
		lutrama_91.mixed_port_feed_through_mode = "dont_care",
		lutrama_91.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_92
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[92]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[92:92])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_92.address_width = 5,
		lutrama_92.data_width = 1,
		lutrama_92.first_address = 0,
		lutrama_92.first_bit_number = 92,
		lutrama_92.last_address = 31,
		lutrama_92.logical_ram_depth = 32,
		lutrama_92.logical_ram_name = "altdpram_instance",
		lutrama_92.logical_ram_width = 256,
		lutrama_92.mixed_port_feed_through_mode = "dont_care",
		lutrama_92.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_93
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[93]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[93:93])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_93.address_width = 5,
		lutrama_93.data_width = 1,
		lutrama_93.first_address = 0,
		lutrama_93.first_bit_number = 93,
		lutrama_93.last_address = 31,
		lutrama_93.logical_ram_depth = 32,
		lutrama_93.logical_ram_name = "altdpram_instance",
		lutrama_93.logical_ram_width = 256,
		lutrama_93.mixed_port_feed_through_mode = "dont_care",
		lutrama_93.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_94
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[94]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[94:94])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_94.address_width = 5,
		lutrama_94.data_width = 1,
		lutrama_94.first_address = 0,
		lutrama_94.first_bit_number = 94,
		lutrama_94.last_address = 31,
		lutrama_94.logical_ram_depth = 32,
		lutrama_94.logical_ram_name = "altdpram_instance",
		lutrama_94.logical_ram_width = 256,
		lutrama_94.mixed_port_feed_through_mode = "dont_care",
		lutrama_94.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_95
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[95]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[95:95])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_95.address_width = 5,
		lutrama_95.data_width = 1,
		lutrama_95.first_address = 0,
		lutrama_95.first_bit_number = 95,
		lutrama_95.last_address = 31,
		lutrama_95.logical_ram_depth = 32,
		lutrama_95.logical_ram_name = "altdpram_instance",
		lutrama_95.logical_ram_width = 256,
		lutrama_95.mixed_port_feed_through_mode = "dont_care",
		lutrama_95.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_96
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[96]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[96:96])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_96.address_width = 5,
		lutrama_96.data_width = 1,
		lutrama_96.first_address = 0,
		lutrama_96.first_bit_number = 96,
		lutrama_96.last_address = 31,
		lutrama_96.logical_ram_depth = 32,
		lutrama_96.logical_ram_name = "altdpram_instance",
		lutrama_96.logical_ram_width = 256,
		lutrama_96.mixed_port_feed_through_mode = "dont_care",
		lutrama_96.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_97
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[97]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[97:97])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_97.address_width = 5,
		lutrama_97.data_width = 1,
		lutrama_97.first_address = 0,
		lutrama_97.first_bit_number = 97,
		lutrama_97.last_address = 31,
		lutrama_97.logical_ram_depth = 32,
		lutrama_97.logical_ram_name = "altdpram_instance",
		lutrama_97.logical_ram_width = 256,
		lutrama_97.mixed_port_feed_through_mode = "dont_care",
		lutrama_97.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_98
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[98]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[98:98])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_98.address_width = 5,
		lutrama_98.data_width = 1,
		lutrama_98.first_address = 0,
		lutrama_98.first_bit_number = 98,
		lutrama_98.last_address = 31,
		lutrama_98.logical_ram_depth = 32,
		lutrama_98.logical_ram_name = "altdpram_instance",
		lutrama_98.logical_ram_width = 256,
		lutrama_98.mixed_port_feed_through_mode = "dont_care",
		lutrama_98.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_99
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[99]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[99:99])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_99.address_width = 5,
		lutrama_99.data_width = 1,
		lutrama_99.first_address = 0,
		lutrama_99.first_bit_number = 99,
		lutrama_99.last_address = 31,
		lutrama_99.logical_ram_depth = 32,
		lutrama_99.logical_ram_name = "altdpram_instance",
		lutrama_99.logical_ram_width = 256,
		lutrama_99.mixed_port_feed_through_mode = "dont_care",
		lutrama_99.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_100
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[100]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[100:100])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_100.address_width = 5,
		lutrama_100.data_width = 1,
		lutrama_100.first_address = 0,
		lutrama_100.first_bit_number = 100,
		lutrama_100.last_address = 31,
		lutrama_100.logical_ram_depth = 32,
		lutrama_100.logical_ram_name = "altdpram_instance",
		lutrama_100.logical_ram_width = 256,
		lutrama_100.mixed_port_feed_through_mode = "dont_care",
		lutrama_100.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_101
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[101]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[101:101])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_101.address_width = 5,
		lutrama_101.data_width = 1,
		lutrama_101.first_address = 0,
		lutrama_101.first_bit_number = 101,
		lutrama_101.last_address = 31,
		lutrama_101.logical_ram_depth = 32,
		lutrama_101.logical_ram_name = "altdpram_instance",
		lutrama_101.logical_ram_width = 256,
		lutrama_101.mixed_port_feed_through_mode = "dont_care",
		lutrama_101.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_102
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[102]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[102:102])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_102.address_width = 5,
		lutrama_102.data_width = 1,
		lutrama_102.first_address = 0,
		lutrama_102.first_bit_number = 102,
		lutrama_102.last_address = 31,
		lutrama_102.logical_ram_depth = 32,
		lutrama_102.logical_ram_name = "altdpram_instance",
		lutrama_102.logical_ram_width = 256,
		lutrama_102.mixed_port_feed_through_mode = "dont_care",
		lutrama_102.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_103
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[103]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[103:103])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_103.address_width = 5,
		lutrama_103.data_width = 1,
		lutrama_103.first_address = 0,
		lutrama_103.first_bit_number = 103,
		lutrama_103.last_address = 31,
		lutrama_103.logical_ram_depth = 32,
		lutrama_103.logical_ram_name = "altdpram_instance",
		lutrama_103.logical_ram_width = 256,
		lutrama_103.mixed_port_feed_through_mode = "dont_care",
		lutrama_103.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_104
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[104]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[104:104])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_104.address_width = 5,
		lutrama_104.data_width = 1,
		lutrama_104.first_address = 0,
		lutrama_104.first_bit_number = 104,
		lutrama_104.last_address = 31,
		lutrama_104.logical_ram_depth = 32,
		lutrama_104.logical_ram_name = "altdpram_instance",
		lutrama_104.logical_ram_width = 256,
		lutrama_104.mixed_port_feed_through_mode = "dont_care",
		lutrama_104.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_105
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[105]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[105:105])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_105.address_width = 5,
		lutrama_105.data_width = 1,
		lutrama_105.first_address = 0,
		lutrama_105.first_bit_number = 105,
		lutrama_105.last_address = 31,
		lutrama_105.logical_ram_depth = 32,
		lutrama_105.logical_ram_name = "altdpram_instance",
		lutrama_105.logical_ram_width = 256,
		lutrama_105.mixed_port_feed_through_mode = "dont_care",
		lutrama_105.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_106
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[106]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[106:106])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_106.address_width = 5,
		lutrama_106.data_width = 1,
		lutrama_106.first_address = 0,
		lutrama_106.first_bit_number = 106,
		lutrama_106.last_address = 31,
		lutrama_106.logical_ram_depth = 32,
		lutrama_106.logical_ram_name = "altdpram_instance",
		lutrama_106.logical_ram_width = 256,
		lutrama_106.mixed_port_feed_through_mode = "dont_care",
		lutrama_106.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_107
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[107]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[107:107])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_107.address_width = 5,
		lutrama_107.data_width = 1,
		lutrama_107.first_address = 0,
		lutrama_107.first_bit_number = 107,
		lutrama_107.last_address = 31,
		lutrama_107.logical_ram_depth = 32,
		lutrama_107.logical_ram_name = "altdpram_instance",
		lutrama_107.logical_ram_width = 256,
		lutrama_107.mixed_port_feed_through_mode = "dont_care",
		lutrama_107.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_108
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[108]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[108:108])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_108.address_width = 5,
		lutrama_108.data_width = 1,
		lutrama_108.first_address = 0,
		lutrama_108.first_bit_number = 108,
		lutrama_108.last_address = 31,
		lutrama_108.logical_ram_depth = 32,
		lutrama_108.logical_ram_name = "altdpram_instance",
		lutrama_108.logical_ram_width = 256,
		lutrama_108.mixed_port_feed_through_mode = "dont_care",
		lutrama_108.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_109
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[109]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[109:109])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_109.address_width = 5,
		lutrama_109.data_width = 1,
		lutrama_109.first_address = 0,
		lutrama_109.first_bit_number = 109,
		lutrama_109.last_address = 31,
		lutrama_109.logical_ram_depth = 32,
		lutrama_109.logical_ram_name = "altdpram_instance",
		lutrama_109.logical_ram_width = 256,
		lutrama_109.mixed_port_feed_through_mode = "dont_care",
		lutrama_109.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_110
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[110]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[110:110])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_110.address_width = 5,
		lutrama_110.data_width = 1,
		lutrama_110.first_address = 0,
		lutrama_110.first_bit_number = 110,
		lutrama_110.last_address = 31,
		lutrama_110.logical_ram_depth = 32,
		lutrama_110.logical_ram_name = "altdpram_instance",
		lutrama_110.logical_ram_width = 256,
		lutrama_110.mixed_port_feed_through_mode = "dont_care",
		lutrama_110.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_111
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[111]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[111:111])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_111.address_width = 5,
		lutrama_111.data_width = 1,
		lutrama_111.first_address = 0,
		lutrama_111.first_bit_number = 111,
		lutrama_111.last_address = 31,
		lutrama_111.logical_ram_depth = 32,
		lutrama_111.logical_ram_name = "altdpram_instance",
		lutrama_111.logical_ram_width = 256,
		lutrama_111.mixed_port_feed_through_mode = "dont_care",
		lutrama_111.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_112
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[112]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[112:112])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_112.address_width = 5,
		lutrama_112.data_width = 1,
		lutrama_112.first_address = 0,
		lutrama_112.first_bit_number = 112,
		lutrama_112.last_address = 31,
		lutrama_112.logical_ram_depth = 32,
		lutrama_112.logical_ram_name = "altdpram_instance",
		lutrama_112.logical_ram_width = 256,
		lutrama_112.mixed_port_feed_through_mode = "dont_care",
		lutrama_112.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_113
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[113]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[113:113])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_113.address_width = 5,
		lutrama_113.data_width = 1,
		lutrama_113.first_address = 0,
		lutrama_113.first_bit_number = 113,
		lutrama_113.last_address = 31,
		lutrama_113.logical_ram_depth = 32,
		lutrama_113.logical_ram_name = "altdpram_instance",
		lutrama_113.logical_ram_width = 256,
		lutrama_113.mixed_port_feed_through_mode = "dont_care",
		lutrama_113.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_114
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[114]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[114:114])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_114.address_width = 5,
		lutrama_114.data_width = 1,
		lutrama_114.first_address = 0,
		lutrama_114.first_bit_number = 114,
		lutrama_114.last_address = 31,
		lutrama_114.logical_ram_depth = 32,
		lutrama_114.logical_ram_name = "altdpram_instance",
		lutrama_114.logical_ram_width = 256,
		lutrama_114.mixed_port_feed_through_mode = "dont_care",
		lutrama_114.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_115
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[115]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[115:115])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_115.address_width = 5,
		lutrama_115.data_width = 1,
		lutrama_115.first_address = 0,
		lutrama_115.first_bit_number = 115,
		lutrama_115.last_address = 31,
		lutrama_115.logical_ram_depth = 32,
		lutrama_115.logical_ram_name = "altdpram_instance",
		lutrama_115.logical_ram_width = 256,
		lutrama_115.mixed_port_feed_through_mode = "dont_care",
		lutrama_115.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_116
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[116]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[116:116])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_116.address_width = 5,
		lutrama_116.data_width = 1,
		lutrama_116.first_address = 0,
		lutrama_116.first_bit_number = 116,
		lutrama_116.last_address = 31,
		lutrama_116.logical_ram_depth = 32,
		lutrama_116.logical_ram_name = "altdpram_instance",
		lutrama_116.logical_ram_width = 256,
		lutrama_116.mixed_port_feed_through_mode = "dont_care",
		lutrama_116.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_117
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[117]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[117:117])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_117.address_width = 5,
		lutrama_117.data_width = 1,
		lutrama_117.first_address = 0,
		lutrama_117.first_bit_number = 117,
		lutrama_117.last_address = 31,
		lutrama_117.logical_ram_depth = 32,
		lutrama_117.logical_ram_name = "altdpram_instance",
		lutrama_117.logical_ram_width = 256,
		lutrama_117.mixed_port_feed_through_mode = "dont_care",
		lutrama_117.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_118
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[118]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[118:118])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_118.address_width = 5,
		lutrama_118.data_width = 1,
		lutrama_118.first_address = 0,
		lutrama_118.first_bit_number = 118,
		lutrama_118.last_address = 31,
		lutrama_118.logical_ram_depth = 32,
		lutrama_118.logical_ram_name = "altdpram_instance",
		lutrama_118.logical_ram_width = 256,
		lutrama_118.mixed_port_feed_through_mode = "dont_care",
		lutrama_118.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_119
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[119]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[119:119])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_119.address_width = 5,
		lutrama_119.data_width = 1,
		lutrama_119.first_address = 0,
		lutrama_119.first_bit_number = 119,
		lutrama_119.last_address = 31,
		lutrama_119.logical_ram_depth = 32,
		lutrama_119.logical_ram_name = "altdpram_instance",
		lutrama_119.logical_ram_width = 256,
		lutrama_119.mixed_port_feed_through_mode = "dont_care",
		lutrama_119.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_120
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[120]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[120:120])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_120.address_width = 5,
		lutrama_120.data_width = 1,
		lutrama_120.first_address = 0,
		lutrama_120.first_bit_number = 120,
		lutrama_120.last_address = 31,
		lutrama_120.logical_ram_depth = 32,
		lutrama_120.logical_ram_name = "altdpram_instance",
		lutrama_120.logical_ram_width = 256,
		lutrama_120.mixed_port_feed_through_mode = "dont_care",
		lutrama_120.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_121
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[121]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[121:121])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_121.address_width = 5,
		lutrama_121.data_width = 1,
		lutrama_121.first_address = 0,
		lutrama_121.first_bit_number = 121,
		lutrama_121.last_address = 31,
		lutrama_121.logical_ram_depth = 32,
		lutrama_121.logical_ram_name = "altdpram_instance",
		lutrama_121.logical_ram_width = 256,
		lutrama_121.mixed_port_feed_through_mode = "dont_care",
		lutrama_121.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_122
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[122]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[122:122])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_122.address_width = 5,
		lutrama_122.data_width = 1,
		lutrama_122.first_address = 0,
		lutrama_122.first_bit_number = 122,
		lutrama_122.last_address = 31,
		lutrama_122.logical_ram_depth = 32,
		lutrama_122.logical_ram_name = "altdpram_instance",
		lutrama_122.logical_ram_width = 256,
		lutrama_122.mixed_port_feed_through_mode = "dont_care",
		lutrama_122.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_123
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[123]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[123:123])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_123.address_width = 5,
		lutrama_123.data_width = 1,
		lutrama_123.first_address = 0,
		lutrama_123.first_bit_number = 123,
		lutrama_123.last_address = 31,
		lutrama_123.logical_ram_depth = 32,
		lutrama_123.logical_ram_name = "altdpram_instance",
		lutrama_123.logical_ram_width = 256,
		lutrama_123.mixed_port_feed_through_mode = "dont_care",
		lutrama_123.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_124
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[124]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[124:124])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_124.address_width = 5,
		lutrama_124.data_width = 1,
		lutrama_124.first_address = 0,
		lutrama_124.first_bit_number = 124,
		lutrama_124.last_address = 31,
		lutrama_124.logical_ram_depth = 32,
		lutrama_124.logical_ram_name = "altdpram_instance",
		lutrama_124.logical_ram_width = 256,
		lutrama_124.mixed_port_feed_through_mode = "dont_care",
		lutrama_124.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_125
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[125]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[125:125])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_125.address_width = 5,
		lutrama_125.data_width = 1,
		lutrama_125.first_address = 0,
		lutrama_125.first_bit_number = 125,
		lutrama_125.last_address = 31,
		lutrama_125.logical_ram_depth = 32,
		lutrama_125.logical_ram_name = "altdpram_instance",
		lutrama_125.logical_ram_width = 256,
		lutrama_125.mixed_port_feed_through_mode = "dont_care",
		lutrama_125.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_126
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[126]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[126:126])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_126.address_width = 5,
		lutrama_126.data_width = 1,
		lutrama_126.first_address = 0,
		lutrama_126.first_bit_number = 126,
		lutrama_126.last_address = 31,
		lutrama_126.logical_ram_depth = 32,
		lutrama_126.logical_ram_name = "altdpram_instance",
		lutrama_126.logical_ram_width = 256,
		lutrama_126.mixed_port_feed_through_mode = "dont_care",
		lutrama_126.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_127
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[127]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[127:127])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_127.address_width = 5,
		lutrama_127.data_width = 1,
		lutrama_127.first_address = 0,
		lutrama_127.first_bit_number = 127,
		lutrama_127.last_address = 31,
		lutrama_127.logical_ram_depth = 32,
		lutrama_127.logical_ram_name = "altdpram_instance",
		lutrama_127.logical_ram_width = 256,
		lutrama_127.mixed_port_feed_through_mode = "dont_care",
		lutrama_127.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_128
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[128]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[128:128])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_128.address_width = 5,
		lutrama_128.data_width = 1,
		lutrama_128.first_address = 0,
		lutrama_128.first_bit_number = 128,
		lutrama_128.last_address = 31,
		lutrama_128.logical_ram_depth = 32,
		lutrama_128.logical_ram_name = "altdpram_instance",
		lutrama_128.logical_ram_width = 256,
		lutrama_128.mixed_port_feed_through_mode = "dont_care",
		lutrama_128.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_129
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[129]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[129:129])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_129.address_width = 5,
		lutrama_129.data_width = 1,
		lutrama_129.first_address = 0,
		lutrama_129.first_bit_number = 129,
		lutrama_129.last_address = 31,
		lutrama_129.logical_ram_depth = 32,
		lutrama_129.logical_ram_name = "altdpram_instance",
		lutrama_129.logical_ram_width = 256,
		lutrama_129.mixed_port_feed_through_mode = "dont_care",
		lutrama_129.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_130
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[130]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[130:130])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_130.address_width = 5,
		lutrama_130.data_width = 1,
		lutrama_130.first_address = 0,
		lutrama_130.first_bit_number = 130,
		lutrama_130.last_address = 31,
		lutrama_130.logical_ram_depth = 32,
		lutrama_130.logical_ram_name = "altdpram_instance",
		lutrama_130.logical_ram_width = 256,
		lutrama_130.mixed_port_feed_through_mode = "dont_care",
		lutrama_130.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_131
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[131]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[131:131])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_131.address_width = 5,
		lutrama_131.data_width = 1,
		lutrama_131.first_address = 0,
		lutrama_131.first_bit_number = 131,
		lutrama_131.last_address = 31,
		lutrama_131.logical_ram_depth = 32,
		lutrama_131.logical_ram_name = "altdpram_instance",
		lutrama_131.logical_ram_width = 256,
		lutrama_131.mixed_port_feed_through_mode = "dont_care",
		lutrama_131.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_132
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[132]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[132:132])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_132.address_width = 5,
		lutrama_132.data_width = 1,
		lutrama_132.first_address = 0,
		lutrama_132.first_bit_number = 132,
		lutrama_132.last_address = 31,
		lutrama_132.logical_ram_depth = 32,
		lutrama_132.logical_ram_name = "altdpram_instance",
		lutrama_132.logical_ram_width = 256,
		lutrama_132.mixed_port_feed_through_mode = "dont_care",
		lutrama_132.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_133
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[133]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[133:133])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_133.address_width = 5,
		lutrama_133.data_width = 1,
		lutrama_133.first_address = 0,
		lutrama_133.first_bit_number = 133,
		lutrama_133.last_address = 31,
		lutrama_133.logical_ram_depth = 32,
		lutrama_133.logical_ram_name = "altdpram_instance",
		lutrama_133.logical_ram_width = 256,
		lutrama_133.mixed_port_feed_through_mode = "dont_care",
		lutrama_133.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_134
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[134]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[134:134])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_134.address_width = 5,
		lutrama_134.data_width = 1,
		lutrama_134.first_address = 0,
		lutrama_134.first_bit_number = 134,
		lutrama_134.last_address = 31,
		lutrama_134.logical_ram_depth = 32,
		lutrama_134.logical_ram_name = "altdpram_instance",
		lutrama_134.logical_ram_width = 256,
		lutrama_134.mixed_port_feed_through_mode = "dont_care",
		lutrama_134.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_135
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[135]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[135:135])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_135.address_width = 5,
		lutrama_135.data_width = 1,
		lutrama_135.first_address = 0,
		lutrama_135.first_bit_number = 135,
		lutrama_135.last_address = 31,
		lutrama_135.logical_ram_depth = 32,
		lutrama_135.logical_ram_name = "altdpram_instance",
		lutrama_135.logical_ram_width = 256,
		lutrama_135.mixed_port_feed_through_mode = "dont_care",
		lutrama_135.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_136
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[136]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[136:136])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_136.address_width = 5,
		lutrama_136.data_width = 1,
		lutrama_136.first_address = 0,
		lutrama_136.first_bit_number = 136,
		lutrama_136.last_address = 31,
		lutrama_136.logical_ram_depth = 32,
		lutrama_136.logical_ram_name = "altdpram_instance",
		lutrama_136.logical_ram_width = 256,
		lutrama_136.mixed_port_feed_through_mode = "dont_care",
		lutrama_136.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_137
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[137]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[137:137])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_137.address_width = 5,
		lutrama_137.data_width = 1,
		lutrama_137.first_address = 0,
		lutrama_137.first_bit_number = 137,
		lutrama_137.last_address = 31,
		lutrama_137.logical_ram_depth = 32,
		lutrama_137.logical_ram_name = "altdpram_instance",
		lutrama_137.logical_ram_width = 256,
		lutrama_137.mixed_port_feed_through_mode = "dont_care",
		lutrama_137.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_138
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[138]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[138:138])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_138.address_width = 5,
		lutrama_138.data_width = 1,
		lutrama_138.first_address = 0,
		lutrama_138.first_bit_number = 138,
		lutrama_138.last_address = 31,
		lutrama_138.logical_ram_depth = 32,
		lutrama_138.logical_ram_name = "altdpram_instance",
		lutrama_138.logical_ram_width = 256,
		lutrama_138.mixed_port_feed_through_mode = "dont_care",
		lutrama_138.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_139
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[139]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[139:139])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_139.address_width = 5,
		lutrama_139.data_width = 1,
		lutrama_139.first_address = 0,
		lutrama_139.first_bit_number = 139,
		lutrama_139.last_address = 31,
		lutrama_139.logical_ram_depth = 32,
		lutrama_139.logical_ram_name = "altdpram_instance",
		lutrama_139.logical_ram_width = 256,
		lutrama_139.mixed_port_feed_through_mode = "dont_care",
		lutrama_139.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_140
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[140]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[140:140])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_140.address_width = 5,
		lutrama_140.data_width = 1,
		lutrama_140.first_address = 0,
		lutrama_140.first_bit_number = 140,
		lutrama_140.last_address = 31,
		lutrama_140.logical_ram_depth = 32,
		lutrama_140.logical_ram_name = "altdpram_instance",
		lutrama_140.logical_ram_width = 256,
		lutrama_140.mixed_port_feed_through_mode = "dont_care",
		lutrama_140.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_141
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[141]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[141:141])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_141.address_width = 5,
		lutrama_141.data_width = 1,
		lutrama_141.first_address = 0,
		lutrama_141.first_bit_number = 141,
		lutrama_141.last_address = 31,
		lutrama_141.logical_ram_depth = 32,
		lutrama_141.logical_ram_name = "altdpram_instance",
		lutrama_141.logical_ram_width = 256,
		lutrama_141.mixed_port_feed_through_mode = "dont_care",
		lutrama_141.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_142
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[142]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[142:142])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_142.address_width = 5,
		lutrama_142.data_width = 1,
		lutrama_142.first_address = 0,
		lutrama_142.first_bit_number = 142,
		lutrama_142.last_address = 31,
		lutrama_142.logical_ram_depth = 32,
		lutrama_142.logical_ram_name = "altdpram_instance",
		lutrama_142.logical_ram_width = 256,
		lutrama_142.mixed_port_feed_through_mode = "dont_care",
		lutrama_142.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_143
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[143]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[143:143])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_143.address_width = 5,
		lutrama_143.data_width = 1,
		lutrama_143.first_address = 0,
		lutrama_143.first_bit_number = 143,
		lutrama_143.last_address = 31,
		lutrama_143.logical_ram_depth = 32,
		lutrama_143.logical_ram_name = "altdpram_instance",
		lutrama_143.logical_ram_width = 256,
		lutrama_143.mixed_port_feed_through_mode = "dont_care",
		lutrama_143.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_144
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[144]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[144:144])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_144.address_width = 5,
		lutrama_144.data_width = 1,
		lutrama_144.first_address = 0,
		lutrama_144.first_bit_number = 144,
		lutrama_144.last_address = 31,
		lutrama_144.logical_ram_depth = 32,
		lutrama_144.logical_ram_name = "altdpram_instance",
		lutrama_144.logical_ram_width = 256,
		lutrama_144.mixed_port_feed_through_mode = "dont_care",
		lutrama_144.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_145
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[145]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[145:145])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_145.address_width = 5,
		lutrama_145.data_width = 1,
		lutrama_145.first_address = 0,
		lutrama_145.first_bit_number = 145,
		lutrama_145.last_address = 31,
		lutrama_145.logical_ram_depth = 32,
		lutrama_145.logical_ram_name = "altdpram_instance",
		lutrama_145.logical_ram_width = 256,
		lutrama_145.mixed_port_feed_through_mode = "dont_care",
		lutrama_145.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_146
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[146]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[146:146])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_146.address_width = 5,
		lutrama_146.data_width = 1,
		lutrama_146.first_address = 0,
		lutrama_146.first_bit_number = 146,
		lutrama_146.last_address = 31,
		lutrama_146.logical_ram_depth = 32,
		lutrama_146.logical_ram_name = "altdpram_instance",
		lutrama_146.logical_ram_width = 256,
		lutrama_146.mixed_port_feed_through_mode = "dont_care",
		lutrama_146.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_147
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[147]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[147:147])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_147.address_width = 5,
		lutrama_147.data_width = 1,
		lutrama_147.first_address = 0,
		lutrama_147.first_bit_number = 147,
		lutrama_147.last_address = 31,
		lutrama_147.logical_ram_depth = 32,
		lutrama_147.logical_ram_name = "altdpram_instance",
		lutrama_147.logical_ram_width = 256,
		lutrama_147.mixed_port_feed_through_mode = "dont_care",
		lutrama_147.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_148
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[148]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[148:148])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_148.address_width = 5,
		lutrama_148.data_width = 1,
		lutrama_148.first_address = 0,
		lutrama_148.first_bit_number = 148,
		lutrama_148.last_address = 31,
		lutrama_148.logical_ram_depth = 32,
		lutrama_148.logical_ram_name = "altdpram_instance",
		lutrama_148.logical_ram_width = 256,
		lutrama_148.mixed_port_feed_through_mode = "dont_care",
		lutrama_148.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_149
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[149]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[149:149])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_149.address_width = 5,
		lutrama_149.data_width = 1,
		lutrama_149.first_address = 0,
		lutrama_149.first_bit_number = 149,
		lutrama_149.last_address = 31,
		lutrama_149.logical_ram_depth = 32,
		lutrama_149.logical_ram_name = "altdpram_instance",
		lutrama_149.logical_ram_width = 256,
		lutrama_149.mixed_port_feed_through_mode = "dont_care",
		lutrama_149.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_150
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[150]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[150:150])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_150.address_width = 5,
		lutrama_150.data_width = 1,
		lutrama_150.first_address = 0,
		lutrama_150.first_bit_number = 150,
		lutrama_150.last_address = 31,
		lutrama_150.logical_ram_depth = 32,
		lutrama_150.logical_ram_name = "altdpram_instance",
		lutrama_150.logical_ram_width = 256,
		lutrama_150.mixed_port_feed_through_mode = "dont_care",
		lutrama_150.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_151
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[151]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[151:151])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_151.address_width = 5,
		lutrama_151.data_width = 1,
		lutrama_151.first_address = 0,
		lutrama_151.first_bit_number = 151,
		lutrama_151.last_address = 31,
		lutrama_151.logical_ram_depth = 32,
		lutrama_151.logical_ram_name = "altdpram_instance",
		lutrama_151.logical_ram_width = 256,
		lutrama_151.mixed_port_feed_through_mode = "dont_care",
		lutrama_151.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_152
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[152]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[152:152])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_152.address_width = 5,
		lutrama_152.data_width = 1,
		lutrama_152.first_address = 0,
		lutrama_152.first_bit_number = 152,
		lutrama_152.last_address = 31,
		lutrama_152.logical_ram_depth = 32,
		lutrama_152.logical_ram_name = "altdpram_instance",
		lutrama_152.logical_ram_width = 256,
		lutrama_152.mixed_port_feed_through_mode = "dont_care",
		lutrama_152.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_153
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[153]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[153:153])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_153.address_width = 5,
		lutrama_153.data_width = 1,
		lutrama_153.first_address = 0,
		lutrama_153.first_bit_number = 153,
		lutrama_153.last_address = 31,
		lutrama_153.logical_ram_depth = 32,
		lutrama_153.logical_ram_name = "altdpram_instance",
		lutrama_153.logical_ram_width = 256,
		lutrama_153.mixed_port_feed_through_mode = "dont_care",
		lutrama_153.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_154
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[154]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[154:154])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_154.address_width = 5,
		lutrama_154.data_width = 1,
		lutrama_154.first_address = 0,
		lutrama_154.first_bit_number = 154,
		lutrama_154.last_address = 31,
		lutrama_154.logical_ram_depth = 32,
		lutrama_154.logical_ram_name = "altdpram_instance",
		lutrama_154.logical_ram_width = 256,
		lutrama_154.mixed_port_feed_through_mode = "dont_care",
		lutrama_154.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_155
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[155]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[155:155])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_155.address_width = 5,
		lutrama_155.data_width = 1,
		lutrama_155.first_address = 0,
		lutrama_155.first_bit_number = 155,
		lutrama_155.last_address = 31,
		lutrama_155.logical_ram_depth = 32,
		lutrama_155.logical_ram_name = "altdpram_instance",
		lutrama_155.logical_ram_width = 256,
		lutrama_155.mixed_port_feed_through_mode = "dont_care",
		lutrama_155.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_156
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[156]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[156:156])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_156.address_width = 5,
		lutrama_156.data_width = 1,
		lutrama_156.first_address = 0,
		lutrama_156.first_bit_number = 156,
		lutrama_156.last_address = 31,
		lutrama_156.logical_ram_depth = 32,
		lutrama_156.logical_ram_name = "altdpram_instance",
		lutrama_156.logical_ram_width = 256,
		lutrama_156.mixed_port_feed_through_mode = "dont_care",
		lutrama_156.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_157
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[157]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[157:157])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_157.address_width = 5,
		lutrama_157.data_width = 1,
		lutrama_157.first_address = 0,
		lutrama_157.first_bit_number = 157,
		lutrama_157.last_address = 31,
		lutrama_157.logical_ram_depth = 32,
		lutrama_157.logical_ram_name = "altdpram_instance",
		lutrama_157.logical_ram_width = 256,
		lutrama_157.mixed_port_feed_through_mode = "dont_care",
		lutrama_157.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_158
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[158]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[158:158])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_158.address_width = 5,
		lutrama_158.data_width = 1,
		lutrama_158.first_address = 0,
		lutrama_158.first_bit_number = 158,
		lutrama_158.last_address = 31,
		lutrama_158.logical_ram_depth = 32,
		lutrama_158.logical_ram_name = "altdpram_instance",
		lutrama_158.logical_ram_width = 256,
		lutrama_158.mixed_port_feed_through_mode = "dont_care",
		lutrama_158.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_159
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[159]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[159:159])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_159.address_width = 5,
		lutrama_159.data_width = 1,
		lutrama_159.first_address = 0,
		lutrama_159.first_bit_number = 159,
		lutrama_159.last_address = 31,
		lutrama_159.logical_ram_depth = 32,
		lutrama_159.logical_ram_name = "altdpram_instance",
		lutrama_159.logical_ram_width = 256,
		lutrama_159.mixed_port_feed_through_mode = "dont_care",
		lutrama_159.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_160
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[160]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[160:160])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_160.address_width = 5,
		lutrama_160.data_width = 1,
		lutrama_160.first_address = 0,
		lutrama_160.first_bit_number = 160,
		lutrama_160.last_address = 31,
		lutrama_160.logical_ram_depth = 32,
		lutrama_160.logical_ram_name = "altdpram_instance",
		lutrama_160.logical_ram_width = 256,
		lutrama_160.mixed_port_feed_through_mode = "dont_care",
		lutrama_160.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_161
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[161]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[161:161])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_161.address_width = 5,
		lutrama_161.data_width = 1,
		lutrama_161.first_address = 0,
		lutrama_161.first_bit_number = 161,
		lutrama_161.last_address = 31,
		lutrama_161.logical_ram_depth = 32,
		lutrama_161.logical_ram_name = "altdpram_instance",
		lutrama_161.logical_ram_width = 256,
		lutrama_161.mixed_port_feed_through_mode = "dont_care",
		lutrama_161.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_162
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[162]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[162:162])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_162.address_width = 5,
		lutrama_162.data_width = 1,
		lutrama_162.first_address = 0,
		lutrama_162.first_bit_number = 162,
		lutrama_162.last_address = 31,
		lutrama_162.logical_ram_depth = 32,
		lutrama_162.logical_ram_name = "altdpram_instance",
		lutrama_162.logical_ram_width = 256,
		lutrama_162.mixed_port_feed_through_mode = "dont_care",
		lutrama_162.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_163
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[163]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[163:163])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_163.address_width = 5,
		lutrama_163.data_width = 1,
		lutrama_163.first_address = 0,
		lutrama_163.first_bit_number = 163,
		lutrama_163.last_address = 31,
		lutrama_163.logical_ram_depth = 32,
		lutrama_163.logical_ram_name = "altdpram_instance",
		lutrama_163.logical_ram_width = 256,
		lutrama_163.mixed_port_feed_through_mode = "dont_care",
		lutrama_163.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_164
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[164]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[164:164])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_164.address_width = 5,
		lutrama_164.data_width = 1,
		lutrama_164.first_address = 0,
		lutrama_164.first_bit_number = 164,
		lutrama_164.last_address = 31,
		lutrama_164.logical_ram_depth = 32,
		lutrama_164.logical_ram_name = "altdpram_instance",
		lutrama_164.logical_ram_width = 256,
		lutrama_164.mixed_port_feed_through_mode = "dont_care",
		lutrama_164.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_165
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[165]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[165:165])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_165.address_width = 5,
		lutrama_165.data_width = 1,
		lutrama_165.first_address = 0,
		lutrama_165.first_bit_number = 165,
		lutrama_165.last_address = 31,
		lutrama_165.logical_ram_depth = 32,
		lutrama_165.logical_ram_name = "altdpram_instance",
		lutrama_165.logical_ram_width = 256,
		lutrama_165.mixed_port_feed_through_mode = "dont_care",
		lutrama_165.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_166
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[166]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[166:166])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_166.address_width = 5,
		lutrama_166.data_width = 1,
		lutrama_166.first_address = 0,
		lutrama_166.first_bit_number = 166,
		lutrama_166.last_address = 31,
		lutrama_166.logical_ram_depth = 32,
		lutrama_166.logical_ram_name = "altdpram_instance",
		lutrama_166.logical_ram_width = 256,
		lutrama_166.mixed_port_feed_through_mode = "dont_care",
		lutrama_166.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_167
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[167]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[167:167])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_167.address_width = 5,
		lutrama_167.data_width = 1,
		lutrama_167.first_address = 0,
		lutrama_167.first_bit_number = 167,
		lutrama_167.last_address = 31,
		lutrama_167.logical_ram_depth = 32,
		lutrama_167.logical_ram_name = "altdpram_instance",
		lutrama_167.logical_ram_width = 256,
		lutrama_167.mixed_port_feed_through_mode = "dont_care",
		lutrama_167.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_168
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[168]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[168:168])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_168.address_width = 5,
		lutrama_168.data_width = 1,
		lutrama_168.first_address = 0,
		lutrama_168.first_bit_number = 168,
		lutrama_168.last_address = 31,
		lutrama_168.logical_ram_depth = 32,
		lutrama_168.logical_ram_name = "altdpram_instance",
		lutrama_168.logical_ram_width = 256,
		lutrama_168.mixed_port_feed_through_mode = "dont_care",
		lutrama_168.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_169
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[169]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[169:169])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_169.address_width = 5,
		lutrama_169.data_width = 1,
		lutrama_169.first_address = 0,
		lutrama_169.first_bit_number = 169,
		lutrama_169.last_address = 31,
		lutrama_169.logical_ram_depth = 32,
		lutrama_169.logical_ram_name = "altdpram_instance",
		lutrama_169.logical_ram_width = 256,
		lutrama_169.mixed_port_feed_through_mode = "dont_care",
		lutrama_169.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_170
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[170]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[170:170])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_170.address_width = 5,
		lutrama_170.data_width = 1,
		lutrama_170.first_address = 0,
		lutrama_170.first_bit_number = 170,
		lutrama_170.last_address = 31,
		lutrama_170.logical_ram_depth = 32,
		lutrama_170.logical_ram_name = "altdpram_instance",
		lutrama_170.logical_ram_width = 256,
		lutrama_170.mixed_port_feed_through_mode = "dont_care",
		lutrama_170.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_171
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[171]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[171:171])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_171.address_width = 5,
		lutrama_171.data_width = 1,
		lutrama_171.first_address = 0,
		lutrama_171.first_bit_number = 171,
		lutrama_171.last_address = 31,
		lutrama_171.logical_ram_depth = 32,
		lutrama_171.logical_ram_name = "altdpram_instance",
		lutrama_171.logical_ram_width = 256,
		lutrama_171.mixed_port_feed_through_mode = "dont_care",
		lutrama_171.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_172
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[172]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[172:172])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_172.address_width = 5,
		lutrama_172.data_width = 1,
		lutrama_172.first_address = 0,
		lutrama_172.first_bit_number = 172,
		lutrama_172.last_address = 31,
		lutrama_172.logical_ram_depth = 32,
		lutrama_172.logical_ram_name = "altdpram_instance",
		lutrama_172.logical_ram_width = 256,
		lutrama_172.mixed_port_feed_through_mode = "dont_care",
		lutrama_172.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_173
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[173]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[173:173])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_173.address_width = 5,
		lutrama_173.data_width = 1,
		lutrama_173.first_address = 0,
		lutrama_173.first_bit_number = 173,
		lutrama_173.last_address = 31,
		lutrama_173.logical_ram_depth = 32,
		lutrama_173.logical_ram_name = "altdpram_instance",
		lutrama_173.logical_ram_width = 256,
		lutrama_173.mixed_port_feed_through_mode = "dont_care",
		lutrama_173.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_174
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[174]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[174:174])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_174.address_width = 5,
		lutrama_174.data_width = 1,
		lutrama_174.first_address = 0,
		lutrama_174.first_bit_number = 174,
		lutrama_174.last_address = 31,
		lutrama_174.logical_ram_depth = 32,
		lutrama_174.logical_ram_name = "altdpram_instance",
		lutrama_174.logical_ram_width = 256,
		lutrama_174.mixed_port_feed_through_mode = "dont_care",
		lutrama_174.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_175
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[175]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[175:175])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_175.address_width = 5,
		lutrama_175.data_width = 1,
		lutrama_175.first_address = 0,
		lutrama_175.first_bit_number = 175,
		lutrama_175.last_address = 31,
		lutrama_175.logical_ram_depth = 32,
		lutrama_175.logical_ram_name = "altdpram_instance",
		lutrama_175.logical_ram_width = 256,
		lutrama_175.mixed_port_feed_through_mode = "dont_care",
		lutrama_175.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_176
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[176]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[176:176])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_176.address_width = 5,
		lutrama_176.data_width = 1,
		lutrama_176.first_address = 0,
		lutrama_176.first_bit_number = 176,
		lutrama_176.last_address = 31,
		lutrama_176.logical_ram_depth = 32,
		lutrama_176.logical_ram_name = "altdpram_instance",
		lutrama_176.logical_ram_width = 256,
		lutrama_176.mixed_port_feed_through_mode = "dont_care",
		lutrama_176.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_177
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[177]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[177:177])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_177.address_width = 5,
		lutrama_177.data_width = 1,
		lutrama_177.first_address = 0,
		lutrama_177.first_bit_number = 177,
		lutrama_177.last_address = 31,
		lutrama_177.logical_ram_depth = 32,
		lutrama_177.logical_ram_name = "altdpram_instance",
		lutrama_177.logical_ram_width = 256,
		lutrama_177.mixed_port_feed_through_mode = "dont_care",
		lutrama_177.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_178
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[178]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[178:178])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_178.address_width = 5,
		lutrama_178.data_width = 1,
		lutrama_178.first_address = 0,
		lutrama_178.first_bit_number = 178,
		lutrama_178.last_address = 31,
		lutrama_178.logical_ram_depth = 32,
		lutrama_178.logical_ram_name = "altdpram_instance",
		lutrama_178.logical_ram_width = 256,
		lutrama_178.mixed_port_feed_through_mode = "dont_care",
		lutrama_178.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_179
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[179]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[179:179])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_179.address_width = 5,
		lutrama_179.data_width = 1,
		lutrama_179.first_address = 0,
		lutrama_179.first_bit_number = 179,
		lutrama_179.last_address = 31,
		lutrama_179.logical_ram_depth = 32,
		lutrama_179.logical_ram_name = "altdpram_instance",
		lutrama_179.logical_ram_width = 256,
		lutrama_179.mixed_port_feed_through_mode = "dont_care",
		lutrama_179.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_180
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[180]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[180:180])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_180.address_width = 5,
		lutrama_180.data_width = 1,
		lutrama_180.first_address = 0,
		lutrama_180.first_bit_number = 180,
		lutrama_180.last_address = 31,
		lutrama_180.logical_ram_depth = 32,
		lutrama_180.logical_ram_name = "altdpram_instance",
		lutrama_180.logical_ram_width = 256,
		lutrama_180.mixed_port_feed_through_mode = "dont_care",
		lutrama_180.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_181
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[181]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[181:181])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_181.address_width = 5,
		lutrama_181.data_width = 1,
		lutrama_181.first_address = 0,
		lutrama_181.first_bit_number = 181,
		lutrama_181.last_address = 31,
		lutrama_181.logical_ram_depth = 32,
		lutrama_181.logical_ram_name = "altdpram_instance",
		lutrama_181.logical_ram_width = 256,
		lutrama_181.mixed_port_feed_through_mode = "dont_care",
		lutrama_181.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_182
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[182]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[182:182])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_182.address_width = 5,
		lutrama_182.data_width = 1,
		lutrama_182.first_address = 0,
		lutrama_182.first_bit_number = 182,
		lutrama_182.last_address = 31,
		lutrama_182.logical_ram_depth = 32,
		lutrama_182.logical_ram_name = "altdpram_instance",
		lutrama_182.logical_ram_width = 256,
		lutrama_182.mixed_port_feed_through_mode = "dont_care",
		lutrama_182.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_183
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[183]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[183:183])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_183.address_width = 5,
		lutrama_183.data_width = 1,
		lutrama_183.first_address = 0,
		lutrama_183.first_bit_number = 183,
		lutrama_183.last_address = 31,
		lutrama_183.logical_ram_depth = 32,
		lutrama_183.logical_ram_name = "altdpram_instance",
		lutrama_183.logical_ram_width = 256,
		lutrama_183.mixed_port_feed_through_mode = "dont_care",
		lutrama_183.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_184
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[184]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[184:184])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_184.address_width = 5,
		lutrama_184.data_width = 1,
		lutrama_184.first_address = 0,
		lutrama_184.first_bit_number = 184,
		lutrama_184.last_address = 31,
		lutrama_184.logical_ram_depth = 32,
		lutrama_184.logical_ram_name = "altdpram_instance",
		lutrama_184.logical_ram_width = 256,
		lutrama_184.mixed_port_feed_through_mode = "dont_care",
		lutrama_184.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_185
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[185]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[185:185])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_185.address_width = 5,
		lutrama_185.data_width = 1,
		lutrama_185.first_address = 0,
		lutrama_185.first_bit_number = 185,
		lutrama_185.last_address = 31,
		lutrama_185.logical_ram_depth = 32,
		lutrama_185.logical_ram_name = "altdpram_instance",
		lutrama_185.logical_ram_width = 256,
		lutrama_185.mixed_port_feed_through_mode = "dont_care",
		lutrama_185.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_186
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[186]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[186:186])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_186.address_width = 5,
		lutrama_186.data_width = 1,
		lutrama_186.first_address = 0,
		lutrama_186.first_bit_number = 186,
		lutrama_186.last_address = 31,
		lutrama_186.logical_ram_depth = 32,
		lutrama_186.logical_ram_name = "altdpram_instance",
		lutrama_186.logical_ram_width = 256,
		lutrama_186.mixed_port_feed_through_mode = "dont_care",
		lutrama_186.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_187
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[187]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[187:187])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_187.address_width = 5,
		lutrama_187.data_width = 1,
		lutrama_187.first_address = 0,
		lutrama_187.first_bit_number = 187,
		lutrama_187.last_address = 31,
		lutrama_187.logical_ram_depth = 32,
		lutrama_187.logical_ram_name = "altdpram_instance",
		lutrama_187.logical_ram_width = 256,
		lutrama_187.mixed_port_feed_through_mode = "dont_care",
		lutrama_187.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_188
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[188]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[188:188])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_188.address_width = 5,
		lutrama_188.data_width = 1,
		lutrama_188.first_address = 0,
		lutrama_188.first_bit_number = 188,
		lutrama_188.last_address = 31,
		lutrama_188.logical_ram_depth = 32,
		lutrama_188.logical_ram_name = "altdpram_instance",
		lutrama_188.logical_ram_width = 256,
		lutrama_188.mixed_port_feed_through_mode = "dont_care",
		lutrama_188.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_189
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[189]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[189:189])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_189.address_width = 5,
		lutrama_189.data_width = 1,
		lutrama_189.first_address = 0,
		lutrama_189.first_bit_number = 189,
		lutrama_189.last_address = 31,
		lutrama_189.logical_ram_depth = 32,
		lutrama_189.logical_ram_name = "altdpram_instance",
		lutrama_189.logical_ram_width = 256,
		lutrama_189.mixed_port_feed_through_mode = "dont_care",
		lutrama_189.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_190
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[190]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[190:190])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_190.address_width = 5,
		lutrama_190.data_width = 1,
		lutrama_190.first_address = 0,
		lutrama_190.first_bit_number = 190,
		lutrama_190.last_address = 31,
		lutrama_190.logical_ram_depth = 32,
		lutrama_190.logical_ram_name = "altdpram_instance",
		lutrama_190.logical_ram_width = 256,
		lutrama_190.mixed_port_feed_through_mode = "dont_care",
		lutrama_190.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_191
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[191]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[191:191])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_191.address_width = 5,
		lutrama_191.data_width = 1,
		lutrama_191.first_address = 0,
		lutrama_191.first_bit_number = 191,
		lutrama_191.last_address = 31,
		lutrama_191.logical_ram_depth = 32,
		lutrama_191.logical_ram_name = "altdpram_instance",
		lutrama_191.logical_ram_width = 256,
		lutrama_191.mixed_port_feed_through_mode = "dont_care",
		lutrama_191.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_192
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[192]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[192:192])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_192.address_width = 5,
		lutrama_192.data_width = 1,
		lutrama_192.first_address = 0,
		lutrama_192.first_bit_number = 192,
		lutrama_192.last_address = 31,
		lutrama_192.logical_ram_depth = 32,
		lutrama_192.logical_ram_name = "altdpram_instance",
		lutrama_192.logical_ram_width = 256,
		lutrama_192.mixed_port_feed_through_mode = "dont_care",
		lutrama_192.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_193
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[193]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[193:193])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_193.address_width = 5,
		lutrama_193.data_width = 1,
		lutrama_193.first_address = 0,
		lutrama_193.first_bit_number = 193,
		lutrama_193.last_address = 31,
		lutrama_193.logical_ram_depth = 32,
		lutrama_193.logical_ram_name = "altdpram_instance",
		lutrama_193.logical_ram_width = 256,
		lutrama_193.mixed_port_feed_through_mode = "dont_care",
		lutrama_193.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_194
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[194]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[194:194])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_194.address_width = 5,
		lutrama_194.data_width = 1,
		lutrama_194.first_address = 0,
		lutrama_194.first_bit_number = 194,
		lutrama_194.last_address = 31,
		lutrama_194.logical_ram_depth = 32,
		lutrama_194.logical_ram_name = "altdpram_instance",
		lutrama_194.logical_ram_width = 256,
		lutrama_194.mixed_port_feed_through_mode = "dont_care",
		lutrama_194.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_195
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[195]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[195:195])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_195.address_width = 5,
		lutrama_195.data_width = 1,
		lutrama_195.first_address = 0,
		lutrama_195.first_bit_number = 195,
		lutrama_195.last_address = 31,
		lutrama_195.logical_ram_depth = 32,
		lutrama_195.logical_ram_name = "altdpram_instance",
		lutrama_195.logical_ram_width = 256,
		lutrama_195.mixed_port_feed_through_mode = "dont_care",
		lutrama_195.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_196
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[196]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[196:196])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_196.address_width = 5,
		lutrama_196.data_width = 1,
		lutrama_196.first_address = 0,
		lutrama_196.first_bit_number = 196,
		lutrama_196.last_address = 31,
		lutrama_196.logical_ram_depth = 32,
		lutrama_196.logical_ram_name = "altdpram_instance",
		lutrama_196.logical_ram_width = 256,
		lutrama_196.mixed_port_feed_through_mode = "dont_care",
		lutrama_196.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_197
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[197]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[197:197])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_197.address_width = 5,
		lutrama_197.data_width = 1,
		lutrama_197.first_address = 0,
		lutrama_197.first_bit_number = 197,
		lutrama_197.last_address = 31,
		lutrama_197.logical_ram_depth = 32,
		lutrama_197.logical_ram_name = "altdpram_instance",
		lutrama_197.logical_ram_width = 256,
		lutrama_197.mixed_port_feed_through_mode = "dont_care",
		lutrama_197.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_198
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[198]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[198:198])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_198.address_width = 5,
		lutrama_198.data_width = 1,
		lutrama_198.first_address = 0,
		lutrama_198.first_bit_number = 198,
		lutrama_198.last_address = 31,
		lutrama_198.logical_ram_depth = 32,
		lutrama_198.logical_ram_name = "altdpram_instance",
		lutrama_198.logical_ram_width = 256,
		lutrama_198.mixed_port_feed_through_mode = "dont_care",
		lutrama_198.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_199
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[199]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[199:199])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_199.address_width = 5,
		lutrama_199.data_width = 1,
		lutrama_199.first_address = 0,
		lutrama_199.first_bit_number = 199,
		lutrama_199.last_address = 31,
		lutrama_199.logical_ram_depth = 32,
		lutrama_199.logical_ram_name = "altdpram_instance",
		lutrama_199.logical_ram_width = 256,
		lutrama_199.mixed_port_feed_through_mode = "dont_care",
		lutrama_199.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_200
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[200]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[200:200])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_200.address_width = 5,
		lutrama_200.data_width = 1,
		lutrama_200.first_address = 0,
		lutrama_200.first_bit_number = 200,
		lutrama_200.last_address = 31,
		lutrama_200.logical_ram_depth = 32,
		lutrama_200.logical_ram_name = "altdpram_instance",
		lutrama_200.logical_ram_width = 256,
		lutrama_200.mixed_port_feed_through_mode = "dont_care",
		lutrama_200.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_201
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[201]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[201:201])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_201.address_width = 5,
		lutrama_201.data_width = 1,
		lutrama_201.first_address = 0,
		lutrama_201.first_bit_number = 201,
		lutrama_201.last_address = 31,
		lutrama_201.logical_ram_depth = 32,
		lutrama_201.logical_ram_name = "altdpram_instance",
		lutrama_201.logical_ram_width = 256,
		lutrama_201.mixed_port_feed_through_mode = "dont_care",
		lutrama_201.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_202
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[202]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[202:202])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_202.address_width = 5,
		lutrama_202.data_width = 1,
		lutrama_202.first_address = 0,
		lutrama_202.first_bit_number = 202,
		lutrama_202.last_address = 31,
		lutrama_202.logical_ram_depth = 32,
		lutrama_202.logical_ram_name = "altdpram_instance",
		lutrama_202.logical_ram_width = 256,
		lutrama_202.mixed_port_feed_through_mode = "dont_care",
		lutrama_202.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_203
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[203]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[203:203])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_203.address_width = 5,
		lutrama_203.data_width = 1,
		lutrama_203.first_address = 0,
		lutrama_203.first_bit_number = 203,
		lutrama_203.last_address = 31,
		lutrama_203.logical_ram_depth = 32,
		lutrama_203.logical_ram_name = "altdpram_instance",
		lutrama_203.logical_ram_width = 256,
		lutrama_203.mixed_port_feed_through_mode = "dont_care",
		lutrama_203.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_204
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[204]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[204:204])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_204.address_width = 5,
		lutrama_204.data_width = 1,
		lutrama_204.first_address = 0,
		lutrama_204.first_bit_number = 204,
		lutrama_204.last_address = 31,
		lutrama_204.logical_ram_depth = 32,
		lutrama_204.logical_ram_name = "altdpram_instance",
		lutrama_204.logical_ram_width = 256,
		lutrama_204.mixed_port_feed_through_mode = "dont_care",
		lutrama_204.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_205
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[205]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[205:205])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_205.address_width = 5,
		lutrama_205.data_width = 1,
		lutrama_205.first_address = 0,
		lutrama_205.first_bit_number = 205,
		lutrama_205.last_address = 31,
		lutrama_205.logical_ram_depth = 32,
		lutrama_205.logical_ram_name = "altdpram_instance",
		lutrama_205.logical_ram_width = 256,
		lutrama_205.mixed_port_feed_through_mode = "dont_care",
		lutrama_205.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_206
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[206]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[206:206])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_206.address_width = 5,
		lutrama_206.data_width = 1,
		lutrama_206.first_address = 0,
		lutrama_206.first_bit_number = 206,
		lutrama_206.last_address = 31,
		lutrama_206.logical_ram_depth = 32,
		lutrama_206.logical_ram_name = "altdpram_instance",
		lutrama_206.logical_ram_width = 256,
		lutrama_206.mixed_port_feed_through_mode = "dont_care",
		lutrama_206.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_207
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[207]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[207:207])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_207.address_width = 5,
		lutrama_207.data_width = 1,
		lutrama_207.first_address = 0,
		lutrama_207.first_bit_number = 207,
		lutrama_207.last_address = 31,
		lutrama_207.logical_ram_depth = 32,
		lutrama_207.logical_ram_name = "altdpram_instance",
		lutrama_207.logical_ram_width = 256,
		lutrama_207.mixed_port_feed_through_mode = "dont_care",
		lutrama_207.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_208
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[208]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[208:208])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_208.address_width = 5,
		lutrama_208.data_width = 1,
		lutrama_208.first_address = 0,
		lutrama_208.first_bit_number = 208,
		lutrama_208.last_address = 31,
		lutrama_208.logical_ram_depth = 32,
		lutrama_208.logical_ram_name = "altdpram_instance",
		lutrama_208.logical_ram_width = 256,
		lutrama_208.mixed_port_feed_through_mode = "dont_care",
		lutrama_208.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_209
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[209]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[209:209])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_209.address_width = 5,
		lutrama_209.data_width = 1,
		lutrama_209.first_address = 0,
		lutrama_209.first_bit_number = 209,
		lutrama_209.last_address = 31,
		lutrama_209.logical_ram_depth = 32,
		lutrama_209.logical_ram_name = "altdpram_instance",
		lutrama_209.logical_ram_width = 256,
		lutrama_209.mixed_port_feed_through_mode = "dont_care",
		lutrama_209.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_210
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[210]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[210:210])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_210.address_width = 5,
		lutrama_210.data_width = 1,
		lutrama_210.first_address = 0,
		lutrama_210.first_bit_number = 210,
		lutrama_210.last_address = 31,
		lutrama_210.logical_ram_depth = 32,
		lutrama_210.logical_ram_name = "altdpram_instance",
		lutrama_210.logical_ram_width = 256,
		lutrama_210.mixed_port_feed_through_mode = "dont_care",
		lutrama_210.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_211
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[211]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[211:211])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_211.address_width = 5,
		lutrama_211.data_width = 1,
		lutrama_211.first_address = 0,
		lutrama_211.first_bit_number = 211,
		lutrama_211.last_address = 31,
		lutrama_211.logical_ram_depth = 32,
		lutrama_211.logical_ram_name = "altdpram_instance",
		lutrama_211.logical_ram_width = 256,
		lutrama_211.mixed_port_feed_through_mode = "dont_care",
		lutrama_211.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_212
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[212]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[212:212])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_212.address_width = 5,
		lutrama_212.data_width = 1,
		lutrama_212.first_address = 0,
		lutrama_212.first_bit_number = 212,
		lutrama_212.last_address = 31,
		lutrama_212.logical_ram_depth = 32,
		lutrama_212.logical_ram_name = "altdpram_instance",
		lutrama_212.logical_ram_width = 256,
		lutrama_212.mixed_port_feed_through_mode = "dont_care",
		lutrama_212.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_213
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[213]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[213:213])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_213.address_width = 5,
		lutrama_213.data_width = 1,
		lutrama_213.first_address = 0,
		lutrama_213.first_bit_number = 213,
		lutrama_213.last_address = 31,
		lutrama_213.logical_ram_depth = 32,
		lutrama_213.logical_ram_name = "altdpram_instance",
		lutrama_213.logical_ram_width = 256,
		lutrama_213.mixed_port_feed_through_mode = "dont_care",
		lutrama_213.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_214
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[214]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[214:214])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_214.address_width = 5,
		lutrama_214.data_width = 1,
		lutrama_214.first_address = 0,
		lutrama_214.first_bit_number = 214,
		lutrama_214.last_address = 31,
		lutrama_214.logical_ram_depth = 32,
		lutrama_214.logical_ram_name = "altdpram_instance",
		lutrama_214.logical_ram_width = 256,
		lutrama_214.mixed_port_feed_through_mode = "dont_care",
		lutrama_214.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_215
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[215]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[215:215])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_215.address_width = 5,
		lutrama_215.data_width = 1,
		lutrama_215.first_address = 0,
		lutrama_215.first_bit_number = 215,
		lutrama_215.last_address = 31,
		lutrama_215.logical_ram_depth = 32,
		lutrama_215.logical_ram_name = "altdpram_instance",
		lutrama_215.logical_ram_width = 256,
		lutrama_215.mixed_port_feed_through_mode = "dont_care",
		lutrama_215.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_216
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[216]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[216:216])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_216.address_width = 5,
		lutrama_216.data_width = 1,
		lutrama_216.first_address = 0,
		lutrama_216.first_bit_number = 216,
		lutrama_216.last_address = 31,
		lutrama_216.logical_ram_depth = 32,
		lutrama_216.logical_ram_name = "altdpram_instance",
		lutrama_216.logical_ram_width = 256,
		lutrama_216.mixed_port_feed_through_mode = "dont_care",
		lutrama_216.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_217
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[217]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[217:217])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_217.address_width = 5,
		lutrama_217.data_width = 1,
		lutrama_217.first_address = 0,
		lutrama_217.first_bit_number = 217,
		lutrama_217.last_address = 31,
		lutrama_217.logical_ram_depth = 32,
		lutrama_217.logical_ram_name = "altdpram_instance",
		lutrama_217.logical_ram_width = 256,
		lutrama_217.mixed_port_feed_through_mode = "dont_care",
		lutrama_217.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_218
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[218]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[218:218])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_218.address_width = 5,
		lutrama_218.data_width = 1,
		lutrama_218.first_address = 0,
		lutrama_218.first_bit_number = 218,
		lutrama_218.last_address = 31,
		lutrama_218.logical_ram_depth = 32,
		lutrama_218.logical_ram_name = "altdpram_instance",
		lutrama_218.logical_ram_width = 256,
		lutrama_218.mixed_port_feed_through_mode = "dont_care",
		lutrama_218.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_219
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[219]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[219:219])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_219.address_width = 5,
		lutrama_219.data_width = 1,
		lutrama_219.first_address = 0,
		lutrama_219.first_bit_number = 219,
		lutrama_219.last_address = 31,
		lutrama_219.logical_ram_depth = 32,
		lutrama_219.logical_ram_name = "altdpram_instance",
		lutrama_219.logical_ram_width = 256,
		lutrama_219.mixed_port_feed_through_mode = "dont_care",
		lutrama_219.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_220
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[220]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[220:220])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_220.address_width = 5,
		lutrama_220.data_width = 1,
		lutrama_220.first_address = 0,
		lutrama_220.first_bit_number = 220,
		lutrama_220.last_address = 31,
		lutrama_220.logical_ram_depth = 32,
		lutrama_220.logical_ram_name = "altdpram_instance",
		lutrama_220.logical_ram_width = 256,
		lutrama_220.mixed_port_feed_through_mode = "dont_care",
		lutrama_220.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_221
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[221]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[221:221])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_221.address_width = 5,
		lutrama_221.data_width = 1,
		lutrama_221.first_address = 0,
		lutrama_221.first_bit_number = 221,
		lutrama_221.last_address = 31,
		lutrama_221.logical_ram_depth = 32,
		lutrama_221.logical_ram_name = "altdpram_instance",
		lutrama_221.logical_ram_width = 256,
		lutrama_221.mixed_port_feed_through_mode = "dont_care",
		lutrama_221.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_222
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[222]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[222:222])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_222.address_width = 5,
		lutrama_222.data_width = 1,
		lutrama_222.first_address = 0,
		lutrama_222.first_bit_number = 222,
		lutrama_222.last_address = 31,
		lutrama_222.logical_ram_depth = 32,
		lutrama_222.logical_ram_name = "altdpram_instance",
		lutrama_222.logical_ram_width = 256,
		lutrama_222.mixed_port_feed_through_mode = "dont_care",
		lutrama_222.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_223
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[223]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[223:223])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_223.address_width = 5,
		lutrama_223.data_width = 1,
		lutrama_223.first_address = 0,
		lutrama_223.first_bit_number = 223,
		lutrama_223.last_address = 31,
		lutrama_223.logical_ram_depth = 32,
		lutrama_223.logical_ram_name = "altdpram_instance",
		lutrama_223.logical_ram_width = 256,
		lutrama_223.mixed_port_feed_through_mode = "dont_care",
		lutrama_223.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_224
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[224]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[224:224])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_224.address_width = 5,
		lutrama_224.data_width = 1,
		lutrama_224.first_address = 0,
		lutrama_224.first_bit_number = 224,
		lutrama_224.last_address = 31,
		lutrama_224.logical_ram_depth = 32,
		lutrama_224.logical_ram_name = "altdpram_instance",
		lutrama_224.logical_ram_width = 256,
		lutrama_224.mixed_port_feed_through_mode = "dont_care",
		lutrama_224.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_225
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[225]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[225:225])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_225.address_width = 5,
		lutrama_225.data_width = 1,
		lutrama_225.first_address = 0,
		lutrama_225.first_bit_number = 225,
		lutrama_225.last_address = 31,
		lutrama_225.logical_ram_depth = 32,
		lutrama_225.logical_ram_name = "altdpram_instance",
		lutrama_225.logical_ram_width = 256,
		lutrama_225.mixed_port_feed_through_mode = "dont_care",
		lutrama_225.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_226
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[226]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[226:226])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_226.address_width = 5,
		lutrama_226.data_width = 1,
		lutrama_226.first_address = 0,
		lutrama_226.first_bit_number = 226,
		lutrama_226.last_address = 31,
		lutrama_226.logical_ram_depth = 32,
		lutrama_226.logical_ram_name = "altdpram_instance",
		lutrama_226.logical_ram_width = 256,
		lutrama_226.mixed_port_feed_through_mode = "dont_care",
		lutrama_226.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_227
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[227]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[227:227])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_227.address_width = 5,
		lutrama_227.data_width = 1,
		lutrama_227.first_address = 0,
		lutrama_227.first_bit_number = 227,
		lutrama_227.last_address = 31,
		lutrama_227.logical_ram_depth = 32,
		lutrama_227.logical_ram_name = "altdpram_instance",
		lutrama_227.logical_ram_width = 256,
		lutrama_227.mixed_port_feed_through_mode = "dont_care",
		lutrama_227.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_228
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[228]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[228:228])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_228.address_width = 5,
		lutrama_228.data_width = 1,
		lutrama_228.first_address = 0,
		lutrama_228.first_bit_number = 228,
		lutrama_228.last_address = 31,
		lutrama_228.logical_ram_depth = 32,
		lutrama_228.logical_ram_name = "altdpram_instance",
		lutrama_228.logical_ram_width = 256,
		lutrama_228.mixed_port_feed_through_mode = "dont_care",
		lutrama_228.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_229
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[229]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[229:229])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_229.address_width = 5,
		lutrama_229.data_width = 1,
		lutrama_229.first_address = 0,
		lutrama_229.first_bit_number = 229,
		lutrama_229.last_address = 31,
		lutrama_229.logical_ram_depth = 32,
		lutrama_229.logical_ram_name = "altdpram_instance",
		lutrama_229.logical_ram_width = 256,
		lutrama_229.mixed_port_feed_through_mode = "dont_care",
		lutrama_229.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_230
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[230]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[230:230])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_230.address_width = 5,
		lutrama_230.data_width = 1,
		lutrama_230.first_address = 0,
		lutrama_230.first_bit_number = 230,
		lutrama_230.last_address = 31,
		lutrama_230.logical_ram_depth = 32,
		lutrama_230.logical_ram_name = "altdpram_instance",
		lutrama_230.logical_ram_width = 256,
		lutrama_230.mixed_port_feed_through_mode = "dont_care",
		lutrama_230.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_231
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[231]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[231:231])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_231.address_width = 5,
		lutrama_231.data_width = 1,
		lutrama_231.first_address = 0,
		lutrama_231.first_bit_number = 231,
		lutrama_231.last_address = 31,
		lutrama_231.logical_ram_depth = 32,
		lutrama_231.logical_ram_name = "altdpram_instance",
		lutrama_231.logical_ram_width = 256,
		lutrama_231.mixed_port_feed_through_mode = "dont_care",
		lutrama_231.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_232
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[232]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[232:232])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_232.address_width = 5,
		lutrama_232.data_width = 1,
		lutrama_232.first_address = 0,
		lutrama_232.first_bit_number = 232,
		lutrama_232.last_address = 31,
		lutrama_232.logical_ram_depth = 32,
		lutrama_232.logical_ram_name = "altdpram_instance",
		lutrama_232.logical_ram_width = 256,
		lutrama_232.mixed_port_feed_through_mode = "dont_care",
		lutrama_232.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_233
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[233]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[233:233])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_233.address_width = 5,
		lutrama_233.data_width = 1,
		lutrama_233.first_address = 0,
		lutrama_233.first_bit_number = 233,
		lutrama_233.last_address = 31,
		lutrama_233.logical_ram_depth = 32,
		lutrama_233.logical_ram_name = "altdpram_instance",
		lutrama_233.logical_ram_width = 256,
		lutrama_233.mixed_port_feed_through_mode = "dont_care",
		lutrama_233.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_234
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[234]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[234:234])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_234.address_width = 5,
		lutrama_234.data_width = 1,
		lutrama_234.first_address = 0,
		lutrama_234.first_bit_number = 234,
		lutrama_234.last_address = 31,
		lutrama_234.logical_ram_depth = 32,
		lutrama_234.logical_ram_name = "altdpram_instance",
		lutrama_234.logical_ram_width = 256,
		lutrama_234.mixed_port_feed_through_mode = "dont_care",
		lutrama_234.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_235
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[235]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[235:235])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_235.address_width = 5,
		lutrama_235.data_width = 1,
		lutrama_235.first_address = 0,
		lutrama_235.first_bit_number = 235,
		lutrama_235.last_address = 31,
		lutrama_235.logical_ram_depth = 32,
		lutrama_235.logical_ram_name = "altdpram_instance",
		lutrama_235.logical_ram_width = 256,
		lutrama_235.mixed_port_feed_through_mode = "dont_care",
		lutrama_235.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_236
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[236]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[236:236])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_236.address_width = 5,
		lutrama_236.data_width = 1,
		lutrama_236.first_address = 0,
		lutrama_236.first_bit_number = 236,
		lutrama_236.last_address = 31,
		lutrama_236.logical_ram_depth = 32,
		lutrama_236.logical_ram_name = "altdpram_instance",
		lutrama_236.logical_ram_width = 256,
		lutrama_236.mixed_port_feed_through_mode = "dont_care",
		lutrama_236.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_237
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[237]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[237:237])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_237.address_width = 5,
		lutrama_237.data_width = 1,
		lutrama_237.first_address = 0,
		lutrama_237.first_bit_number = 237,
		lutrama_237.last_address = 31,
		lutrama_237.logical_ram_depth = 32,
		lutrama_237.logical_ram_name = "altdpram_instance",
		lutrama_237.logical_ram_width = 256,
		lutrama_237.mixed_port_feed_through_mode = "dont_care",
		lutrama_237.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_238
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[238]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[238:238])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_238.address_width = 5,
		lutrama_238.data_width = 1,
		lutrama_238.first_address = 0,
		lutrama_238.first_bit_number = 238,
		lutrama_238.last_address = 31,
		lutrama_238.logical_ram_depth = 32,
		lutrama_238.logical_ram_name = "altdpram_instance",
		lutrama_238.logical_ram_width = 256,
		lutrama_238.mixed_port_feed_through_mode = "dont_care",
		lutrama_238.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_239
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[239]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[239:239])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_239.address_width = 5,
		lutrama_239.data_width = 1,
		lutrama_239.first_address = 0,
		lutrama_239.first_bit_number = 239,
		lutrama_239.last_address = 31,
		lutrama_239.logical_ram_depth = 32,
		lutrama_239.logical_ram_name = "altdpram_instance",
		lutrama_239.logical_ram_width = 256,
		lutrama_239.mixed_port_feed_through_mode = "dont_care",
		lutrama_239.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_240
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[240]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[240:240])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_240.address_width = 5,
		lutrama_240.data_width = 1,
		lutrama_240.first_address = 0,
		lutrama_240.first_bit_number = 240,
		lutrama_240.last_address = 31,
		lutrama_240.logical_ram_depth = 32,
		lutrama_240.logical_ram_name = "altdpram_instance",
		lutrama_240.logical_ram_width = 256,
		lutrama_240.mixed_port_feed_through_mode = "dont_care",
		lutrama_240.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_241
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[241]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[241:241])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_241.address_width = 5,
		lutrama_241.data_width = 1,
		lutrama_241.first_address = 0,
		lutrama_241.first_bit_number = 241,
		lutrama_241.last_address = 31,
		lutrama_241.logical_ram_depth = 32,
		lutrama_241.logical_ram_name = "altdpram_instance",
		lutrama_241.logical_ram_width = 256,
		lutrama_241.mixed_port_feed_through_mode = "dont_care",
		lutrama_241.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_242
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[242]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[242:242])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_242.address_width = 5,
		lutrama_242.data_width = 1,
		lutrama_242.first_address = 0,
		lutrama_242.first_bit_number = 242,
		lutrama_242.last_address = 31,
		lutrama_242.logical_ram_depth = 32,
		lutrama_242.logical_ram_name = "altdpram_instance",
		lutrama_242.logical_ram_width = 256,
		lutrama_242.mixed_port_feed_through_mode = "dont_care",
		lutrama_242.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_243
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[243]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[243:243])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_243.address_width = 5,
		lutrama_243.data_width = 1,
		lutrama_243.first_address = 0,
		lutrama_243.first_bit_number = 243,
		lutrama_243.last_address = 31,
		lutrama_243.logical_ram_depth = 32,
		lutrama_243.logical_ram_name = "altdpram_instance",
		lutrama_243.logical_ram_width = 256,
		lutrama_243.mixed_port_feed_through_mode = "dont_care",
		lutrama_243.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_244
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[244]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[244:244])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_244.address_width = 5,
		lutrama_244.data_width = 1,
		lutrama_244.first_address = 0,
		lutrama_244.first_bit_number = 244,
		lutrama_244.last_address = 31,
		lutrama_244.logical_ram_depth = 32,
		lutrama_244.logical_ram_name = "altdpram_instance",
		lutrama_244.logical_ram_width = 256,
		lutrama_244.mixed_port_feed_through_mode = "dont_care",
		lutrama_244.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_245
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[245]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[245:245])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_245.address_width = 5,
		lutrama_245.data_width = 1,
		lutrama_245.first_address = 0,
		lutrama_245.first_bit_number = 245,
		lutrama_245.last_address = 31,
		lutrama_245.logical_ram_depth = 32,
		lutrama_245.logical_ram_name = "altdpram_instance",
		lutrama_245.logical_ram_width = 256,
		lutrama_245.mixed_port_feed_through_mode = "dont_care",
		lutrama_245.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_246
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[246]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[246:246])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_246.address_width = 5,
		lutrama_246.data_width = 1,
		lutrama_246.first_address = 0,
		lutrama_246.first_bit_number = 246,
		lutrama_246.last_address = 31,
		lutrama_246.logical_ram_depth = 32,
		lutrama_246.logical_ram_name = "altdpram_instance",
		lutrama_246.logical_ram_width = 256,
		lutrama_246.mixed_port_feed_through_mode = "dont_care",
		lutrama_246.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_247
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[247]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[247:247])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_247.address_width = 5,
		lutrama_247.data_width = 1,
		lutrama_247.first_address = 0,
		lutrama_247.first_bit_number = 247,
		lutrama_247.last_address = 31,
		lutrama_247.logical_ram_depth = 32,
		lutrama_247.logical_ram_name = "altdpram_instance",
		lutrama_247.logical_ram_width = 256,
		lutrama_247.mixed_port_feed_through_mode = "dont_care",
		lutrama_247.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_248
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[248]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[248:248])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_248.address_width = 5,
		lutrama_248.data_width = 1,
		lutrama_248.first_address = 0,
		lutrama_248.first_bit_number = 248,
		lutrama_248.last_address = 31,
		lutrama_248.logical_ram_depth = 32,
		lutrama_248.logical_ram_name = "altdpram_instance",
		lutrama_248.logical_ram_width = 256,
		lutrama_248.mixed_port_feed_through_mode = "dont_care",
		lutrama_248.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_249
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[249]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[249:249])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_249.address_width = 5,
		lutrama_249.data_width = 1,
		lutrama_249.first_address = 0,
		lutrama_249.first_bit_number = 249,
		lutrama_249.last_address = 31,
		lutrama_249.logical_ram_depth = 32,
		lutrama_249.logical_ram_name = "altdpram_instance",
		lutrama_249.logical_ram_width = 256,
		lutrama_249.mixed_port_feed_through_mode = "dont_care",
		lutrama_249.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_250
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[250]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[250:250])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_250.address_width = 5,
		lutrama_250.data_width = 1,
		lutrama_250.first_address = 0,
		lutrama_250.first_bit_number = 250,
		lutrama_250.last_address = 31,
		lutrama_250.logical_ram_depth = 32,
		lutrama_250.logical_ram_name = "altdpram_instance",
		lutrama_250.logical_ram_width = 256,
		lutrama_250.mixed_port_feed_through_mode = "dont_care",
		lutrama_250.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_251
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[251]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[251:251])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_251.address_width = 5,
		lutrama_251.data_width = 1,
		lutrama_251.first_address = 0,
		lutrama_251.first_bit_number = 251,
		lutrama_251.last_address = 31,
		lutrama_251.logical_ram_depth = 32,
		lutrama_251.logical_ram_name = "altdpram_instance",
		lutrama_251.logical_ram_width = 256,
		lutrama_251.mixed_port_feed_through_mode = "dont_care",
		lutrama_251.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_252
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[252]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[252:252])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_252.address_width = 5,
		lutrama_252.data_width = 1,
		lutrama_252.first_address = 0,
		lutrama_252.first_bit_number = 252,
		lutrama_252.last_address = 31,
		lutrama_252.logical_ram_depth = 32,
		lutrama_252.logical_ram_name = "altdpram_instance",
		lutrama_252.logical_ram_width = 256,
		lutrama_252.mixed_port_feed_through_mode = "dont_care",
		lutrama_252.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_253
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[253]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[253:253])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_253.address_width = 5,
		lutrama_253.data_width = 1,
		lutrama_253.first_address = 0,
		lutrama_253.first_bit_number = 253,
		lutrama_253.last_address = 31,
		lutrama_253.logical_ram_depth = 32,
		lutrama_253.logical_ram_name = "altdpram_instance",
		lutrama_253.logical_ram_width = 256,
		lutrama_253.mixed_port_feed_through_mode = "dont_care",
		lutrama_253.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_254
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[254]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[254:254])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_254.address_width = 5,
		lutrama_254.data_width = 1,
		lutrama_254.first_address = 0,
		lutrama_254.first_bit_number = 254,
		lutrama_254.last_address = 31,
		lutrama_254.logical_ram_depth = 32,
		lutrama_254.logical_ram_name = "altdpram_instance",
		lutrama_254.logical_ram_width = 256,
		lutrama_254.mixed_port_feed_through_mode = "dont_care",
		lutrama_254.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_255
	( 
	.clk0(clock0),
	.ena0(wr_en),
	.portaaddr(wraddr_wire[4:0]),
	.portadatain(datain_wire[255]),
	.portbaddr(rdaddr_wire[4:0]),
	.portbdataout(wire_lutrama_portbdataout[255:255])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_255.address_width = 5,
		lutrama_255.data_width = 1,
		lutrama_255.first_address = 0,
		lutrama_255.first_bit_number = 255,
		lutrama_255.last_address = 31,
		lutrama_255.logical_ram_depth = 32,
		lutrama_255.logical_ram_name = "altdpram_instance",
		lutrama_255.logical_ram_width = 256,
		lutrama_255.mixed_port_feed_through_mode = "dont_care",
		lutrama_255.lpm_type = "stratixiv_mlab_cell";
	assign
		datain_wire = datain_reg,
		dataout_wire = wire_lutrama_portbdataout,
		q_b = dataout_reg,
		rdaddr_wire = rdaddr_reg,
		wr_en = wren_a,
		wraddr_wire = wraddr_reg;
endmodule //windowing_avsbuff_sc_fifo_altsyncram


//lpm_compare DEVICE_FAMILY="Stratix IV" LPM_WIDTH=5 ONE_INPUT_IS_CONSTANT="YES" aeb dataa datab
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cmpr
	( 
	aeb,
	dataa,
	datab) /* synthesis synthesis_clearbox=1 */;
	output   aeb;
	input   [4:0]  dataa;
	input   [4:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [4:0]  dataa;
	tri0   [4:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  aeb_result_wire;
	wire  [0:0]  aneb_result_wire;
	wire  [12:0]  data_wire;
	wire  eq_wire;

	assign
		aeb = eq_wire,
		aeb_result_wire = (~ aneb_result_wire),
		aneb_result_wire = ((data_wire[0] | data_wire[1]) | data_wire[2]),
		data_wire = {datab[4], dataa[4], datab[3], dataa[3], datab[2], dataa[2], datab[1], dataa[1], datab[0], dataa[0], (data_wire[11] ^ data_wire[12]), ((data_wire[7] ^ data_wire[8]) | (data_wire[9] ^ data_wire[10])), ((data_wire[3] ^ data_wire[4]) | (data_wire[5] ^ data_wire[6]))},
		eq_wire = aeb_result_wire;
endmodule //windowing_avsbuff_sc_fifo_cmpr


//lpm_counter DEVICE_FAMILY="Stratix IV" lpm_direction="UP" lpm_port_updown="PORT_UNUSED" lpm_width=4 aclr clock cnt_en q sclr
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 4 reg 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cntr
	( 
	aclr,
	clock,
	cnt_en,
	q,
	sclr) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [3:0]  q;
	input   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[3:0]	wire_counter_reg_bit_d;
	wire	[3:0]	wire_counter_reg_bit_asdata;
	reg	[3:0]	counter_reg_bit;
	wire	[3:0]	wire_counter_reg_bit_ena;
	wire	[3:0]	wire_counter_reg_bit_sload;
	wire  [0:0]   wire_counter_comb_bita_0cout;
	wire  [0:0]   wire_counter_comb_bita_1cout;
	wire  [0:0]   wire_counter_comb_bita_2cout;
	wire  [0:0]   wire_counter_comb_bita_0sumout;
	wire  [0:0]   wire_counter_comb_bita_1sumout;
	wire  [0:0]   wire_counter_comb_bita_2sumout;
	wire  [0:0]   wire_counter_comb_bita_3sumout;
	wire  aclr_actual;
	wire clk_en;
	wire [3:0]  data;
	wire  external_cin;
	wire  lsb_cin;
	wire  [3:0]  s_val;
	wire  [3:0]  safe_q;
	wire sload;
	wire sset;
	wire  updown_dir;
	wire  updown_lsb;
	wire  updown_other_bits;

	// synopsys translate_off
	initial
		counter_reg_bit[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[0:0] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[0:0] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[0:0] <= 1'b0;
			else if (wire_counter_reg_bit_sload[0:0] == 1'b1) counter_reg_bit[0:0] <= wire_counter_reg_bit_asdata[0:0];
			else  counter_reg_bit[0:0] <= wire_counter_reg_bit_d[0:0];
	// synopsys translate_off
	initial
		counter_reg_bit[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[1:1] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[1:1] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[1:1] <= 1'b0;
			else if (wire_counter_reg_bit_sload[1:1] == 1'b1) counter_reg_bit[1:1] <= wire_counter_reg_bit_asdata[1:1];
			else  counter_reg_bit[1:1] <= wire_counter_reg_bit_d[1:1];
	// synopsys translate_off
	initial
		counter_reg_bit[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[2:2] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[2:2] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[2:2] <= 1'b0;
			else if (wire_counter_reg_bit_sload[2:2] == 1'b1) counter_reg_bit[2:2] <= wire_counter_reg_bit_asdata[2:2];
			else  counter_reg_bit[2:2] <= wire_counter_reg_bit_d[2:2];
	// synopsys translate_off
	initial
		counter_reg_bit[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[3:3] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[3:3] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[3:3] <= 1'b0;
			else if (wire_counter_reg_bit_sload[3:3] == 1'b1) counter_reg_bit[3:3] <= wire_counter_reg_bit_asdata[3:3];
			else  counter_reg_bit[3:3] <= wire_counter_reg_bit_d[3:3];
	assign
		wire_counter_reg_bit_asdata = (({4{sset}} & s_val) | ({4{(~ sset)}} & data)),
		wire_counter_reg_bit_d = {wire_counter_comb_bita_3sumout[0:0], wire_counter_comb_bita_2sumout[0:0], wire_counter_comb_bita_1sumout[0:0], wire_counter_comb_bita_0sumout[0:0]};
	assign
		wire_counter_reg_bit_ena = {4{(clk_en & (((cnt_en | sclr) | sset) | sload))}},
		wire_counter_reg_bit_sload = {4{(sset | sload)}};
	stratixiv_lcell_comb   counter_comb_bita_0
	( 
	.cin(lsb_cin),
	.combout(),
	.cout(wire_counter_comb_bita_0cout[0:0]),
	.datad(counter_reg_bit[0]),
	.dataf(updown_lsb),
	.shareout(),
	.sumout(wire_counter_comb_bita_0sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_0.extended_lut = "off",
		counter_comb_bita_0.lut_mask = 64'h000000000000FF00,
		counter_comb_bita_0.shared_arith = "off",
		counter_comb_bita_0.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_1
	( 
	.cin(wire_counter_comb_bita_0cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_1cout[0:0]),
	.datad(counter_reg_bit[1]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_1sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_1.extended_lut = "off",
		counter_comb_bita_1.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_1.shared_arith = "off",
		counter_comb_bita_1.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_2
	( 
	.cin(wire_counter_comb_bita_1cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_2cout[0:0]),
	.datad(counter_reg_bit[2]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_2sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_2.extended_lut = "off",
		counter_comb_bita_2.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_2.shared_arith = "off",
		counter_comb_bita_2.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_3
	( 
	.cin(wire_counter_comb_bita_2cout[0:0]),
	.combout(),
	.cout(),
	.datad(counter_reg_bit[3]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_3sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_3.extended_lut = "off",
		counter_comb_bita_3.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_3.shared_arith = "off",
		counter_comb_bita_3.lpm_type = "stratixiv_lcell_comb";
	assign
		aclr_actual = aclr,
		clk_en = 1'b1,
		data = {4{1'b0}},
		external_cin = 1'b1,
		lsb_cin = 1'b0,
		q = safe_q,
		s_val = {4{1'b1}},
		safe_q = counter_reg_bit,
		sload = 1'b0,
		sset = 1'b0,
		updown_dir = 1'b1,
		updown_lsb = updown_dir,
		updown_other_bits = ((~ external_cin) | updown_dir);
endmodule //windowing_avsbuff_sc_fifo_cntr


//lpm_counter DEVICE_FAMILY="Stratix IV" lpm_width=5 aclr clock cnt_en q sclr updown
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 5 reg 5 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cntr1
	( 
	aclr,
	clock,
	cnt_en,
	q,
	sclr,
	updown) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [4:0]  q;
	input   sclr;
	input   updown;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
	tri0   sclr;
	tri1   updown;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[4:0]	wire_counter_reg_bit_d;
	wire	[4:0]	wire_counter_reg_bit_asdata;
	reg	[4:0]	counter_reg_bit;
	wire	[4:0]	wire_counter_reg_bit_ena;
	wire	[4:0]	wire_counter_reg_bit_sload;
	wire  [0:0]   wire_counter_comb_bita_0cout;
	wire  [0:0]   wire_counter_comb_bita_1cout;
	wire  [0:0]   wire_counter_comb_bita_2cout;
	wire  [0:0]   wire_counter_comb_bita_3cout;
	wire  [0:0]   wire_counter_comb_bita_0sumout;
	wire  [0:0]   wire_counter_comb_bita_1sumout;
	wire  [0:0]   wire_counter_comb_bita_2sumout;
	wire  [0:0]   wire_counter_comb_bita_3sumout;
	wire  [0:0]   wire_counter_comb_bita_4sumout;
	wire  aclr_actual;
	wire clk_en;
	wire [4:0]  data;
	wire  external_cin;
	wire  lsb_cin;
	wire  [4:0]  s_val;
	wire  [4:0]  safe_q;
	wire sload;
	wire sset;
	wire  updown_dir;
	wire  updown_lsb;
	wire  updown_other_bits;

	// synopsys translate_off
	initial
		counter_reg_bit[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[0:0] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[0:0] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[0:0] <= 1'b0;
			else if (wire_counter_reg_bit_sload[0:0] == 1'b1) counter_reg_bit[0:0] <= wire_counter_reg_bit_asdata[0:0];
			else  counter_reg_bit[0:0] <= wire_counter_reg_bit_d[0:0];
	// synopsys translate_off
	initial
		counter_reg_bit[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[1:1] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[1:1] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[1:1] <= 1'b0;
			else if (wire_counter_reg_bit_sload[1:1] == 1'b1) counter_reg_bit[1:1] <= wire_counter_reg_bit_asdata[1:1];
			else  counter_reg_bit[1:1] <= wire_counter_reg_bit_d[1:1];
	// synopsys translate_off
	initial
		counter_reg_bit[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[2:2] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[2:2] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[2:2] <= 1'b0;
			else if (wire_counter_reg_bit_sload[2:2] == 1'b1) counter_reg_bit[2:2] <= wire_counter_reg_bit_asdata[2:2];
			else  counter_reg_bit[2:2] <= wire_counter_reg_bit_d[2:2];
	// synopsys translate_off
	initial
		counter_reg_bit[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[3:3] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[3:3] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[3:3] <= 1'b0;
			else if (wire_counter_reg_bit_sload[3:3] == 1'b1) counter_reg_bit[3:3] <= wire_counter_reg_bit_asdata[3:3];
			else  counter_reg_bit[3:3] <= wire_counter_reg_bit_d[3:3];
	// synopsys translate_off
	initial
		counter_reg_bit[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[4:4] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[4:4] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[4:4] <= 1'b0;
			else if (wire_counter_reg_bit_sload[4:4] == 1'b1) counter_reg_bit[4:4] <= wire_counter_reg_bit_asdata[4:4];
			else  counter_reg_bit[4:4] <= wire_counter_reg_bit_d[4:4];
	assign
		wire_counter_reg_bit_asdata = (({5{sset}} & s_val) | ({5{(~ sset)}} & data)),
		wire_counter_reg_bit_d = {wire_counter_comb_bita_4sumout[0:0], wire_counter_comb_bita_3sumout[0:0], wire_counter_comb_bita_2sumout[0:0], wire_counter_comb_bita_1sumout[0:0], wire_counter_comb_bita_0sumout[0:0]};
	assign
		wire_counter_reg_bit_ena = {5{(clk_en & (((cnt_en | sclr) | sset) | sload))}},
		wire_counter_reg_bit_sload = {5{(sset | sload)}};
	stratixiv_lcell_comb   counter_comb_bita_0
	( 
	.cin(lsb_cin),
	.combout(),
	.cout(wire_counter_comb_bita_0cout[0:0]),
	.datad(counter_reg_bit[0]),
	.dataf(updown_lsb),
	.shareout(),
	.sumout(wire_counter_comb_bita_0sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_0.extended_lut = "off",
		counter_comb_bita_0.lut_mask = 64'h000000000000FF00,
		counter_comb_bita_0.shared_arith = "off",
		counter_comb_bita_0.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_1
	( 
	.cin(wire_counter_comb_bita_0cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_1cout[0:0]),
	.datad(counter_reg_bit[1]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_1sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_1.extended_lut = "off",
		counter_comb_bita_1.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_1.shared_arith = "off",
		counter_comb_bita_1.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_2
	( 
	.cin(wire_counter_comb_bita_1cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_2cout[0:0]),
	.datad(counter_reg_bit[2]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_2sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_2.extended_lut = "off",
		counter_comb_bita_2.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_2.shared_arith = "off",
		counter_comb_bita_2.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_3
	( 
	.cin(wire_counter_comb_bita_2cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_3cout[0:0]),
	.datad(counter_reg_bit[3]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_3sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_3.extended_lut = "off",
		counter_comb_bita_3.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_3.shared_arith = "off",
		counter_comb_bita_3.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_4
	( 
	.cin(wire_counter_comb_bita_3cout[0:0]),
	.combout(),
	.cout(),
	.datad(counter_reg_bit[4]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_4sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_4.extended_lut = "off",
		counter_comb_bita_4.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_4.shared_arith = "off",
		counter_comb_bita_4.lpm_type = "stratixiv_lcell_comb";
	assign
		aclr_actual = aclr,
		clk_en = 1'b1,
		data = {5{1'b0}},
		external_cin = 1'b1,
		lsb_cin = 1'b0,
		q = safe_q,
		s_val = {5{1'b1}},
		safe_q = counter_reg_bit,
		sload = 1'b0,
		sset = 1'b0,
		updown_dir = updown,
		updown_lsb = updown_dir,
		updown_other_bits = ((~ external_cin) | updown_dir);
endmodule //windowing_avsbuff_sc_fifo_cntr1


//lpm_counter DEVICE_FAMILY="Stratix IV" lpm_direction="UP" lpm_port_updown="PORT_UNUSED" lpm_width=5 aclr clock cnt_en q sclr
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_counter 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 5 reg 5 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_cntr12
	( 
	aclr,
	clock,
	cnt_en,
	q,
	sclr) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [4:0]  q;
	input   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[4:0]	wire_counter_reg_bit_d;
	wire	[4:0]	wire_counter_reg_bit_asdata;
	reg	[4:0]	counter_reg_bit;
	wire	[4:0]	wire_counter_reg_bit_ena;
	wire	[4:0]	wire_counter_reg_bit_sload;
	wire  [0:0]   wire_counter_comb_bita_0cout;
	wire  [0:0]   wire_counter_comb_bita_1cout;
	wire  [0:0]   wire_counter_comb_bita_2cout;
	wire  [0:0]   wire_counter_comb_bita_3cout;
	wire  [0:0]   wire_counter_comb_bita_0sumout;
	wire  [0:0]   wire_counter_comb_bita_1sumout;
	wire  [0:0]   wire_counter_comb_bita_2sumout;
	wire  [0:0]   wire_counter_comb_bita_3sumout;
	wire  [0:0]   wire_counter_comb_bita_4sumout;
	wire  aclr_actual;
	wire clk_en;
	wire [4:0]  data;
	wire  external_cin;
	wire  lsb_cin;
	wire  [4:0]  s_val;
	wire  [4:0]  safe_q;
	wire sload;
	wire sset;
	wire  updown_dir;
	wire  updown_lsb;
	wire  updown_other_bits;

	// synopsys translate_off
	initial
		counter_reg_bit[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[0:0] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[0:0] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[0:0] <= 1'b0;
			else if (wire_counter_reg_bit_sload[0:0] == 1'b1) counter_reg_bit[0:0] <= wire_counter_reg_bit_asdata[0:0];
			else  counter_reg_bit[0:0] <= wire_counter_reg_bit_d[0:0];
	// synopsys translate_off
	initial
		counter_reg_bit[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[1:1] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[1:1] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[1:1] <= 1'b0;
			else if (wire_counter_reg_bit_sload[1:1] == 1'b1) counter_reg_bit[1:1] <= wire_counter_reg_bit_asdata[1:1];
			else  counter_reg_bit[1:1] <= wire_counter_reg_bit_d[1:1];
	// synopsys translate_off
	initial
		counter_reg_bit[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[2:2] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[2:2] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[2:2] <= 1'b0;
			else if (wire_counter_reg_bit_sload[2:2] == 1'b1) counter_reg_bit[2:2] <= wire_counter_reg_bit_asdata[2:2];
			else  counter_reg_bit[2:2] <= wire_counter_reg_bit_d[2:2];
	// synopsys translate_off
	initial
		counter_reg_bit[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[3:3] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[3:3] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[3:3] <= 1'b0;
			else if (wire_counter_reg_bit_sload[3:3] == 1'b1) counter_reg_bit[3:3] <= wire_counter_reg_bit_asdata[3:3];
			else  counter_reg_bit[3:3] <= wire_counter_reg_bit_d[3:3];
	// synopsys translate_off
	initial
		counter_reg_bit[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr_actual)
		if (aclr_actual == 1'b1) counter_reg_bit[4:4] <= 1'b0;
		else if  (wire_counter_reg_bit_ena[4:4] == 1'b1) 
			if (sclr == 1'b1) counter_reg_bit[4:4] <= 1'b0;
			else if (wire_counter_reg_bit_sload[4:4] == 1'b1) counter_reg_bit[4:4] <= wire_counter_reg_bit_asdata[4:4];
			else  counter_reg_bit[4:4] <= wire_counter_reg_bit_d[4:4];
	assign
		wire_counter_reg_bit_asdata = (({5{sset}} & s_val) | ({5{(~ sset)}} & data)),
		wire_counter_reg_bit_d = {wire_counter_comb_bita_4sumout[0:0], wire_counter_comb_bita_3sumout[0:0], wire_counter_comb_bita_2sumout[0:0], wire_counter_comb_bita_1sumout[0:0], wire_counter_comb_bita_0sumout[0:0]};
	assign
		wire_counter_reg_bit_ena = {5{(clk_en & (((cnt_en | sclr) | sset) | sload))}},
		wire_counter_reg_bit_sload = {5{(sset | sload)}};
	stratixiv_lcell_comb   counter_comb_bita_0
	( 
	.cin(lsb_cin),
	.combout(),
	.cout(wire_counter_comb_bita_0cout[0:0]),
	.datad(counter_reg_bit[0]),
	.dataf(updown_lsb),
	.shareout(),
	.sumout(wire_counter_comb_bita_0sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_0.extended_lut = "off",
		counter_comb_bita_0.lut_mask = 64'h000000000000FF00,
		counter_comb_bita_0.shared_arith = "off",
		counter_comb_bita_0.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_1
	( 
	.cin(wire_counter_comb_bita_0cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_1cout[0:0]),
	.datad(counter_reg_bit[1]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_1sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_1.extended_lut = "off",
		counter_comb_bita_1.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_1.shared_arith = "off",
		counter_comb_bita_1.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_2
	( 
	.cin(wire_counter_comb_bita_1cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_2cout[0:0]),
	.datad(counter_reg_bit[2]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_2sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_2.extended_lut = "off",
		counter_comb_bita_2.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_2.shared_arith = "off",
		counter_comb_bita_2.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_3
	( 
	.cin(wire_counter_comb_bita_2cout[0:0]),
	.combout(),
	.cout(wire_counter_comb_bita_3cout[0:0]),
	.datad(counter_reg_bit[3]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_3sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_3.extended_lut = "off",
		counter_comb_bita_3.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_3.shared_arith = "off",
		counter_comb_bita_3.lpm_type = "stratixiv_lcell_comb";
	stratixiv_lcell_comb   counter_comb_bita_4
	( 
	.cin(wire_counter_comb_bita_3cout[0:0]),
	.combout(),
	.cout(),
	.datad(counter_reg_bit[4]),
	.dataf(updown_other_bits),
	.shareout(),
	.sumout(wire_counter_comb_bita_4sumout[0:0]),
	.dataa(1'b0),
	.datab(1'b0),
	.datac(1'b0),
	.datae(1'b0),
	.datag(1'b0),
	.sharein(1'b0)
	);
	defparam
		counter_comb_bita_4.extended_lut = "off",
		counter_comb_bita_4.lut_mask = 64'h0000FF000000FF00,
		counter_comb_bita_4.shared_arith = "off",
		counter_comb_bita_4.lpm_type = "stratixiv_lcell_comb";
	assign
		aclr_actual = aclr,
		clk_en = 1'b1,
		data = {5{1'b0}},
		external_cin = 1'b1,
		lsb_cin = 1'b0,
		q = safe_q,
		s_val = {5{1'b1}},
		safe_q = counter_reg_bit,
		sload = 1'b0,
		sset = 1'b0,
		updown_dir = 1'b1,
		updown_lsb = updown_dir,
		updown_other_bits = ((~ external_cin) | updown_dir);
endmodule //windowing_avsbuff_sc_fifo_cntr12

//synthesis_resources = lut 14 MLAB 13 reg 549 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_a_dpfifo
	( 
	aclr,
	clock,
	data,
	empty,
	full,
	q,
	rreq,
	sclr,
	usedw,
	wreq) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   [255:0]  data;
	output   empty;
	output   full;
	output   [255:0]  q;
	input   rreq;
	input   sclr;
	output   [4:0]  usedw;
	input   wreq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [255:0]   wire_FIFOram_q_b;
	reg	empty_dff;
	reg	full_dff;
	reg	[4:0]	low_addressa;
	reg	rd_ptr_lsb;
	wire	wire_rd_ptr_lsb_ena;
	reg	usedw_is_0_dff;
	reg	usedw_is_1_dff;
	reg	usedw_is_2_dff;
	reg	[0:0]	wrreq_delaya0;
	reg	[0:0]	wrreq_delaya1;
	wire  wire_almost_full_comparer_aeb;
	wire  wire_three_comparison_aeb;
	wire  [3:0]   wire_rd_ptr_msb_q;
	wire  [4:0]   wire_usedw_counter_q;
	wire  [4:0]   wire_wr_ptr_q;
	wire  asynch_read_counter_enable;
	wire  empty_out;
	wire  full_out;
	wire  pulse_ram_output;
	wire  [4:0]  ram_read_address;
	wire  [4:0]  rd_ptr;
	wire  usedw_is_0;
	wire  usedw_is_1;
	wire  usedw_is_2;
	wire  usedw_will_be_0;
	wire  usedw_will_be_1;
	wire  usedw_will_be_2;
	wire  valid_rreq;
	wire  valid_wreq;
	wire  wait_state;

	windowing_avsbuff_sc_fifo_altsyncram   FIFOram
	( 
	.address_a(wire_wr_ptr_q),
	.address_b(ram_read_address),
	.clock0(clock),
	.clock1(clock),
	.clocken1(pulse_ram_output),
	.data_a(data),
	.q_b(wire_FIFOram_q_b),
	.wren_a(valid_wreq));
	// synopsys translate_off
	initial
		empty_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) empty_dff <= 1'b0;
		else  empty_dff <= ((~ (usedw_will_be_0 | wait_state)) & (~ sclr));
	// synopsys translate_off
	initial
		full_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) full_dff <= 1'b0;
		else  full_dff <= ((~ sclr) & (((valid_wreq & (~ valid_rreq)) & wire_almost_full_comparer_aeb) | (full_dff & (~ (valid_wreq ^ valid_rreq)))));
	// synopsys translate_off
	initial
		low_addressa = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) low_addressa <= 5'b0;
		else  low_addressa <= ({5{(~ sclr)}} & (({5{asynch_read_counter_enable}} & rd_ptr) | ({5{(~ asynch_read_counter_enable)}} & low_addressa)));
	// synopsys translate_off
	initial
		rd_ptr_lsb = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) rd_ptr_lsb <= 1'b0;
		else if  (wire_rd_ptr_lsb_ena == 1'b1)   rd_ptr_lsb <= ((~ rd_ptr_lsb) & (~ sclr));
	assign
		wire_rd_ptr_lsb_ena = (asynch_read_counter_enable | sclr);
	// synopsys translate_off
	initial
		usedw_is_0_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) usedw_is_0_dff <= 1'b0;
		else  usedw_is_0_dff <= (~ usedw_will_be_0);
	// synopsys translate_off
	initial
		usedw_is_1_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) usedw_is_1_dff <= 1'b0;
		else  usedw_is_1_dff <= usedw_will_be_1;
	// synopsys translate_off
	initial
		usedw_is_2_dff = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) usedw_is_2_dff <= 1'b0;
		else  usedw_is_2_dff <= usedw_will_be_2;
	// synopsys translate_off
	initial
		wrreq_delaya0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) wrreq_delaya0 <= 1'b0;
		else  wrreq_delaya0 <= ((~ sclr) & wrreq_delaya1[0:0]);
	// synopsys translate_off
	initial
		wrreq_delaya1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) wrreq_delaya1 <= 1'b0;
		else  wrreq_delaya1 <= ((~ sclr) & valid_wreq);
	windowing_avsbuff_sc_fifo_cmpr   almost_full_comparer
	( 
	.aeb(wire_almost_full_comparer_aeb),
	.dataa({5{1'b1}}),
	.datab(wire_usedw_counter_q));
	windowing_avsbuff_sc_fifo_cmpr   three_comparison
	( 
	.aeb(wire_three_comparison_aeb),
	.dataa(wire_usedw_counter_q),
	.datab(5'b00011));
	windowing_avsbuff_sc_fifo_cntr   rd_ptr_msb
	( 
	.aclr(aclr),
	.clock(clock),
	.cnt_en((asynch_read_counter_enable & (~ rd_ptr_lsb))),
	.q(wire_rd_ptr_msb_q),
	.sclr(sclr));
	windowing_avsbuff_sc_fifo_cntr1   usedw_counter
	( 
	.aclr(aclr),
	.clock(clock),
	.cnt_en((valid_wreq ^ valid_rreq)),
	.q(wire_usedw_counter_q),
	.sclr(sclr),
	.updown(valid_wreq));
	windowing_avsbuff_sc_fifo_cntr12   wr_ptr
	( 
	.aclr(aclr),
	.clock(clock),
	.cnt_en(valid_wreq),
	.q(wire_wr_ptr_q),
	.sclr(sclr));
	assign
		asynch_read_counter_enable = pulse_ram_output,
		empty = empty_out,
		empty_out = (~ empty_dff),
		full = full_out,
		full_out = full_dff,
		pulse_ram_output = ((((usedw_is_1 & wrreq_delaya0[0:0]) | ((usedw_is_2 & wrreq_delaya1[0:0]) & wrreq_delaya0[0:0])) | ((~ (usedw_is_1 | usedw_is_2)) & valid_rreq)) | ((usedw_is_2 & (~ wrreq_delaya1[0:0])) & valid_rreq)),
		q = wire_FIFOram_q_b,
		ram_read_address = (({5{(~ asynch_read_counter_enable)}} & low_addressa) | ({5{asynch_read_counter_enable}} & rd_ptr)),
		rd_ptr = {wire_rd_ptr_msb_q, (~ rd_ptr_lsb)},
		usedw = wire_usedw_counter_q,
		usedw_is_0 = (~ usedw_is_0_dff),
		usedw_is_1 = usedw_is_1_dff,
		usedw_is_2 = usedw_is_2_dff,
		usedw_will_be_0 = (~ ((~ sclr) & (~ (((usedw_is_1 & valid_rreq) & (~ valid_wreq)) | (usedw_is_0 & (~ (valid_wreq ^ valid_rreq))))))),
		usedw_will_be_1 = ((~ sclr) & (((usedw_is_1 & (~ (valid_wreq ^ valid_rreq))) | ((usedw_is_0 & valid_wreq) & (~ valid_rreq))) | ((usedw_is_2 & valid_rreq) & (~ valid_wreq)))),
		usedw_will_be_2 = ((~ sclr) & (((usedw_is_2_dff & (~ (valid_wreq ^ valid_rreq))) | ((usedw_is_1 & valid_wreq) & (~ valid_rreq))) | ((wire_three_comparison_aeb & valid_rreq) & (~ valid_wreq)))),
		valid_rreq = (rreq & (~ empty_out)),
		valid_wreq = (wreq & (~ full_out)),
		wait_state = ((usedw_will_be_1 & (valid_wreq ^ wrreq_delaya1[0:0])) | ((usedw_will_be_2 & valid_wreq) & wrreq_delaya1[0:0]));
endmodule //windowing_avsbuff_sc_fifo_a_dpfifo

//synthesis_resources = lut 14 MLAB 13 reg 549 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  windowing_avsbuff_sc_fifo_scfifo
	( 
	aclr,
	clock,
	data,
	empty,
	full,
	q,
	rdreq,
	sclr,
	usedw,
	wrreq) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   [255:0]  data;
	output   empty;
	output   full;
	output   [255:0]  q;
	input   rdreq;
	input   sclr;
	output   [4:0]  usedw;
	input   wrreq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri0   sclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  wire_dpfifo_empty;
	wire  wire_dpfifo_full;
	wire  [255:0]   wire_dpfifo_q;
	wire  [4:0]   wire_dpfifo_usedw;

	windowing_avsbuff_sc_fifo_a_dpfifo   dpfifo
	( 
	.aclr(aclr),
	.clock(clock),
	.data(data),
	.empty(wire_dpfifo_empty),
	.full(wire_dpfifo_full),
	.q(wire_dpfifo_q),
	.rreq(rdreq),
	.sclr(sclr),
	.usedw(wire_dpfifo_usedw),
	.wreq(wrreq));
	assign
		empty = wire_dpfifo_empty,
		full = wire_dpfifo_full,
		q = wire_dpfifo_q,
		usedw = wire_dpfifo_usedw;
endmodule //windowing_avsbuff_sc_fifo_scfifo
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module windowing_avsbuff_sc_fifo (
	aclr,
	clock,
	data,
	rdreq,
	sclr,
	wrreq,
	empty,
	full,
	q,
	usedw)/* synthesis synthesis_clearbox = 1 */;

	input	  aclr;
	input	  clock;
	input	[255:0]  data;
	input	  rdreq;
	input	  sclr;
	input	  wrreq;
	output	  empty;
	output	  full;
	output	[255:0]  q;
	output	[4:0]  usedw;

	wire  sub_wire0;
	wire  sub_wire1;
	wire [255:0] sub_wire2;
	wire [4:0] sub_wire3;
	wire  empty = sub_wire0;
	wire  full = sub_wire1;
	wire [255:0] q = sub_wire2[255:0];
	wire [4:0] usedw = sub_wire3[4:0];

	windowing_avsbuff_sc_fifo_scfifo	windowing_avsbuff_sc_fifo_scfifo_component (
				.aclr (aclr),
				.clock (clock),
				.data (data),
				.rdreq (rdreq),
				.sclr (sclr),
				.wrreq (wrreq),
				.empty (sub_wire0),
				.full (sub_wire1),
				.q (sub_wire2),
				.usedw (sub_wire3));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
// Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
// Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
// Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
// Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "1"
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Depth NUMERIC "32"
// Retrieval info: PRIVATE: Empty NUMERIC "1"
// Retrieval info: PRIVATE: Full NUMERIC "1"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
// Retrieval info: PRIVATE: LegacyRREQ NUMERIC "0"
// Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
// Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: Optimize NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: UsedW NUMERIC "1"
// Retrieval info: PRIVATE: Width NUMERIC "256"
// Retrieval info: PRIVATE: dc_aclr NUMERIC "0"
// Retrieval info: PRIVATE: diff_widths NUMERIC "0"
// Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
// Retrieval info: PRIVATE: output_width NUMERIC "256"
// Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
// Retrieval info: PRIVATE: rsFull NUMERIC "0"
// Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
// Retrieval info: PRIVATE: sc_aclr NUMERIC "1"
// Retrieval info: PRIVATE: sc_sclr NUMERIC "1"
// Retrieval info: PRIVATE: wsEmpty NUMERIC "0"
// Retrieval info: PRIVATE: wsFull NUMERIC "1"
// Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADD_RAM_OUTPUT_REGISTER STRING "ON"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: CONSTANT: LPM_HINT STRING "RAM_BLOCK_TYPE=MLAB"
// Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "32"
// Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "ON"
// Retrieval info: CONSTANT: LPM_TYPE STRING "scfifo"
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "256"
// Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "5"
// Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: USE_EAB STRING "ON"
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT NODEFVAL "aclr"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
// Retrieval info: USED_PORT: data 0 0 256 0 INPUT NODEFVAL "data[255..0]"
// Retrieval info: USED_PORT: empty 0 0 0 0 OUTPUT NODEFVAL "empty"
// Retrieval info: USED_PORT: full 0 0 0 0 OUTPUT NODEFVAL "full"
// Retrieval info: USED_PORT: q 0 0 256 0 OUTPUT NODEFVAL "q[255..0]"
// Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"
// Retrieval info: USED_PORT: sclr 0 0 0 0 INPUT NODEFVAL "sclr"
// Retrieval info: USED_PORT: usedw 0 0 5 0 OUTPUT NODEFVAL "usedw[4..0]"
// Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"
// Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data 0 0 256 0 data 0 0 256 0
// Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
// Retrieval info: CONNECT: @sclr 0 0 0 0 sclr 0 0 0 0
// Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
// Retrieval info: CONNECT: empty 0 0 0 0 @empty 0 0 0 0
// Retrieval info: CONNECT: full 0 0 0 0 @full 0 0 0 0
// Retrieval info: CONNECT: q 0 0 256 0 @q 0 0 256 0
// Retrieval info: CONNECT: usedw 0 0 5 0 @usedw 0 0 5 0
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL windowing_avsbuff_sc_fifo_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
