#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e69059ab50 .scope module, "regfile_tb" "regfile_tb" 2 3;
 .timescale -9 -12;
v000001e6905a4330_0 .var "clk", 0 0;
v000001e6905a3b10_0 .var "rd_addr", 4 0;
v000001e6905a3c50_0 .var "rd_data", 31 0;
v000001e6905a4650_0 .var "rs1_addr", 4 0;
v000001e6905a46f0_0 .net "rs1_data", 31 0, L_000001e690651600;  1 drivers
v000001e6905a41f0_0 .var "rs2_addr", 4 0;
v000001e6905a48d0_0 .net "rs2_data", 31 0, L_000001e690651880;  1 drivers
v000001e6905a3bb0_0 .var "we", 0 0;
S_000001e69059b1e0 .scope module, "uut" "regfile" 2 18, 3 1 0, S_000001e69059ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
L_000001e6905f8ff8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e690573320_0 .net/2u *"_ivl_0", 4 0, L_000001e6905f8ff8;  1 drivers
L_000001e6905f9088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e690573540_0 .net *"_ivl_11", 1 0, L_000001e6905f9088;  1 drivers
L_000001e6905f90d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e69059ace0_0 .net/2u *"_ivl_14", 4 0, L_000001e6905f90d0;  1 drivers
v000001e69059b370_0 .net *"_ivl_16", 0 0, L_000001e690652320;  1 drivers
L_000001e6905f9118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e69059b410_0 .net/2u *"_ivl_18", 31 0, L_000001e6905f9118;  1 drivers
v000001e69059b4b0_0 .net *"_ivl_2", 0 0, L_000001e6905a3f70;  1 drivers
v000001e6905a3e30_0 .net *"_ivl_20", 31 0, L_000001e690652960;  1 drivers
v000001e6905a3cf0_0 .net *"_ivl_22", 6 0, L_000001e690651560;  1 drivers
L_000001e6905f9160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6905a4470_0 .net *"_ivl_25", 1 0, L_000001e6905f9160;  1 drivers
L_000001e6905f9040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e6905a43d0_0 .net/2u *"_ivl_4", 31 0, L_000001e6905f9040;  1 drivers
v000001e6905a3d90_0 .net *"_ivl_6", 31 0, L_000001e6905a40b0;  1 drivers
v000001e6905a4790_0 .net *"_ivl_8", 6 0, L_000001e690652280;  1 drivers
v000001e6905a3ed0_0 .net "clk", 0 0, v000001e6905a4330_0;  1 drivers
v000001e6905a4150_0 .net "rd_addr", 4 0, v000001e6905a3b10_0;  1 drivers
v000001e6905a4a10_0 .net "rd_data", 31 0, v000001e6905a3c50_0;  1 drivers
v000001e6905a4290 .array "regs", 31 0, 31 0;
v000001e6905a4970_0 .net "rs1_addr", 4 0, v000001e6905a4650_0;  1 drivers
v000001e6905a4830_0 .net "rs1_data", 31 0, L_000001e690651600;  alias, 1 drivers
v000001e6905a4510_0 .net "rs2_addr", 4 0, v000001e6905a41f0_0;  1 drivers
v000001e6905a4010_0 .net "rs2_data", 31 0, L_000001e690651880;  alias, 1 drivers
v000001e6905a45b0_0 .net "we", 0 0, v000001e6905a3bb0_0;  1 drivers
E_000001e6906e82c0 .event posedge, v000001e6905a3ed0_0;
L_000001e6905a3f70 .cmp/eq 5, v000001e6905a4650_0, L_000001e6905f8ff8;
L_000001e6905a40b0 .array/port v000001e6905a4290, L_000001e690652280;
L_000001e690652280 .concat [ 5 2 0 0], v000001e6905a4650_0, L_000001e6905f9088;
L_000001e690651600 .functor MUXZ 32, L_000001e6905a40b0, L_000001e6905f9040, L_000001e6905a3f70, C4<>;
L_000001e690652320 .cmp/eq 5, v000001e6905a41f0_0, L_000001e6905f90d0;
L_000001e690652960 .array/port v000001e6905a4290, L_000001e690651560;
L_000001e690651560 .concat [ 5 2 0 0], v000001e6905a41f0_0, L_000001e6905f9160;
L_000001e690651880 .functor MUXZ 32, L_000001e690652960, L_000001e6905f9118, L_000001e690652320, C4<>;
    .scope S_000001e69059b1e0;
T_0 ;
    %wait E_000001e6906e82c0;
    %load/vec4 v000001e6905a45b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000001e6905a4150_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001e6905a4a10_0;
    %load/vec4 v000001e6905a4150_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6905a4290, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e69059ab50;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001e6905a4330_0;
    %inv;
    %store/vec4 v000001e6905a4330_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e69059ab50;
T_2 ;
    %vpi_call 2 33 "$display", "Starting register file test..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6905a4330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6905a3bb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e6905a3b10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6905a3c50_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e6905a4650_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e6905a41f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e6905a3b10_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001e6905a3c50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6905a3bb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6905a3bb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e6905a4650_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e6905a41f0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 59 "$display", "Read x1 = %h (expected A5A5A5A5)", v000001e6905a46f0_0 {0 0 0};
    %vpi_call 2 60 "$display", "Read x0 = %h (expected 00000000)", v000001e6905a48d0_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e6905a3b10_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001e6905a3c50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6905a3bb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6905a3bb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e6905a4650_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 72 "$display", "After write attempt, x0 = %h (expected 00000000)", v000001e6905a46f0_0 {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_tb.v";
    "Register.v";
