0.7
2020.2
Apr 18 2022
16:05:34
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sim_1/new/test_cpu.v,1669713364,verilog,,,,test_cpu,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/ALU.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/clkgen.v,,ALU;Adder;barrel,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/clkgen.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/control.v,,clkgen,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/control.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/dmem.v,,control,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/dmem.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/keyboard.v,,dmem,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/keyboard.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/mainDesign.v,,bcd7seg;display;keyboard;ps2_keyboard,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/mainDesign.v,1669716802,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/pc.v,,mainDesign,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/pc.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/rv32is.v,,pc_reg,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/rv32is.v,1669715345,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testdmem.v,,GPRS;rv32is,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testdmem.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testmem.v,,testdmem,,,,,,,,
D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sources_1/new/testmem.v,1669706906,verilog,,D:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab12.srcs/sim_1/new/test_cpu.v,,testmem,,,,,,,,
