/*
 * Generated by Bluespec Compiler, version 2023.07-31-ge4361d91 (build e4361d91)
 * 
 * On Tue May 14 00:48:12 EDT 2024
 * 
 */

/* Generation options: */
#ifndef __mkBRF_h__
#define __mkBRF_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkBRF module */
class MOD_mkBRF : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Wire<tUInt32> INST_rf_0_port_2;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Wire<tUInt32> INST_rf_10_port_2;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Wire<tUInt32> INST_rf_11_port_2;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Wire<tUInt32> INST_rf_12_port_2;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Wire<tUInt32> INST_rf_13_port_2;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Wire<tUInt32> INST_rf_14_port_2;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Wire<tUInt32> INST_rf_15_port_2;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Wire<tUInt32> INST_rf_16_port_2;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Wire<tUInt32> INST_rf_17_port_2;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Wire<tUInt32> INST_rf_18_port_2;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Wire<tUInt32> INST_rf_19_port_2;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Wire<tUInt32> INST_rf_1_port_2;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Wire<tUInt32> INST_rf_20_port_2;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Wire<tUInt32> INST_rf_21_port_2;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Wire<tUInt32> INST_rf_22_port_2;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Wire<tUInt32> INST_rf_23_port_2;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Wire<tUInt32> INST_rf_24_port_2;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Wire<tUInt32> INST_rf_25_port_2;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Wire<tUInt32> INST_rf_26_port_2;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Wire<tUInt32> INST_rf_27_port_2;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Wire<tUInt32> INST_rf_28_port_2;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Wire<tUInt32> INST_rf_29_port_2;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Wire<tUInt32> INST_rf_2_port_2;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Wire<tUInt32> INST_rf_30_port_2;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Wire<tUInt32> INST_rf_31_port_2;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Wire<tUInt32> INST_rf_3_port_2;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Wire<tUInt32> INST_rf_4_port_2;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Wire<tUInt32> INST_rf_5_port_2;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Wire<tUInt32> INST_rf_6_port_2;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Wire<tUInt32> INST_rf_7_port_2;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Wire<tUInt32> INST_rf_8_port_2;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Wire<tUInt32> INST_rf_9_port_2;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_rf_9_register;
 
 /* Constructor */
 public:
  MOD_mkBRF(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUInt32 DEF_x_wget__h1796;
  tUInt32 DEF_def__h37971;
  tUInt32 DEF_x_wget__h21926;
  tUInt32 DEF_x_wget__h21880;
  tUInt32 DEF_def__h37909;
  tUInt32 DEF_x_wget__h21255;
  tUInt32 DEF_x_wget__h21209;
  tUInt32 DEF_def__h37847;
  tUInt32 DEF_x_wget__h20584;
  tUInt32 DEF_x_wget__h20538;
  tUInt32 DEF_def__h37785;
  tUInt32 DEF_x_wget__h19913;
  tUInt32 DEF_x_wget__h19867;
  tUInt32 DEF_def__h37723;
  tUInt32 DEF_x_wget__h19242;
  tUInt32 DEF_x_wget__h19196;
  tUInt32 DEF_def__h37661;
  tUInt32 DEF_x_wget__h18571;
  tUInt32 DEF_x_wget__h18525;
  tUInt32 DEF_def__h37599;
  tUInt32 DEF_x_wget__h17900;
  tUInt32 DEF_x_wget__h17854;
  tUInt32 DEF_def__h37537;
  tUInt32 DEF_x_wget__h17229;
  tUInt32 DEF_x_wget__h17183;
  tUInt32 DEF_def__h37475;
  tUInt32 DEF_x_wget__h16558;
  tUInt32 DEF_x_wget__h16512;
  tUInt32 DEF_def__h37413;
  tUInt32 DEF_x_wget__h15887;
  tUInt32 DEF_x_wget__h15841;
  tUInt32 DEF_def__h37351;
  tUInt32 DEF_x_wget__h15216;
  tUInt32 DEF_x_wget__h15170;
  tUInt32 DEF_def__h37289;
  tUInt32 DEF_x_wget__h14545;
  tUInt32 DEF_x_wget__h14499;
  tUInt32 DEF_def__h37227;
  tUInt32 DEF_x_wget__h13874;
  tUInt32 DEF_x_wget__h13828;
  tUInt32 DEF_def__h37165;
  tUInt32 DEF_x_wget__h13203;
  tUInt32 DEF_x_wget__h13157;
  tUInt32 DEF_def__h37103;
  tUInt32 DEF_x_wget__h12532;
  tUInt32 DEF_x_wget__h12486;
  tUInt32 DEF_def__h37041;
  tUInt32 DEF_x_wget__h11861;
  tUInt32 DEF_x_wget__h11815;
  tUInt32 DEF_def__h36979;
  tUInt32 DEF_x_wget__h11190;
  tUInt32 DEF_x_wget__h11144;
  tUInt32 DEF_def__h36917;
  tUInt32 DEF_x_wget__h10519;
  tUInt32 DEF_x_wget__h10473;
  tUInt32 DEF_def__h36855;
  tUInt32 DEF_x_wget__h9848;
  tUInt32 DEF_x_wget__h9802;
  tUInt32 DEF_def__h36793;
  tUInt32 DEF_x_wget__h9177;
  tUInt32 DEF_x_wget__h9131;
  tUInt32 DEF_def__h36731;
  tUInt32 DEF_x_wget__h8506;
  tUInt32 DEF_x_wget__h8460;
  tUInt32 DEF_def__h36669;
  tUInt32 DEF_x_wget__h7835;
  tUInt32 DEF_x_wget__h7789;
  tUInt32 DEF_def__h36607;
  tUInt32 DEF_x_wget__h7164;
  tUInt32 DEF_x_wget__h7118;
  tUInt32 DEF_def__h36545;
  tUInt32 DEF_x_wget__h6493;
  tUInt32 DEF_x_wget__h6447;
  tUInt32 DEF_def__h36483;
  tUInt32 DEF_x_wget__h5822;
  tUInt32 DEF_x_wget__h5776;
  tUInt32 DEF_def__h36421;
  tUInt32 DEF_x_wget__h5151;
  tUInt32 DEF_x_wget__h5105;
  tUInt32 DEF_def__h36359;
  tUInt32 DEF_x_wget__h4480;
  tUInt32 DEF_x_wget__h4434;
  tUInt32 DEF_def__h36297;
  tUInt32 DEF_x_wget__h3809;
  tUInt32 DEF_x_wget__h3763;
  tUInt32 DEF_def__h36235;
  tUInt32 DEF_x_wget__h3138;
  tUInt32 DEF_x_wget__h3092;
  tUInt32 DEF_def__h36173;
  tUInt32 DEF_x_wget__h2467;
  tUInt32 DEF_x_wget__h2421;
  tUInt32 DEF_def__h36111;
  tUInt32 DEF_x_wget__h1750;
  tUInt32 DEF_def__h36049;
  tUInt32 DEF_x_wget__h1117;
  tUInt32 DEF_x_wget__h1068;
  tUInt32 DEF_n__read__h25102;
  tUInt32 DEF_n__read__h25104;
  tUInt32 DEF_n__read__h25106;
  tUInt32 DEF_n__read__h25108;
  tUInt32 DEF_n__read__h25110;
  tUInt32 DEF_n__read__h25112;
  tUInt32 DEF_n__read__h25114;
  tUInt32 DEF_n__read__h25116;
  tUInt32 DEF_n__read__h25118;
  tUInt32 DEF_n__read__h25120;
  tUInt32 DEF_n__read__h25122;
  tUInt32 DEF_n__read__h25124;
  tUInt32 DEF_n__read__h25126;
  tUInt32 DEF_n__read__h25128;
  tUInt32 DEF_n__read__h25130;
  tUInt32 DEF_n__read__h25132;
  tUInt32 DEF_n__read__h25134;
  tUInt32 DEF_n__read__h25136;
  tUInt32 DEF_n__read__h25138;
  tUInt32 DEF_n__read__h25140;
  tUInt32 DEF_n__read__h25142;
  tUInt32 DEF_n__read__h25144;
  tUInt32 DEF_n__read__h25146;
  tUInt32 DEF_n__read__h25148;
  tUInt32 DEF_n__read__h25150;
  tUInt32 DEF_n__read__h25152;
  tUInt32 DEF_n__read__h25154;
  tUInt32 DEF_n__read__h25156;
  tUInt32 DEF_n__read__h25158;
  tUInt32 DEF_n__read__h25160;
  tUInt32 DEF_n__read__h25162;
  tUInt32 DEF_n__read__h25164;
  tUInt32 DEF_def__h22416;
  tUInt32 DEF_def__h21745;
  tUInt32 DEF_def__h21074;
  tUInt32 DEF_def__h20403;
  tUInt32 DEF_def__h19732;
  tUInt32 DEF_def__h19061;
  tUInt32 DEF_def__h18390;
  tUInt32 DEF_def__h17719;
  tUInt32 DEF_def__h17048;
  tUInt32 DEF_def__h16377;
  tUInt32 DEF_def__h15706;
  tUInt32 DEF_def__h15035;
  tUInt32 DEF_def__h14364;
  tUInt32 DEF_def__h13693;
  tUInt32 DEF_def__h13022;
  tUInt32 DEF_def__h12351;
  tUInt32 DEF_def__h11680;
  tUInt32 DEF_def__h11009;
  tUInt32 DEF_def__h10338;
  tUInt32 DEF_def__h9667;
  tUInt32 DEF_def__h8996;
  tUInt32 DEF_def__h8325;
  tUInt32 DEF_def__h7654;
  tUInt32 DEF_def__h6983;
  tUInt32 DEF_def__h6312;
  tUInt32 DEF_def__h5641;
  tUInt32 DEF_def__h4970;
  tUInt32 DEF_def__h4299;
  tUInt32 DEF_def__h3628;
  tUInt32 DEF_def__h2957;
  tUInt32 DEF_def__h2286;
  tUInt32 DEF_def__h1615;
  tUInt32 DEF_def__h22298;
  tUInt32 DEF_def__h21627;
  tUInt32 DEF_def__h20956;
  tUInt32 DEF_def__h20285;
  tUInt32 DEF_def__h19614;
  tUInt32 DEF_def__h18943;
  tUInt32 DEF_def__h18272;
  tUInt32 DEF_def__h17601;
  tUInt32 DEF_def__h16930;
  tUInt32 DEF_def__h16259;
  tUInt32 DEF_def__h15588;
  tUInt32 DEF_def__h14917;
  tUInt32 DEF_def__h14246;
  tUInt32 DEF_def__h13575;
  tUInt32 DEF_def__h12904;
  tUInt32 DEF_def__h12233;
  tUInt32 DEF_def__h11562;
  tUInt32 DEF_def__h10891;
  tUInt32 DEF_def__h10220;
  tUInt32 DEF_def__h9549;
  tUInt32 DEF_def__h8878;
  tUInt32 DEF_def__h8207;
  tUInt32 DEF_def__h7536;
  tUInt32 DEF_def__h6865;
  tUInt32 DEF_def__h6194;
  tUInt32 DEF_def__h5523;
  tUInt32 DEF_def__h4852;
  tUInt32 DEF_def__h4181;
  tUInt32 DEF_def__h3510;
  tUInt32 DEF_def__h2839;
  tUInt32 DEF_def__h2168;
  tUInt32 DEF_def__h1497;
 
 /* Rules */
 public:
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
 
 /* Methods */
 public:
  tUInt32 METH_rv1(tUInt8 ARG_rv1_src);
  tUInt8 METH_RDY_rv1();
  tUInt32 METH_rv2(tUInt8 ARG_rv2_src);
  tUInt8 METH_RDY_rv2();
  tUInt32 METH_rv3(tUInt8 ARG_rv3_src);
  tUInt8 METH_RDY_rv3();
  tUInt32 METH_rv4(tUInt8 ARG_rv4_src);
  tUInt8 METH_RDY_rv4();
  void METH_set(tUInt8 ARG_set_src, tUInt32 ARG_set_val);
  tUInt8 METH_RDY_set();
  void METH_set1(tUInt8 ARG_set1_src, tUInt32 ARG_set1_val);
  tUInt8 METH_RDY_set1();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBRF &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBRF &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBRF &backing);
};

#endif /* ifndef __mkBRF_h__ */
