// Seed: 1819261351
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  logic [1 : -1  ==  1 'b0] id_3 = id_3;
  wire id_4;
  always disable id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input uwire id_2,
    input tri id_3,
    output uwire id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7,
    output tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    input wire id_14,
    output uwire id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri0 id_18,
    output tri id_19
);
  assign id_12 = -1'b0;
  static logic [-1 : 1 'b0] id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_13
  );
  assign modCall_1.id_1 = 0;
  assign id_21[1'b0] = -1;
  assign id_19 = 1 ? id_6 : -1;
endmodule
