WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500201 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000201 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250202 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250202 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 11182561 heartbeat IPC: 1.618 cumulative IPC: 1.014 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 20984191 heartbeat IPC: 1.02 cumulative IPC: 1.018 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 30802897 heartbeat IPC: 1.018 cumulative IPC: 1.018 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 40566380 heartbeat IPC: 1.024 cumulative IPC: 1.02 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 50311979 heartbeat IPC: 1.026 cumulative IPC: 1.021 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 60207427 heartbeat IPC: 1.011 cumulative IPC: 1.019 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 69997794 heartbeat IPC: 1.021 cumulative IPC: 1.02 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 79764226 heartbeat IPC: 1.024 cumulative IPC: 1.02 (Simulation time: 00 hr 08 min 10 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_fp/compute_fp_60.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 89571616 heartbeat IPC: 1.02 cumulative IPC: 1.02 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 99403926 heartbeat IPC: 1.017 cumulative IPC: 1.02 (Simulation time: 00 hr 10 min 08 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 97997342 cumulative IPC: 1.02 (Simulation time: 00 hr 10 min 38 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 97997342 cumulative IPC: 1.02 (Simulation time: 00 hr 10 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_fp/compute_fp_60.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.02 instructions: 100000003 cycles: 97997342
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.03916 Average ROB Occupancy at Mispredict: 321
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0.0018
BRANCH_CONDITIONAL: 0.0373
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   30120138 HIT:   20047407 MISS:   10072731
L1D LOAD         ACCESS:   22971666 HIT:   12937631 MISS:   10034035
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7134143 HIT:    7096239 MISS:      37904
L1D TRANSLATION  ACCESS:      14329 HIT:      13537 MISS:        792
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 24.94 cycles
L1I TOTAL        ACCESS:       5125 HIT:       5052 MISS:         73
L1I LOAD         ACCESS:       5125 HIT:       5052 MISS:         73
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 238.2 cycles
L2C TOTAL        ACCESS:    2635222 HIT:    1705333 MISS:     929889
L2C LOAD         ACCESS:    1731638 HIT:     828939 MISS:     902699
L2C RFO          ACCESS:       9512 HIT:       9296 MISS:        216
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     893288 HIT:     866773 MISS:      26515
L2C TRANSLATION  ACCESS:        784 HIT:        325 MISS:        459
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 350.3 cycles
LLC TOTAL        ACCESS:    1795805 HIT:     155579 MISS:    1640226
LLC LOAD         ACCESS:     902698 HIT:      11959 MISS:     890739
LLC RFO          ACCESS:        216 HIT:         41 MISS:        175
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     892432 HIT:     143555 MISS:     748877
LLC TRANSLATION  ACCESS:        459 HIT:         24 MISS:        435
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 187 cycles
cpu0_DTLB TOTAL        ACCESS:   20895443 HIT:   20813637 MISS:      81806
cpu0_DTLB LOAD         ACCESS:   20895443 HIT:   20813637 MISS:      81806
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.44 cycles
cpu0_ITLB TOTAL        ACCESS:       4527 HIT:       4258 MISS:        269
cpu0_ITLB LOAD         ACCESS:       4527 HIT:       4258 MISS:        269
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 175.2 cycles
cpu0_STLB TOTAL        ACCESS:      14505 HIT:        197 MISS:      14308
cpu0_STLB LOAD         ACCESS:      14505 HIT:        197 MISS:      14308
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 86.97 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      86926
  ROW_BUFFER_MISS:     804421
 AVG DBUS CONGESTED CYCLE: 3.988
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      22170
  FULL:     866619
