# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Horloge_ELE401.srcs/sources_1/new/Horloge.vhd" \
"../../../../../Horloge_ELE401.srcs/sources_1/new/cptMN.vhd" \
"../../../../../Horloge_ELE401.srcs/sim_1/new/TB_Horloge.vhd" \

# Do not sort compile order
nosort
