// Seed: 3349890681
program module_0 #(
    parameter id_2 = 32'd30
);
  wire  id_1;
  wire  _id_2;
  logic id_3;
  ;
  wire [1 : id_2] id_4, id_5;
endprogram
module module_1 (
    output wand id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7
    , id_14,
    input wand id_8,
    input supply1 id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply1 id_12
);
  wand [~  -1 : 1] id_15, id_16;
  always $unsigned(41);
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_2 = id_1;
  assign id_14 = -1;
  assign id_15 = -1'h0;
  logic id_17[-1 'd0 : 1] = id_17;
  struct packed {logic id_18;} id_19;
endmodule
