================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Nov 28 18:38:02 +0100 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         HLS_Logistic5f
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  artixuplus
    * Target device:   xcau20p-ffvb676-2-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    3 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              11104
FF:               20763
DSP:              111
BRAM:             4
URAM:             0
SRL:              875


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 1.844       |
| Post-Route     | 2.677       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 11104 | 20763 | 111 | 4    |      |     |        |      |         |          |        |
|   (inst)                                                | 8     | 1477  |     |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_15_full_dsp_1_U12                   | 879   | 1053  | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_15_full_dsp_1_U13                   | 751   | 1053  | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_15_full_dsp_1_U14                   | 686   | 1053  | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_15_full_dsp_1_U15                   | 686   | 1053  | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_15_full_dsp_1_U16                   | 685   | 1053  | 3   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U17                   | 283   | 582   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U18                   | 217   | 569   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U19                   | 179   | 503   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U20                   | 180   | 506   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U21                   | 179   | 500   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U22                   | 171   | 452   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U23                   | 173   | 452   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U24                   | 167   | 516   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U25                   | 171   | 515   | 7   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_14_full_dsp_1_U26                   | 173   | 516   | 7   |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_3_fu_196                   | 144   | 349   |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_3_fu_196)               | 57    | 211   |     |      |      |     |        |      |         |          |        |
|     dcmp_64ns_64ns_1_4_no_dsp_1_U8                      | 84    | 136   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_29_1_fu_185     | 1959  | 2264  | 26  |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_29_1_fu_185) | 16    | 74    |     |      |      |     |        |      |         |          |        |
|     dexp_64ns_64ns_64_58_full_dsp_1_U1                  | 1933  | 2188  | 26  |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190     | 3334  | 6297  |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190) | 45    | 197   |     |      |      |     |        |      |         |          |        |
|     ddiv_64ns_64ns_64_59_no_dsp_1_U4                    | 3237  | 6098  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 52    | 2     |     |      |      |     |        |      |         |          |        |
|   y_U                                                   | 91    |       |     | 4    |      |     |        |      |         |          |        |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 10.19% | OK     |
| FD                                                        | 50%       | 9.52%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.88%  | OK     |
| CARRY8                                                    | 25%       | 2.72%  | OK     |
| MUXF7                                                     | 15%       | 0.44%  | OK     |
| DSP                                                       | 80%       | 12.33% | OK     |
| RAMB/FIFO                                                 | 80%       | 1.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 6.67%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2044      | 63     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.11   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+---------------------+---------------------+--------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path  |               SLACK | STARTPOINT PIN      | ENDPOINT PIN       | LOGIC LEVELS | MAX FANOUT |      DATAPATH DELAY |      DATAPATH LOGIC |        DATAPATH NET |
|       |                     |                     |                    |              |            |                     |               DELAY |               DELAY |
+-------+---------------------+---------------------+--------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path1 | 2.32311797142028809 | ap_CS_fsm_reg[58]/C | reg_340_reg[8]/CE  |            1 |        195 | 2.57252693176269531 | 0.22699999809265137 | 2.34552669525146484 |
| Path2 | 2.33754849433898926 | ap_CS_fsm_reg[58]/C | reg_340_reg[33]/CE |            1 |        195 | 2.55809617042541504 | 0.22699999809265137 | 2.33109593391418457 |
| Path3 | 2.33754849433898926 | ap_CS_fsm_reg[58]/C | reg_340_reg[35]/CE |            1 |        195 | 2.55809617042541504 | 0.22699999809265137 | 2.33109593391418457 |
| Path4 | 2.33754849433898926 | ap_CS_fsm_reg[58]/C | reg_340_reg[45]/CE |            1 |        195 | 2.55809617042541504 | 0.22699999809265137 | 2.33109593391418457 |
| Path5 | 2.36933064460754395 | ap_CS_fsm_reg[58]/C | reg_340_reg[37]/CE |            1 |        195 | 2.52631402015686035 | 0.22699999809265137 | 2.29931378364562988 |
+-------+---------------------+---------------------+--------------------+--------------+------------+---------------------+---------------------+---------------------+

    +------------------------------------------------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                                                                | Primitive Type    |
    +------------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[8]                                                                                             | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[33]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[35]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[45]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[37]                                                                                            | REGISTER.SDR.FDRE |
    +------------------------------------------------------------------------------------------------------------+-------------------+

    +------------------------------------------------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                                                                | Primitive Type    |
    +------------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[8]                                                                                             | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[33]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[35]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[45]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[37]                                                                                            | REGISTER.SDR.FDRE |
    +------------------------------------------------------------------------------------------------------------+-------------------+

    +------------------------------------------------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                                                                | Primitive Type    |
    +------------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[8]                                                                                             | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[33]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[35]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[45]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[37]                                                                                            | REGISTER.SDR.FDRE |
    +------------------------------------------------------------------------------------------------------------+-------------------+

    +------------------------------------------------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                                                                | Primitive Type    |
    +------------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[8]                                                                                             | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[33]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[35]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[45]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[37]                                                                                            | REGISTER.SDR.FDRE |
    +------------------------------------------------------------------------------------------------------------+-------------------+

    +------------------------------------------------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                                                                | Primitive Type    |
    +------------------------------------------------------------------------------------------------------------+-------------------+
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[8]                                                                                             | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[33]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[35]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[45]                                                                                            | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[58]                                                                                          | REGISTER.SDR.FDRE |
    | grp_predict_model_Pipeline_VITIS_LOOP_35_2_fu_190/flow_control_loop_pipe_sequential_init_U/reg_340[63]_i_1 | CLB.LUT.LUT4      |
    | reg_340_reg[37]                                                                                            | REGISTER.SDR.FDRE |
    +------------------------------------------------------------------------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------+
| Report Type              | Report Location                                                       |
+--------------------------+-----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/predict_model_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/predict_model_failfast_routed.rpt                 |
| power                    | impl/verilog/report/predict_model_power_routed.rpt                    |
| status                   | impl/verilog/report/predict_model_status_routed.rpt                   |
| timing                   | impl/verilog/report/predict_model_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/predict_model_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/predict_model_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/predict_model_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------------+


