// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_26 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_332_p2;
reg   [0:0] icmp_ln86_reg_1302;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter3_reg;
wire   [0:0] icmp_ln86_737_fu_338_p2;
reg   [0:0] icmp_ln86_737_reg_1313;
wire   [0:0] icmp_ln86_738_fu_344_p2;
reg   [0:0] icmp_ln86_738_reg_1318;
reg   [0:0] icmp_ln86_738_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_738_reg_1318_pp0_iter2_reg;
wire   [0:0] icmp_ln86_739_fu_350_p2;
reg   [0:0] icmp_ln86_739_reg_1324;
reg   [0:0] icmp_ln86_739_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_739_reg_1324_pp0_iter2_reg;
wire   [0:0] icmp_ln86_740_fu_356_p2;
reg   [0:0] icmp_ln86_740_reg_1331;
reg   [0:0] icmp_ln86_740_reg_1331_pp0_iter1_reg;
wire   [0:0] icmp_ln86_741_fu_362_p2;
reg   [0:0] icmp_ln86_741_reg_1337;
reg   [0:0] icmp_ln86_741_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_741_reg_1337_pp0_iter2_reg;
reg   [0:0] icmp_ln86_741_reg_1337_pp0_iter3_reg;
wire   [0:0] icmp_ln86_742_fu_368_p2;
reg   [0:0] icmp_ln86_742_reg_1343;
reg   [0:0] icmp_ln86_742_reg_1343_pp0_iter1_reg;
reg   [0:0] icmp_ln86_742_reg_1343_pp0_iter2_reg;
reg   [0:0] icmp_ln86_742_reg_1343_pp0_iter3_reg;
wire   [0:0] icmp_ln86_743_fu_374_p2;
reg   [0:0] icmp_ln86_743_reg_1349;
wire   [0:0] icmp_ln86_744_fu_380_p2;
reg   [0:0] icmp_ln86_744_reg_1355;
reg   [0:0] icmp_ln86_744_reg_1355_pp0_iter1_reg;
wire   [0:0] icmp_ln86_745_fu_386_p2;
reg   [0:0] icmp_ln86_745_reg_1361;
reg   [0:0] icmp_ln86_745_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_745_reg_1361_pp0_iter2_reg;
wire   [0:0] icmp_ln86_746_fu_392_p2;
reg   [0:0] icmp_ln86_746_reg_1367;
reg   [0:0] icmp_ln86_746_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_746_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_746_reg_1367_pp0_iter3_reg;
wire   [0:0] icmp_ln86_747_fu_398_p2;
reg   [0:0] icmp_ln86_747_reg_1373;
reg   [0:0] icmp_ln86_747_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_747_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_747_reg_1373_pp0_iter3_reg;
reg   [0:0] icmp_ln86_747_reg_1373_pp0_iter4_reg;
wire   [0:0] icmp_ln86_748_fu_404_p2;
reg   [0:0] icmp_ln86_748_reg_1379;
reg   [0:0] icmp_ln86_748_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_748_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_748_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_748_reg_1379_pp0_iter4_reg;
reg   [0:0] icmp_ln86_748_reg_1379_pp0_iter5_reg;
wire   [0:0] icmp_ln86_749_fu_410_p2;
reg   [0:0] icmp_ln86_749_reg_1385;
reg   [0:0] icmp_ln86_749_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_749_reg_1385_pp0_iter2_reg;
reg   [0:0] icmp_ln86_749_reg_1385_pp0_iter3_reg;
reg   [0:0] icmp_ln86_749_reg_1385_pp0_iter4_reg;
reg   [0:0] icmp_ln86_749_reg_1385_pp0_iter5_reg;
reg   [0:0] icmp_ln86_749_reg_1385_pp0_iter6_reg;
wire   [0:0] icmp_ln86_750_fu_416_p2;
reg   [0:0] icmp_ln86_750_reg_1391;
reg   [0:0] icmp_ln86_750_reg_1391_pp0_iter1_reg;
wire   [0:0] icmp_ln86_751_fu_422_p2;
reg   [0:0] icmp_ln86_751_reg_1396;
wire   [0:0] icmp_ln86_752_fu_428_p2;
reg   [0:0] icmp_ln86_752_reg_1401;
reg   [0:0] icmp_ln86_752_reg_1401_pp0_iter1_reg;
wire   [0:0] icmp_ln86_753_fu_434_p2;
reg   [0:0] icmp_ln86_753_reg_1406;
reg   [0:0] icmp_ln86_753_reg_1406_pp0_iter1_reg;
wire   [0:0] icmp_ln86_754_fu_440_p2;
reg   [0:0] icmp_ln86_754_reg_1411;
reg   [0:0] icmp_ln86_754_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_754_reg_1411_pp0_iter2_reg;
wire   [0:0] icmp_ln86_755_fu_446_p2;
reg   [0:0] icmp_ln86_755_reg_1416;
reg   [0:0] icmp_ln86_755_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_755_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_756_fu_452_p2;
reg   [0:0] icmp_ln86_756_reg_1421;
reg   [0:0] icmp_ln86_756_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_756_reg_1421_pp0_iter2_reg;
wire   [0:0] icmp_ln86_757_fu_458_p2;
reg   [0:0] icmp_ln86_757_reg_1426;
reg   [0:0] icmp_ln86_757_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_757_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_757_reg_1426_pp0_iter3_reg;
wire   [0:0] icmp_ln86_758_fu_464_p2;
reg   [0:0] icmp_ln86_758_reg_1431;
reg   [0:0] icmp_ln86_758_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_758_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_758_reg_1431_pp0_iter3_reg;
wire   [0:0] icmp_ln86_759_fu_470_p2;
reg   [0:0] icmp_ln86_759_reg_1436;
reg   [0:0] icmp_ln86_759_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_759_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_759_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_760_fu_476_p2;
reg   [0:0] icmp_ln86_760_reg_1441;
reg   [0:0] icmp_ln86_760_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_760_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_760_reg_1441_pp0_iter3_reg;
reg   [0:0] icmp_ln86_760_reg_1441_pp0_iter4_reg;
wire   [0:0] icmp_ln86_761_fu_482_p2;
reg   [0:0] icmp_ln86_761_reg_1446;
reg   [0:0] icmp_ln86_761_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_761_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_761_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_761_reg_1446_pp0_iter4_reg;
reg   [0:0] icmp_ln86_761_reg_1446_pp0_iter5_reg;
wire   [0:0] icmp_ln86_762_fu_488_p2;
reg   [0:0] icmp_ln86_762_reg_1452;
reg   [0:0] icmp_ln86_762_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_762_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_762_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_762_reg_1452_pp0_iter4_reg;
wire   [0:0] icmp_ln86_763_fu_494_p2;
reg   [0:0] icmp_ln86_763_reg_1457;
reg   [0:0] icmp_ln86_763_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_763_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_763_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_763_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_763_reg_1457_pp0_iter5_reg;
wire   [0:0] icmp_ln86_764_fu_500_p2;
reg   [0:0] icmp_ln86_764_reg_1462;
reg   [0:0] icmp_ln86_764_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_764_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_764_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_764_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_764_reg_1462_pp0_iter5_reg;
reg   [0:0] icmp_ln86_764_reg_1462_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_506_p2;
reg   [0:0] and_ln102_reg_1467;
reg   [0:0] and_ln102_reg_1467_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1467_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_517_p2;
reg   [0:0] and_ln104_reg_1477;
wire   [0:0] and_ln102_712_fu_522_p2;
reg   [0:0] and_ln102_712_reg_1483;
wire   [0:0] xor_ln104_358_fu_526_p2;
reg   [0:0] xor_ln104_358_reg_1490;
reg   [0:0] xor_ln104_358_reg_1490_pp0_iter2_reg;
reg   [0:0] xor_ln104_358_reg_1490_pp0_iter3_reg;
wire   [0:0] and_ln104_146_fu_531_p2;
reg   [0:0] and_ln104_146_reg_1495;
wire   [0:0] and_ln102_716_fu_536_p2;
reg   [0:0] and_ln102_716_reg_1500;
wire   [0:0] and_ln102_717_fu_546_p2;
reg   [0:0] and_ln102_717_reg_1506;
wire   [0:0] or_ln117_fu_562_p2;
reg   [0:0] or_ln117_reg_1512;
wire   [0:0] xor_ln104_fu_568_p2;
reg   [0:0] xor_ln104_reg_1517;
wire   [0:0] and_ln102_713_fu_573_p2;
reg   [0:0] and_ln102_713_reg_1523;
wire   [0:0] and_ln104_147_fu_582_p2;
reg   [0:0] and_ln104_147_reg_1529;
reg   [0:0] and_ln104_147_reg_1529_pp0_iter3_reg;
wire   [0:0] and_ln102_718_fu_592_p2;
reg   [0:0] and_ln102_718_reg_1535;
wire   [3:0] select_ln117_719_fu_693_p3;
reg   [3:0] select_ln117_719_reg_1540;
wire   [0:0] or_ln117_681_fu_700_p2;
reg   [0:0] or_ln117_681_reg_1545;
wire   [0:0] and_ln102_711_fu_705_p2;
reg   [0:0] and_ln102_711_reg_1551;
wire   [0:0] and_ln104_145_fu_714_p2;
reg   [0:0] and_ln104_145_reg_1557;
wire   [0:0] and_ln102_714_fu_719_p2;
reg   [0:0] and_ln102_714_reg_1563;
wire   [0:0] and_ln102_720_fu_733_p2;
reg   [0:0] and_ln102_720_reg_1569;
wire   [0:0] or_ln117_685_fu_807_p2;
reg   [0:0] or_ln117_685_reg_1575;
wire   [3:0] select_ln117_725_fu_821_p3;
reg   [3:0] select_ln117_725_reg_1580;
wire   [0:0] and_ln104_148_fu_834_p2;
reg   [0:0] and_ln104_148_reg_1585;
wire   [0:0] and_ln102_715_fu_839_p2;
reg   [0:0] and_ln102_715_reg_1590;
reg   [0:0] and_ln102_715_reg_1590_pp0_iter5_reg;
wire   [0:0] and_ln104_149_fu_848_p2;
reg   [0:0] and_ln104_149_reg_1597;
reg   [0:0] and_ln104_149_reg_1597_pp0_iter5_reg;
reg   [0:0] and_ln104_149_reg_1597_pp0_iter6_reg;
wire   [0:0] and_ln102_721_fu_858_p2;
reg   [0:0] and_ln102_721_reg_1603;
wire   [0:0] or_ln117_690_fu_940_p2;
reg   [0:0] or_ln117_690_reg_1608;
wire   [4:0] select_ln117_731_fu_952_p3;
reg   [4:0] select_ln117_731_reg_1613;
wire   [0:0] or_ln117_692_fu_960_p2;
reg   [0:0] or_ln117_692_reg_1618;
wire   [0:0] or_ln117_694_fu_966_p2;
reg   [0:0] or_ln117_694_reg_1624;
reg   [0:0] or_ln117_694_reg_1624_pp0_iter5_reg;
wire   [0:0] or_ln117_696_fu_1042_p2;
reg   [0:0] or_ln117_696_reg_1632;
wire   [4:0] select_ln117_737_fu_1055_p3;
reg   [4:0] select_ln117_737_reg_1637;
wire   [0:0] or_ln117_700_fu_1117_p2;
reg   [0:0] or_ln117_700_reg_1642;
wire   [4:0] select_ln117_741_fu_1131_p3;
reg   [4:0] select_ln117_741_reg_1647;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_356_fu_512_p2;
wire   [0:0] xor_ln104_362_fu_541_p2;
wire   [0:0] and_ln102_740_fu_551_p2;
wire   [0:0] and_ln102_725_fu_556_p2;
wire   [0:0] xor_ln104_359_fu_577_p2;
wire   [0:0] xor_ln104_363_fu_587_p2;
wire   [0:0] and_ln102_741_fu_605_p2;
wire   [0:0] and_ln102_724_fu_597_p2;
wire   [0:0] xor_ln117_fu_615_p2;
wire   [1:0] zext_ln117_fu_621_p1;
wire   [1:0] select_ln117_fu_625_p3;
wire   [1:0] select_ln117_714_fu_632_p3;
wire   [0:0] and_ln102_726_fu_601_p2;
wire   [2:0] zext_ln117_79_fu_639_p1;
wire   [0:0] or_ln117_677_fu_643_p2;
wire   [2:0] select_ln117_715_fu_648_p3;
wire   [0:0] or_ln117_678_fu_655_p2;
wire   [0:0] and_ln102_727_fu_610_p2;
wire   [2:0] select_ln117_716_fu_659_p3;
wire   [0:0] or_ln117_679_fu_667_p2;
wire   [2:0] select_ln117_717_fu_673_p3;
wire   [2:0] select_ln117_718_fu_681_p3;
wire   [3:0] zext_ln117_80_fu_689_p1;
wire   [0:0] xor_ln104_357_fu_709_p2;
wire   [0:0] xor_ln104_364_fu_724_p2;
wire   [0:0] and_ln102_742_fu_742_p2;
wire   [0:0] and_ln102_719_fu_729_p2;
wire   [0:0] and_ln102_728_fu_738_p2;
wire   [0:0] or_ln117_680_fu_757_p2;
wire   [0:0] and_ln102_729_fu_747_p2;
wire   [3:0] select_ln117_720_fu_762_p3;
wire   [0:0] or_ln117_682_fu_769_p2;
wire   [3:0] select_ln117_721_fu_774_p3;
wire   [0:0] or_ln117_683_fu_781_p2;
wire   [0:0] and_ln102_730_fu_752_p2;
wire   [3:0] select_ln117_722_fu_785_p3;
wire   [0:0] or_ln117_684_fu_793_p2;
wire   [3:0] select_ln117_723_fu_799_p3;
wire   [3:0] select_ln117_724_fu_813_p3;
wire   [0:0] xor_ln104_360_fu_829_p2;
wire   [0:0] xor_ln104_361_fu_843_p2;
wire   [0:0] xor_ln104_365_fu_853_p2;
wire   [0:0] and_ln102_743_fu_863_p2;
wire   [0:0] and_ln102_744_fu_877_p2;
wire   [0:0] and_ln102_731_fu_868_p2;
wire   [0:0] or_ln117_686_fu_886_p2;
wire   [3:0] select_ln117_726_fu_891_p3;
wire   [0:0] and_ln102_732_fu_873_p2;
wire   [4:0] zext_ln117_81_fu_898_p1;
wire   [0:0] or_ln117_687_fu_902_p2;
wire   [4:0] select_ln117_727_fu_907_p3;
wire   [0:0] or_ln117_688_fu_914_p2;
wire   [0:0] and_ln102_733_fu_881_p2;
wire   [4:0] select_ln117_728_fu_918_p3;
wire   [0:0] or_ln117_689_fu_926_p2;
wire   [4:0] select_ln117_729_fu_932_p3;
wire   [4:0] select_ln117_730_fu_944_p3;
wire   [0:0] xor_ln104_366_fu_970_p2;
wire   [0:0] and_ln102_745_fu_983_p2;
wire   [0:0] and_ln102_722_fu_975_p2;
wire   [0:0] and_ln102_734_fu_979_p2;
wire   [0:0] or_ln117_691_fu_998_p2;
wire   [0:0] and_ln102_735_fu_988_p2;
wire   [4:0] select_ln117_732_fu_1003_p3;
wire   [0:0] or_ln117_693_fu_1010_p2;
wire   [4:0] select_ln117_733_fu_1015_p3;
wire   [0:0] and_ln102_736_fu_993_p2;
wire   [4:0] select_ln117_734_fu_1022_p3;
wire   [0:0] or_ln117_695_fu_1030_p2;
wire   [4:0] select_ln117_735_fu_1035_p3;
wire   [4:0] select_ln117_736_fu_1047_p3;
wire   [0:0] xor_ln104_367_fu_1063_p2;
wire   [0:0] and_ln102_746_fu_1072_p2;
wire   [0:0] and_ln102_723_fu_1068_p2;
wire   [0:0] and_ln102_737_fu_1077_p2;
wire   [0:0] or_ln117_697_fu_1087_p2;
wire   [0:0] or_ln117_698_fu_1092_p2;
wire   [0:0] and_ln102_738_fu_1082_p2;
wire   [4:0] select_ln117_738_fu_1096_p3;
wire   [0:0] or_ln117_699_fu_1103_p2;
wire   [4:0] select_ln117_739_fu_1109_p3;
wire   [4:0] select_ln117_740_fu_1123_p3;
wire   [0:0] xor_ln104_368_fu_1139_p2;
wire   [0:0] and_ln102_747_fu_1144_p2;
wire   [0:0] and_ln102_739_fu_1149_p2;
wire   [0:0] or_ln117_701_fu_1154_p2;
wire   [10:0] agg_result_fu_1166_p65;
wire   [4:0] agg_result_fu_1166_p66;
wire   [10:0] agg_result_fu_1166_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1166_p1;
wire   [4:0] agg_result_fu_1166_p3;
wire   [4:0] agg_result_fu_1166_p5;
wire   [4:0] agg_result_fu_1166_p7;
wire   [4:0] agg_result_fu_1166_p9;
wire   [4:0] agg_result_fu_1166_p11;
wire   [4:0] agg_result_fu_1166_p13;
wire   [4:0] agg_result_fu_1166_p15;
wire   [4:0] agg_result_fu_1166_p17;
wire   [4:0] agg_result_fu_1166_p19;
wire   [4:0] agg_result_fu_1166_p21;
wire   [4:0] agg_result_fu_1166_p23;
wire   [4:0] agg_result_fu_1166_p25;
wire   [4:0] agg_result_fu_1166_p27;
wire   [4:0] agg_result_fu_1166_p29;
wire   [4:0] agg_result_fu_1166_p31;
wire  signed [4:0] agg_result_fu_1166_p33;
wire  signed [4:0] agg_result_fu_1166_p35;
wire  signed [4:0] agg_result_fu_1166_p37;
wire  signed [4:0] agg_result_fu_1166_p39;
wire  signed [4:0] agg_result_fu_1166_p41;
wire  signed [4:0] agg_result_fu_1166_p43;
wire  signed [4:0] agg_result_fu_1166_p45;
wire  signed [4:0] agg_result_fu_1166_p47;
wire  signed [4:0] agg_result_fu_1166_p49;
wire  signed [4:0] agg_result_fu_1166_p51;
wire  signed [4:0] agg_result_fu_1166_p53;
wire  signed [4:0] agg_result_fu_1166_p55;
wire  signed [4:0] agg_result_fu_1166_p57;
wire  signed [4:0] agg_result_fu_1166_p59;
wire  signed [4:0] agg_result_fu_1166_p61;
wire  signed [4:0] agg_result_fu_1166_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x18 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x18_U985(
    .din0(11'd1583),
    .din1(11'd1980),
    .din2(11'd1605),
    .din3(11'd232),
    .din4(11'd1955),
    .din5(11'd1700),
    .din6(11'd89),
    .din7(11'd1911),
    .din8(11'd2046),
    .din9(11'd313),
    .din10(11'd1971),
    .din11(11'd40),
    .din12(11'd348),
    .din13(11'd1425),
    .din14(11'd403),
    .din15(11'd1897),
    .din16(11'd2018),
    .din17(11'd94),
    .din18(11'd1912),
    .din19(11'd2046),
    .din20(11'd1716),
    .din21(11'd257),
    .din22(11'd1930),
    .din23(11'd477),
    .din24(11'd1847),
    .din25(11'd1992),
    .din26(11'd590),
    .din27(11'd1923),
    .din28(11'd107),
    .din29(11'd301),
    .din30(11'd1928),
    .din31(11'd3),
    .def(agg_result_fu_1166_p65),
    .sel(agg_result_fu_1166_p66),
    .dout(agg_result_fu_1166_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_711_reg_1551 <= and_ln102_711_fu_705_p2;
        and_ln102_712_reg_1483 <= and_ln102_712_fu_522_p2;
        and_ln102_713_reg_1523 <= and_ln102_713_fu_573_p2;
        and_ln102_714_reg_1563 <= and_ln102_714_fu_719_p2;
        and_ln102_715_reg_1590 <= and_ln102_715_fu_839_p2;
        and_ln102_715_reg_1590_pp0_iter5_reg <= and_ln102_715_reg_1590;
        and_ln102_716_reg_1500 <= and_ln102_716_fu_536_p2;
        and_ln102_717_reg_1506 <= and_ln102_717_fu_546_p2;
        and_ln102_718_reg_1535 <= and_ln102_718_fu_592_p2;
        and_ln102_720_reg_1569 <= and_ln102_720_fu_733_p2;
        and_ln102_721_reg_1603 <= and_ln102_721_fu_858_p2;
        and_ln102_reg_1467 <= and_ln102_fu_506_p2;
        and_ln102_reg_1467_pp0_iter1_reg <= and_ln102_reg_1467;
        and_ln102_reg_1467_pp0_iter2_reg <= and_ln102_reg_1467_pp0_iter1_reg;
        and_ln104_145_reg_1557 <= and_ln104_145_fu_714_p2;
        and_ln104_146_reg_1495 <= and_ln104_146_fu_531_p2;
        and_ln104_147_reg_1529 <= and_ln104_147_fu_582_p2;
        and_ln104_147_reg_1529_pp0_iter3_reg <= and_ln104_147_reg_1529;
        and_ln104_148_reg_1585 <= and_ln104_148_fu_834_p2;
        and_ln104_149_reg_1597 <= and_ln104_149_fu_848_p2;
        and_ln104_149_reg_1597_pp0_iter5_reg <= and_ln104_149_reg_1597;
        and_ln104_149_reg_1597_pp0_iter6_reg <= and_ln104_149_reg_1597_pp0_iter5_reg;
        and_ln104_reg_1477 <= and_ln104_fu_517_p2;
        icmp_ln86_737_reg_1313 <= icmp_ln86_737_fu_338_p2;
        icmp_ln86_738_reg_1318 <= icmp_ln86_738_fu_344_p2;
        icmp_ln86_738_reg_1318_pp0_iter1_reg <= icmp_ln86_738_reg_1318;
        icmp_ln86_738_reg_1318_pp0_iter2_reg <= icmp_ln86_738_reg_1318_pp0_iter1_reg;
        icmp_ln86_739_reg_1324 <= icmp_ln86_739_fu_350_p2;
        icmp_ln86_739_reg_1324_pp0_iter1_reg <= icmp_ln86_739_reg_1324;
        icmp_ln86_739_reg_1324_pp0_iter2_reg <= icmp_ln86_739_reg_1324_pp0_iter1_reg;
        icmp_ln86_740_reg_1331 <= icmp_ln86_740_fu_356_p2;
        icmp_ln86_740_reg_1331_pp0_iter1_reg <= icmp_ln86_740_reg_1331;
        icmp_ln86_741_reg_1337 <= icmp_ln86_741_fu_362_p2;
        icmp_ln86_741_reg_1337_pp0_iter1_reg <= icmp_ln86_741_reg_1337;
        icmp_ln86_741_reg_1337_pp0_iter2_reg <= icmp_ln86_741_reg_1337_pp0_iter1_reg;
        icmp_ln86_741_reg_1337_pp0_iter3_reg <= icmp_ln86_741_reg_1337_pp0_iter2_reg;
        icmp_ln86_742_reg_1343 <= icmp_ln86_742_fu_368_p2;
        icmp_ln86_742_reg_1343_pp0_iter1_reg <= icmp_ln86_742_reg_1343;
        icmp_ln86_742_reg_1343_pp0_iter2_reg <= icmp_ln86_742_reg_1343_pp0_iter1_reg;
        icmp_ln86_742_reg_1343_pp0_iter3_reg <= icmp_ln86_742_reg_1343_pp0_iter2_reg;
        icmp_ln86_743_reg_1349 <= icmp_ln86_743_fu_374_p2;
        icmp_ln86_744_reg_1355 <= icmp_ln86_744_fu_380_p2;
        icmp_ln86_744_reg_1355_pp0_iter1_reg <= icmp_ln86_744_reg_1355;
        icmp_ln86_745_reg_1361 <= icmp_ln86_745_fu_386_p2;
        icmp_ln86_745_reg_1361_pp0_iter1_reg <= icmp_ln86_745_reg_1361;
        icmp_ln86_745_reg_1361_pp0_iter2_reg <= icmp_ln86_745_reg_1361_pp0_iter1_reg;
        icmp_ln86_746_reg_1367 <= icmp_ln86_746_fu_392_p2;
        icmp_ln86_746_reg_1367_pp0_iter1_reg <= icmp_ln86_746_reg_1367;
        icmp_ln86_746_reg_1367_pp0_iter2_reg <= icmp_ln86_746_reg_1367_pp0_iter1_reg;
        icmp_ln86_746_reg_1367_pp0_iter3_reg <= icmp_ln86_746_reg_1367_pp0_iter2_reg;
        icmp_ln86_747_reg_1373 <= icmp_ln86_747_fu_398_p2;
        icmp_ln86_747_reg_1373_pp0_iter1_reg <= icmp_ln86_747_reg_1373;
        icmp_ln86_747_reg_1373_pp0_iter2_reg <= icmp_ln86_747_reg_1373_pp0_iter1_reg;
        icmp_ln86_747_reg_1373_pp0_iter3_reg <= icmp_ln86_747_reg_1373_pp0_iter2_reg;
        icmp_ln86_747_reg_1373_pp0_iter4_reg <= icmp_ln86_747_reg_1373_pp0_iter3_reg;
        icmp_ln86_748_reg_1379 <= icmp_ln86_748_fu_404_p2;
        icmp_ln86_748_reg_1379_pp0_iter1_reg <= icmp_ln86_748_reg_1379;
        icmp_ln86_748_reg_1379_pp0_iter2_reg <= icmp_ln86_748_reg_1379_pp0_iter1_reg;
        icmp_ln86_748_reg_1379_pp0_iter3_reg <= icmp_ln86_748_reg_1379_pp0_iter2_reg;
        icmp_ln86_748_reg_1379_pp0_iter4_reg <= icmp_ln86_748_reg_1379_pp0_iter3_reg;
        icmp_ln86_748_reg_1379_pp0_iter5_reg <= icmp_ln86_748_reg_1379_pp0_iter4_reg;
        icmp_ln86_749_reg_1385 <= icmp_ln86_749_fu_410_p2;
        icmp_ln86_749_reg_1385_pp0_iter1_reg <= icmp_ln86_749_reg_1385;
        icmp_ln86_749_reg_1385_pp0_iter2_reg <= icmp_ln86_749_reg_1385_pp0_iter1_reg;
        icmp_ln86_749_reg_1385_pp0_iter3_reg <= icmp_ln86_749_reg_1385_pp0_iter2_reg;
        icmp_ln86_749_reg_1385_pp0_iter4_reg <= icmp_ln86_749_reg_1385_pp0_iter3_reg;
        icmp_ln86_749_reg_1385_pp0_iter5_reg <= icmp_ln86_749_reg_1385_pp0_iter4_reg;
        icmp_ln86_749_reg_1385_pp0_iter6_reg <= icmp_ln86_749_reg_1385_pp0_iter5_reg;
        icmp_ln86_750_reg_1391 <= icmp_ln86_750_fu_416_p2;
        icmp_ln86_750_reg_1391_pp0_iter1_reg <= icmp_ln86_750_reg_1391;
        icmp_ln86_751_reg_1396 <= icmp_ln86_751_fu_422_p2;
        icmp_ln86_752_reg_1401 <= icmp_ln86_752_fu_428_p2;
        icmp_ln86_752_reg_1401_pp0_iter1_reg <= icmp_ln86_752_reg_1401;
        icmp_ln86_753_reg_1406 <= icmp_ln86_753_fu_434_p2;
        icmp_ln86_753_reg_1406_pp0_iter1_reg <= icmp_ln86_753_reg_1406;
        icmp_ln86_754_reg_1411 <= icmp_ln86_754_fu_440_p2;
        icmp_ln86_754_reg_1411_pp0_iter1_reg <= icmp_ln86_754_reg_1411;
        icmp_ln86_754_reg_1411_pp0_iter2_reg <= icmp_ln86_754_reg_1411_pp0_iter1_reg;
        icmp_ln86_755_reg_1416 <= icmp_ln86_755_fu_446_p2;
        icmp_ln86_755_reg_1416_pp0_iter1_reg <= icmp_ln86_755_reg_1416;
        icmp_ln86_755_reg_1416_pp0_iter2_reg <= icmp_ln86_755_reg_1416_pp0_iter1_reg;
        icmp_ln86_756_reg_1421 <= icmp_ln86_756_fu_452_p2;
        icmp_ln86_756_reg_1421_pp0_iter1_reg <= icmp_ln86_756_reg_1421;
        icmp_ln86_756_reg_1421_pp0_iter2_reg <= icmp_ln86_756_reg_1421_pp0_iter1_reg;
        icmp_ln86_757_reg_1426 <= icmp_ln86_757_fu_458_p2;
        icmp_ln86_757_reg_1426_pp0_iter1_reg <= icmp_ln86_757_reg_1426;
        icmp_ln86_757_reg_1426_pp0_iter2_reg <= icmp_ln86_757_reg_1426_pp0_iter1_reg;
        icmp_ln86_757_reg_1426_pp0_iter3_reg <= icmp_ln86_757_reg_1426_pp0_iter2_reg;
        icmp_ln86_758_reg_1431 <= icmp_ln86_758_fu_464_p2;
        icmp_ln86_758_reg_1431_pp0_iter1_reg <= icmp_ln86_758_reg_1431;
        icmp_ln86_758_reg_1431_pp0_iter2_reg <= icmp_ln86_758_reg_1431_pp0_iter1_reg;
        icmp_ln86_758_reg_1431_pp0_iter3_reg <= icmp_ln86_758_reg_1431_pp0_iter2_reg;
        icmp_ln86_759_reg_1436 <= icmp_ln86_759_fu_470_p2;
        icmp_ln86_759_reg_1436_pp0_iter1_reg <= icmp_ln86_759_reg_1436;
        icmp_ln86_759_reg_1436_pp0_iter2_reg <= icmp_ln86_759_reg_1436_pp0_iter1_reg;
        icmp_ln86_759_reg_1436_pp0_iter3_reg <= icmp_ln86_759_reg_1436_pp0_iter2_reg;
        icmp_ln86_760_reg_1441 <= icmp_ln86_760_fu_476_p2;
        icmp_ln86_760_reg_1441_pp0_iter1_reg <= icmp_ln86_760_reg_1441;
        icmp_ln86_760_reg_1441_pp0_iter2_reg <= icmp_ln86_760_reg_1441_pp0_iter1_reg;
        icmp_ln86_760_reg_1441_pp0_iter3_reg <= icmp_ln86_760_reg_1441_pp0_iter2_reg;
        icmp_ln86_760_reg_1441_pp0_iter4_reg <= icmp_ln86_760_reg_1441_pp0_iter3_reg;
        icmp_ln86_761_reg_1446 <= icmp_ln86_761_fu_482_p2;
        icmp_ln86_761_reg_1446_pp0_iter1_reg <= icmp_ln86_761_reg_1446;
        icmp_ln86_761_reg_1446_pp0_iter2_reg <= icmp_ln86_761_reg_1446_pp0_iter1_reg;
        icmp_ln86_761_reg_1446_pp0_iter3_reg <= icmp_ln86_761_reg_1446_pp0_iter2_reg;
        icmp_ln86_761_reg_1446_pp0_iter4_reg <= icmp_ln86_761_reg_1446_pp0_iter3_reg;
        icmp_ln86_761_reg_1446_pp0_iter5_reg <= icmp_ln86_761_reg_1446_pp0_iter4_reg;
        icmp_ln86_762_reg_1452 <= icmp_ln86_762_fu_488_p2;
        icmp_ln86_762_reg_1452_pp0_iter1_reg <= icmp_ln86_762_reg_1452;
        icmp_ln86_762_reg_1452_pp0_iter2_reg <= icmp_ln86_762_reg_1452_pp0_iter1_reg;
        icmp_ln86_762_reg_1452_pp0_iter3_reg <= icmp_ln86_762_reg_1452_pp0_iter2_reg;
        icmp_ln86_762_reg_1452_pp0_iter4_reg <= icmp_ln86_762_reg_1452_pp0_iter3_reg;
        icmp_ln86_763_reg_1457 <= icmp_ln86_763_fu_494_p2;
        icmp_ln86_763_reg_1457_pp0_iter1_reg <= icmp_ln86_763_reg_1457;
        icmp_ln86_763_reg_1457_pp0_iter2_reg <= icmp_ln86_763_reg_1457_pp0_iter1_reg;
        icmp_ln86_763_reg_1457_pp0_iter3_reg <= icmp_ln86_763_reg_1457_pp0_iter2_reg;
        icmp_ln86_763_reg_1457_pp0_iter4_reg <= icmp_ln86_763_reg_1457_pp0_iter3_reg;
        icmp_ln86_763_reg_1457_pp0_iter5_reg <= icmp_ln86_763_reg_1457_pp0_iter4_reg;
        icmp_ln86_764_reg_1462 <= icmp_ln86_764_fu_500_p2;
        icmp_ln86_764_reg_1462_pp0_iter1_reg <= icmp_ln86_764_reg_1462;
        icmp_ln86_764_reg_1462_pp0_iter2_reg <= icmp_ln86_764_reg_1462_pp0_iter1_reg;
        icmp_ln86_764_reg_1462_pp0_iter3_reg <= icmp_ln86_764_reg_1462_pp0_iter2_reg;
        icmp_ln86_764_reg_1462_pp0_iter4_reg <= icmp_ln86_764_reg_1462_pp0_iter3_reg;
        icmp_ln86_764_reg_1462_pp0_iter5_reg <= icmp_ln86_764_reg_1462_pp0_iter4_reg;
        icmp_ln86_764_reg_1462_pp0_iter6_reg <= icmp_ln86_764_reg_1462_pp0_iter5_reg;
        icmp_ln86_reg_1302 <= icmp_ln86_fu_332_p2;
        icmp_ln86_reg_1302_pp0_iter1_reg <= icmp_ln86_reg_1302;
        icmp_ln86_reg_1302_pp0_iter2_reg <= icmp_ln86_reg_1302_pp0_iter1_reg;
        icmp_ln86_reg_1302_pp0_iter3_reg <= icmp_ln86_reg_1302_pp0_iter2_reg;
        or_ln117_681_reg_1545 <= or_ln117_681_fu_700_p2;
        or_ln117_685_reg_1575 <= or_ln117_685_fu_807_p2;
        or_ln117_690_reg_1608 <= or_ln117_690_fu_940_p2;
        or_ln117_692_reg_1618 <= or_ln117_692_fu_960_p2;
        or_ln117_694_reg_1624 <= or_ln117_694_fu_966_p2;
        or_ln117_694_reg_1624_pp0_iter5_reg <= or_ln117_694_reg_1624;
        or_ln117_696_reg_1632 <= or_ln117_696_fu_1042_p2;
        or_ln117_700_reg_1642 <= or_ln117_700_fu_1117_p2;
        or_ln117_reg_1512 <= or_ln117_fu_562_p2;
        select_ln117_719_reg_1540 <= select_ln117_719_fu_693_p3;
        select_ln117_725_reg_1580 <= select_ln117_725_fu_821_p3;
        select_ln117_731_reg_1613 <= select_ln117_731_fu_952_p3;
        select_ln117_737_reg_1637 <= select_ln117_737_fu_1055_p3;
        select_ln117_741_reg_1647 <= select_ln117_741_fu_1131_p3;
        xor_ln104_358_reg_1490 <= xor_ln104_358_fu_526_p2;
        xor_ln104_358_reg_1490_pp0_iter2_reg <= xor_ln104_358_reg_1490;
        xor_ln104_358_reg_1490_pp0_iter3_reg <= xor_ln104_358_reg_1490_pp0_iter2_reg;
        xor_ln104_reg_1517 <= xor_ln104_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1166_p65 = 'bx;

assign agg_result_fu_1166_p66 = ((or_ln117_701_fu_1154_p2[0:0] == 1'b1) ? select_ln117_741_reg_1647 : 5'd31);

assign and_ln102_711_fu_705_p2 = (xor_ln104_reg_1517 & icmp_ln86_738_reg_1318_pp0_iter2_reg);

assign and_ln102_712_fu_522_p2 = (icmp_ln86_739_reg_1324 & and_ln102_reg_1467);

assign and_ln102_713_fu_573_p2 = (icmp_ln86_740_reg_1331_pp0_iter1_reg & and_ln104_reg_1477);

assign and_ln102_714_fu_719_p2 = (icmp_ln86_741_reg_1337_pp0_iter2_reg & and_ln102_711_fu_705_p2);

assign and_ln102_715_fu_839_p2 = (icmp_ln86_742_reg_1343_pp0_iter3_reg & and_ln104_145_reg_1557);

assign and_ln102_716_fu_536_p2 = (icmp_ln86_743_reg_1349 & and_ln102_712_fu_522_p2);

assign and_ln102_717_fu_546_p2 = (icmp_ln86_744_reg_1355 & and_ln104_146_fu_531_p2);

assign and_ln102_718_fu_592_p2 = (icmp_ln86_745_reg_1361_pp0_iter1_reg & and_ln102_713_fu_573_p2);

assign and_ln102_719_fu_729_p2 = (icmp_ln86_746_reg_1367_pp0_iter2_reg & and_ln104_147_reg_1529);

assign and_ln102_720_fu_733_p2 = (icmp_ln86_739_reg_1324_pp0_iter2_reg & and_ln102_714_fu_719_p2);

assign and_ln102_721_fu_858_p2 = (icmp_ln86_747_reg_1373_pp0_iter3_reg & and_ln104_148_fu_834_p2);

assign and_ln102_722_fu_975_p2 = (icmp_ln86_748_reg_1379_pp0_iter4_reg & and_ln102_715_reg_1590);

assign and_ln102_723_fu_1068_p2 = (icmp_ln86_749_reg_1385_pp0_iter5_reg & and_ln104_149_reg_1597_pp0_iter5_reg);

assign and_ln102_724_fu_597_p2 = (icmp_ln86_750_reg_1391_pp0_iter1_reg & and_ln102_716_reg_1500);

assign and_ln102_725_fu_556_p2 = (and_ln102_740_fu_551_p2 & and_ln102_712_fu_522_p2);

assign and_ln102_726_fu_601_p2 = (icmp_ln86_752_reg_1401_pp0_iter1_reg & and_ln102_717_reg_1506);

assign and_ln102_727_fu_610_p2 = (and_ln104_146_reg_1495 & and_ln102_741_fu_605_p2);

assign and_ln102_728_fu_738_p2 = (icmp_ln86_754_reg_1411_pp0_iter2_reg & and_ln102_718_reg_1535);

assign and_ln102_729_fu_747_p2 = (and_ln102_742_fu_742_p2 & and_ln102_713_reg_1523);

assign and_ln102_730_fu_752_p2 = (icmp_ln86_756_reg_1421_pp0_iter2_reg & and_ln102_719_fu_729_p2);

assign and_ln102_731_fu_868_p2 = (and_ln104_147_reg_1529_pp0_iter3_reg & and_ln102_743_fu_863_p2);

assign and_ln102_732_fu_873_p2 = (icmp_ln86_758_reg_1431_pp0_iter3_reg & and_ln102_720_reg_1569);

assign and_ln102_733_fu_881_p2 = (and_ln102_744_fu_877_p2 & and_ln102_714_reg_1563);

assign and_ln102_734_fu_979_p2 = (icmp_ln86_760_reg_1441_pp0_iter4_reg & and_ln102_721_reg_1603);

assign and_ln102_735_fu_988_p2 = (and_ln104_148_reg_1585 & and_ln102_745_fu_983_p2);

assign and_ln102_736_fu_993_p2 = (icmp_ln86_762_reg_1452_pp0_iter4_reg & and_ln102_722_fu_975_p2);

assign and_ln102_737_fu_1077_p2 = (and_ln102_746_fu_1072_p2 & and_ln102_715_reg_1590_pp0_iter5_reg);

assign and_ln102_738_fu_1082_p2 = (icmp_ln86_761_reg_1446_pp0_iter5_reg & and_ln102_723_fu_1068_p2);

assign and_ln102_739_fu_1149_p2 = (and_ln104_149_reg_1597_pp0_iter6_reg & and_ln102_747_fu_1144_p2);

assign and_ln102_740_fu_551_p2 = (xor_ln104_362_fu_541_p2 & icmp_ln86_751_reg_1396);

assign and_ln102_741_fu_605_p2 = (xor_ln104_363_fu_587_p2 & icmp_ln86_753_reg_1406_pp0_iter1_reg);

assign and_ln102_742_fu_742_p2 = (xor_ln104_364_fu_724_p2 & icmp_ln86_755_reg_1416_pp0_iter2_reg);

assign and_ln102_743_fu_863_p2 = (xor_ln104_365_fu_853_p2 & icmp_ln86_757_reg_1426_pp0_iter3_reg);

assign and_ln102_744_fu_877_p2 = (xor_ln104_358_reg_1490_pp0_iter3_reg & icmp_ln86_759_reg_1436_pp0_iter3_reg);

assign and_ln102_745_fu_983_p2 = (xor_ln104_366_fu_970_p2 & icmp_ln86_761_reg_1446_pp0_iter4_reg);

assign and_ln102_746_fu_1072_p2 = (xor_ln104_367_fu_1063_p2 & icmp_ln86_763_reg_1457_pp0_iter5_reg);

assign and_ln102_747_fu_1144_p2 = (xor_ln104_368_fu_1139_p2 & icmp_ln86_764_reg_1462_pp0_iter6_reg);

assign and_ln102_fu_506_p2 = (icmp_ln86_fu_332_p2 & icmp_ln86_737_fu_338_p2);

assign and_ln104_145_fu_714_p2 = (xor_ln104_reg_1517 & xor_ln104_357_fu_709_p2);

assign and_ln104_146_fu_531_p2 = (xor_ln104_358_fu_526_p2 & and_ln102_reg_1467);

assign and_ln104_147_fu_582_p2 = (xor_ln104_359_fu_577_p2 & and_ln104_reg_1477);

assign and_ln104_148_fu_834_p2 = (xor_ln104_360_fu_829_p2 & and_ln102_711_reg_1551);

assign and_ln104_149_fu_848_p2 = (xor_ln104_361_fu_843_p2 & and_ln104_145_reg_1557);

assign and_ln104_fu_517_p2 = (xor_ln104_356_fu_512_p2 & icmp_ln86_reg_1302);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1166_p67;

assign icmp_ln86_737_fu_338_p2 = (($signed(p_read1_int_reg) < $signed(18'd253)) ? 1'b1 : 1'b0);

assign icmp_ln86_738_fu_344_p2 = (($signed(p_read5_int_reg) < $signed(18'd261126)) ? 1'b1 : 1'b0);

assign icmp_ln86_739_fu_350_p2 = (($signed(p_read6_int_reg) < $signed(18'd261509)) ? 1'b1 : 1'b0);

assign icmp_ln86_740_fu_356_p2 = (($signed(p_read4_int_reg) < $signed(18'd1216)) ? 1'b1 : 1'b0);

assign icmp_ln86_741_fu_362_p2 = (($signed(p_read12_int_reg) < $signed(18'd260898)) ? 1'b1 : 1'b0);

assign icmp_ln86_742_fu_368_p2 = (($signed(p_read12_int_reg) < $signed(18'd260940)) ? 1'b1 : 1'b0);

assign icmp_ln86_743_fu_374_p2 = (($signed(p_read2_int_reg) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_744_fu_380_p2 = (($signed(p_read2_int_reg) < $signed(18'd196)) ? 1'b1 : 1'b0);

assign icmp_ln86_745_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd803)) ? 1'b1 : 1'b0);

assign icmp_ln86_746_fu_392_p2 = (($signed(p_read3_int_reg) < $signed(18'd1245)) ? 1'b1 : 1'b0);

assign icmp_ln86_747_fu_398_p2 = (($signed(p_read4_int_reg) < $signed(18'd261281)) ? 1'b1 : 1'b0);

assign icmp_ln86_748_fu_404_p2 = (($signed(p_read4_int_reg) < $signed(18'd261288)) ? 1'b1 : 1'b0);

assign icmp_ln86_749_fu_410_p2 = (($signed(p_read4_int_reg) < $signed(18'd261286)) ? 1'b1 : 1'b0);

assign icmp_ln86_750_fu_416_p2 = (($signed(p_read8_int_reg) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_751_fu_422_p2 = (($signed(p_read11_int_reg) < $signed(18'd868)) ? 1'b1 : 1'b0);

assign icmp_ln86_752_fu_428_p2 = (($signed(p_read13_int_reg) < $signed(18'd261370)) ? 1'b1 : 1'b0);

assign icmp_ln86_753_fu_434_p2 = (($signed(p_read11_int_reg) < $signed(18'd260984)) ? 1'b1 : 1'b0);

assign icmp_ln86_754_fu_440_p2 = (($signed(p_read6_int_reg) < $signed(18'd261998)) ? 1'b1 : 1'b0);

assign icmp_ln86_755_fu_446_p2 = (($signed(p_read8_int_reg) < $signed(18'd2140)) ? 1'b1 : 1'b0);

assign icmp_ln86_756_fu_452_p2 = (($signed(p_read10_int_reg) < $signed(18'd260170)) ? 1'b1 : 1'b0);

assign icmp_ln86_757_fu_458_p2 = (($signed(p_read4_int_reg) < $signed(18'd1538)) ? 1'b1 : 1'b0);

assign icmp_ln86_758_fu_464_p2 = (($signed(p_read12_int_reg) < $signed(18'd260843)) ? 1'b1 : 1'b0);

assign icmp_ln86_759_fu_470_p2 = (($signed(p_read12_int_reg) < $signed(18'd260872)) ? 1'b1 : 1'b0);

assign icmp_ln86_760_fu_476_p2 = (($signed(p_read5_int_reg) < $signed(18'd261010)) ? 1'b1 : 1'b0);

assign icmp_ln86_761_fu_482_p2 = (($signed(p_read12_int_reg) < $signed(18'd260954)) ? 1'b1 : 1'b0);

assign icmp_ln86_762_fu_488_p2 = (($signed(p_read9_int_reg) < $signed(18'd1526)) ? 1'b1 : 1'b0);

assign icmp_ln86_763_fu_494_p2 = (($signed(p_read13_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_764_fu_500_p2 = (($signed(p_read12_int_reg) < $signed(18'd260986)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_332_p2 = (($signed(p_read13_int_reg) < $signed(18'd261559)) ? 1'b1 : 1'b0);

assign or_ln117_677_fu_643_p2 = (and_ln102_726_fu_601_p2 | and_ln102_712_reg_1483);

assign or_ln117_678_fu_655_p2 = (and_ln102_717_reg_1506 | and_ln102_712_reg_1483);

assign or_ln117_679_fu_667_p2 = (or_ln117_678_fu_655_p2 | and_ln102_727_fu_610_p2);

assign or_ln117_680_fu_757_p2 = (and_ln102_reg_1467_pp0_iter2_reg | and_ln102_728_fu_738_p2);

assign or_ln117_681_fu_700_p2 = (and_ln102_reg_1467_pp0_iter1_reg | and_ln102_718_fu_592_p2);

assign or_ln117_682_fu_769_p2 = (or_ln117_681_reg_1545 | and_ln102_729_fu_747_p2);

assign or_ln117_683_fu_781_p2 = (and_ln102_reg_1467_pp0_iter2_reg | and_ln102_713_reg_1523);

assign or_ln117_684_fu_793_p2 = (or_ln117_683_fu_781_p2 | and_ln102_730_fu_752_p2);

assign or_ln117_685_fu_807_p2 = (or_ln117_683_fu_781_p2 | and_ln102_719_fu_729_p2);

assign or_ln117_686_fu_886_p2 = (or_ln117_685_reg_1575 | and_ln102_731_fu_868_p2);

assign or_ln117_687_fu_902_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_732_fu_873_p2);

assign or_ln117_688_fu_914_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_720_reg_1569);

assign or_ln117_689_fu_926_p2 = (or_ln117_688_fu_914_p2 | and_ln102_733_fu_881_p2);

assign or_ln117_690_fu_940_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_714_reg_1563);

assign or_ln117_691_fu_998_p2 = (or_ln117_690_reg_1608 | and_ln102_734_fu_979_p2);

assign or_ln117_692_fu_960_p2 = (or_ln117_690_fu_940_p2 | and_ln102_721_fu_858_p2);

assign or_ln117_693_fu_1010_p2 = (or_ln117_692_reg_1618 | and_ln102_735_fu_988_p2);

assign or_ln117_694_fu_966_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_711_reg_1551);

assign or_ln117_695_fu_1030_p2 = (or_ln117_694_reg_1624 | and_ln102_736_fu_993_p2);

assign or_ln117_696_fu_1042_p2 = (or_ln117_694_reg_1624 | and_ln102_722_fu_975_p2);

assign or_ln117_697_fu_1087_p2 = (or_ln117_696_reg_1632 | and_ln102_737_fu_1077_p2);

assign or_ln117_698_fu_1092_p2 = (or_ln117_694_reg_1624_pp0_iter5_reg | and_ln102_715_reg_1590_pp0_iter5_reg);

assign or_ln117_699_fu_1103_p2 = (or_ln117_698_fu_1092_p2 | and_ln102_738_fu_1082_p2);

assign or_ln117_700_fu_1117_p2 = (or_ln117_698_fu_1092_p2 | and_ln102_723_fu_1068_p2);

assign or_ln117_701_fu_1154_p2 = (or_ln117_700_reg_1642 | and_ln102_739_fu_1149_p2);

assign or_ln117_fu_562_p2 = (and_ln102_725_fu_556_p2 | and_ln102_716_fu_536_p2);

assign select_ln117_714_fu_632_p3 = ((or_ln117_reg_1512[0:0] == 1'b1) ? select_ln117_fu_625_p3 : 2'd3);

assign select_ln117_715_fu_648_p3 = ((and_ln102_712_reg_1483[0:0] == 1'b1) ? zext_ln117_79_fu_639_p1 : 3'd4);

assign select_ln117_716_fu_659_p3 = ((or_ln117_677_fu_643_p2[0:0] == 1'b1) ? select_ln117_715_fu_648_p3 : 3'd5);

assign select_ln117_717_fu_673_p3 = ((or_ln117_678_fu_655_p2[0:0] == 1'b1) ? select_ln117_716_fu_659_p3 : 3'd6);

assign select_ln117_718_fu_681_p3 = ((or_ln117_679_fu_667_p2[0:0] == 1'b1) ? select_ln117_717_fu_673_p3 : 3'd7);

assign select_ln117_719_fu_693_p3 = ((and_ln102_reg_1467_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_80_fu_689_p1 : 4'd8);

assign select_ln117_720_fu_762_p3 = ((or_ln117_680_fu_757_p2[0:0] == 1'b1) ? select_ln117_719_reg_1540 : 4'd9);

assign select_ln117_721_fu_774_p3 = ((or_ln117_681_reg_1545[0:0] == 1'b1) ? select_ln117_720_fu_762_p3 : 4'd10);

assign select_ln117_722_fu_785_p3 = ((or_ln117_682_fu_769_p2[0:0] == 1'b1) ? select_ln117_721_fu_774_p3 : 4'd11);

assign select_ln117_723_fu_799_p3 = ((or_ln117_683_fu_781_p2[0:0] == 1'b1) ? select_ln117_722_fu_785_p3 : 4'd12);

assign select_ln117_724_fu_813_p3 = ((or_ln117_684_fu_793_p2[0:0] == 1'b1) ? select_ln117_723_fu_799_p3 : 4'd13);

assign select_ln117_725_fu_821_p3 = ((or_ln117_685_fu_807_p2[0:0] == 1'b1) ? select_ln117_724_fu_813_p3 : 4'd14);

assign select_ln117_726_fu_891_p3 = ((or_ln117_686_fu_886_p2[0:0] == 1'b1) ? select_ln117_725_reg_1580 : 4'd15);

assign select_ln117_727_fu_907_p3 = ((icmp_ln86_reg_1302_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_81_fu_898_p1 : 5'd16);

assign select_ln117_728_fu_918_p3 = ((or_ln117_687_fu_902_p2[0:0] == 1'b1) ? select_ln117_727_fu_907_p3 : 5'd17);

assign select_ln117_729_fu_932_p3 = ((or_ln117_688_fu_914_p2[0:0] == 1'b1) ? select_ln117_728_fu_918_p3 : 5'd18);

assign select_ln117_730_fu_944_p3 = ((or_ln117_689_fu_926_p2[0:0] == 1'b1) ? select_ln117_729_fu_932_p3 : 5'd19);

assign select_ln117_731_fu_952_p3 = ((or_ln117_690_fu_940_p2[0:0] == 1'b1) ? select_ln117_730_fu_944_p3 : 5'd20);

assign select_ln117_732_fu_1003_p3 = ((or_ln117_691_fu_998_p2[0:0] == 1'b1) ? select_ln117_731_reg_1613 : 5'd21);

assign select_ln117_733_fu_1015_p3 = ((or_ln117_692_reg_1618[0:0] == 1'b1) ? select_ln117_732_fu_1003_p3 : 5'd22);

assign select_ln117_734_fu_1022_p3 = ((or_ln117_693_fu_1010_p2[0:0] == 1'b1) ? select_ln117_733_fu_1015_p3 : 5'd23);

assign select_ln117_735_fu_1035_p3 = ((or_ln117_694_reg_1624[0:0] == 1'b1) ? select_ln117_734_fu_1022_p3 : 5'd24);

assign select_ln117_736_fu_1047_p3 = ((or_ln117_695_fu_1030_p2[0:0] == 1'b1) ? select_ln117_735_fu_1035_p3 : 5'd25);

assign select_ln117_737_fu_1055_p3 = ((or_ln117_696_fu_1042_p2[0:0] == 1'b1) ? select_ln117_736_fu_1047_p3 : 5'd26);

assign select_ln117_738_fu_1096_p3 = ((or_ln117_697_fu_1087_p2[0:0] == 1'b1) ? select_ln117_737_reg_1637 : 5'd27);

assign select_ln117_739_fu_1109_p3 = ((or_ln117_698_fu_1092_p2[0:0] == 1'b1) ? select_ln117_738_fu_1096_p3 : 5'd28);

assign select_ln117_740_fu_1123_p3 = ((or_ln117_699_fu_1103_p2[0:0] == 1'b1) ? select_ln117_739_fu_1109_p3 : 5'd29);

assign select_ln117_741_fu_1131_p3 = ((or_ln117_700_fu_1117_p2[0:0] == 1'b1) ? select_ln117_740_fu_1123_p3 : 5'd30);

assign select_ln117_fu_625_p3 = ((and_ln102_716_reg_1500[0:0] == 1'b1) ? zext_ln117_fu_621_p1 : 2'd2);

assign xor_ln104_356_fu_512_p2 = (icmp_ln86_737_reg_1313 ^ 1'd1);

assign xor_ln104_357_fu_709_p2 = (icmp_ln86_738_reg_1318_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_358_fu_526_p2 = (icmp_ln86_739_reg_1324 ^ 1'd1);

assign xor_ln104_359_fu_577_p2 = (icmp_ln86_740_reg_1331_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_360_fu_829_p2 = (icmp_ln86_741_reg_1337_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_361_fu_843_p2 = (icmp_ln86_742_reg_1343_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_362_fu_541_p2 = (icmp_ln86_743_reg_1349 ^ 1'd1);

assign xor_ln104_363_fu_587_p2 = (icmp_ln86_744_reg_1355_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_364_fu_724_p2 = (icmp_ln86_745_reg_1361_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_365_fu_853_p2 = (icmp_ln86_746_reg_1367_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_366_fu_970_p2 = (icmp_ln86_747_reg_1373_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_367_fu_1063_p2 = (icmp_ln86_748_reg_1379_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_368_fu_1139_p2 = (icmp_ln86_749_reg_1385_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_568_p2 = (icmp_ln86_reg_1302_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_615_p2 = (1'd1 ^ and_ln102_724_fu_597_p2);

assign zext_ln117_79_fu_639_p1 = select_ln117_714_fu_632_p3;

assign zext_ln117_80_fu_689_p1 = select_ln117_718_fu_681_p3;

assign zext_ln117_81_fu_898_p1 = select_ln117_726_fu_891_p3;

assign zext_ln117_fu_621_p1 = xor_ln117_fu_615_p2;

endmodule //conifer_jettag_accelerator_decision_function_26
