// Seed: 3248376782
module module_0 (
    input wire id_0
);
  assign id_2 = 1'b0;
  assign id_3 = ~id_0;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 void id_1,
    input tri1 id_2,
    output tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    output wire id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    input tri0 id_16,
    input supply0 id_17
);
  id_19(
      .id_0(-1 == id_4)
  );
  supply1 id_20, id_21;
  wire id_22;
  module_0 modCall_1 (id_9);
  wire id_23, id_24, id_25;
  assign id_8 = -1'h0;
  for (id_26 = -1; id_0; id_6 = id_0) assign id_20 = -1;
  wire id_27;
  wor  id_28, id_29 = 1;
endmodule
