// Seed: 2298260391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wor id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = ({1, id_5} * id_1);
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3 = -1;
  assign id_2 = id_1;
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  logic id_5;
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    input wand id_7,
    output supply1 id_8,
    output tri id_9,
    input tri id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  or primCall (id_9, id_14, id_0, id_6, id_10, id_12, id_7, id_4, id_13);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
  assign modCall_1.id_3 = 0;
endmodule
