{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621714219938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621714219939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 17:10:19 2021 " "Processing started: Sat May 22 17:10:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621714219939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621714219939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_EV21 -c TP2_EV21 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_EV21 -c TP2_EV21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621714219939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621714220252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621714220252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_ev21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_ev21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_EV21 " "Found entity 1: TP2_EV21" {  } { { "TP2_EV21.bdf" "" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/TP2_EV21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621714226719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621714226719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_ROM " "Found entity 1: MIR_ROM" {  } { { "MIR_ROM.bdf" "" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/MIR_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621714226720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621714226720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_EV21 " "Elaborating entity \"TP2_EV21\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621714226782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR_ROM MIR_ROM:inst " "Elaborating entity \"MIR_ROM\" for hierarchy \"MIR_ROM:inst\"" {  } { { "TP2_EV21.bdf" "inst" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/TP2_EV21.bdf" { { 72 768 928 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226797 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE MIR_ROM_Init.mif " "Can't find a definition for parameter LPM_FILE -- assuming MIR_ROM_Init.mif was intended to be a quoted string" {  } { { "MIR_ROM.bdf" "" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/MIR_ROM.bdf" { { 152 888 1000 248 "MIR_ROM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1621714226797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM MIR_ROM:inst\|LPM_ROM:MIR_ROM " "Elaborating entity \"LPM_ROM\" for hierarchy \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\"" {  } { { "MIR_ROM.bdf" "MIR_ROM" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/MIR_ROM.bdf" { { 152 888 1000 248 "MIR_ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIR_ROM:inst\|LPM_ROM:MIR_ROM " "Elaborated megafunction instantiation \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\"" {  } { { "MIR_ROM.bdf" "" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/MIR_ROM.bdf" { { 152 888 1000 248 "MIR_ROM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIR_ROM:inst\|LPM_ROM:MIR_ROM " "Instantiated megafunction \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE MIR_ROM_Init.mif " "Parameter \"LPM_FILE\" = \"MIR_ROM_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621714226815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 128 " "Parameter \"LPM_NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621714226815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621714226815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 7 " "Parameter \"LPM_WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621714226815 ""}  } { { "MIR_ROM.bdf" "" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/MIR_ROM.bdf" { { 152 888 1000 248 "MIR_ROM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621714226815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226844 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom MIR_ROM:inst\|LPM_ROM:MIR_ROM " "Elaborated megafunction instantiation \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\", which is child of megafunction instantiation \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "MIR_ROM.bdf" "" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/MIR_ROM.bdf" { { 152 888 1000 248 "MIR_ROM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\|altsyncram:rom_block MIR_ROM:inst\|LPM_ROM:MIR_ROM " "Elaborated megafunction instantiation \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "MIR_ROM.bdf" "" { Schematic "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/MIR_ROM.bdf" { { 152 888 1000 248 "MIR_ROM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cq01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cq01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cq01 " "Found entity 1: altsyncram_cq01" {  } { { "db/altsyncram_cq01.tdf" "" { Text "C:/Users/lisan/Documents/GitHub/Electronica_5/TP2/db/altsyncram_cq01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621714226932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621714226932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cq01 MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_cq01:auto_generated " "Elaborating entity \"altsyncram_cq01\" for hierarchy \"MIR_ROM:inst\|LPM_ROM:MIR_ROM\|altrom:srom\|altsyncram:rom_block\|altsyncram_cq01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714226932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621714227264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621714227264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621714227301 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621714227301 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1621714227301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621714227301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621714227311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 17:10:27 2021 " "Processing ended: Sat May 22 17:10:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621714227311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621714227311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621714227311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621714227311 ""}
