digraph "CFG for '_Z27THCudaTensor_kernel_addcdivPffS_S_l' function" {
	label="CFG for '_Z27THCudaTensor_kernel_addcdivPffS_S_l' function";

	Node0x4e4c610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %9 = bitcast i8 addrspace(4)* %8 to i32 addrspace(4)*\l  %10 = load i32, i32 addrspace(4)* %9, align 4, !tbaa !4\l  %11 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !13, !invariant.load\l... !14\l  %14 = zext i16 %13 to i32\l  %15 = udiv i32 %10, %14\l  %16 = mul i32 %15, %14\l  %17 = icmp ugt i32 %10, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %6\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %22 = add i32 %20, %21\l  %23 = mul i32 %22, %14\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %25 = add i32 %23, %24\l  %26 = zext i32 %25 to i64\l  %27 = icmp slt i64 %26, %4\l  br i1 %27, label %28, label %38\l|{<s0>T|<s1>F}}"];
	Node0x4e4c610:s0 -> Node0x4e4eef0;
	Node0x4e4c610:s1 -> Node0x4e4ef80;
	Node0x4e4eef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%28:\l28:                                               \l  %29 = getelementptr inbounds float, float addrspace(1)* %2, i64 %26\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %31 = fmul contract float %30, %1\l  %32 = getelementptr inbounds float, float addrspace(1)* %3, i64 %26\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %34 = fdiv contract float %31, %33\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %37 = fadd contract float %36, %34\l  store float %37, float addrspace(1)* %35, align 4, !tbaa !16\l  br label %38\l}"];
	Node0x4e4eef0 -> Node0x4e4ef80;
	Node0x4e4ef80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  ret void\l}"];
}
