// Seed: 420663510
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wire id_3,
    output wire id_4
);
  assign id_4 = id_1#(.id_3(1 - 1)) - id_3;
  wire id_6;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    input wor id_12,
    output tri1 id_13,
    input tri id_14,
    input wand id_15,
    output supply1 id_16,
    input wand id_17,
    input supply0 id_18,
    input wor id_19,
    output wor id_20,
    input uwire id_21,
    input uwire id_22,
    input uwire id_23,
    input supply0 id_24,
    input tri id_25,
    output tri id_26,
    input supply1 id_27,
    output wire id_28,
    output wire id_29,
    output tri1 id_30,
    output supply1 id_31,
    output tri1 id_32,
    input tri id_33,
    input wand id_34,
    input supply0 id_35,
    input wand id_36
    , id_43,
    input wor id_37,
    output wire id_38,
    output wire id_39,
    input tri0 id_40,
    input wire id_41
);
  wire id_44;
  module_0 modCall_1 (
      id_39,
      id_27,
      id_29,
      id_7,
      id_0
  );
endmodule
