Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Code/Kosen/4th/Verilog/ALUDev/t_Main_isim_beh.exe" -prj "C:/Code/Kosen/4th/Verilog/ALUDev/t_Main_beh.prj" "work.t_Main" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/Switcher.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/StatusRegister.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/Selector.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/InstructionDecoder.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/IndexRegister.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/DispSelector.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/DFCLW100.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/Decoder8.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/CLKCounter.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/ALU.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/Accumulator.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/Main.v" into library work
Analyzing Verilog file "C:/Code/Kosen/4th/Verilog/ALUDev/t_Main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Accumulator
Compiling module IndexRegister
Compiling module CLKCounter
Compiling module InstructionDecoder
Compiling module ALU
Compiling module StatusRegister
Compiling module Selector
Compiling module DFCLW100
Compiling module Switcher
Compiling module DispSelector
Compiling module Decoder8
Compiling module Main
Compiling module t_Main
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable C:/Code/Kosen/4th/Verilog/ALUDev/t_Main_isim_beh.exe
Fuse Memory Usage: 28472 KB
Fuse CPU Usage: 702 ms
