# pipeline-DES-verilog
Pipelined DES implementation described in Verilog, for synthetizing on FPGA
