Running: D:\ISE2.0\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/ProgramasVHDLARQUI/P3/pila/pila_isim_beh.exe -prj D:/ProgramasVHDLARQUI/P3/pila/pila_beh.prj work.pila 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/ProgramasVHDLARQUI/P3/pila/../stack_p/stack_p.vhd" into library work
Parsing VHDL file "D:/ProgramasVHDLARQUI/P3/pila/../SRAM/SRAM.vhd" into library work
Parsing VHDL file "D:/ProgramasVHDLARQUI/P3/pila/../program_c/program_c.vhd" into library work
Parsing VHDL file "D:/ProgramasVHDLARQUI/P3/pila/../divisor_reloj/divisor_reloj.vhd" into library work
Parsing VHDL file "D:/ProgramasVHDLARQUI/P3/pila/pila.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity divisor_reloj [divisor_reloj_default]
Compiling architecture behavioral of entity SRAM [sram_default]
Compiling architecture behavioral of entity program_c [program_c_default]
Compiling architecture behavioral of entity stack_p [stack_p_default]
Compiling architecture behavioral of entity pila
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable D:/ProgramasVHDLARQUI/P3/pila/pila_isim_beh.exe
Fuse Memory Usage: 34692 KB
Fuse CPU Usage: 624 ms
