==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
In file included from FIR_VIVADO/main.cpp:2:
FIR_VIVADO/fir.h:3:43: error: excess elements in array initializer
const sc_uint<8> cor[4] = {12, 3, 55, 12, 9 };
                                          ^
FIR_VIVADO/fir.h:19:2: error: expected ';' after struct
}
 ^
 ;
In file included from FIR_VIVADO/main.cpp:1:
In file included from FIR_VIVADO/main.cpp:3:
FIR_VIVADO/tb_fir.h:6:22: error: use of undeclared identifier 'in'
 sc_out <sc_int<16>> in;
                     ^
FIR_VIVADO/tb_fir.h:6:24: error: type name requires a specifier or qualifier
 sc_out <sc_int<16>> in;
                       ^
FIR_VIVADO/tb_fir.h:6:24: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_out <sc_int<16>> in;
                       ^
FIR_VIVADO/tb_fir.h:7:21: error: use of undeclared identifier 'out'
 sc_in <sc_int<16>> out;
                    ^
FIR_VIVADO/tb_fir.h:7:24: error: type name requires a specifier or qualifier
 sc_in <sc_int<16>> out;
                       ^
FIR_VIVADO/tb_fir.h:7:24: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_in <sc_int<16>> out;
                       ^
FIR_VIVADO/tb_fir.h:19:2: error: expected ';' after struct
}
 ^
 ;
In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:9:25: error: use of undeclared identifier 'in_signal'
 sc_signal <sc_int<16>> in_signal;
                        ^
FIR_VIVADO/main.cpp:9:34: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/main.cpp:9:34: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/main.cpp:10:25: error: use of undeclared identifier 'out_signal'
 sc_signal <sc_int<16>> out_signal;
                        ^
FIR_VIVADO/main.cpp:10:35: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/main.cpp:10:35: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
FIR_VIVADO/main.cpp:22:12: error: use of undeclared identifier 'in_signal'
  fir0->in(in_signal);
           ^
FIR_VIVADO/main.cpp:23:13: error: use of undeclared identifier 'out_signal'
  fir0->out(out_signal);
            ^
FIR_VIVADO/main.cpp:26:3: error: use of undeclared identifier 'tb0'
  tb0->reset(reset_signal);
  ^
FIR_VIVADO/main.cpp:27:3: error: use of undeclared identifier 'tb0'
  tb0->in(in_signal);
  ^
FIR_VIVADO/main.cpp:27:11: error: use of undeclared identifier 'in_signal'
  tb0->in(in_signal);
          ^
FIR_VIVADO/main.cpp:28:3: error: use of undeclared identifier 'tb0'
  tb0->out(out_signal)
  ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
4 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
In file included from FIR_VIVADO/main.cpp:2:
FIR_VIVADO/fir.h:19:2: error: expected ';' after struct
}
 ^
 ;
In file included from FIR_VIVADO/main.cpp:1:
In file included from FIR_VIVADO/main.cpp:3:
FIR_VIVADO/tb_fir.h:6:22: error: use of undeclared identifier 'in'
 sc_out <sc_int<16>> in;
                     ^
FIR_VIVADO/tb_fir.h:6:24: error: type name requires a specifier or qualifier
 sc_out <sc_int<16>> in;
                       ^
FIR_VIVADO/tb_fir.h:6:24: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_out <sc_int<16>> in;
                       ^
FIR_VIVADO/tb_fir.h:7:21: error: use of undeclared identifier 'out'
 sc_in <sc_int<16>> out;
                    ^
FIR_VIVADO/tb_fir.h:7:24: error: type name requires a specifier or qualifier
 sc_in <sc_int<16>> out;
                       ^
FIR_VIVADO/tb_fir.h:7:24: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_in <sc_int<16>> out;
                       ^
FIR_VIVADO/tb_fir.h:19:2: error: expected ';' after struct
}
 ^
 ;
In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:9:25: error: use of undeclared identifier 'in_signal'
 sc_signal <sc_int<16>> in_signal;
                        ^
FIR_VIVADO/main.cpp:9:34: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/main.cpp:9:34: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/main.cpp:10:25: error: use of undeclared identifier 'out_signal'
 sc_signal <sc_int<16>> out_signal;
                        ^
FIR_VIVADO/main.cpp:10:35: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/main.cpp:10:35: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
FIR_VIVADO/main.cpp:22:12: error: use of undeclared identifier 'in_signal'
  fir0->in(in_signal);
           ^
FIR_VIVADO/main.cpp:23:13: error: use of undeclared identifier 'out_signal'
  fir0->out(out_signal);
            ^
FIR_VIVADO/main.cpp:26:3: error: use of undeclared identifier 'tb0'
  tb0->reset(reset_signal);
  ^
FIR_VIVADO/main.cpp:27:3: error: use of undeclared identifier 'tb0'
  tb0->in(in_signal);
  ^
FIR_VIVADO/main.cpp:27:11: error: use of undeclared identifier 'in_signal'
  tb0->in(in_signal);
          ^
FIR_VIVADO/main.cpp:28:3: error: use of undeclared identifier 'tb0'
  tb0->out(out_signal)
  ^
FIR_VIVADO/main.cpp:28:12: error: use of undeclared identifier 'out_signal'
  tb0->out(out_signal)
           ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
4 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
In file included from FIR_VIVADO/main.cpp:3:
FIR_VIVADO/tb_fir.h:6:22: error: use of undeclared identifier 'in'
 sc_out <sc_int<16>> in;
                     ^
FIR_VIVADO/tb_fir.h:6:24: error: type name requires a specifier or qualifier
 sc_out <sc_int<16>> in;
                       ^
FIR_VIVADO/tb_fir.h:6:24: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_out <sc_int<16>> in;
                       ^
FIR_VIVADO/tb_fir.h:7:21: error: use of undeclared identifier 'out'
 sc_in <sc_int<16>> out;
                    ^
FIR_VIVADO/tb_fir.h:7:24: error: type name requires a specifier or qualifier
 sc_in <sc_int<16>> out;
                       ^
FIR_VIVADO/tb_fir.h:7:24: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_in <sc_int<16>> out;
                       ^
In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:9:25: error: use of undeclared identifier 'in_signal'
 sc_signal <sc_int<16>> in_signal;
                        ^
FIR_VIVADO/main.cpp:9:34: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/main.cpp:9:34: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/main.cpp:10:25: error: use of undeclared identifier 'out_signal'
 sc_signal <sc_int<16>> out_signal;
                        ^
FIR_VIVADO/main.cpp:10:35: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/main.cpp:10:35: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
FIR_VIVADO/main.cpp:22:12: error: use of undeclared identifier 'in_signal'
  fir0->in(in_signal);
           ^
FIR_VIVADO/main.cpp:23:13: error: use of undeclared identifier 'out_signal'
  fir0->out(out_signal);
            ^
FIR_VIVADO/main.cpp:27:8: error: no member named 'in' in 'tb_fir'
  tb0->in(in_signal);
  ~~~  ^
FIR_VIVADO/main.cpp:27:11: error: use of undeclared identifier 'in_signal'
  tb0->in(in_signal);
          ^
FIR_VIVADO/main.cpp:28:8: error: no member named 'out' in 'tb_fir'
  tb0->out(out_signal)
  ~~~  ^
FIR_VIVADO/main.cpp:28:12: error: use of undeclared identifier 'out_signal'
  tb0->out(out_signal)
           ^
FIR_VIVADO/main.cpp:40:1: error: no matching constructor for initialization of 'struct SYSTEM'
SYSTEM *top;
^
FIR_VIVADO/main.cpp:15:41: note: candidate constructor not viable: requires 1 argument, but 0 were provided
 typedef SYSTEM SC_CURRENT_USER_MODULE; SYSTEM( ::sc_core::sc_module_name )
                                        ^
FIR_VIVADO/main.cpp:5:8: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 0 were provided
struct SYSTEM : ::sc_core::sc_module {
       ^
FIR_VIVADO/main.cpp:40:7: error: expected ';' after top level declarator
SYSTEM *top;
      ^
      ;
FIR_VIVADO/main.cpp:43:2: error: use of undeclared identifier 'top'
 top = new SYSTEM ("TOP SYSTEM");
 ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
4 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_20201/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
FIR_VIVADO/main.cpp:22:3: error: no matching function for call to object of type 'sc_in<sc_int<16> >'
  fir0->in(in_signal);
  ^~~~~~~~
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_signal_in_if<_ap_sc_::sc_dt::sc_int<16> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_in_if<_ap_sc_::sc_dt::sc_int<16> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:23:3: error: no matching function for call to object of type 'sc_out<sc_int<16> >'
  fir0->out(out_signal);
  ^~~~~~~~~
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_int<16> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_int<16> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:27:8: error: no member named 'in' in 'tb_fir'
  tb0->in(in_signal);
  ~~~  ^
FIR_VIVADO/main.cpp:28:8: error: no member named 'out' in 'tb_fir'
  tb0->out(out_signal)
  ~~~  ^
FIR_VIVADO/main.cpp:40:1: error: no matching constructor for initialization of 'struct SYSTEM'
SYSTEM *top;
^
FIR_VIVADO/main.cpp:15:41: note: candidate constructor not viable: requires 1 argument, but 0 were provided
 typedef SYSTEM SC_CURRENT_USER_MODULE; SYSTEM( ::sc_core::sc_module_name )
                                        ^
FIR_VIVADO/main.cpp:5:8: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 0 were provided
struct SYSTEM : ::sc_core::sc_module {
       ^
FIR_VIVADO/main.cpp:40:7: error: expected ';' after top level declarator
SYSTEM *top;
      ^
      ;
FIR_VIVADO/main.cpp:43:2: error: use of undeclared identifier 'top'
 top = new SYSTEM ("TOP SYSTEM");
 ^
FIR_VIVADO/main.cpp:43:12: error: must use 'struct' tag to refer to type 'SYSTEM' in this scope
 top = new SYSTEM ("TOP SYSTEM");
           ^
           struct 
FIR_VIVADO/main.cpp:44:2: error: use of undeclared identifier 'sc_start'
 sc_start();
 ^
11 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
FIR_VIVADO/main.cpp:22:3: error: no matching function for call to object of type 'sc_in<sc_int<16> >'
  fir0->in(in_signal);
  ^~~~~~~~
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_signal_in_if<_ap_sc_::sc_dt::sc_int<16> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_in_if<_ap_sc_::sc_dt::sc_int<16> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:23:3: error: no matching function for call to object of type 'sc_out<sc_int<16> >'
  fir0->out(out_signal);
  ^~~~~~~~~
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_int<16> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
C:/Xilinx_20201/Vivado/2020.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_signal<sc_uint<16> >' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_signal_inout_if<_ap_sc_::sc_dt::sc_int<16> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:28:23: error: expected ';' after expression
  tb0->out(out_signal)
                      ^
                      ;
FIR_VIVADO/main.cpp:37:2: error: expected ';' after struct
}
 ^
 ;
FIR_VIVADO/main.cpp:44:2: error: use of undeclared identifier 'sc_start'
 sc_start();
 ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
FIR_VIVADO/main.cpp:37:2: error: expected ';' after struct
}
 ^
 ;
FIR_VIVADO/main.cpp:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cpp:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cpp:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cpp:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
WARNING: [HLS 200-40] FIR_VIVADO/main.cpp:4:10: fatal error: 'sc_time.h' file not found
#include "sc_time.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
WARNING: [HLS 200-40] FIR_VIVADO/main.cpp:4:10: fatal error: 'sc_time.h' file not found
#include <sc_time.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cpp:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cpp:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cpp:1:
FIR_VIVADO/main.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cpp:16:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cpp:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
WARNING: [HLS 200-40] FIR_VIVADO/main.cpp:4:10: fatal error: 'sc_clock.h' file not found
#include "sc_clock.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
WARNING: [HLS 200-40] FIR_VIVADO/main.cpp:4:10: fatal error: 'sc_clock.h' file not found
#include <sc_clock.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/system.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/system.cpp:1:
FIR_VIVADO/system.cpp:9:25: error: use of undeclared identifier 'in_signal'
 sc_signal <sc_int<16>> in_signal;
                        ^
FIR_VIVADO/system.cpp:9:34: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/system.cpp:9:34: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> in_signal;
                                 ^
FIR_VIVADO/system.cpp:10:25: error: use of undeclared identifier 'out_signal'
 sc_signal <sc_int<16>> out_signal;
                        ^
FIR_VIVADO/system.cpp:10:35: error: type name requires a specifier or qualifier
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/system.cpp:10:35: warning: declaration does not declare anything [-Wmissing-declarations]
 sc_signal <sc_int<16>> out_signal;
                                  ^
FIR_VIVADO/system.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/system.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
FIR_VIVADO/system.cpp:22:12: error: use of undeclared identifier 'in_signal'
  fir0->in(in_signal);
           ^
FIR_VIVADO/system.cpp:23:13: error: use of undeclared identifier 'out_signal'
  fir0->out(out_signal);
            ^
FIR_VIVADO/system.cpp:26:3: error: use of undeclared identifier 'tb0'
  tb0->reset(reset_signal);
  ^
FIR_VIVADO/system.cpp:27:3: error: use of undeclared identifier 'tb0'
  tb0->in(in_signal);
  ^
FIR_VIVADO/system.cpp:27:11: error: use of undeclared identifier 'in_signal'
  tb0->in(in_signal);
          ^
FIR_VIVADO/system.cpp:28:3: error: use of undeclared identifier 'tb0'
  tb0->out(out_signal)
  ^
FIR_VIVADO/system.cpp:28:12: error: use of undeclared identifier 'out_signal'
  tb0->out(out_signal)
           ^
FIR_VIVADO/system.cpp:38:2: error: expected ';' after struct
}
 ^
 ;
2 warnings and 14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/system.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/system.cpp:1:
FIR_VIVADO/system.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/system.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/system.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/system.cpp:1:
FIR_VIVADO/system.cpp:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/system.cpp:16:34: error: use of undeclared identifier 'NS'
  : clk_signal("CLK_SIGNAL", 10, NS)
                                 ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cpp' ... 
WARNING: [HLS 200-40] FIR_VIVADO/main.cpp:4:10: fatal error: 'sc_clock.h' file not found
#include <sc_clock.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cc' ... 
WARNING: [HLS 200-40] FIR_VIVADO/main.cc:4:10: fatal error: 'sc_clock.h' file not found
#include <sc_clock.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cc' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cc:1:
FIR_VIVADO/main.cc:12:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cc:16:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cc:48:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cc' ... 
WARNING: [HLS 200-40] FIR_VIVADO/main.cc:4:10: fatal error: 'sysc/datatypes/int/sc_nbdefs.h' file not found
#include "sysc/datatypes/int/sc_nbdefs.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cc' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cc:1:
FIR_VIVADO/main.cc:13:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cc:17:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cc:49:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/main.cc' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/main.cc:1:
FIR_VIVADO/main.cc:13:2: error: unknown type name 'sc_clock'
 sc_clock clk_signal;
 ^
FIR_VIVADO/main.cc:17:34: error: use of undeclared identifier 'SC_NS'
  : clk_signal("CLK_SIGNAL", 10, SC_NS)
                                 ^
FIR_VIVADO/main.cc:49:22: error: use of undeclared identifier 'SC_NS'
  sc_start(end_time, SC_NS);
                     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/fir.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from FIR_VIVADO/fir.cpp:1:
FIR_VIVADO/fir.cpp:22:11: error: use of undeclared identifier 'int_arr'; did you mean 'in_arr'?
   tmp += int_arr[i] * cor[i];
          ^~~~~~~
          in_arr
FIR_VIVADO/fir.cpp:6:13: note: 'in_arr' declared here
 sc_int<16> in_arr[5];
            ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1027.922 ; gain = 933.758
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1027.922 ; gain = 933.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1027.922 ; gain = 933.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1027.922 ; gain = 933.758
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 1027.922 ; gain = 933.758
WARNING: [XFORM 203-561] 'Loop-2' (FIR_VIVADO/fir.cpp:17:17) in function 'fir::fir_main' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'fir::fir_main' to 'fir_main' (FIR_VIVADO/fir.cpp:3)
INFO: [HLS 200-472] Inferring partial write operation for 'in_arr.V' (FIR_VIVADO/fir.cpp:8:3)
INFO: [HLS 200-472] Inferring partial write operation for 'in_arr.V' (FIR_VIVADO/fir.cpp:18:4)
INFO: [HLS 200-472] Inferring partial write operation for 'in_arr.V' (FIR_VIVADO/fir.cpp:21:15)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 1027.922 ; gain = 933.758
INFO: [HLS 200-10] Starting hardware synthesis ...
ERROR: [SCA 200-203] Cannot find top module 'SYSTEM', please check the specified module name.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=place
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=place
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/fir.cpp' ... 
ERROR: [HLS 200-637] SystemC input is not supported
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=place
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=place
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=place
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=place
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/fir.cpp' ... 
ERROR: [HLS 200-637] SystemC input is not supported
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Setting target device to 'xczu39dr-ffvf1760-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_optimization_level=2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_phys_opt=place
INFO: [HLS 200-1464] Running solution command: config_export -vivado_report_level=0
WARNING: [HLS 200-655] The device family 'zynquplusRFSOC' is new to HLS - using 'zynquplus' characterization library
INFO: [HLS 200-10] Analyzing design file 'FIR_VIVADO/fir.cpp' ... 
ERROR: [HLS 200-637] SystemC input is not supported
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//'.
WARNING: [HLS 200-40] Cannot find library 'D:/Vitis_vivado/Vitis/2020.1/common/technology/xilinx/_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx//_fpv7'.
ERROR: [HLS 200-1023] Part '-' is not installed.
