Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constrained 'sck' to bel 'X31/Y0/io0'
Info: constrained 'ss' to bel 'X31/Y0/io1'
Info: constrained 'sdo' to bel 'X30/Y0/io0'
Info: constrained 'sdi' to bel 'X30/Y0/io1'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:     1891 LCs used as LUT4 only
Info:      525 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      119 LCs used as DFF only
Info: Packing carries..
Info:       28 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        8 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_app.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 204)
Info: promoting u_usb_dfu.u_fifo.app_rstn_SB_DFFR_Q_R [reset] (fanout 194)
Info: promoting u_usb_dfu.rstn_SB_LUT4_I3_O[0] [reset] (fanout 182)
Info: promoting u_app.rstn_SB_LUT4_I2_O [reset] (fanout 88)
Info: promoting u_usb_dfu.u_fifo.u_in_fifo.delay_in_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_dfu.u_fifo.u_out_fifo.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting u_usb_dfu.u_sie.clk_gate [cen] (fanout 18)
Info: Constraining chains...
Info:       36 LCs used to legalise carry chains.
Info: Checksum: 0xdcf01fff

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x63e69039

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2594/ 7680    33%
Info: 	        ICESTORM_RAM:     1/   32     3%
Info: 	               SB_IO:     9/  256     3%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     1/    1   100%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 2398 cells, random placement wirelen = 78919.
Info:     at initial placer iter 0, wirelen = 598
Info:     at initial placer iter 1, wirelen = 601
Info:     at initial placer iter 2, wirelen = 606
Info:     at initial placer iter 3, wirelen = 658
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 607, spread = 16108, legal = 16666; time = 0.07s
Info:     at iteration #2, type ALL: wirelen solved = 1013, spread = 13802, legal = 14587; time = 0.08s
Info:     at iteration #3, type ALL: wirelen solved = 1637, spread = 13120, legal = 14064; time = 0.08s
Info:     at iteration #4, type ALL: wirelen solved = 1967, spread = 11670, legal = 12759; time = 0.22s
Info:     at iteration #5, type ALL: wirelen solved = 2455, spread = 11102, legal = 12184; time = 0.06s
Info:     at iteration #6, type ALL: wirelen solved = 2729, spread = 10904, legal = 11779; time = 0.08s
Info:     at iteration #7, type ALL: wirelen solved = 2943, spread = 11058, legal = 11752; time = 0.07s
Info:     at iteration #8, type ALL: wirelen solved = 3412, spread = 10795, legal = 11623; time = 0.07s
Info:     at iteration #9, type ALL: wirelen solved = 3801, spread = 10594, legal = 11300; time = 0.05s
Info:     at iteration #10, type ALL: wirelen solved = 4129, spread = 10218, legal = 11100; time = 0.05s
Info:     at iteration #11, type ALL: wirelen solved = 4424, spread = 10006, legal = 11015; time = 0.06s
Info:     at iteration #12, type ALL: wirelen solved = 4705, spread = 10450, legal = 11065; time = 0.06s
Info:     at iteration #13, type ALL: wirelen solved = 5037, spread = 9943, legal = 10807; time = 0.05s
Info:     at iteration #14, type ALL: wirelen solved = 5025, spread = 9775, legal = 10706; time = 0.06s
Info:     at iteration #15, type ALL: wirelen solved = 5301, spread = 9552, legal = 10471; time = 0.05s
Info:     at iteration #16, type ALL: wirelen solved = 5349, spread = 9555, legal = 10320; time = 0.06s
Info:     at iteration #17, type ALL: wirelen solved = 5601, spread = 9645, legal = 10494; time = 0.06s
Info:     at iteration #18, type ALL: wirelen solved = 5809, spread = 9437, legal = 10350; time = 0.06s
Info:     at iteration #19, type ALL: wirelen solved = 6019, spread = 9345, legal = 10493; time = 0.62s
Info:     at iteration #20, type ALL: wirelen solved = 6115, spread = 9237, legal = 10261; time = 0.06s
Info:     at iteration #21, type ALL: wirelen solved = 6101, spread = 9160, legal = 10105; time = 0.07s
Info:     at iteration #22, type ALL: wirelen solved = 6238, spread = 9081, legal = 10131; time = 0.06s
Info:     at iteration #23, type ALL: wirelen solved = 6226, spread = 9444, legal = 10320; time = 0.05s
Info:     at iteration #24, type ALL: wirelen solved = 6627, spread = 9331, legal = 10131; time = 0.05s
Info:     at iteration #25, type ALL: wirelen solved = 6560, spread = 9183, legal = 10146; time = 0.06s
Info:     at iteration #26, type ALL: wirelen solved = 6581, spread = 9312, legal = 10049; time = 0.05s
Info:     at iteration #27, type ALL: wirelen solved = 6819, spread = 9290, legal = 9979; time = 0.06s
Info:     at iteration #28, type ALL: wirelen solved = 6804, spread = 9508, legal = 10295; time = 0.05s
Info:     at iteration #29, type ALL: wirelen solved = 7075, spread = 9397, legal = 9977; time = 0.07s
Info:     at iteration #30, type ALL: wirelen solved = 7154, spread = 9420, legal = 10307; time = 0.05s
Info:     at iteration #31, type ALL: wirelen solved = 7186, spread = 9255, legal = 10019; time = 0.05s
Info:     at iteration #32, type ALL: wirelen solved = 7259, spread = 9256, legal = 9899; time = 0.05s
Info:     at iteration #33, type ALL: wirelen solved = 7089, spread = 9222, legal = 9942; time = 0.06s
Info:     at iteration #34, type ALL: wirelen solved = 7198, spread = 9173, legal = 9863; time = 0.06s
Info:     at iteration #35, type ALL: wirelen solved = 7142, spread = 9200, legal = 9855; time = 0.64s
Info:     at iteration #36, type ALL: wirelen solved = 7203, spread = 9178, legal = 9998; time = 0.06s
Info:     at iteration #37, type ALL: wirelen solved = 7151, spread = 9197, legal = 9837; time = 0.05s
Info:     at iteration #38, type ALL: wirelen solved = 7270, spread = 9214, legal = 9852; time = 0.05s
Info:     at iteration #39, type ALL: wirelen solved = 7293, spread = 9245, legal = 9800; time = 0.06s
Info:     at iteration #40, type ALL: wirelen solved = 7318, spread = 9321, legal = 10021; time = 0.06s
Info:     at iteration #41, type ALL: wirelen solved = 7446, spread = 9359, legal = 10227; time = 0.47s
Info:     at iteration #42, type ALL: wirelen solved = 7597, spread = 9429, legal = 10164; time = 0.06s
Info:     at iteration #43, type ALL: wirelen solved = 7660, spread = 9421, legal = 10096; time = 0.06s
Info:     at iteration #44, type ALL: wirelen solved = 7679, spread = 9389, legal = 9956; time = 0.06s
Info: HeAP Placer Time: 5.16s
Info:   of which solving equations: 1.89s
Info:   of which spreading cells: 0.36s
Info:   of which strict legalisation: 2.14s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 852, wirelen = 9800
Info:   at iteration #5: temp = 0.000000, timing cost = 780, wirelen = 8861
Info:   at iteration #10: temp = 0.000000, timing cost = 730, wirelen = 8578
Info:   at iteration #15: temp = 0.000000, timing cost = 707, wirelen = 8485
Info:   at iteration #20: temp = 0.000000, timing cost = 696, wirelen = 8447
Info:   at iteration #20: temp = 0.000000, timing cost = 695, wirelen = 8448 
Info: SA placement time 1.90s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 53.46 MHz (PASS at 16.00 MHz)
Info: Max frequency for clock               'clk_pll': 34.80 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 5.06 ns
Info: Max delay <async>                       -> posedge clk_pll              : 2.82 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 8.85 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk_pll              : 20.41 ns
Info: Max delay posedge clk_pll               -> <async>                      : 9.58 ns
Info: Max delay posedge clk_pll               -> posedge clk$SB_IO_IN_$glb_clk: 17.62 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ -7904,  -3552) |************+
Info: [ -3552,    800) |*************************+
Info: [   800,   5152) |*****************************************************+
Info: [  5152,   9504) |************+
Info: [  9504,  13856) |********************************************************+
Info: [ 13856,  18208) |************************************************************ 
Info: [ 18208,  22560) |******************************************+
Info: [ 22560,  26912) | 
Info: [ 26912,  31264) | 
Info: [ 31264,  35616) | 
Info: [ 35616,  39968) | 
Info: [ 39968,  44320) |**+
Info: [ 44320,  48672) |************ 
Info: [ 48672,  53024) |************************************+
Info: [ 53024,  57376) |**************************************+
Info: [ 57376,  61728) |******************************************+
Info: [ 61728,  66080) | 
Info: [ 66080,  70432) | 
Info: [ 70432,  74784) |+
Info: [ 74784,  79136) |*+
Info: Checksum: 0xaf895fee

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8975 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      103        896 |  103   896 |      8112|       0.47       0.47|
Info:       2000 |      280       1719 |  177   823 |      7358|       0.26       0.73|
Info:       3000 |      572       2427 |  292   708 |      6816|       0.29       1.01|
Info:       4000 |      861       3138 |  289   711 |      6343|       0.30       1.32|
Info:       5000 |     1285       3714 |  424   576 |      5870|       0.20       1.52|
Info:       6000 |     1744       4255 |  459   541 |      5488|       0.28       1.80|
Info:       7000 |     2092       4904 |  348   649 |      4956|       0.25       2.05|
Info:       8000 |     2471       5525 |  379   621 |      4486|       0.23       2.28|
Info:       9000 |     2952       6039 |  481   514 |      4149|       0.27       2.55|
Info:      10000 |     3355       6629 |  403   590 |      3701|       0.24       2.79|
Info:      11000 |     3907       7077 |  552   448 |      3470|       0.26       3.05|
Info:      12000 |     4473       7504 |  566   427 |      3301|       0.25       3.30|
Info:      13000 |     4990       7968 |  517   464 |      2952|       0.24       3.54|
Info:      14000 |     5500       8445 |  510   477 |      2636|       0.27       3.81|
Info:      15000 |     5857       9065 |  357   620 |      2118|       0.18       3.99|
Info:      16000 |     6162       9727 |  305   662 |      1513|       0.16       4.15|
Info:      17000 |     6486      10367 |  324   640 |       938|       0.15       4.30|
Info:      18000 |     6773      11064 |  287   697 |       323|       0.16       4.46|
Info:      18689 |     7047      11480 |  274   416 |         0|       0.37       4.83|
Info: Routing complete.
Info: Router1 time 4.83s
Info: Checksum: 0x35e23332

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.u_flash_if.state_d_SB_LUT4_O_4_LC.O
Info:  0.9  1.7    Net u_app.u_flash_if.state_d_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] budget 1.920000 ns (10,11) -> (9,10)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:82.8-108.28
Info:                  ../../common/hdl/flash/flash_if.v:159.30-159.37
Info:                  ../hdl/bootloader/app.v:310.4-333.46
Info:  0.6  2.2  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_I2_SB_LUT4_O_1_LC.O
Info:  0.9  3.1    Net u_usb_dfu.dfu_status_s_SB_LUT4_I3_I2[0] budget 4.491000 ns (9,10) -> (10,11)
Info:                Sink u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  3.6  Source u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.9  4.4    Net u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0] budget 4.634000 ns (10,11) -> (10,10)
Info:                Sink u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  5.1  Source u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  5.9    Net u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] budget 4.634000 ns (10,10) -> (11,9)
Info:                Sink u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.5  Source u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  0.9  7.4    Net u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] budget 4.634000 ns (11,9) -> (11,9)
Info:                Sink u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.9  Source u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_LC.O
Info:  0.9  8.8    Net u_app.u_flash_if.state_d_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2] budget 4.634000 ns (11,9) -> (11,8)
Info:                Sink u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.3  Source u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9 10.1    Net u_app.u_spi.en_d_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] budget 4.633000 ns (11,8) -> (12,9)
Info:                Sink u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 10.6  Source u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.O
Info:  1.7 12.3    Net u_usb_dfu.u_fifo.u_out_fifo.genblk1.u_ltx4_async_data.out_ovalid_mask_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I1[2] budget 4.633000 ns (12,9) -> (12,16)
Info:                Sink u_app.u_spi.en_d_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.8  Source u_app.u_spi.en_d_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.9 13.7    Net u_app.u_spi.en_d_SB_LUT4_O_I0[0] budget 4.633000 ns (12,16) -> (12,16)
Info:                Sink u_app.u_spi.en_q_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 14.3  Source u_app.u_spi.en_q_SB_LUT4_I3_LC.O
Info:  0.9 15.2    Net u_app.u_spi.sck_d_SB_LUT4_O_I1[1] budget 4.633000 ns (12,16) -> (12,16)
Info:                Sink u_app.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.8  Source u_app.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.9 16.7    Net u_app.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I1[2] budget 4.633000 ns (12,16) -> (12,17)
Info:                Sink u_app.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 17.1  Source u_app.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.4 19.5    Net u_app.u_spi.state_q_SB_DFFER_Q_E budget 4.633000 ns (12,17) -> (12,17)
Info:                Sink u_app.u_spi.state_d_SB_LUT4_O_LC.CEN
Info:  0.1 19.6  Setup u_app.u_spi.state_d_SB_LUT4_O_LC.CEN
Info: 6.9 ns logic, 12.7 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_dfu.u_fifo.u_in_fifo.in_last_q_SB_DFFER_Q_2_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_usb_dfu.fifo_in_full_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.994000 ns (7,18) -> (7,19)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:123.4-153.31
Info:                  ../../../usb_dfu/fifo.v:107.4-122.39
Info:                  ../../../usb_dfu/in_fifo.v:65.36-65.45
Info:                  ../../../usb_dfu/usb_dfu.v:357.4-379.45
Info:  0.7  2.3  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.9  3.2    Net u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I0[0] budget 0.994000 ns (7,19) -> (6,18)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  3.9  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_2_LC.O
Info:  2.8  6.6    Net u_usb_dfu.dfu_status_s_SB_LUT4_I3_2_O[3] budget 0.994000 ns (6,18) -> (3,8)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_2_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  7.1  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_2_O_SB_LUT4_I1_LC.O
Info:  1.4  8.5    Net u_usb_dfu.u_ctrl_endp.in_req_q_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3] budget 0.994000 ns (3,8) -> (2,5)
Info:                Sink u_usb_dfu.u_ctrl_endp.in_req_q_SB_LUT4_I3_1_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.0  Source u_usb_dfu.u_ctrl_endp.in_req_q_SB_LUT4_I3_1_O_SB_LUT4_O_LC.O
Info:  1.7 10.6    Net u_usb_dfu.u_ctrl_endp.in_req_q_SB_LUT4_I3_1_O[2] budget 0.993000 ns (2,5) -> (2,15)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 11.2  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9 12.1    Net u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O[0] budget 0.993000 ns (2,15) -> (3,16)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 12.7  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  0.9 13.6    Net u_usb_dfu.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0] budget 0.993000 ns (3,16) -> (3,16)
Info:                Sink u_usb_dfu.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 14.2  Source u_usb_dfu.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  2.0 16.1    Net u_usb_dfu.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O[0] budget 0.993000 ns (3,16) -> (4,20)
Info:                Sink u_usb_dfu.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 16.8  Source u_usb_dfu.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  3.0 19.8    Net u_usb_dfu.ctrl_stall_SB_LUT4_I3_O[0] budget 0.993000 ns (4,20) -> (2,11)
Info:                Sink u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 20.3  Source u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.9 21.2    Net u_usb_dfu.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3] budget 0.993000 ns (2,11) -> (2,12)
Info:                Sink u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_E_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 21.7  Source u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_E_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9 22.5    Net u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_E_SB_LUT4_O_I2[1] budget 0.993000 ns (2,12) -> (3,13)
Info:                Sink u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_E_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 23.0  Source u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_E_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  3.9 26.9    Net u_usb_dfu.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I0[3] budget 0.993000 ns (3,13) -> (6,30)
Info:                Sink u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 27.4  Source u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  2.5 29.8    Net u_usb_dfu.u_ctrl_endp.addr_q_SB_DFFER_Q_E budget 0.993000 ns (6,30) -> (6,31)
Info:                Sink u_usb_dfu.u_ctrl_endp.addr_q_SB_DFFER_Q_DFFLC.CEN
Info:  0.1 29.9  Setup u_usb_dfu.u_ctrl_endp.addr_q_SB_DFFER_Q_DFFLC.CEN
Info: 7.6 ns logic, 22.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source sdi$sb_io.D_IN_0
Info:  4.1  4.1    Net sdi$SB_IO_IN budget 61.808998 ns (30,0) -> (13,15)
Info:                Sink u_app.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:82.8-108.28
Info:                  ../../common/hdl/flash/spi.v:90.32-90.41
Info:                  ../hdl/bootloader/app.v:342.4-354.27
Info:  0.7  4.8  Setup u_app.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info: 0.7 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_p.D_IN_0
Info:  1.9  1.9    Net dp_rx budget 20.142000 ns (9,33) -> (5,31)
Info:                Sink u_usb_dfu.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:123.4-153.31
Info:                  ../../../usb_dfu/sie.v:553.4-564.32
Info:                  ../../../usb_dfu/phy_rx.v:53.18-53.25
Info:                  ../../../usb_dfu/usb_dfu.v:275.4-304.49
Info:  0.7  2.6  Setup u_usb_dfu.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_app.state_d_SB_LUT4_O_2_LC.O
Info:  0.9  1.7    Net u_app.state_d_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0] budget 9.933000 ns (11,22) -> (12,21)
Info:                Sink boot_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:82.8-108.28
Info:                  ../hdl/bootloader/app.v:101.21-101.28
Info:  0.6  2.2  Source boot_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4  4.6    Net boot_SB_LUT4_O_I1[2] budget 27.096001 ns (12,21) -> (10,15)
Info:                Sink boot_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.2  Source boot_SB_LUT4_O_LC.O
Info:  4.6  9.8    Net boot budget 27.096001 ns (10,15) -> (0,0)
Info:                Sink u_warmboot.BOOT
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:82.8-108.28
Info:                  ../hdl/bootloader/app.v:50.17-50.23
Info: 1.9 ns logic, 7.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_app.u_flash_if.state_d_SB_LUT4_O_4_LC.O
Info:  0.9  1.7    Net u_app.u_flash_if.state_d_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] budget 1.024000 ns (10,11) -> (9,11)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I0_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:82.8-108.28
Info:                  ../../common/hdl/flash/flash_if.v:159.30-159.37
Info:                  ../hdl/bootloader/app.v:310.4-333.46
Info:  0.6  2.2  Source u_usb_dfu.dfu_status_s_SB_LUT4_I0_I2_SB_LUT4_O_1_LC.O
Info:  0.9  3.1    Net u_usb_dfu.dfu_status_s_SB_LUT4_I0_I2[1] budget 1.024000 ns (9,11) -> (9,12)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  4.5    Net u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2] budget 1.024000 ns (9,12) -> (9,12)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  5.0  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_I2_SB_LUT4_O_LC.O
Info:  0.9  5.8    Net u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_I2[0] budget 1.024000 ns (9,12) -> (9,12)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.4  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_1_LC.O
Info:  2.3  8.7    Net u_usb_dfu.dfu_status_s_SB_LUT4_I0_I3[0] budget 1.024000 ns (9,12) -> (2,9)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.3  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_LC.O
Info:  0.9 10.2    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3] budget 1.024000 ns (2,9) -> (3,9)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 10.6  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.9 11.5    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 1.023000 ns (3,9) -> (3,10)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 12.2  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.9 13.0    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[0] budget 1.023000 ns (3,10) -> (3,10)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 13.7  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_LC.O
Info:  0.9 14.6    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] budget 1.023000 ns (3,10) -> (3,10)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 15.0  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9 15.9    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2] budget 1.023000 ns (3,10) -> (2,9)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 16.4  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.9 17.2    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_I0[0] budget 1.023000 ns (2,9) -> (2,9)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 17.9  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_LUT4_O_LC.O
Info:  0.9 18.8    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_I1[2] budget 1.023000 ns (2,9) -> (3,10)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 19.3  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_LC.O
Info:  2.4 21.7    Net u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O budget 1.023000 ns (3,10) -> (2,10)
Info:                Sink u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 21.8  Setup u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 7.5 ns logic, 14.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_D_SB_LUT4_O_LC.O
Info:  3.5  4.3    Net u_usb_dfu.u_ctrl_endp.dev_state_qq[1] budget 2.215000 ns (3,15) -> (5,28)
Info:                Sink u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  4.8  Source u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  2.4  7.2    Net led_SB_LUT4_O_I2[3] budget 27.129999 ns (5,28) -> (7,23)
Info:                Sink led_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  7.7  Source led_SB_LUT4_O_LC.O
Info:  3.0 10.7    Net led$SB_IO_OUT budget 27.129999 ns (7,23) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:5.11-5.14
Info: 1.7 ns logic, 8.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_1_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_usb_dfu.u_ctrl_endp.dfu_state_q[2] budget 1.418000 ns (2,10) -> (3,11)
Info:                Sink u_usb_dfu.dfu_upload_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  2.3  Source u_usb_dfu.dfu_upload_SB_LUT4_O_LC.O
Info:  2.3  4.7    Net u_app.dfu_in_en_i_SB_LUT4_I3_O[0] budget 7.227000 ns (3,11) -> (10,15)
Info:                Sink u_usb_dfu.dfu_upload_SB_LUT4_I1_1_LC.I1
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:123.4-153.31
Info:                  ../../../usb_dfu/ctrl_endp.v:124.19-124.31
Info:                  ../../../usb_dfu/usb_dfu.v:320.4-350.46
Info:  0.6  5.3  Source u_usb_dfu.dfu_upload_SB_LUT4_I1_1_LC.O
Info:  0.9  6.1    Net u_usb_dfu.dfu_upload_SB_LUT4_I1_1_O[1] budget 7.227000 ns (10,15) -> (10,15)
Info:                Sink u_app.u_flash_if.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  6.6  Source u_app.u_flash_if.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.9  7.5    Net u_app.u_flash_if.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I0[0] budget 6.326000 ns (10,15) -> (10,14)
Info:                Sink u_app.u_flash_if.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.0  Source u_app.u_flash_if.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  1.4  9.5    Net u_app.u_flash_if.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3] budget 6.363000 ns (10,14) -> (10,11)
Info:                Sink u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.9  Source u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_LC.O
Info:  0.9 10.8    Net u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_O[2] budget 6.363000 ns (10,11) -> (11,10)
Info:                Sink u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 11.3  Source u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  2.0 13.3    Net u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2] budget 6.362000 ns (11,10) -> (11,6)
Info:                Sink u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 13.8  Source u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  2.7 16.5    Net u_app.u_flash_if.state_d_SB_LUT4_O_4_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O budget 6.362000 ns (11,6) -> (11,7)
Info:                Sink u_app.u_flash_if.byte_cnt_d_SB_LUT4_O_5_LC.CEN
Info:  0.1 16.6  Setup u_app.u_flash_if.byte_cnt_d_SB_LUT4_O_5_LC.CEN
Info: 4.7 ns logic, 11.9 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 50.98 MHz (PASS at 16.00 MHz)
Warning: Max frequency for clock               'clk_pll': 33.42 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 4.82 ns
Info: Max delay <async>                       -> posedge clk_pll              : 2.58 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 9.83 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk_pll              : 21.79 ns
Info: Max delay posedge clk_pll               -> <async>                      : 10.65 ns
Info: Max delay posedge clk_pll               -> posedge clk$SB_IO_IN_$glb_clk: 16.58 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ -9085,  -4707) |*****+
Info: [ -4707,   -329) |************+
Info: [  -329,   4049) |*************************+
Info: [  4049,   8427) |************************************************************ 
Info: [  8427,  12805) |******************************************************+
Info: [ 12805,  17183) |***********************************************************+
Info: [ 17183,  21561) |********************************************************+
Info: [ 21561,  25939) | 
Info: [ 25939,  30317) | 
Info: [ 30317,  34695) | 
Info: [ 34695,  39073) | 
Info: [ 39073,  43451) |+
Info: [ 43451,  47829) |*************** 
Info: [ 47829,  52207) |**********************+
Info: [ 52207,  56585) |*************************************************+
Info: [ 56585,  60963) |*************************************************+
Info: [ 60963,  65341) | 
Info: [ 65341,  69719) | 
Info: [ 69719,  74097) |+
Info: [ 74097,  78475) |*+
1 warning, 0 errors

Info: Program finished normally.
