{
  "module_name": "hw_sequencer_private.h",
  "hash_id": "b933048ba3df75cc893059953bf233d502ddff695ca27d2bfcc7b201d25e9397",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/inc/hw_sequencer_private.h",
  "human_readable_source": " \n\n#ifndef __DC_HW_SEQUENCER_PRIVATE_H__\n#define __DC_HW_SEQUENCER_PRIVATE_H__\n\n#include \"dc_types.h\"\n\nenum pipe_gating_control {\n\tPIPE_GATING_CONTROL_DISABLE = 0,\n\tPIPE_GATING_CONTROL_ENABLE,\n\tPIPE_GATING_CONTROL_INIT\n};\n\nstruct dce_hwseq_wa {\n\tbool blnd_crtc_trigger;\n\tbool DEGVIDCN10_253;\n\tbool false_optc_underflow;\n\tbool DEGVIDCN10_254;\n\tbool DEGVIDCN21;\n\tbool disallow_self_refresh_during_multi_plane_transition;\n\tbool dp_hpo_and_otg_sequence;\n\tbool wait_hubpret_read_start_during_mpo_transition;\n};\n\nstruct hwseq_wa_state {\n\tbool DEGVIDCN10_253_applied;\n\tbool disallow_self_refresh_during_multi_plane_transition_applied;\n\tunsigned int disallow_self_refresh_during_multi_plane_transition_applied_on_frame;\n};\n\nstruct pipe_ctx;\nstruct dc_state;\nstruct dc_stream_status;\nstruct dc_writeback_info;\nstruct dchub_init_data;\nstruct dc_static_screen_params;\nstruct resource_pool;\nstruct resource_context;\nstruct stream_resource;\nstruct dc_phy_addr_space_config;\nstruct dc_virtual_addr_space_config;\nstruct hubp;\nstruct dpp;\nstruct dce_hwseq;\nstruct timing_generator;\nstruct tg_color;\nstruct output_pixel_processor;\nstruct mpcc_blnd_cfg;\n\nstruct hwseq_private_funcs {\n\n\tvoid (*disable_stream_gating)(struct dc *dc, struct pipe_ctx *pipe_ctx);\n\tvoid (*enable_stream_gating)(struct dc *dc, struct pipe_ctx *pipe_ctx);\n\tvoid (*init_pipes)(struct dc *dc, struct dc_state *context);\n\tvoid (*reset_hw_ctx_wrap)(struct dc *dc, struct dc_state *context);\n\tvoid (*update_plane_addr)(const struct dc *dc,\n\t\t\tstruct pipe_ctx *pipe_ctx);\n\tvoid (*plane_atomic_disconnect)(struct dc *dc,\n\t\t\tstruct pipe_ctx *pipe_ctx);\n\tvoid (*update_mpcc)(struct dc *dc, struct pipe_ctx *pipe_ctx);\n\tbool (*set_input_transfer_func)(struct dc *dc,\n\t\t\t\tstruct pipe_ctx *pipe_ctx,\n\t\t\t\tconst struct dc_plane_state *plane_state);\n\tbool (*set_output_transfer_func)(struct dc *dc,\n\t\t\t\tstruct pipe_ctx *pipe_ctx,\n\t\t\t\tconst struct dc_stream_state *stream);\n\tvoid (*power_down)(struct dc *dc);\n\tvoid (*enable_display_pipe_clock_gating)(struct dc_context *ctx,\n\t\t\t\t\tbool clock_gating);\n\tbool (*enable_display_power_gating)(struct dc *dc,\n\t\t\t\t\tuint8_t controller_id,\n\t\t\t\t\tstruct dc_bios *dcb,\n\t\t\t\t\tenum pipe_gating_control power_gating);\n\tvoid (*blank_pixel_data)(struct dc *dc,\n\t\t\tstruct pipe_ctx *pipe_ctx,\n\t\t\tbool blank);\n\tenum dc_status (*enable_stream_timing)(\n\t\t\tstruct pipe_ctx *pipe_ctx,\n\t\t\tstruct dc_state *context,\n\t\t\tstruct dc *dc);\n\tvoid (*edp_backlight_control)(struct dc_link *link,\n\t\t\tbool enable);\n\tvoid (*setup_vupdate_interrupt)(struct dc *dc,\n\t\t\tstruct pipe_ctx *pipe_ctx);\n\tbool (*did_underflow_occur)(struct dc *dc, struct pipe_ctx *pipe_ctx);\n\tvoid (*init_blank)(struct dc *dc, struct timing_generator *tg);\n\tvoid (*disable_vga)(struct dce_hwseq *hws);\n\tvoid (*bios_golden_init)(struct dc *dc);\n\tvoid (*plane_atomic_power_down)(struct dc *dc,\n\t\t\tstruct dpp *dpp,\n\t\t\tstruct hubp *hubp);\n\tvoid (*plane_atomic_disable)(struct dc *dc, struct pipe_ctx *pipe_ctx);\n\tvoid (*enable_power_gating_plane)(struct dce_hwseq *hws,\n\t\tbool enable);\n\tvoid (*dpp_root_clock_control)(\n\t\t\tstruct dce_hwseq *hws,\n\t\t\tunsigned int dpp_inst,\n\t\t\tbool clock_on);\n\tvoid (*dpp_pg_control)(struct dce_hwseq *hws,\n\t\t\tunsigned int dpp_inst,\n\t\t\tbool power_on);\n\tvoid (*hubp_pg_control)(struct dce_hwseq *hws,\n\t\t\tunsigned int hubp_inst,\n\t\t\tbool power_on);\n\tvoid (*dsc_pg_control)(struct dce_hwseq *hws,\n\t\t\tunsigned int dsc_inst,\n\t\t\tbool power_on);\n\tbool (*dsc_pg_status)(struct dce_hwseq *hws,\n\t\t\tunsigned int dsc_inst);\n\tvoid (*update_odm)(struct dc *dc, struct dc_state *context,\n\t\t\tstruct pipe_ctx *pipe_ctx);\n\tvoid (*program_all_writeback_pipes_in_tree)(struct dc *dc,\n\t\t\tconst struct dc_stream_state *stream,\n\t\t\tstruct dc_state *context);\n\tbool (*s0i3_golden_init_wa)(struct dc *dc);\n\tvoid (*set_hdr_multiplier)(struct pipe_ctx *pipe_ctx);\n\tvoid (*verify_allow_pstate_change_high)(struct dc *dc);\n\tvoid (*program_pipe)(struct dc *dc,\n\t\t\tstruct pipe_ctx *pipe_ctx,\n\t\t\tstruct dc_state *context);\n\tbool (*wait_for_blank_complete)(struct output_pixel_processor *opp);\n\tvoid (*dccg_init)(struct dce_hwseq *hws);\n\tbool (*set_blend_lut)(struct pipe_ctx *pipe_ctx,\n\t\t\tconst struct dc_plane_state *plane_state);\n\tbool (*set_shaper_3dlut)(struct pipe_ctx *pipe_ctx,\n\t\t\tconst struct dc_plane_state *plane_state);\n\tbool (*set_mcm_luts)(struct pipe_ctx *pipe_ctx,\n\t\t\tconst struct dc_plane_state *plane_state);\n\tvoid (*PLAT_58856_wa)(struct dc_state *context,\n\t\t\tstruct pipe_ctx *pipe_ctx);\n\tvoid (*setup_hpo_hw_control)(const struct dce_hwseq *hws, bool enable);\n#ifdef CONFIG_DRM_AMD_DC_FP\n\tvoid (*program_mall_pipe_config)(struct dc *dc, struct dc_state *context);\n\tvoid (*update_force_pstate)(struct dc *dc, struct dc_state *context);\n\tvoid (*update_mall_sel)(struct dc *dc, struct dc_state *context);\n\tunsigned int (*calculate_dccg_k1_k2_values)(struct pipe_ctx *pipe_ctx,\n\t\t\tunsigned int *k1_div,\n\t\t\tunsigned int *k2_div);\n\tvoid (*set_pixels_per_cycle)(struct pipe_ctx *pipe_ctx);\n\tvoid (*resync_fifo_dccg_dio)(struct dce_hwseq *hws, struct dc *dc,\n\t\t\tstruct dc_state *context);\n\tbool (*is_dp_dig_pixel_rate_div_policy)(struct pipe_ctx *pipe_ctx);\n#endif\n};\n\nstruct dce_hwseq {\n\tstruct dc_context *ctx;\n\tconst struct dce_hwseq_registers *regs;\n\tconst struct dce_hwseq_shift *shifts;\n\tconst struct dce_hwseq_mask *masks;\n\tstruct dce_hwseq_wa wa;\n\tstruct hwseq_wa_state wa_state;\n\tstruct hwseq_private_funcs funcs;\n\n\tPHYSICAL_ADDRESS_LOC fb_base;\n\tPHYSICAL_ADDRESS_LOC fb_top;\n\tPHYSICAL_ADDRESS_LOC fb_offset;\n\tPHYSICAL_ADDRESS_LOC uma_top;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}