
Drone_7-5_ICM20602_DC_Bias_remove.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a394  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  0800a528  0800a528  0000b528  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abd8  0800abd8  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800abd8  0800abd8  0000bbd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800abe0  0800abe0  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800abe0  0800abe0  0000bbe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800abe4  0800abe4  0000bbe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800abe8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d4  2**0
                  CONTENTS
 10 .bss          000004d8  200001d4  200001d4  0000c1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006ac  200006ac  0000c1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017ceb  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e88  00000000  00000000  00023eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001730  00000000  00000000  00027d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011f9  00000000  00000000  000294a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006a52  00000000  00000000  0002a6a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d9f5  00000000  00000000  000310f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df077  00000000  00000000  0004eae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012db5f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007090  00000000  00000000  0012dba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  00134c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a50c 	.word	0x0800a50c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a50c 	.word	0x0800a50c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	601a      	str	r2, [r3, #0]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f023 0210 	bic.w	r2, r3, #16
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	605a      	str	r2, [r3, #4]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d101      	bne.n	8000ef6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d101      	bne.n	8000f1c <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b083      	sub	sp, #12
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	330c      	adds	r3, #12
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b085      	sub	sp, #20
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	330c      	adds	r3, #12
 8000f56:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	78fa      	ldrb	r2, [r7, #3]
 8000f5c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f5e:	bf00      	nop
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
	...

08000f6c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000f74:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f78:	4907      	ldr	r1, [pc, #28]	@ (8000f98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000f80:	4b05      	ldr	r3, [pc, #20]	@ (8000f98 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4013      	ands	r3, r2
 8000f88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	40023800 	.word	0x40023800

08000f9c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fa8:	4907      	ldr	r1, [pc, #28]	@ (8000fc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fba:	68fb      	ldr	r3, [r7, #12]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	40023800 	.word	0x40023800

08000fcc <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	691a      	ldr	r2, [r3, #16]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	bf0c      	ite	eq
 8000fe4:	2301      	moveq	r3, #1
 8000fe6:	2300      	movne	r3, #0
 8000fe8:	b2db      	uxtb	r3, r3
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	619a      	str	r2, [r3, #24]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
 800101a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	041a      	lsls	r2, r3, #16
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	619a      	str	r2, [r3, #24]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b090      	sub	sp, #64	@ 0x40
 8001034:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001036:	f107 0318 	add.w	r3, r7, #24
 800103a:	2228      	movs	r2, #40	@ 0x28
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f007 fbd4 	bl	80087ec <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]
 8001052:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001054:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001058:	f7ff ffa0 	bl	8000f9c <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800105c:	2002      	movs	r0, #2
 800105e:	f7ff ff85 	bl	8000f6c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001062:	2004      	movs	r0, #4
 8001064:	f7ff ff82 	bl	8000f6c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff ff7f 	bl	8000f6c <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800106e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001072:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001074:	2302      	movs	r3, #2
 8001076:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001080:	2300      	movs	r3, #0
 8001082:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001084:	2305      	movs	r3, #5
 8001086:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	463b      	mov	r3, r7
 800108a:	4619      	mov	r1, r3
 800108c:	4841      	ldr	r0, [pc, #260]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800108e:	f006 fc56 	bl	800793e <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001096:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800109a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010a0:	2302      	movs	r3, #2
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010ae:	2318      	movs	r3, #24
 80010b0:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010b2:	2300      	movs	r3, #0
 80010b4:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010ba:	230a      	movs	r3, #10
 80010bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010be:	f107 0318 	add.w	r3, r7, #24
 80010c2:	4619      	mov	r1, r3
 80010c4:	4834      	ldr	r0, [pc, #208]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010c6:	f006 fcde 	bl	8007a86 <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80010ca:	2100      	movs	r1, #0
 80010cc:	4832      	ldr	r0, [pc, #200]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 80010ce:	f7ff fef3 	bl	8000eb8 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80010d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010d6:	4831      	ldr	r0, [pc, #196]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 80010d8:	f7ff ff9b 	bl	8001012 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80010dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010e0:	482c      	ldr	r0, [pc, #176]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010e2:	f7ff ff96 	bl	8001012 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80010e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ea:	482d      	ldr	r0, [pc, #180]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 80010ec:	f7ff ff91 	bl	8001012 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80010f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010f6:	2301      	movs	r3, #1
 80010f8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80010fa:	2303      	movs	r3, #3
 80010fc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4822      	ldr	r0, [pc, #136]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 800110c:	f006 fc17 	bl	800793e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001114:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001116:	2301      	movs	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001126:	463b      	mov	r3, r7
 8001128:	4619      	mov	r1, r3
 800112a:	481c      	ldr	r0, [pc, #112]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 800112c:	f006 fc07 	bl	800793e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001130:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001134:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001136:	2301      	movs	r3, #1
 8001138:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001146:	463b      	mov	r3, r7
 8001148:	4619      	mov	r1, r3
 800114a:	4815      	ldr	r0, [pc, #84]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800114c:	f006 fbf7 	bl	800793e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001154:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001156:	2300      	movs	r3, #0
 8001158:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800115a:	2301      	movs	r3, #1
 800115c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480e      	ldr	r0, [pc, #56]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001164:	f006 fbeb 	bl	800793e <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001168:	480b      	ldr	r0, [pc, #44]	@ (8001198 <BNO080_GPIO_SPI_Initialization+0x168>)
 800116a:	f7ff fe95 	bl	8000e98 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800116e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001172:	4808      	ldr	r0, [pc, #32]	@ (8001194 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001174:	f7ff ff3f 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001178:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800117c:	4808      	ldr	r0, [pc, #32]	@ (80011a0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800117e:	f7ff ff3a 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8001182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001188:	f7ff ff35 	bl	8000ff6 <LL_GPIO_SetOutputPin>
}
 800118c:	bf00      	nop
 800118e:	3740      	adds	r7, #64	@ 0x40
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40020400 	.word	0x40020400
 8001198:	40003800 	.word	0x40003800
 800119c:	40020800 	.word	0x40020800
 80011a0:	40020000 	.word	0x40020000

080011a4 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011aa:	f7ff ff41 	bl	8001030 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80011ae:	482e      	ldr	r0, [pc, #184]	@ (8001268 <BNO080_Initialization+0xc4>)
 80011b0:	f007 f9d4 	bl	800855c <iprintf>
	
	CHIP_DESELECT(BNO080);
 80011b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011b8:	482c      	ldr	r0, [pc, #176]	@ (800126c <BNO080_Initialization+0xc8>)
 80011ba:	f7ff ff1c 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c2:	482b      	ldr	r0, [pc, #172]	@ (8001270 <BNO080_Initialization+0xcc>)
 80011c4:	f7ff ff17 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80011c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011cc:	4829      	ldr	r0, [pc, #164]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011ce:	f7ff ff20 	bl	8001012 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80011d2:	20c8      	movs	r0, #200	@ 0xc8
 80011d4:	f002 f9fe 	bl	80035d4 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80011d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011dc:	4825      	ldr	r0, [pc, #148]	@ (8001274 <BNO080_Initialization+0xd0>)
 80011de:	f7ff ff0a 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80011e2:	f000 f8d7 	bl	8001394 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80011e6:	f000 f8d5 	bl	8001394 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011ea:	f000 f8f7 	bl	80013dc <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80011ee:	f000 f8d1 	bl	8001394 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011f2:	f000 f8f3 	bl	80013dc <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80011f6:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011f8:	22f9      	movs	r2, #249	@ 0xf9
 80011fa:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <BNO080_Initialization+0xd4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8001202:	2102      	movs	r1, #2
 8001204:	2002      	movs	r0, #2
 8001206:	f000 f959 	bl	80014bc <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800120a:	f000 f8c3 	bl	8001394 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 800120e:	f000 f8e5 	bl	80013dc <BNO080_receivePacket>
 8001212:	4603      	mov	r3, r0
 8001214:	2b01      	cmp	r3, #1
 8001216:	d11b      	bne.n	8001250 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <BNO080_Initialization+0xd8>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <BNO080_Initialization+0xd8>)
 8001220:	785b      	ldrb	r3, [r3, #1]
 8001222:	461a      	mov	r2, r3
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <BNO080_Initialization+0xd8>)
 8001226:	789b      	ldrb	r3, [r3, #2]
 8001228:	4618      	mov	r0, r3
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <BNO080_Initialization+0xd8>)
 800122c:	78db      	ldrb	r3, [r3, #3]
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	4603      	mov	r3, r0
 8001232:	4813      	ldr	r0, [pc, #76]	@ (8001280 <BNO080_Initialization+0xdc>)
 8001234:	f007 f992 	bl	800855c <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <BNO080_Initialization+0xd4>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2bf8      	cmp	r3, #248	@ 0xf8
 800123e:	d107      	bne.n	8001250 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001240:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4619      	mov	r1, r3
 8001246:	480f      	ldr	r0, [pc, #60]	@ (8001284 <BNO080_Initialization+0xe0>)
 8001248:	f007 f988 	bl	800855c <iprintf>
			return (0);
 800124c:	2300      	movs	r3, #0
 800124e:	e007      	b.n	8001260 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <BNO080_Initialization+0xd4>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	22f8      	movs	r2, #248	@ 0xf8
 8001256:	4619      	mov	r1, r3
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <BNO080_Initialization+0xe4>)
 800125a:	f007 f97f 	bl	800855c <iprintf>
	return (1); //Something went wrong
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	0800a528 	.word	0x0800a528
 800126c:	40020400 	.word	0x40020400
 8001270:	40020000 	.word	0x40020000
 8001274:	40020800 	.word	0x40020800
 8001278:	200001f4 	.word	0x200001f4
 800127c:	200001f0 	.word	0x200001f0
 8001280:	0800a53c 	.word	0x0800a53c
 8001284:	0800a554 	.word	0x0800a554
 8001288:	0800a574 	.word	0x0800a574

0800128c <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 8001296:	bf00      	nop
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <SPI2_SendByte+0x40>)
 800129a:	f7ff fe33 	bl	8000f04 <LL_SPI_IsActiveFlag_TXE>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f9      	beq.n	8001298 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	4619      	mov	r1, r3
 80012a8:	4808      	ldr	r0, [pc, #32]	@ (80012cc <SPI2_SendByte+0x40>)
 80012aa:	f7ff fe4c 	bl	8000f46 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012ae:	bf00      	nop
 80012b0:	4806      	ldr	r0, [pc, #24]	@ (80012cc <SPI2_SendByte+0x40>)
 80012b2:	f7ff fe14 	bl	8000ede <LL_SPI_IsActiveFlag_RXNE>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f9      	beq.n	80012b0 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012bc:	4803      	ldr	r0, [pc, #12]	@ (80012cc <SPI2_SendByte+0x40>)
 80012be:	f7ff fe34 	bl	8000f2a <LL_SPI_ReceiveData8>
 80012c2:	4603      	mov	r3, r0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40003800 	.word	0x40003800

080012d0 <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80012da:	88fb      	ldrh	r3, [r7, #6]
 80012dc:	2200      	movs	r2, #0
 80012de:	4619      	mov	r1, r3
 80012e0:	2005      	movs	r0, #5
 80012e2:	f000 f805 	bl	80012f0 <BNO080_setFeatureCommand>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
	...

080012f0 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
 80012fc:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80012fe:	4b24      	ldr	r3, [pc, #144]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001300:	22fd      	movs	r2, #253	@ 0xfd
 8001302:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001304:	4a22      	ldr	r2, [pc, #136]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 800130a:	4b21      	ldr	r3, [pc, #132]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800130c:	2200      	movs	r2, #0
 800130e:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001312:	2200      	movs	r2, #0
 8001314:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8001316:	4b1e      	ldr	r3, [pc, #120]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001318:	2200      	movs	r2, #0
 800131a:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	b2da      	uxtb	r2, r3
 8001320:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001322:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800132c:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	0c1b      	lsrs	r3, r3, #16
 8001332:	b2da      	uxtb	r2, r3
 8001334:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001336:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	0e1b      	lsrs	r3, r3, #24
 800133c:	b2da      	uxtb	r2, r3
 800133e:	4b14      	ldr	r3, [pc, #80]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001340:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001344:	2200      	movs	r2, #0
 8001346:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800134a:	2200      	movs	r2, #0
 800134c:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001350:	2200      	movs	r2, #0
 8001352:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001354:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001356:	2200      	movs	r2, #0
 8001358:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001360:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	0a1b      	lsrs	r3, r3, #8
 8001366:	b2da      	uxtb	r2, r3
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800136a:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	0c1b      	lsrs	r3, r3, #16
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 8001374:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	0e1b      	lsrs	r3, r3, #24
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b04      	ldr	r3, [pc, #16]	@ (8001390 <BNO080_setFeatureCommand+0xa0>)
 800137e:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001380:	2111      	movs	r1, #17
 8001382:	2002      	movs	r0, #2
 8001384:	f000 f89a 	bl	80014bc <BNO080_sendPacket>
}
 8001388:	bf00      	nop
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200001f4 	.word	0x200001f4

08001394 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	e00c      	b.n	80013ba <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 80013a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013a4:	480b      	ldr	r0, [pc, #44]	@ (80013d4 <BNO080_waitForSPI+0x40>)
 80013a6:	f7ff fe11 	bl	8000fcc <LL_GPIO_IsInputPinSet>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d101      	bne.n	80013b4 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 80013b0:	2301      	movs	r3, #1
 80013b2:	e00a      	b.n	80013ca <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3301      	adds	r3, #1
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c0:	d1ee      	bne.n	80013a0 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <BNO080_waitForSPI+0x44>)
 80013c4:	f007 f932 	bl	800862c <puts>
	return (0);
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40020800 	.word	0x40020800
 80013d8:	0800a5c0 	.word	0x0800a5c0

080013dc <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80013e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013e6:	4831      	ldr	r0, [pc, #196]	@ (80014ac <BNO080_receivePacket+0xd0>)
 80013e8:	f7ff fdf0 	bl	8000fcc <LL_GPIO_IsInputPinSet>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d101      	bne.n	80013f6 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80013f2:	2300      	movs	r3, #0
 80013f4:	e056      	b.n	80014a4 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80013f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013fa:	482d      	ldr	r0, [pc, #180]	@ (80014b0 <BNO080_receivePacket+0xd4>)
 80013fc:	f7ff fe09 	bl	8001012 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001400:	2000      	movs	r0, #0
 8001402:	f7ff ff43 	bl	800128c <SPI2_SendByte>
 8001406:	4603      	mov	r3, r0
 8001408:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff ff3e 	bl	800128c <SPI2_SendByte>
 8001410:	4603      	mov	r3, r0
 8001412:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001414:	2000      	movs	r0, #0
 8001416:	f7ff ff39 	bl	800128c <SPI2_SendByte>
 800141a:	4603      	mov	r3, r0
 800141c:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 800141e:	2000      	movs	r0, #0
 8001420:	f7ff ff34 	bl	800128c <SPI2_SendByte>
 8001424:	4603      	mov	r3, r0
 8001426:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001428:	4a22      	ldr	r2, [pc, #136]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 800142a:	7b7b      	ldrb	r3, [r7, #13]
 800142c:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 800142e:	4a21      	ldr	r2, [pc, #132]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 8001430:	7b3b      	ldrb	r3, [r7, #12]
 8001432:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001434:	4a1f      	ldr	r2, [pc, #124]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 8001436:	7afb      	ldrb	r3, [r7, #11]
 8001438:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 800143a:	4a1e      	ldr	r2, [pc, #120]	@ (80014b4 <BNO080_receivePacket+0xd8>)
 800143c:	7abb      	ldrb	r3, [r7, #10]
 800143e:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001440:	7b3b      	ldrb	r3, [r7, #12]
 8001442:	021b      	lsls	r3, r3, #8
 8001444:	b21a      	sxth	r2, r3
 8001446:	7b7b      	ldrb	r3, [r7, #13]
 8001448:	b21b      	sxth	r3, r3
 800144a:	4313      	orrs	r3, r2
 800144c:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 800144e:	893b      	ldrh	r3, [r7, #8]
 8001450:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001454:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001456:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 800145e:	2300      	movs	r3, #0
 8001460:	e020      	b.n	80014a4 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001462:	893b      	ldrh	r3, [r7, #8]
 8001464:	3b04      	subs	r3, #4
 8001466:	b29b      	uxth	r3, r3
 8001468:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800146a:	2300      	movs	r3, #0
 800146c:	81fb      	strh	r3, [r7, #14]
 800146e:	e00e      	b.n	800148e <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001470:	20ff      	movs	r0, #255	@ 0xff
 8001472:	f7ff ff0b 	bl	800128c <SPI2_SendByte>
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800147a:	89fb      	ldrh	r3, [r7, #14]
 800147c:	2b7f      	cmp	r3, #127	@ 0x7f
 800147e:	d803      	bhi.n	8001488 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001480:	89fb      	ldrh	r3, [r7, #14]
 8001482:	490d      	ldr	r1, [pc, #52]	@ (80014b8 <BNO080_receivePacket+0xdc>)
 8001484:	79fa      	ldrb	r2, [r7, #7]
 8001486:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001488:	89fb      	ldrh	r3, [r7, #14]
 800148a:	3301      	adds	r3, #1
 800148c:	81fb      	strh	r3, [r7, #14]
 800148e:	89fa      	ldrh	r2, [r7, #14]
 8001490:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001494:	429a      	cmp	r2, r3
 8001496:	dbeb      	blt.n	8001470 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001498:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800149c:	4804      	ldr	r0, [pc, #16]	@ (80014b0 <BNO080_receivePacket+0xd4>)
 800149e:	f7ff fdaa 	bl	8000ff6 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 80014a2:	2301      	movs	r3, #1
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40020800 	.word	0x40020800
 80014b0:	40020400 	.word	0x40020400
 80014b4:	200001f0 	.word	0x200001f0
 80014b8:	200001f4 	.word	0x200001f4

080014bc <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	460a      	mov	r2, r1
 80014c6:	71fb      	strb	r3, [r7, #7]
 80014c8:	4613      	mov	r3, r2
 80014ca:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80014cc:	79bb      	ldrb	r3, [r7, #6]
 80014ce:	3304      	adds	r3, #4
 80014d0:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80014d2:	f7ff ff5f 	bl	8001394 <BNO080_waitForSPI>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d101      	bne.n	80014e0 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80014dc:	2300      	movs	r3, #0
 80014de:	e032      	b.n	8001546 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80014e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014e4:	481a      	ldr	r0, [pc, #104]	@ (8001550 <BNO080_sendPacket+0x94>)
 80014e6:	f7ff fd94 	bl	8001012 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80014ea:	7bbb      	ldrb	r3, [r7, #14]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fecd 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80014f2:	7bbb      	ldrb	r3, [r7, #14]
 80014f4:	121b      	asrs	r3, r3, #8
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fec7 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fec3 	bl	800128c <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <BNO080_sendPacket+0x98>)
 800150a:	5cd2      	ldrb	r2, [r2, r3]
 800150c:	1c51      	adds	r1, r2, #1
 800150e:	b2c8      	uxtb	r0, r1
 8001510:	4910      	ldr	r1, [pc, #64]	@ (8001554 <BNO080_sendPacket+0x98>)
 8001512:	54c8      	strb	r0, [r1, r3]
 8001514:	4610      	mov	r0, r2
 8001516:	f7ff feb9 	bl	800128c <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 800151a:	2300      	movs	r3, #0
 800151c:	73fb      	strb	r3, [r7, #15]
 800151e:	e008      	b.n	8001532 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001520:	7bfb      	ldrb	r3, [r7, #15]
 8001522:	4a0d      	ldr	r2, [pc, #52]	@ (8001558 <BNO080_sendPacket+0x9c>)
 8001524:	5cd3      	ldrb	r3, [r2, r3]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff feb0 	bl	800128c <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	3301      	adds	r3, #1
 8001530:	73fb      	strb	r3, [r7, #15]
 8001532:	7bfa      	ldrb	r2, [r7, #15]
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	429a      	cmp	r2, r3
 8001538:	d3f2      	bcc.n	8001520 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 800153a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800153e:	4804      	ldr	r0, [pc, #16]	@ (8001550 <BNO080_sendPacket+0x94>)
 8001540:	f7ff fd59 	bl	8000ff6 <LL_GPIO_SetOutputPin>

	return (1);
 8001544:	2301      	movs	r3, #1
}
 8001546:	4618      	mov	r0, r3
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40020400 	.word	0x40020400
 8001554:	20000274 	.word	0x20000274
 8001558:	200001f4 	.word	0x200001f4

0800155c <LL_SPI_Enable>:
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	601a      	str	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <LL_SPI_SetStandard>:
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f023 0210 	bic.w	r2, r3, #16
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	431a      	orrs	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	605a      	str	r2, [r3, #4]
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <LL_SPI_IsActiveFlag_RXNE>:
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d101      	bne.n	80015ba <LL_SPI_IsActiveFlag_RXNE+0x18>
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <LL_SPI_IsActiveFlag_TXE>:
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d101      	bne.n	80015e0 <LL_SPI_IsActiveFlag_TXE+0x18>
 80015dc:	2301      	movs	r3, #1
 80015de:	e000      	b.n	80015e2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <LL_SPI_ReceiveData8>:
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	330c      	adds	r3, #12
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	b2db      	uxtb	r3, r3
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <LL_SPI_TransmitData8>:
{
 800160a:	b480      	push	{r7}
 800160c:	b085      	sub	sp, #20
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	460b      	mov	r3, r1
 8001614:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	330c      	adds	r3, #12
 800161a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	78fa      	ldrb	r2, [r7, #3]
 8001620:	701a      	strb	r2, [r3, #0]
}
 8001622:	bf00      	nop
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <LL_AHB1_GRP1_EnableClock>:
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800163a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800163c:	4907      	ldr	r1, [pc, #28]	@ (800165c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4313      	orrs	r3, r2
 8001642:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001644:	4b05      	ldr	r3, [pc, #20]	@ (800165c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001646:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4013      	ands	r3, r2
 800164c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800164e:	68fb      	ldr	r3, [r7, #12]
}
 8001650:	bf00      	nop
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	40023800 	.word	0x40023800

08001660 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001668:	4b08      	ldr	r3, [pc, #32]	@ (800168c <LL_APB2_GRP1_EnableClock+0x2c>)
 800166a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800166c:	4907      	ldr	r1, [pc, #28]	@ (800168c <LL_APB2_GRP1_EnableClock+0x2c>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4313      	orrs	r3, r2
 8001672:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001674:	4b05      	ldr	r3, [pc, #20]	@ (800168c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001676:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4013      	ands	r3, r2
 800167c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800167e:	68fb      	ldr	r3, [r7, #12]
}
 8001680:	bf00      	nop
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	40023800 	.word	0x40023800

08001690 <LL_GPIO_IsInputPinSet>:
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691a      	ldr	r2, [r3, #16]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	4013      	ands	r3, r2
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	bf0c      	ite	eq
 80016a8:	2301      	moveq	r3, #1
 80016aa:	2300      	movne	r3, #0
 80016ac:	b2db      	uxtb	r3, r3
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <LL_GPIO_SetOutputPin>:
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
 80016c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	619a      	str	r2, [r3, #24]
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <LL_GPIO_ResetOutputPin>:
{
 80016d6:	b480      	push	{r7}
 80016d8:	b083      	sub	sp, #12
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	041a      	lsls	r2, r3, #16
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	619a      	str	r2, [r3, #24]
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b090      	sub	sp, #64	@ 0x40
 80016f8:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80016fa:	f107 0318 	add.w	r3, r7, #24
 80016fe:	2228      	movs	r2, #40	@ 0x28
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f007 f872 	bl	80087ec <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	463b      	mov	r3, r7
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
 8001714:	611a      	str	r2, [r3, #16]
 8001716:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001718:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800171c:	f7ff ffa0 	bl	8001660 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001720:	2001      	movs	r0, #1
 8001722:	f7ff ff85 	bl	8001630 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001726:	2004      	movs	r0, #4
 8001728:	f7ff ff82 	bl	8001630 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800172c:	23e0      	movs	r3, #224	@ 0xe0
 800172e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001730:	2302      	movs	r3, #2
 8001732:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001734:	2303      	movs	r3, #3
 8001736:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800173c:	2300      	movs	r3, #0
 800173e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001740:	2305      	movs	r3, #5
 8001742:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	463b      	mov	r3, r7
 8001746:	4619      	mov	r1, r3
 8001748:	4825      	ldr	r0, [pc, #148]	@ (80017e0 <ICM20602_GPIO_SPI_Initialization+0xec>)
 800174a:	f006 f8f8 	bl	800793e <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001752:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001756:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001758:	2300      	movs	r3, #0
 800175a:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800175c:	2302      	movs	r3, #2
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001760:	2301      	movs	r3, #1
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001764:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001768:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 800176a:	2310      	movs	r3, #16
 800176c:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800176e:	2300      	movs	r3, #0
 8001770:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001776:	230a      	movs	r3, #10
 8001778:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 800177a:	f107 0318 	add.w	r3, r7, #24
 800177e:	4619      	mov	r1, r3
 8001780:	4818      	ldr	r0, [pc, #96]	@ (80017e4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001782:	f006 f980 	bl	8007a86 <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001786:	2100      	movs	r1, #0
 8001788:	4816      	ldr	r0, [pc, #88]	@ (80017e4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800178a:	f7ff fef7 	bl	800157c <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 800178e:	2110      	movs	r1, #16
 8001790:	4815      	ldr	r0, [pc, #84]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001792:	f7ff ffa0 	bl	80016d6 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 8001796:	2310      	movs	r3, #16
 8001798:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800179a:	2301      	movs	r3, #1
 800179c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800179e:	2303      	movs	r3, #3
 80017a0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 80017aa:	463b      	mov	r3, r7
 80017ac:	4619      	mov	r1, r3
 80017ae:	480e      	ldr	r0, [pc, #56]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017b0:	f006 f8c5 	bl	800793e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 80017b4:	2320      	movs	r3, #32
 80017b6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80017bc:	2301      	movs	r3, #1
 80017be:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 80017c0:	463b      	mov	r3, r7
 80017c2:	4619      	mov	r1, r3
 80017c4:	4808      	ldr	r0, [pc, #32]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017c6:	f006 f8ba 	bl	800793e <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 80017ca:	4806      	ldr	r0, [pc, #24]	@ (80017e4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80017cc:	f7ff fec6 	bl	800155c <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 80017d0:	2110      	movs	r1, #16
 80017d2:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017d4:	f7ff ff71 	bl	80016ba <LL_GPIO_SetOutputPin>
}
 80017d8:	bf00      	nop
 80017da:	3740      	adds	r7, #64	@ 0x40
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40020000 	.word	0x40020000
 80017e4:	40013000 	.word	0x40013000
 80017e8:	40020800 	.word	0x40020800

080017ec <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 80017f6:	bf00      	nop
 80017f8:	480c      	ldr	r0, [pc, #48]	@ (800182c <SPI1_SendByte+0x40>)
 80017fa:	f7ff fee5 	bl	80015c8 <LL_SPI_IsActiveFlag_TXE>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f9      	beq.n	80017f8 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	4619      	mov	r1, r3
 8001808:	4808      	ldr	r0, [pc, #32]	@ (800182c <SPI1_SendByte+0x40>)
 800180a:	f7ff fefe 	bl	800160a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 800180e:	bf00      	nop
 8001810:	4806      	ldr	r0, [pc, #24]	@ (800182c <SPI1_SendByte+0x40>)
 8001812:	f7ff fec6 	bl	80015a2 <LL_SPI_IsActiveFlag_RXNE>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0f9      	beq.n	8001810 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 800181c:	4803      	ldr	r0, [pc, #12]	@ (800182c <SPI1_SendByte+0x40>)
 800181e:	f7ff fee6 	bl	80015ee <LL_SPI_ReceiveData8>
 8001822:	4603      	mov	r3, r0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40013000 	.word	0x40013000

08001830 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 800183a:	2110      	movs	r1, #16
 800183c:	480b      	ldr	r0, [pc, #44]	@ (800186c <ICM20602_Readbyte+0x3c>)
 800183e:	f7ff ff4a 	bl	80016d6 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff ffce 	bl	80017ec <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff ffcb 	bl	80017ec <SPI1_SendByte>
 8001856:	4603      	mov	r3, r0
 8001858:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 800185a:	2110      	movs	r1, #16
 800185c:	4803      	ldr	r0, [pc, #12]	@ (800186c <ICM20602_Readbyte+0x3c>)
 800185e:	f7ff ff2c 	bl	80016ba <LL_GPIO_SetOutputPin>
	
	return val;
 8001862:	7bfb      	ldrb	r3, [r7, #15]
}
 8001864:	4618      	mov	r0, r3
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40020800 	.word	0x40020800

08001870 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	603a      	str	r2, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
 800187c:	460b      	mov	r3, r1
 800187e:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 8001884:	2110      	movs	r1, #16
 8001886:	4810      	ldr	r0, [pc, #64]	@ (80018c8 <ICM20602_Readbytes+0x58>)
 8001888:	f7ff ff25 	bl	80016d6 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001892:	b2db      	uxtb	r3, r3
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ffa9 	bl	80017ec <SPI1_SendByte>
	while(i < len)
 800189a:	e009      	b.n	80018b0 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	60fa      	str	r2, [r7, #12]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	18d4      	adds	r4, r2, r3
 80018a6:	2000      	movs	r0, #0
 80018a8:	f7ff ffa0 	bl	80017ec <SPI1_SendByte>
 80018ac:	4603      	mov	r3, r0
 80018ae:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80018b0:	79bb      	ldrb	r3, [r7, #6]
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d3f1      	bcc.n	800189c <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 80018b8:	2110      	movs	r1, #16
 80018ba:	4803      	ldr	r0, [pc, #12]	@ (80018c8 <ICM20602_Readbytes+0x58>)
 80018bc:	f7ff fefd 	bl	80016ba <LL_GPIO_SetOutputPin>
}
 80018c0:	bf00      	nop
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}
 80018c8:	40020800 	.word	0x40020800

080018cc <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	460a      	mov	r2, r1
 80018d6:	71fb      	strb	r3, [r7, #7]
 80018d8:	4613      	mov	r3, r2
 80018da:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 80018dc:	2110      	movs	r1, #16
 80018de:	480b      	ldr	r0, [pc, #44]	@ (800190c <ICM20602_Writebyte+0x40>)
 80018e0:	f7ff fef9 	bl	80016d6 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff ff7d 	bl	80017ec <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 80018f2:	79bb      	ldrb	r3, [r7, #6]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff79 	bl	80017ec <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 80018fa:	2110      	movs	r1, #16
 80018fc:	4803      	ldr	r0, [pc, #12]	@ (800190c <ICM20602_Writebyte+0x40>)
 80018fe:	f7ff fedc 	bl	80016ba <LL_GPIO_SetOutputPin>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40020800 	.word	0x40020800

08001910 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800191a:	f107 0308 	add.w	r3, r7, #8
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001924:	463b      	mov	r3, r7
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 800192c:	f7ff fee2 	bl	80016f4 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001930:	4833      	ldr	r0, [pc, #204]	@ (8001a00 <ICM20602_Initialization+0xf0>)
 8001932:	f006 fe13 	bl	800855c <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8001936:	2075      	movs	r0, #117	@ 0x75
 8001938:	f7ff ff7a 	bl	8001830 <ICM20602_Readbyte>
 800193c:	4603      	mov	r3, r0
 800193e:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	2b12      	cmp	r3, #18
 8001944:	d105      	bne.n	8001952 <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	4619      	mov	r1, r3
 800194a:	482e      	ldr	r0, [pc, #184]	@ (8001a04 <ICM20602_Initialization+0xf4>)
 800194c:	f006 fe06 	bl	800855c <iprintf>
 8001950:	e012      	b.n	8001978 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	2b12      	cmp	r3, #18
 8001956:	d00f      	beq.n	8001978 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001958:	2075      	movs	r0, #117	@ 0x75
 800195a:	f7ff ff69 	bl	8001830 <ICM20602_Readbyte>
 800195e:	4603      	mov	r3, r0
 8001960:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	2b12      	cmp	r3, #18
 8001966:	d007      	beq.n	8001978 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	2212      	movs	r2, #18
 800196c:	4619      	mov	r1, r3
 800196e:	4826      	ldr	r0, [pc, #152]	@ (8001a08 <ICM20602_Initialization+0xf8>)
 8001970:	f006 fdf4 	bl	800855c <iprintf>
			return 1; //ERROR
 8001974:	2301      	movs	r3, #1
 8001976:	e03f      	b.n	80019f8 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001978:	2180      	movs	r1, #128	@ 0x80
 800197a:	206b      	movs	r0, #107	@ 0x6b
 800197c:	f7ff ffa6 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 8001980:	2032      	movs	r0, #50	@ 0x32
 8001982:	f001 fe27 	bl	80035d4 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8001986:	2101      	movs	r1, #1
 8001988:	206b      	movs	r0, #107	@ 0x6b
 800198a:	f7ff ff9f 	bl	80018cc <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 800198e:	2032      	movs	r0, #50	@ 0x32
 8001990:	f001 fe20 	bl	80035d4 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8001994:	2138      	movs	r1, #56	@ 0x38
 8001996:	206c      	movs	r0, #108	@ 0x6c
 8001998:	f7ff ff98 	bl	80018cc <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 800199c:	2032      	movs	r0, #50	@ 0x32
 800199e:	f001 fe19 	bl	80035d4 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80019a2:	2100      	movs	r1, #0
 80019a4:	2019      	movs	r0, #25
 80019a6:	f7ff ff91 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019aa:	2032      	movs	r0, #50	@ 0x32
 80019ac:	f001 fe12 	bl	80035d4 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80019b0:	2105      	movs	r1, #5
 80019b2:	201a      	movs	r0, #26
 80019b4:	f7ff ff8a 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019b8:	2032      	movs	r0, #50	@ 0x32
 80019ba:	f001 fe0b 	bl	80035d4 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 80019be:	2118      	movs	r1, #24
 80019c0:	201b      	movs	r0, #27
 80019c2:	f7ff ff83 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019c6:	2032      	movs	r0, #50	@ 0x32
 80019c8:	f001 fe04 	bl	80035d4 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 80019cc:	2118      	movs	r1, #24
 80019ce:	201c      	movs	r0, #28
 80019d0:	f7ff ff7c 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019d4:	2032      	movs	r0, #50	@ 0x32
 80019d6:	f001 fdfd 	bl	80035d4 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 80019da:	2103      	movs	r1, #3
 80019dc:	201d      	movs	r0, #29
 80019de:	f7ff ff75 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019e2:	2032      	movs	r0, #50	@ 0x32
 80019e4:	f001 fdf6 	bl	80035d4 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 80019e8:	2101      	movs	r1, #1
 80019ea:	2038      	movs	r0, #56	@ 0x38
 80019ec:	f7ff ff6e 	bl	80018cc <ICM20602_Writebyte>
	HAL_Delay(50);
 80019f0:	2032      	movs	r0, #50	@ 0x32
 80019f2:	f001 fdef 	bl	80035d4 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	0800a5d4 	.word	0x0800a5d4
 8001a04:	0800a5ec 	.word	0x0800a5ec
 8001a08:	0800a610 	.word	0x0800a610

08001a0c <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	461a      	mov	r2, r3
 8001a1a:	2106      	movs	r1, #6
 8001a1c:	2043      	movs	r0, #67	@ 0x43
 8001a1e:	f7ff ff27 	bl	8001870 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8001a22:	7a3b      	ldrb	r3, [r7, #8]
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	7a7b      	ldrb	r3, [r7, #9]
 8001a2a:	b21b      	sxth	r3, r3
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	b21a      	sxth	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 8001a34:	7abb      	ldrb	r3, [r7, #10]
 8001a36:	021b      	lsls	r3, r3, #8
 8001a38:	b219      	sxth	r1, r3
 8001a3a:	7afb      	ldrb	r3, [r7, #11]
 8001a3c:	b21a      	sxth	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3302      	adds	r3, #2
 8001a42:	430a      	orrs	r2, r1
 8001a44:	b212      	sxth	r2, r2
 8001a46:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 8001a48:	7b3b      	ldrb	r3, [r7, #12]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	b219      	sxth	r1, r3
 8001a4e:	7b7b      	ldrb	r3, [r7, #13]
 8001a50:	b21a      	sxth	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3304      	adds	r3, #4
 8001a56:	430a      	orrs	r2, r1
 8001a58:	b212      	sxth	r2, r2
 8001a5a:	801a      	strh	r2, [r3, #0]
}
 8001a5c:	bf00      	nop
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 8001a68:	2120      	movs	r1, #32
 8001a6a:	4803      	ldr	r0, [pc, #12]	@ (8001a78 <ICM20602_DataReady+0x14>)
 8001a6c:	f7ff fe10 	bl	8001690 <LL_GPIO_IsInputPinSet>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40020800 	.word	0x40020800

08001a7c <LL_SPI_Enable>:
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	601a      	str	r2, [r3, #0]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LL_SPI_SetStandard>:
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f023 0210 	bic.w	r2, r3, #16
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	605a      	str	r2, [r3, #4]
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <LL_SPI_IsActiveFlag_RXNE>:
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d101      	bne.n	8001ada <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e000      	b.n	8001adc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <LL_SPI_IsActiveFlag_TXE>:
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d101      	bne.n	8001b00 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001afc:	2301      	movs	r3, #1
 8001afe:	e000      	b.n	8001b02 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <LL_SPI_ReceiveData8>:
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	330c      	adds	r3, #12
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	b2db      	uxtb	r3, r3
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <LL_SPI_TransmitData8>:
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b085      	sub	sp, #20
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
 8001b32:	460b      	mov	r3, r1
 8001b34:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	330c      	adds	r3, #12
 8001b3a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	78fa      	ldrb	r2, [r7, #3]
 8001b40:	701a      	strb	r2, [r3, #0]
}
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
	...

08001b50 <LL_AHB1_GRP1_EnableClock>:
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001b58:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b5c:	4907      	ldr	r1, [pc, #28]	@ (8001b7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001b64:	4b05      	ldr	r3, [pc, #20]	@ (8001b7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	40023800 	.word	0x40023800

08001b80 <LL_APB1_GRP1_EnableClock>:
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001b88:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b8c:	4907      	ldr	r1, [pc, #28]	@ (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001b94:	4b05      	ldr	r3, [pc, #20]	@ (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	40023800 	.word	0x40023800

08001bb0 <LL_GPIO_SetOutputPin>:
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	619a      	str	r2, [r3, #24]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <LL_GPIO_ResetOutputPin>:
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	041a      	lsls	r2, r3, #16
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	619a      	str	r2, [r3, #24]
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b090      	sub	sp, #64	@ 0x40
 8001bf0:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001bf2:	f107 0318 	add.w	r3, r7, #24
 8001bf6:	2228      	movs	r2, #40	@ 0x28
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f006 fdf6 	bl	80087ec <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	463b      	mov	r3, r7
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]
 8001c0c:	611a      	str	r2, [r3, #16]
 8001c0e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001c10:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001c14:	f7ff ffb4 	bl	8001b80 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001c18:	2002      	movs	r0, #2
 8001c1a:	f7ff ff99 	bl	8001b50 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001c1e:	2338      	movs	r3, #56	@ 0x38
 8001c20:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c22:	2302      	movs	r3, #2
 8001c24:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c26:	2303      	movs	r3, #3
 8001c28:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001c32:	2306      	movs	r3, #6
 8001c34:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c36:	463b      	mov	r3, r7
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4826      	ldr	r0, [pc, #152]	@ (8001cd4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001c3c:	f005 fe7f 	bl	800793e <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c44:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001c48:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001c52:	2301      	movs	r3, #1
 8001c54:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c60:	2300      	movs	r3, #0
 8001c62:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c64:	2300      	movs	r3, #0
 8001c66:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001c68:	230a      	movs	r3, #10
 8001c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8001c6c:	f107 0318 	add.w	r3, r7, #24
 8001c70:	4619      	mov	r1, r3
 8001c72:	4819      	ldr	r0, [pc, #100]	@ (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001c74:	f005 ff07 	bl	8007a86 <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001c78:	2100      	movs	r1, #0
 8001c7a:	4817      	ldr	r0, [pc, #92]	@ (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001c7c:	f7ff ff0e 	bl	8001a9c <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 8001c80:	2140      	movs	r1, #64	@ 0x40
 8001c82:	4814      	ldr	r0, [pc, #80]	@ (8001cd4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001c84:	f7ff ffa2 	bl	8001bcc <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8001c88:	2340      	movs	r3, #64	@ 0x40
 8001c8a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8001c9c:	463b      	mov	r3, r7
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	480c      	ldr	r0, [pc, #48]	@ (8001cd4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001ca2:	f005 fe4c 	bl	800793e <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8001ca6:	2380      	movs	r3, #128	@ 0x80
 8001ca8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001caa:	2300      	movs	r3, #0
 8001cac:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4807      	ldr	r0, [pc, #28]	@ (8001cd4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001cb8:	f005 fe41 	bl	800793e <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8001cbc:	4806      	ldr	r0, [pc, #24]	@ (8001cd8 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001cbe:	f7ff fedd 	bl	8001a7c <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 8001cc2:	2140      	movs	r1, #64	@ 0x40
 8001cc4:	4803      	ldr	r0, [pc, #12]	@ (8001cd4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001cc6:	f7ff ff73 	bl	8001bb0 <LL_GPIO_SetOutputPin>
}
 8001cca:	bf00      	nop
 8001ccc:	3740      	adds	r7, #64	@ 0x40
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40003c00 	.word	0x40003c00

08001cdc <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8001ce6:	bf00      	nop
 8001ce8:	480c      	ldr	r0, [pc, #48]	@ (8001d1c <SPI3_SendByte+0x40>)
 8001cea:	f7ff fefd 	bl	8001ae8 <LL_SPI_IsActiveFlag_TXE>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f9      	beq.n	8001ce8 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4808      	ldr	r0, [pc, #32]	@ (8001d1c <SPI3_SendByte+0x40>)
 8001cfa:	f7ff ff16 	bl	8001b2a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 8001cfe:	bf00      	nop
 8001d00:	4806      	ldr	r0, [pc, #24]	@ (8001d1c <SPI3_SendByte+0x40>)
 8001d02:	f7ff fede 	bl	8001ac2 <LL_SPI_IsActiveFlag_RXNE>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f9      	beq.n	8001d00 <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8001d0c:	4803      	ldr	r0, [pc, #12]	@ (8001d1c <SPI3_SendByte+0x40>)
 8001d0e:	f7ff fefe 	bl	8001b0e <LL_SPI_ReceiveData8>
 8001d12:	4603      	mov	r3, r0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40003c00 	.word	0x40003c00

08001d20 <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8001d2a:	2140      	movs	r1, #64	@ 0x40
 8001d2c:	480b      	ldr	r0, [pc, #44]	@ (8001d5c <LPS22HH_Readbyte+0x3c>)
 8001d2e:	f7ff ff4d 	bl	8001bcc <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ffce 	bl	8001cdc <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 8001d40:	2000      	movs	r0, #0
 8001d42:	f7ff ffcb 	bl	8001cdc <SPI3_SendByte>
 8001d46:	4603      	mov	r3, r0
 8001d48:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 8001d4a:	2140      	movs	r1, #64	@ 0x40
 8001d4c:	4803      	ldr	r0, [pc, #12]	@ (8001d5c <LPS22HH_Readbyte+0x3c>)
 8001d4e:	f7ff ff2f 	bl	8001bb0 <LL_GPIO_SetOutputPin>
	
	return val;
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40020400 	.word	0x40020400

08001d60 <LPS22HH_Writebyte>:
	}
	CHIP_DESELECT(LPS22HH);
}

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	460a      	mov	r2, r1
 8001d6a:	71fb      	strb	r3, [r7, #7]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8001d70:	2140      	movs	r1, #64	@ 0x40
 8001d72:	480b      	ldr	r0, [pc, #44]	@ (8001da0 <LPS22HH_Writebyte+0x40>)
 8001d74:	f7ff ff2a 	bl	8001bcc <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ffab 	bl	8001cdc <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 8001d86:	79bb      	ldrb	r3, [r7, #6]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ffa7 	bl	8001cdc <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8001d8e:	2140      	movs	r1, #64	@ 0x40
 8001d90:	4803      	ldr	r0, [pc, #12]	@ (8001da0 <LPS22HH_Writebyte+0x40>)
 8001d92:	f7ff ff0d 	bl	8001bb0 <LL_GPIO_SetOutputPin>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40020400 	.word	0x40020400

08001da4 <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8001dae:	f7ff ff1d 	bl	8001bec <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 8001db2:	4841      	ldr	r0, [pc, #260]	@ (8001eb8 <LPS22HH_Initialization+0x114>)
 8001db4:	f006 fbd2 	bl	800855c <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8001db8:	200f      	movs	r0, #15
 8001dba:	f7ff ffb1 	bl	8001d20 <LPS22HH_Readbyte>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	2bb3      	cmp	r3, #179	@ 0xb3
 8001dc6:	d105      	bne.n	8001dd4 <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4619      	mov	r1, r3
 8001dcc:	483b      	ldr	r0, [pc, #236]	@ (8001ebc <LPS22HH_Initialization+0x118>)
 8001dce:	f006 fbc5 	bl	800855c <iprintf>
 8001dd2:	e012      	b.n	8001dfa <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	2bb3      	cmp	r3, #179	@ 0xb3
 8001dd8:	d00f      	beq.n	8001dfa <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8001dda:	200f      	movs	r0, #15
 8001ddc:	f7ff ffa0 	bl	8001d20 <LPS22HH_Readbyte>
 8001de0:	4603      	mov	r3, r0
 8001de2:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	2bb3      	cmp	r3, #179	@ 0xb3
 8001de8:	d007      	beq.n	8001dfa <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	22b3      	movs	r2, #179	@ 0xb3
 8001dee:	4619      	mov	r1, r3
 8001df0:	4833      	ldr	r0, [pc, #204]	@ (8001ec0 <LPS22HH_Initialization+0x11c>)
 8001df2:	f006 fbb3 	bl	800855c <iprintf>
			return 1; //ERROR
 8001df6:	2301      	movs	r3, #1
 8001df8:	e059      	b.n	8001eae <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8001dfa:	2104      	movs	r1, #4
 8001dfc:	2011      	movs	r0, #17
 8001dfe:	f7ff ffaf 	bl	8001d60 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 8001e02:	2011      	movs	r0, #17
 8001e04:	f7ff ff8c 	bl	8001d20 <LPS22HH_Readbyte>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f7      	bne.n	8001e02 <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e12:	2010      	movs	r0, #16
 8001e14:	f7ff ff84 	bl	8001d20 <LPS22HH_Readbyte>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8001e1c:	79bb      	ldrb	r3, [r7, #6]
 8001e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e22:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e24:	79bb      	ldrb	r3, [r7, #6]
 8001e26:	4619      	mov	r1, r3
 8001e28:	2010      	movs	r0, #16
 8001e2a:	f7ff ff99 	bl	8001d60 <LPS22HH_Writebyte>
	temp_reg = 0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e32:	2010      	movs	r0, #16
 8001e34:	f7ff ff74 	bl	8001d20 <LPS22HH_Readbyte>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e3c:	2010      	movs	r0, #16
 8001e3e:	f7ff ff6f 	bl	8001d20 <LPS22HH_Readbyte>
 8001e42:	4603      	mov	r3, r0
 8001e44:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8001e46:	79bb      	ldrb	r3, [r7, #6]
 8001e48:	f043 030c 	orr.w	r3, r3, #12
 8001e4c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e4e:	79bb      	ldrb	r3, [r7, #6]
 8001e50:	4619      	mov	r1, r3
 8001e52:	2010      	movs	r0, #16
 8001e54:	f7ff ff84 	bl	8001d60 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e58:	2010      	movs	r0, #16
 8001e5a:	f7ff ff61 	bl	8001d20 <LPS22HH_Readbyte>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001e62:	79bb      	ldrb	r3, [r7, #6]
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e6a:	79bb      	ldrb	r3, [r7, #6]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	2010      	movs	r0, #16
 8001e70:	f7ff ff76 	bl	8001d60 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8001e74:	2011      	movs	r0, #17
 8001e76:	f7ff ff53 	bl	8001d20 <LPS22HH_Readbyte>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001e7e:	79bb      	ldrb	r3, [r7, #6]
 8001e80:	f043 0302 	orr.w	r3, r3, #2
 8001e84:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 8001e86:	79bb      	ldrb	r3, [r7, #6]
 8001e88:	4619      	mov	r1, r3
 8001e8a:	2011      	movs	r0, #17
 8001e8c:	f7ff ff68 	bl	8001d60 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8001e90:	2012      	movs	r0, #18
 8001e92:	f7ff ff45 	bl	8001d20 <LPS22HH_Readbyte>
 8001e96:	4603      	mov	r3, r0
 8001e98:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8001e9a:	79bb      	ldrb	r3, [r7, #6]
 8001e9c:	f043 0304 	orr.w	r3, r3, #4
 8001ea0:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8001ea2:	79bb      	ldrb	r3, [r7, #6]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	2012      	movs	r0, #18
 8001ea8:	f7ff ff5a 	bl	8001d60 <LPS22HH_Writebyte>
	
	return 0; //OK
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	0800a63c 	.word	0x0800a63c
 8001ebc:	0800a650 	.word	0x0800a650
 8001ec0:	0800a674 	.word	0x0800a674

08001ec4 <M8N_UART4_initialization>:
 0xBF

}; //Save current configuration, Devices: BBR, FLASH, I2C-EEPROM, SPI-FLASH,

void M8N_UART4_initialization(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
	  huart4.Instance = UART4;
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001eca:	4a12      	ldr	r2, [pc, #72]	@ (8001f14 <M8N_UART4_initialization+0x50>)
 8001ecc:	601a      	str	r2, [r3, #0]
	  huart4.Init.BaudRate = 9600;
 8001ece:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001ed0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001ed4:	605a      	str	r2, [r3, #4]
	  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
	  huart4.Init.StopBits = UART_STOPBITS_1;
 8001edc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
	  huart4.Init.Parity = UART_PARITY_NONE;
 8001ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
	  huart4.Init.Mode = UART_MODE_TX_RX;
 8001ee8:	4b09      	ldr	r3, [pc, #36]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001eea:	220c      	movs	r2, #12
 8001eec:	615a      	str	r2, [r3, #20]
	  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eee:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	619a      	str	r2, [r3, #24]
	  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001efa:	4805      	ldr	r0, [pc, #20]	@ (8001f10 <M8N_UART4_initialization+0x4c>)
 8001efc:	f004 fb48 	bl	8006590 <HAL_UART_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <M8N_UART4_initialization+0x46>
	  {
	    Error_Handler();
 8001f06:	f000 fd1f 	bl	8002948 <Error_Handler>
	  }
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000484 	.word	0x20000484
 8001f14:	40004c00 	.word	0x40004c00

08001f18 <M8N_TransmitData>:

void M8N_TransmitData(unsigned char* data, unsigned char len){
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	70fb      	strb	r3, [r7, #3]
	//       .  .
	for(int i=0; i<len; i++){
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	e00c      	b.n	8001f44 <M8N_TransmitData+0x2c>
		HAL_UART_Transmit(&huart4, *(data+i), sizeof(data[i]),10);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	4413      	add	r3, r2
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	4619      	mov	r1, r3
 8001f34:	230a      	movs	r3, #10
 8001f36:	2201      	movs	r2, #1
 8001f38:	4807      	ldr	r0, [pc, #28]	@ (8001f58 <M8N_TransmitData+0x40>)
 8001f3a:	f004 fb79 	bl	8006630 <HAL_UART_Transmit>
	for(int i=0; i<len; i++){
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	3301      	adds	r3, #1
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	78fb      	ldrb	r3, [r7, #3]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	dbee      	blt.n	8001f2a <M8N_TransmitData+0x12>
	}
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000484 	.word	0x20000484

08001f5c <M8N_initialization>:

void M8N_initialization(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	M8N_UART4_initialization();
 8001f60:	f7ff ffb0 	bl	8001ec4 <M8N_UART4_initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 8001f64:	211c      	movs	r1, #28
 8001f66:	480d      	ldr	r0, [pc, #52]	@ (8001f9c <M8N_initialization+0x40>)
 8001f68:	f7ff ffd6 	bl	8001f18 <M8N_TransmitData>
	HAL_Delay(100);
 8001f6c:	2064      	movs	r0, #100	@ 0x64
 8001f6e:	f001 fb31 	bl	80035d4 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 8001f72:	2110      	movs	r1, #16
 8001f74:	480a      	ldr	r0, [pc, #40]	@ (8001fa0 <M8N_initialization+0x44>)
 8001f76:	f7ff ffcf 	bl	8001f18 <M8N_TransmitData>
	HAL_Delay(100);
 8001f7a:	2064      	movs	r0, #100	@ 0x64
 8001f7c:	f001 fb2a 	bl	80035d4 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 8001f80:	210e      	movs	r1, #14
 8001f82:	4808      	ldr	r0, [pc, #32]	@ (8001fa4 <M8N_initialization+0x48>)
 8001f84:	f7ff ffc8 	bl	8001f18 <M8N_TransmitData>
	HAL_Delay(100);
 8001f88:	2064      	movs	r0, #100	@ 0x64
 8001f8a:	f001 fb23 	bl	80035d4 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 8001f8e:	2115      	movs	r1, #21
 8001f90:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <M8N_initialization+0x4c>)
 8001f92:	f7ff ffc1 	bl	8001f18 <M8N_TransmitData>
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	0800a7f0 	.word	0x0800a7f0
 8001fa0:	0800a80c 	.word	0x0800a80c
 8001fa4:	0800a81c 	.word	0x0800a81c
 8001fa8:	0800a82c 	.word	0x0800a82c

08001fac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001fbe:	4b21      	ldr	r3, [pc, #132]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fc0:	4a21      	ldr	r2, [pc, #132]	@ (8002048 <MX_ADC1_Init+0x9c>)
 8001fc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fc6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001fca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001fd2:	4b1c      	ldr	r3, [pc, #112]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fde:	4b19      	ldr	r3, [pc, #100]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fe6:	4b17      	ldr	r3, [pc, #92]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fec:	4b15      	ldr	r3, [pc, #84]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001fee:	4a17      	ldr	r2, [pc, #92]	@ (800204c <MX_ADC1_Init+0xa0>)
 8001ff0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ff2:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ff8:	4b12      	ldr	r3, [pc, #72]	@ (8002044 <MX_ADC1_Init+0x98>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ffe:	4b11      	ldr	r3, [pc, #68]	@ (8002044 <MX_ADC1_Init+0x98>)
 8002000:	2201      	movs	r2, #1
 8002002:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002006:	4b0f      	ldr	r3, [pc, #60]	@ (8002044 <MX_ADC1_Init+0x98>)
 8002008:	2201      	movs	r2, #1
 800200a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800200c:	480d      	ldr	r0, [pc, #52]	@ (8002044 <MX_ADC1_Init+0x98>)
 800200e:	f001 fb05 	bl	800361c <HAL_ADC_Init>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002018:	f000 fc96 	bl	8002948 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800201c:	2308      	movs	r3, #8
 800201e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002020:	2301      	movs	r3, #1
 8002022:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002024:	2307      	movs	r3, #7
 8002026:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002028:	463b      	mov	r3, r7
 800202a:	4619      	mov	r1, r3
 800202c:	4805      	ldr	r0, [pc, #20]	@ (8002044 <MX_ADC1_Init+0x98>)
 800202e:	f001 fc67 	bl	8003900 <HAL_ADC_ConfigChannel>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002038:	f000 fc86 	bl	8002948 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800203c:	bf00      	nop
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	200002a4 	.word	0x200002a4
 8002048:	40012000 	.word	0x40012000
 800204c:	0f000001 	.word	0x0f000001

08002050 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a2e      	ldr	r2, [pc, #184]	@ (8002128 <HAL_ADC_MspInit+0xd8>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d156      	bne.n	8002120 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	4b2d      	ldr	r3, [pc, #180]	@ (800212c <HAL_ADC_MspInit+0xdc>)
 8002078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207a:	4a2c      	ldr	r2, [pc, #176]	@ (800212c <HAL_ADC_MspInit+0xdc>)
 800207c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002080:	6453      	str	r3, [r2, #68]	@ 0x44
 8002082:	4b2a      	ldr	r3, [pc, #168]	@ (800212c <HAL_ADC_MspInit+0xdc>)
 8002084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	4b26      	ldr	r3, [pc, #152]	@ (800212c <HAL_ADC_MspInit+0xdc>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a25      	ldr	r2, [pc, #148]	@ (800212c <HAL_ADC_MspInit+0xdc>)
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b23      	ldr	r3, [pc, #140]	@ (800212c <HAL_ADC_MspInit+0xdc>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020aa:	2301      	movs	r3, #1
 80020ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ae:	2303      	movs	r3, #3
 80020b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	4619      	mov	r1, r3
 80020bc:	481c      	ldr	r0, [pc, #112]	@ (8002130 <HAL_ADC_MspInit+0xe0>)
 80020be:	f002 fbd3 	bl	8004868 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80020c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002138 <HAL_ADC_MspInit+0xe8>)
 80020c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80020c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020ce:	4b19      	ldr	r3, [pc, #100]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020d4:	4b17      	ldr	r3, [pc, #92]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 80020da:	4b16      	ldr	r3, [pc, #88]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020e0:	4b14      	ldr	r3, [pc, #80]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020e6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020e8:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020ee:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020f0:	4b10      	ldr	r3, [pc, #64]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020f6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 8002100:	2200      	movs	r2, #0
 8002102:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002104:	480b      	ldr	r0, [pc, #44]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 8002106:	f001 ffad 	bl	8004064 <HAL_DMA_Init>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002110:	f000 fc1a 	bl	8002948 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a07      	ldr	r2, [pc, #28]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 8002118:	639a      	str	r2, [r3, #56]	@ 0x38
 800211a:	4a06      	ldr	r2, [pc, #24]	@ (8002134 <HAL_ADC_MspInit+0xe4>)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002120:	bf00      	nop
 8002122:	3728      	adds	r7, #40	@ 0x28
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40012000 	.word	0x40012000
 800212c:	40023800 	.word	0x40023800
 8002130:	40020400 	.word	0x40020400
 8002134:	200002ec 	.word	0x200002ec
 8002138:	40026410 	.word	0x40026410

0800213c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	607b      	str	r3, [r7, #4]
 8002146:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <MX_DMA_Init+0x3c>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	4a0b      	ldr	r2, [pc, #44]	@ (8002178 <MX_DMA_Init+0x3c>)
 800214c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002150:	6313      	str	r3, [r2, #48]	@ 0x30
 8002152:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <MX_DMA_Init+0x3c>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2100      	movs	r1, #0
 8002162:	2038      	movs	r0, #56	@ 0x38
 8002164:	f001 ff47 	bl	8003ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002168:	2038      	movs	r0, #56	@ 0x38
 800216a:	f001 ff60 	bl	800402e <HAL_NVIC_EnableIRQ>

}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40023800 	.word	0x40023800

0800217c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08a      	sub	sp, #40	@ 0x28
 8002180:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
 800218e:	60da      	str	r2, [r3, #12]
 8002190:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	4b53      	ldr	r3, [pc, #332]	@ (80022e4 <MX_GPIO_Init+0x168>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	4a52      	ldr	r2, [pc, #328]	@ (80022e4 <MX_GPIO_Init+0x168>)
 800219c:	f043 0304 	orr.w	r3, r3, #4
 80021a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a2:	4b50      	ldr	r3, [pc, #320]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	f003 0304 	and.w	r3, r3, #4
 80021aa:	613b      	str	r3, [r7, #16]
 80021ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	4b4c      	ldr	r3, [pc, #304]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	4a4b      	ldr	r2, [pc, #300]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021be:	4b49      	ldr	r3, [pc, #292]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60bb      	str	r3, [r7, #8]
 80021ce:	4b45      	ldr	r3, [pc, #276]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	4a44      	ldr	r2, [pc, #272]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021da:	4b42      	ldr	r3, [pc, #264]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	60bb      	str	r3, [r7, #8]
 80021e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e6:	2300      	movs	r3, #0
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	4b3e      	ldr	r3, [pc, #248]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	4a3d      	ldr	r2, [pc, #244]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021f0:	f043 0302 	orr.w	r3, r3, #2
 80021f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f6:	4b3b      	ldr	r3, [pc, #236]	@ (80022e4 <MX_GPIO_Init+0x168>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	607b      	str	r3, [r7, #4]
 8002200:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	603b      	str	r3, [r7, #0]
 8002206:	4b37      	ldr	r3, [pc, #220]	@ (80022e4 <MX_GPIO_Init+0x168>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	4a36      	ldr	r2, [pc, #216]	@ (80022e4 <MX_GPIO_Init+0x168>)
 800220c:	f043 0308 	orr.w	r3, r3, #8
 8002210:	6313      	str	r3, [r2, #48]	@ 0x30
 8002212:	4b34      	ldr	r3, [pc, #208]	@ (80022e4 <MX_GPIO_Init+0x168>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	603b      	str	r3, [r7, #0]
 800221c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800221e:	2201      	movs	r2, #1
 8002220:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002224:	4830      	ldr	r0, [pc, #192]	@ (80022e8 <MX_GPIO_Init+0x16c>)
 8002226:	f002 fcbb 	bl	8004ba0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin|GPIO_PIN_4
 800222a:	2200      	movs	r2, #0
 800222c:	f240 2117 	movw	r1, #535	@ 0x217
 8002230:	482d      	ldr	r0, [pc, #180]	@ (80022e8 <MX_GPIO_Init+0x16c>)
 8002232:	f002 fcb5 	bl	8004ba0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_6, GPIO_PIN_RESET);
 8002236:	2200      	movs	r2, #0
 8002238:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 800223c:	482b      	ldr	r0, [pc, #172]	@ (80022ec <MX_GPIO_Init+0x170>)
 800223e:	f002 fcaf 	bl	8004ba0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002248:	4829      	ldr	r0, [pc, #164]	@ (80022f0 <MX_GPIO_Init+0x174>)
 800224a:	f002 fca9 	bl	8004ba0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PCPin PCPin PCPin
                           PC4 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin
 800224e:	f242 2317 	movw	r3, #8727	@ 0x2217
 8002252:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002254:	2301      	movs	r3, #1
 8002256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225c:	2300      	movs	r3, #0
 800225e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	4820      	ldr	r0, [pc, #128]	@ (80022e8 <MX_GPIO_Init+0x16c>)
 8002268:	f002 fafe 	bl	8004868 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 800226c:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8002270:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800227a:	f107 0314 	add.w	r3, r7, #20
 800227e:	4619      	mov	r1, r3
 8002280:	4819      	ldr	r0, [pc, #100]	@ (80022e8 <MX_GPIO_Init+0x16c>)
 8002282:	f002 faf1 	bl	8004868 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 8002286:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 800228a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228c:	2301      	movs	r3, #1
 800228e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002294:	2300      	movs	r3, #0
 8002296:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	4619      	mov	r1, r3
 800229e:	4813      	ldr	r0, [pc, #76]	@ (80022ec <MX_GPIO_Init+0x170>)
 80022a0:	f002 fae2 	bl	8004868 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022aa:	2301      	movs	r3, #1
 80022ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b2:	2300      	movs	r3, #0
 80022b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	480c      	ldr	r0, [pc, #48]	@ (80022f0 <MX_GPIO_Init+0x174>)
 80022be:	f002 fad3 	bl	8004868 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022c2:	2380      	movs	r3, #128	@ 0x80
 80022c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4619      	mov	r1, r3
 80022d4:	4805      	ldr	r0, [pc, #20]	@ (80022ec <MX_GPIO_Init+0x170>)
 80022d6:	f002 fac7 	bl	8004868 <HAL_GPIO_Init>

}
 80022da:	bf00      	nop
 80022dc:	3728      	adds	r7, #40	@ 0x28
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40023800 	.word	0x40023800
 80022e8:	40020800 	.word	0x40020800
 80022ec:	40020400 	.word	0x40020400
 80022f0:	40020000 	.word	0x40020000

080022f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022f8:	4b12      	ldr	r3, [pc, #72]	@ (8002344 <MX_I2C1_Init+0x50>)
 80022fa:	4a13      	ldr	r2, [pc, #76]	@ (8002348 <MX_I2C1_Init+0x54>)
 80022fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80022fe:	4b11      	ldr	r3, [pc, #68]	@ (8002344 <MX_I2C1_Init+0x50>)
 8002300:	4a12      	ldr	r2, [pc, #72]	@ (800234c <MX_I2C1_Init+0x58>)
 8002302:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002304:	4b0f      	ldr	r3, [pc, #60]	@ (8002344 <MX_I2C1_Init+0x50>)
 8002306:	2200      	movs	r2, #0
 8002308:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800230a:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <MX_I2C1_Init+0x50>)
 800230c:	2200      	movs	r2, #0
 800230e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002310:	4b0c      	ldr	r3, [pc, #48]	@ (8002344 <MX_I2C1_Init+0x50>)
 8002312:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002316:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002318:	4b0a      	ldr	r3, [pc, #40]	@ (8002344 <MX_I2C1_Init+0x50>)
 800231a:	2200      	movs	r2, #0
 800231c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800231e:	4b09      	ldr	r3, [pc, #36]	@ (8002344 <MX_I2C1_Init+0x50>)
 8002320:	2200      	movs	r2, #0
 8002322:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002324:	4b07      	ldr	r3, [pc, #28]	@ (8002344 <MX_I2C1_Init+0x50>)
 8002326:	2200      	movs	r2, #0
 8002328:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800232a:	4b06      	ldr	r3, [pc, #24]	@ (8002344 <MX_I2C1_Init+0x50>)
 800232c:	2200      	movs	r2, #0
 800232e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002330:	4804      	ldr	r0, [pc, #16]	@ (8002344 <MX_I2C1_Init+0x50>)
 8002332:	f002 fc4f 	bl	8004bd4 <HAL_I2C_Init>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800233c:	f000 fb04 	bl	8002948 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002340:	bf00      	nop
 8002342:	bd80      	pop	{r7, pc}
 8002344:	2000034c 	.word	0x2000034c
 8002348:	40005400 	.word	0x40005400
 800234c:	00061a80 	.word	0x00061a80

08002350 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b08a      	sub	sp, #40	@ 0x28
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
 8002366:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a19      	ldr	r2, [pc, #100]	@ (80023d4 <HAL_I2C_MspInit+0x84>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d12c      	bne.n	80023cc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	4b18      	ldr	r3, [pc, #96]	@ (80023d8 <HAL_I2C_MspInit+0x88>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237a:	4a17      	ldr	r2, [pc, #92]	@ (80023d8 <HAL_I2C_MspInit+0x88>)
 800237c:	f043 0302 	orr.w	r3, r3, #2
 8002380:	6313      	str	r3, [r2, #48]	@ 0x30
 8002382:	4b15      	ldr	r3, [pc, #84]	@ (80023d8 <HAL_I2C_MspInit+0x88>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	613b      	str	r3, [r7, #16]
 800238c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800238e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002394:	2312      	movs	r3, #18
 8002396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239c:	2303      	movs	r3, #3
 800239e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023a0:	2304      	movs	r3, #4
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a4:	f107 0314 	add.w	r3, r7, #20
 80023a8:	4619      	mov	r1, r3
 80023aa:	480c      	ldr	r0, [pc, #48]	@ (80023dc <HAL_I2C_MspInit+0x8c>)
 80023ac:	f002 fa5c 	bl	8004868 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_I2C_MspInit+0x88>)
 80023b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b8:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <HAL_I2C_MspInit+0x88>)
 80023ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023be:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <HAL_I2C_MspInit+0x88>)
 80023c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80023cc:	bf00      	nop
 80023ce:	3728      	adds	r7, #40	@ 0x28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40005400 	.word	0x40005400
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40020400 	.word	0x40020400

080023e0 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

int _write(int file, char *p, int len) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
	// ?? ???????? ??? ????????? ? ? ??  ???????? ?? ???????????? ?? ?? ??.
	//HAL_UART_Transmit(&huart6, p, len, 1);

	//???? ? ???? ??? ?????? ??.
	HAL_UART_Transmit_IT(&huart6, p, len);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	461a      	mov	r2, r3
 80023f2:	68b9      	ldr	r1, [r7, #8]
 80023f4:	4803      	ldr	r0, [pc, #12]	@ (8002404 <_write+0x24>)
 80023f6:	f004 f9a6 	bl	8006746 <HAL_UART_Transmit_IT>
	return len;
 80023fa:	687b      	ldr	r3, [r7, #4]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	20000514 	.word	0x20000514

08002408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b091      	sub	sp, #68	@ 0x44
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	float q[4];
	float quatRadianAccuracy;
	unsigned char buf_read[16] = { 0 };
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
 8002412:	f107 0318 	add.w	r3, r7, #24
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	609a      	str	r2, [r3, #8]
	unsigned char buf_write[16] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13,
 800241e:	4b93      	ldr	r3, [pc, #588]	@ (800266c <main+0x264>)
 8002420:	1d3c      	adds	r4, r7, #4
 8002422:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002424:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			14, 15, 16 };
	unsigned short adcVal;
	float batVolt;
	//find offset data and init
	short gyro_x_offset =3, gyro_y_offset = 10, gyro_z_offset=-3;
 8002428:	2303      	movs	r3, #3
 800242a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800242c:	230a      	movs	r3, #10
 800242e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8002430:	f64f 73fd 	movw	r3, #65533	@ 0xfffd
 8002434:	877b      	strh	r3, [r7, #58]	@ 0x3a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002436:	f001 f85b 	bl	80034f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800243a:	f000 f937 	bl	80026ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800243e:	f7ff fe9d 	bl	800217c <MX_GPIO_Init>
  MX_DMA_Init();
 8002442:	f7ff fe7b 	bl	800213c <MX_DMA_Init>
  MX_TIM3_Init();
 8002446:	f000 fd15 	bl	8002e74 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800244a:	f000 ff13 	bl	8003274 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 800244e:	f000 fb2f 	bl	8002ab0 <MX_SPI2_Init>
  MX_SPI1_Init();
 8002452:	f000 fadb 	bl	8002a0c <MX_SPI1_Init>
  MX_SPI3_Init();
 8002456:	f000 fb7f 	bl	8002b58 <MX_SPI3_Init>
  MX_UART4_Init();
 800245a:	f000 feb7 	bl	80031cc <MX_UART4_Init>
  MX_UART5_Init();
 800245e:	f000 fedf 	bl	8003220 <MX_UART5_Init>
  MX_TIM5_Init();
 8002462:	f000 fd7d 	bl	8002f60 <MX_TIM5_Init>
  MX_I2C1_Init();
 8002466:	f7ff ff45 	bl	80022f4 <MX_I2C1_Init>
  MX_ADC1_Init();
 800246a:	f7ff fd9f 	bl	8001fac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	M8N_initialization();
 800246e:	f7ff fd75 	bl	8001f5c <M8N_initialization>
	HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1);
 8002472:	2201      	movs	r2, #1
 8002474:	497e      	ldr	r1, [pc, #504]	@ (8002670 <main+0x268>)
 8002476:	487f      	ldr	r0, [pc, #508]	@ (8002674 <main+0x26c>)
 8002478:	f004 f99b 	bl	80067b2 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1);
 800247c:	2201      	movs	r2, #1
 800247e:	497e      	ldr	r1, [pc, #504]	@ (8002678 <main+0x270>)
 8002480:	487e      	ldr	r0, [pc, #504]	@ (800267c <main+0x274>)
 8002482:	f004 f996 	bl	80067b2 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1);
 8002486:	2201      	movs	r2, #1
 8002488:	497d      	ldr	r1, [pc, #500]	@ (8002680 <main+0x278>)
 800248a:	487e      	ldr	r0, [pc, #504]	@ (8002684 <main+0x27c>)
 800248c:	f004 f991 	bl	80067b2 <HAL_UART_Receive_IT>

	BNO080_Initialization();
 8002490:	f7fe fe88 	bl	80011a4 <BNO080_Initialization>
	BNO080_enableRotationVector(2500);
 8002494:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8002498:	f7fe ff1a 	bl	80012d0 <BNO080_enableRotationVector>

	ICM20602_Initialization();
 800249c:	f7ff fa38 	bl	8001910 <ICM20602_Initialization>
	LPS22HH_Initialization();
 80024a0:	f7ff fc80 	bl	8001da4 <LPS22HH_Initialization>

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80024a4:	2100      	movs	r1, #0
 80024a6:	4878      	ldr	r0, [pc, #480]	@ (8002688 <main+0x280>)
 80024a8:	f003 fa18 	bl	80058dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 80024ac:	2104      	movs	r1, #4
 80024ae:	4876      	ldr	r0, [pc, #472]	@ (8002688 <main+0x280>)
 80024b0:	f003 fa14 	bl	80058dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 80024b4:	2108      	movs	r1, #8
 80024b6:	4874      	ldr	r0, [pc, #464]	@ (8002688 <main+0x280>)
 80024b8:	f003 fa10 	bl	80058dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80024bc:	210c      	movs	r1, #12
 80024be:	4872      	ldr	r0, [pc, #456]	@ (8002688 <main+0x280>)
 80024c0:	f003 fa0c 	bl	80058dc <HAL_TIM_PWM_Start>

	// pdata? ???? ???? 
	HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);
 80024c4:	1cbb      	adds	r3, r7, #2
 80024c6:	2201      	movs	r2, #1
 80024c8:	4619      	mov	r1, r3
 80024ca:	4870      	ldr	r0, [pc, #448]	@ (800268c <main+0x284>)
 80024cc:	f001 f8ea 	bl	80036a4 <HAL_ADC_Start_DMA>

	ICM20602_Writebyte(0x13, (gyro_x_offset*-2)>>8);
 80024d0:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 80024d4:	4613      	mov	r3, r2
 80024d6:	07db      	lsls	r3, r3, #31
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	121b      	asrs	r3, r3, #8
 80024de:	4619      	mov	r1, r3
 80024e0:	2013      	movs	r0, #19
 80024e2:	f7ff f9f3 	bl	80018cc <ICM20602_Writebyte>
	ICM20602_Writebyte(0x14, (gyro_x_offset*-2));
 80024e6:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 80024ea:	4613      	mov	r3, r2
 80024ec:	07db      	lsls	r3, r3, #31
 80024ee:	1a9b      	subs	r3, r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4619      	mov	r1, r3
 80024f4:	2014      	movs	r0, #20
 80024f6:	f7ff f9e9 	bl	80018cc <ICM20602_Writebyte>

	ICM20602_Writebyte(0x15, (gyro_y_offset*-2)>>8);
 80024fa:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	@ 0x3c
 80024fe:	4613      	mov	r3, r2
 8002500:	07db      	lsls	r3, r3, #31
 8002502:	1a9b      	subs	r3, r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	121b      	asrs	r3, r3, #8
 8002508:	4619      	mov	r1, r3
 800250a:	2015      	movs	r0, #21
 800250c:	f7ff f9de 	bl	80018cc <ICM20602_Writebyte>
	ICM20602_Writebyte(0x16, (gyro_y_offset*-2));
 8002510:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	@ 0x3c
 8002514:	4613      	mov	r3, r2
 8002516:	07db      	lsls	r3, r3, #31
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4619      	mov	r1, r3
 800251e:	2016      	movs	r0, #22
 8002520:	f7ff f9d4 	bl	80018cc <ICM20602_Writebyte>

	ICM20602_Writebyte(0x17, (gyro_x_offset*-2)>>8);
 8002524:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 8002528:	4613      	mov	r3, r2
 800252a:	07db      	lsls	r3, r3, #31
 800252c:	1a9b      	subs	r3, r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	121b      	asrs	r3, r3, #8
 8002532:	4619      	mov	r1, r3
 8002534:	2017      	movs	r0, #23
 8002536:	f7ff f9c9 	bl	80018cc <ICM20602_Writebyte>
	ICM20602_Writebyte(0x18, (gyro_x_offset*-2));
 800253a:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 800253e:	4613      	mov	r3, r2
 8002540:	07db      	lsls	r3, r3, #31
 8002542:	1a9b      	subs	r3, r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4619      	mov	r1, r3
 8002548:	2018      	movs	r0, #24
 800254a:	f7ff f9bf 	bl	80018cc <ICM20602_Writebyte>
//		HAL_Delay(70);
//		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
//		HAL_Delay(70);
//	}

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800254e:	210c      	movs	r1, #12
 8002550:	484f      	ldr	r0, [pc, #316]	@ (8002690 <main+0x288>)
 8002552:	f003 f9c3 	bl	80058dc <HAL_TIM_PWM_Start>

	htim3.Instance->PSC = 2000;
 8002556:	4b4e      	ldr	r3, [pc, #312]	@ (8002690 <main+0x288>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800255e:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8002560:	2064      	movs	r0, #100	@ 0x64
 8002562:	f001 f837 	bl	80035d4 <HAL_Delay>
	htim3.Instance->PSC = 1500;
 8002566:	4b4a      	ldr	r3, [pc, #296]	@ (8002690 <main+0x288>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800256e:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8002570:	2064      	movs	r0, #100	@ 0x64
 8002572:	f001 f82f 	bl	80035d4 <HAL_Delay>
	htim3.Instance->PSC = 1000;
 8002576:	4b46      	ldr	r3, [pc, #280]	@ (8002690 <main+0x288>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800257e:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8002580:	2064      	movs	r0, #100	@ 0x64
 8002582:	f001 f827 	bl	80035d4 <HAL_Delay>

	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8002586:	210c      	movs	r1, #12
 8002588:	4841      	ldr	r0, [pc, #260]	@ (8002690 <main+0x288>)
 800258a:	f003 fa6f 	bl	8005a6c <HAL_TIM_PWM_Stop>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		batVolt = adcVal * 0.003619f;
 800258e:	887b      	ldrh	r3, [r7, #2]
 8002590:	ee07 3a90 	vmov	s15, r3
 8002594:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002598:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002694 <main+0x28c>
 800259c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025a0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		//printf("%d\t%.2f\n",adcVal, batVolt);
		if (batVolt < 10.0f) {
 80025a4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80025a8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80025ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b4:	d509      	bpl.n	80025ca <main+0x1c2>
			htim3.Instance->PSC = 1000;
 80025b6:	4b36      	ldr	r3, [pc, #216]	@ (8002690 <main+0x288>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025be:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80025c0:	210c      	movs	r1, #12
 80025c2:	4833      	ldr	r0, [pc, #204]	@ (8002690 <main+0x288>)
 80025c4:	f003 f98a 	bl	80058dc <HAL_TIM_PWM_Start>
 80025c8:	e003      	b.n	80025d2 <main+0x1ca>
		} else {
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80025ca:	210c      	movs	r1, #12
 80025cc:	4830      	ldr	r0, [pc, #192]	@ (8002690 <main+0x288>)
 80025ce:	f003 fa4d 	bl	8005a6c <HAL_TIM_PWM_Stop>
//			Quaternion_Update(&q[0]);
//
//			printf("%.2f,%.2f,%.2f\n", BNO080_Roll, BNO080_Pitch, BNO080_Yaw);
//		}

	  if(ICM20602_DataReady()==1){
 80025d2:	f7ff fa47 	bl	8001a64 <ICM20602_DataReady>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d1d8      	bne.n	800258e <main+0x186>
		  ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 80025dc:	482e      	ldr	r0, [pc, #184]	@ (8002698 <main+0x290>)
 80025de:	f7ff fa15 	bl	8001a0c <ICM20602_Get3AxisGyroRawData>

		  ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 80025e2:	4b2e      	ldr	r3, [pc, #184]	@ (800269c <main+0x294>)
 80025e4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80025e8:	ee07 3a90 	vmov	s15, r3
 80025ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025f0:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80026a0 <main+0x298>
 80025f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025f8:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80026a4 <main+0x29c>
 80025fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002600:	4b26      	ldr	r3, [pc, #152]	@ (800269c <main+0x294>)
 8002602:	edc3 7a07 	vstr	s15, [r3, #28]
		  ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 8002606:	4b25      	ldr	r3, [pc, #148]	@ (800269c <main+0x294>)
 8002608:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800260c:	ee07 3a90 	vmov	s15, r3
 8002610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002614:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80026a0 <main+0x298>
 8002618:	ee27 7a87 	vmul.f32	s14, s15, s14
 800261c:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80026a4 <main+0x29c>
 8002620:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002624:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <main+0x294>)
 8002626:	edc3 7a08 	vstr	s15, [r3, #32]
		  ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 800262a:	4b1c      	ldr	r3, [pc, #112]	@ (800269c <main+0x294>)
 800262c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002630:	ee07 3a90 	vmov	s15, r3
 8002634:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002638:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80026a0 <main+0x298>
 800263c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002640:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80026a4 <main+0x29c>
 8002644:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002648:	4b14      	ldr	r3, [pc, #80]	@ (800269c <main+0x294>)
 800264a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		  printf("%.4f,%.4f,%.4f\n", ICM20602.gyro_x_raw,
 800264e:	4b13      	ldr	r3, [pc, #76]	@ (800269c <main+0x294>)
 8002650:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002654:	4619      	mov	r1, r3
				  ICM20602.gyro_y_raw,ICM20602.gyro_z_raw);
 8002656:	4b11      	ldr	r3, [pc, #68]	@ (800269c <main+0x294>)
 8002658:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		  printf("%.4f,%.4f,%.4f\n", ICM20602.gyro_x_raw,
 800265c:	461a      	mov	r2, r3
				  ICM20602.gyro_y_raw,ICM20602.gyro_z_raw);
 800265e:	4b0f      	ldr	r3, [pc, #60]	@ (800269c <main+0x294>)
 8002660:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
		  printf("%.4f,%.4f,%.4f\n", ICM20602.gyro_x_raw,
 8002664:	4810      	ldr	r0, [pc, #64]	@ (80026a8 <main+0x2a0>)
 8002666:	f005 ff79 	bl	800855c <iprintf>
		batVolt = adcVal * 0.003619f;
 800266a:	e790      	b.n	800258e <main+0x186>
 800266c:	0800a6b0 	.word	0x0800a6b0
 8002670:	200003a0 	.word	0x200003a0
 8002674:	20000514 	.word	0x20000514
 8002678:	200003a2 	.word	0x200003a2
 800267c:	20000484 	.word	0x20000484
 8002680:	200003a1 	.word	0x200003a1
 8002684:	200004cc 	.word	0x200004cc
 8002688:	2000043c 	.word	0x2000043c
 800268c:	200002a4 	.word	0x200002a4
 8002690:	200003f4 	.word	0x200003f4
 8002694:	3b6d2cbf 	.word	0x3b6d2cbf
 8002698:	20000284 	.word	0x20000284
 800269c:	2000027c 	.word	0x2000027c
 80026a0:	44fa0000 	.word	0x44fa0000
 80026a4:	47000000 	.word	0x47000000
 80026a8:	0800a6a0 	.word	0x0800a6a0

080026ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b094      	sub	sp, #80	@ 0x50
 80026b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026b2:	f107 0320 	add.w	r3, r7, #32
 80026b6:	2230      	movs	r2, #48	@ 0x30
 80026b8:	2100      	movs	r1, #0
 80026ba:	4618      	mov	r0, r3
 80026bc:	f006 f896 	bl	80087ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026c0:	f107 030c 	add.w	r3, r7, #12
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026d0:	2300      	movs	r3, #0
 80026d2:	60bb      	str	r3, [r7, #8]
 80026d4:	4b28      	ldr	r3, [pc, #160]	@ (8002778 <SystemClock_Config+0xcc>)
 80026d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d8:	4a27      	ldr	r2, [pc, #156]	@ (8002778 <SystemClock_Config+0xcc>)
 80026da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026de:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e0:	4b25      	ldr	r3, [pc, #148]	@ (8002778 <SystemClock_Config+0xcc>)
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026ec:	2300      	movs	r3, #0
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	4b22      	ldr	r3, [pc, #136]	@ (800277c <SystemClock_Config+0xd0>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a21      	ldr	r2, [pc, #132]	@ (800277c <SystemClock_Config+0xd0>)
 80026f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	4b1f      	ldr	r3, [pc, #124]	@ (800277c <SystemClock_Config+0xd0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002704:	607b      	str	r3, [r7, #4]
 8002706:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002708:	2301      	movs	r3, #1
 800270a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800270c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002710:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002712:	2302      	movs	r3, #2
 8002714:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002716:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800271a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800271c:	2304      	movs	r3, #4
 800271e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002720:	23a8      	movs	r3, #168	@ 0xa8
 8002722:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002724:	2302      	movs	r3, #2
 8002726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002728:	2304      	movs	r3, #4
 800272a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	4618      	mov	r0, r3
 8002732:	f002 fb93 	bl	8004e5c <HAL_RCC_OscConfig>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800273c:	f000 f904 	bl	8002948 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002740:	230f      	movs	r3, #15
 8002742:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002744:	2302      	movs	r3, #2
 8002746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800274c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002750:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002752:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002756:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002758:	f107 030c 	add.w	r3, r7, #12
 800275c:	2105      	movs	r1, #5
 800275e:	4618      	mov	r0, r3
 8002760:	f002 fdf4 	bl	800534c <HAL_RCC_ClockConfig>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800276a:	f000 f8ed 	bl	8002948 <Error_Handler>
  }
}
 800276e:	bf00      	nop
 8002770:	3750      	adds	r7, #80	@ 0x50
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	40007000 	.word	0x40007000

08002780 <HAL_UART_RxCpltCallback>:
		}
	}
	return 0;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]

	static unsigned char cnt = 0;
	static unsigned char cnt_ibus = 0;

	if (huart->Instance == UART5) {
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a5f      	ldr	r2, [pc, #380]	@ (800290c <HAL_UART_RxCpltCallback+0x18c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d154      	bne.n	800283c <HAL_UART_RxCpltCallback+0xbc>
		HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1);
 8002792:	2201      	movs	r2, #1
 8002794:	495e      	ldr	r1, [pc, #376]	@ (8002910 <HAL_UART_RxCpltCallback+0x190>)
 8002796:	485f      	ldr	r0, [pc, #380]	@ (8002914 <HAL_UART_RxCpltCallback+0x194>)
 8002798:	f004 f80b 	bl	80067b2 <HAL_UART_Receive_IT>

		//HAL_UART_Transmit_IT(&huart6, uart5_rxData, 1);

		switch (cnt_ibus) {
 800279c:	4b5e      	ldr	r3, [pc, #376]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b1f      	cmp	r3, #31
 80027a2:	d02e      	beq.n	8002802 <HAL_UART_RxCpltCallback+0x82>
 80027a4:	2b1f      	cmp	r3, #31
 80027a6:	dc3a      	bgt.n	800281e <HAL_UART_RxCpltCallback+0x9e>
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d002      	beq.n	80027b2 <HAL_UART_RxCpltCallback+0x32>
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d012      	beq.n	80027d6 <HAL_UART_RxCpltCallback+0x56>
 80027b0:	e035      	b.n	800281e <HAL_UART_RxCpltCallback+0x9e>
		case 0:
			if (uart5_rxData == 0x20) {
 80027b2:	4b57      	ldr	r3, [pc, #348]	@ (8002910 <HAL_UART_RxCpltCallback+0x190>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b20      	cmp	r3, #32
 80027b8:	d13f      	bne.n	800283a <HAL_UART_RxCpltCallback+0xba>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 80027ba:	4b57      	ldr	r3, [pc, #348]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	461a      	mov	r2, r3
 80027c0:	4b53      	ldr	r3, [pc, #332]	@ (8002910 <HAL_UART_RxCpltCallback+0x190>)
 80027c2:	7819      	ldrb	r1, [r3, #0]
 80027c4:	4b55      	ldr	r3, [pc, #340]	@ (800291c <HAL_UART_RxCpltCallback+0x19c>)
 80027c6:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 80027c8:	4b53      	ldr	r3, [pc, #332]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	3301      	adds	r3, #1
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	4b51      	ldr	r3, [pc, #324]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 80027d2:	701a      	strb	r2, [r3, #0]
			}
			break;
 80027d4:	e031      	b.n	800283a <HAL_UART_RxCpltCallback+0xba>

		case 1:
			if (uart5_rxData == 0x40) {
 80027d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002910 <HAL_UART_RxCpltCallback+0x190>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b40      	cmp	r3, #64	@ 0x40
 80027dc:	d10d      	bne.n	80027fa <HAL_UART_RxCpltCallback+0x7a>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 80027de:	4b4e      	ldr	r3, [pc, #312]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	461a      	mov	r2, r3
 80027e4:	4b4a      	ldr	r3, [pc, #296]	@ (8002910 <HAL_UART_RxCpltCallback+0x190>)
 80027e6:	7819      	ldrb	r1, [r3, #0]
 80027e8:	4b4c      	ldr	r3, [pc, #304]	@ (800291c <HAL_UART_RxCpltCallback+0x19c>)
 80027ea:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 80027ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	3301      	adds	r3, #1
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	4b48      	ldr	r3, [pc, #288]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 80027f6:	701a      	strb	r2, [r3, #0]
			} else {
				cnt_ibus = 0;
			}
			break;
 80027f8:	e020      	b.n	800283c <HAL_UART_RxCpltCallback+0xbc>
				cnt_ibus = 0;
 80027fa:	4b47      	ldr	r3, [pc, #284]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	701a      	strb	r2, [r3, #0]
			break;
 8002800:	e01c      	b.n	800283c <HAL_UART_RxCpltCallback+0xbc>

		case 31:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 8002802:	4b45      	ldr	r3, [pc, #276]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	461a      	mov	r2, r3
 8002808:	4b41      	ldr	r3, [pc, #260]	@ (8002910 <HAL_UART_RxCpltCallback+0x190>)
 800280a:	7819      	ldrb	r1, [r3, #0]
 800280c:	4b43      	ldr	r3, [pc, #268]	@ (800291c <HAL_UART_RxCpltCallback+0x19c>)
 800280e:	5499      	strb	r1, [r3, r2]
			cnt_ibus = 0;
 8002810:	4b41      	ldr	r3, [pc, #260]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 8002812:	2200      	movs	r2, #0
 8002814:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8002816:	4b42      	ldr	r3, [pc, #264]	@ (8002920 <HAL_UART_RxCpltCallback+0x1a0>)
 8002818:	2201      	movs	r2, #1
 800281a:	701a      	strb	r2, [r3, #0]
			break;
 800281c:	e00e      	b.n	800283c <HAL_UART_RxCpltCallback+0xbc>

		default:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 800281e:	4b3e      	ldr	r3, [pc, #248]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	461a      	mov	r2, r3
 8002824:	4b3a      	ldr	r3, [pc, #232]	@ (8002910 <HAL_UART_RxCpltCallback+0x190>)
 8002826:	7819      	ldrb	r1, [r3, #0]
 8002828:	4b3c      	ldr	r3, [pc, #240]	@ (800291c <HAL_UART_RxCpltCallback+0x19c>)
 800282a:	5499      	strb	r1, [r3, r2]
			cnt_ibus++;
 800282c:	4b3a      	ldr	r3, [pc, #232]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	3301      	adds	r3, #1
 8002832:	b2da      	uxtb	r2, r3
 8002834:	4b38      	ldr	r3, [pc, #224]	@ (8002918 <HAL_UART_RxCpltCallback+0x198>)
 8002836:	701a      	strb	r2, [r3, #0]
			break;
 8002838:	e000      	b.n	800283c <HAL_UART_RxCpltCallback+0xbc>
			break;
 800283a:	bf00      	nop
		}

	}
	if (huart->Instance == UART4) {
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a38      	ldr	r2, [pc, #224]	@ (8002924 <HAL_UART_RxCpltCallback+0x1a4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d153      	bne.n	80028ee <HAL_UART_RxCpltCallback+0x16e>

		HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1);
 8002846:	2201      	movs	r2, #1
 8002848:	4937      	ldr	r1, [pc, #220]	@ (8002928 <HAL_UART_RxCpltCallback+0x1a8>)
 800284a:	4838      	ldr	r0, [pc, #224]	@ (800292c <HAL_UART_RxCpltCallback+0x1ac>)
 800284c:	f003 ffb1 	bl	80067b2 <HAL_UART_Receive_IT>

		//GPS?????? ?? ??? ?????????  com??????? ?????? ??.
		//HAL_UART_Transmit(&huart6, &uart4_rxData, 1, 0);

		switch (cnt) {
 8002850:	4b37      	ldr	r3, [pc, #220]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b23      	cmp	r3, #35	@ 0x23
 8002856:	d02e      	beq.n	80028b6 <HAL_UART_RxCpltCallback+0x136>
 8002858:	2b23      	cmp	r3, #35	@ 0x23
 800285a:	dc39      	bgt.n	80028d0 <HAL_UART_RxCpltCallback+0x150>
 800285c:	2b00      	cmp	r3, #0
 800285e:	d002      	beq.n	8002866 <HAL_UART_RxCpltCallback+0xe6>
 8002860:	2b01      	cmp	r3, #1
 8002862:	d012      	beq.n	800288a <HAL_UART_RxCpltCallback+0x10a>
 8002864:	e034      	b.n	80028d0 <HAL_UART_RxCpltCallback+0x150>
		case 0:
			if (uart4_rxData == 0xb5) {
 8002866:	4b30      	ldr	r3, [pc, #192]	@ (8002928 <HAL_UART_RxCpltCallback+0x1a8>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2bb5      	cmp	r3, #181	@ 0xb5
 800286c:	d13e      	bne.n	80028ec <HAL_UART_RxCpltCallback+0x16c>
				m8n_rx_buf[cnt] = uart4_rxData;
 800286e:	4b30      	ldr	r3, [pc, #192]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	4b2c      	ldr	r3, [pc, #176]	@ (8002928 <HAL_UART_RxCpltCallback+0x1a8>)
 8002876:	7819      	ldrb	r1, [r3, #0]
 8002878:	4b2e      	ldr	r3, [pc, #184]	@ (8002934 <HAL_UART_RxCpltCallback+0x1b4>)
 800287a:	5499      	strb	r1, [r3, r2]
				cnt++;
 800287c:	4b2c      	ldr	r3, [pc, #176]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	3301      	adds	r3, #1
 8002882:	b2da      	uxtb	r2, r3
 8002884:	4b2a      	ldr	r3, [pc, #168]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 8002886:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002888:	e030      	b.n	80028ec <HAL_UART_RxCpltCallback+0x16c>
		case 1:
			if (uart4_rxData == 0x62) {
 800288a:	4b27      	ldr	r3, [pc, #156]	@ (8002928 <HAL_UART_RxCpltCallback+0x1a8>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b62      	cmp	r3, #98	@ 0x62
 8002890:	d10d      	bne.n	80028ae <HAL_UART_RxCpltCallback+0x12e>
				m8n_rx_buf[cnt] = uart4_rxData;
 8002892:	4b27      	ldr	r3, [pc, #156]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	461a      	mov	r2, r3
 8002898:	4b23      	ldr	r3, [pc, #140]	@ (8002928 <HAL_UART_RxCpltCallback+0x1a8>)
 800289a:	7819      	ldrb	r1, [r3, #0]
 800289c:	4b25      	ldr	r3, [pc, #148]	@ (8002934 <HAL_UART_RxCpltCallback+0x1b4>)
 800289e:	5499      	strb	r1, [r3, r2]
				cnt++;
 80028a0:	4b23      	ldr	r3, [pc, #140]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	3301      	adds	r3, #1
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	4b21      	ldr	r3, [pc, #132]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028aa:	701a      	strb	r2, [r3, #0]
			} else
				cnt = 0;
			break;
 80028ac:	e01f      	b.n	80028ee <HAL_UART_RxCpltCallback+0x16e>
				cnt = 0;
 80028ae:	4b20      	ldr	r3, [pc, #128]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	701a      	strb	r2, [r3, #0]
			break;
 80028b4:	e01b      	b.n	80028ee <HAL_UART_RxCpltCallback+0x16e>
		case 35:
			m8n_rx_buf[cnt] = uart4_rxData;
 80028b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	461a      	mov	r2, r3
 80028bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002928 <HAL_UART_RxCpltCallback+0x1a8>)
 80028be:	7819      	ldrb	r1, [r3, #0]
 80028c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002934 <HAL_UART_RxCpltCallback+0x1b4>)
 80028c2:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 80028c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 80028ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002938 <HAL_UART_RxCpltCallback+0x1b8>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	701a      	strb	r2, [r3, #0]
		default: //case? ??????? ??? ????.
			m8n_rx_buf[cnt] = uart4_rxData;
 80028d0:	4b17      	ldr	r3, [pc, #92]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	461a      	mov	r2, r3
 80028d6:	4b14      	ldr	r3, [pc, #80]	@ (8002928 <HAL_UART_RxCpltCallback+0x1a8>)
 80028d8:	7819      	ldrb	r1, [r3, #0]
 80028da:	4b16      	ldr	r3, [pc, #88]	@ (8002934 <HAL_UART_RxCpltCallback+0x1b4>)
 80028dc:	5499      	strb	r1, [r3, r2]
			cnt++;
 80028de:	4b14      	ldr	r3, [pc, #80]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	3301      	adds	r3, #1
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	4b12      	ldr	r3, [pc, #72]	@ (8002930 <HAL_UART_RxCpltCallback+0x1b0>)
 80028e8:	701a      	strb	r2, [r3, #0]
			break;
 80028ea:	e000      	b.n	80028ee <HAL_UART_RxCpltCallback+0x16e>
			break;
 80028ec:	bf00      	nop
		}
	}

	if (huart->Instance == USART6) {
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a12      	ldr	r2, [pc, #72]	@ (800293c <HAL_UART_RxCpltCallback+0x1bc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d104      	bne.n	8002902 <HAL_UART_RxCpltCallback+0x182>
		HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1);
 80028f8:	2201      	movs	r2, #1
 80028fa:	4911      	ldr	r1, [pc, #68]	@ (8002940 <HAL_UART_RxCpltCallback+0x1c0>)
 80028fc:	4811      	ldr	r0, [pc, #68]	@ (8002944 <HAL_UART_RxCpltCallback+0x1c4>)
 80028fe:	f003 ff58 	bl	80067b2 <HAL_UART_Receive_IT>
//		HAL_UART_Transmit_IT(&huart4, &uart6_rxData, 1);
	}
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40005000 	.word	0x40005000
 8002910:	200003a1 	.word	0x200003a1
 8002914:	200004cc 	.word	0x200004cc
 8002918:	200003ed 	.word	0x200003ed
 800291c:	200003cc 	.word	0x200003cc
 8002920:	200003ec 	.word	0x200003ec
 8002924:	40004c00 	.word	0x40004c00
 8002928:	200003a2 	.word	0x200003a2
 800292c:	20000484 	.word	0x20000484
 8002930:	200003ee 	.word	0x200003ee
 8002934:	200003a4 	.word	0x200003a4
 8002938:	200003c8 	.word	0x200003c8
 800293c:	40011400 	.word	0x40011400
 8002940:	200003a0 	.word	0x200003a0
 8002944:	20000514 	.word	0x20000514

08002948 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800294c:	b672      	cpsid	i
}
 800294e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002950:	bf00      	nop
 8002952:	e7fd      	b.n	8002950 <Error_Handler+0x8>

08002954 <LL_SPI_SetStandard>:
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f023 0210 	bic.w	r2, r3, #16
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	431a      	orrs	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	605a      	str	r2, [r3, #4]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <LL_AHB1_GRP1_EnableClock>:
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002984:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002986:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002988:	4907      	ldr	r1, [pc, #28]	@ (80029a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4313      	orrs	r3, r2
 800298e:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002990:	4b05      	ldr	r3, [pc, #20]	@ (80029a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002992:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4013      	ands	r3, r2
 8002998:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800299a:	68fb      	ldr	r3, [r7, #12]
}
 800299c:	bf00      	nop
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	40023800 	.word	0x40023800

080029ac <LL_APB1_GRP1_EnableClock>:
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80029b4:	4b08      	ldr	r3, [pc, #32]	@ (80029d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80029b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029b8:	4907      	ldr	r1, [pc, #28]	@ (80029d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4313      	orrs	r3, r2
 80029be:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80029c0:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80029c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4013      	ands	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029ca:	68fb      	ldr	r3, [r7, #12]
}
 80029cc:	bf00      	nop
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	40023800 	.word	0x40023800

080029dc <LL_APB2_GRP1_EnableClock>:
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80029e4:	4b08      	ldr	r3, [pc, #32]	@ (8002a08 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029e8:	4907      	ldr	r1, [pc, #28]	@ (8002a08 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80029f0:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4013      	ands	r3, r2
 80029f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029fa:	68fb      	ldr	r3, [r7, #12]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	40023800 	.word	0x40023800

08002a0c <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b090      	sub	sp, #64	@ 0x40
 8002a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002a12:	f107 0318 	add.w	r3, r7, #24
 8002a16:	2228      	movs	r2, #40	@ 0x28
 8002a18:	2100      	movs	r1, #0
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f005 fee6 	bl	80087ec <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	463b      	mov	r3, r7
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	605a      	str	r2, [r3, #4]
 8002a28:	609a      	str	r2, [r3, #8]
 8002a2a:	60da      	str	r2, [r3, #12]
 8002a2c:	611a      	str	r2, [r3, #16]
 8002a2e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002a30:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002a34:	f7ff ffd2 	bl	80029dc <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002a38:	2001      	movs	r0, #1
 8002a3a:	f7ff ff9f 	bl	800297c <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002a3e:	23e0      	movs	r3, #224	@ 0xe0
 8002a40:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a42:	2302      	movs	r3, #2
 8002a44:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a46:	2303      	movs	r3, #3
 8002a48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002a52:	2305      	movs	r3, #5
 8002a54:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a56:	463b      	mov	r3, r7
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4813      	ldr	r0, [pc, #76]	@ (8002aa8 <MX_SPI1_Init+0x9c>)
 8002a5c:	f004 ff6f 	bl	800793e <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002a60:	2300      	movs	r3, #0
 8002a62:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002a64:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002a68:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002a72:	2301      	movs	r3, #1
 8002a74:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002a76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8002a7c:	2310      	movs	r3, #16
 8002a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002a80:	2300      	movs	r3, #0
 8002a82:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002a84:	2300      	movs	r3, #0
 8002a86:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002a88:	230a      	movs	r3, #10
 8002a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002a8c:	f107 0318 	add.w	r3, r7, #24
 8002a90:	4619      	mov	r1, r3
 8002a92:	4806      	ldr	r0, [pc, #24]	@ (8002aac <MX_SPI1_Init+0xa0>)
 8002a94:	f004 fff7 	bl	8007a86 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4804      	ldr	r0, [pc, #16]	@ (8002aac <MX_SPI1_Init+0xa0>)
 8002a9c:	f7ff ff5a 	bl	8002954 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002aa0:	bf00      	nop
 8002aa2:	3740      	adds	r7, #64	@ 0x40
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40020000 	.word	0x40020000
 8002aac:	40013000 	.word	0x40013000

08002ab0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b090      	sub	sp, #64	@ 0x40
 8002ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002ab6:	f107 0318 	add.w	r3, r7, #24
 8002aba:	2228      	movs	r2, #40	@ 0x28
 8002abc:	2100      	movs	r1, #0
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f005 fe94 	bl	80087ec <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac4:	463b      	mov	r3, r7
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	605a      	str	r2, [r3, #4]
 8002acc:	609a      	str	r2, [r3, #8]
 8002ace:	60da      	str	r2, [r3, #12]
 8002ad0:	611a      	str	r2, [r3, #16]
 8002ad2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002ad4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002ad8:	f7ff ff68 	bl	80029ac <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002adc:	2002      	movs	r0, #2
 8002ade:	f7ff ff4d 	bl	800297c <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002ae2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002ae6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002aec:	2303      	movs	r3, #3
 8002aee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002af4:	2300      	movs	r3, #0
 8002af6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002af8:	2305      	movs	r3, #5
 8002afa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002afc:	463b      	mov	r3, r7
 8002afe:	4619      	mov	r1, r3
 8002b00:	4813      	ldr	r0, [pc, #76]	@ (8002b50 <MX_SPI2_Init+0xa0>)
 8002b02:	f004 ff1c 	bl	800793e <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002b0a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002b0e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002b10:	2300      	movs	r3, #0
 8002b12:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002b14:	2302      	movs	r3, #2
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002b1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002b22:	2318      	movs	r3, #24
 8002b24:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002b26:	2300      	movs	r3, #0
 8002b28:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002b2e:	230a      	movs	r3, #10
 8002b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002b32:	f107 0318 	add.w	r3, r7, #24
 8002b36:	4619      	mov	r1, r3
 8002b38:	4806      	ldr	r0, [pc, #24]	@ (8002b54 <MX_SPI2_Init+0xa4>)
 8002b3a:	f004 ffa4 	bl	8007a86 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002b3e:	2100      	movs	r1, #0
 8002b40:	4804      	ldr	r0, [pc, #16]	@ (8002b54 <MX_SPI2_Init+0xa4>)
 8002b42:	f7ff ff07 	bl	8002954 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b46:	bf00      	nop
 8002b48:	3740      	adds	r7, #64	@ 0x40
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40020400 	.word	0x40020400
 8002b54:	40003800 	.word	0x40003800

08002b58 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b090      	sub	sp, #64	@ 0x40
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002b5e:	f107 0318 	add.w	r3, r7, #24
 8002b62:	2228      	movs	r2, #40	@ 0x28
 8002b64:	2100      	movs	r1, #0
 8002b66:	4618      	mov	r0, r3
 8002b68:	f005 fe40 	bl	80087ec <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6c:	463b      	mov	r3, r7
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]
 8002b74:	609a      	str	r2, [r3, #8]
 8002b76:	60da      	str	r2, [r3, #12]
 8002b78:	611a      	str	r2, [r3, #16]
 8002b7a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002b7c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002b80:	f7ff ff14 	bl	80029ac <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002b84:	2002      	movs	r0, #2
 8002b86:	f7ff fef9 	bl	800297c <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002b8a:	2338      	movs	r3, #56	@ 0x38
 8002b8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b92:	2303      	movs	r3, #3
 8002b94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002b9e:	2306      	movs	r3, #6
 8002ba0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba2:	463b      	mov	r3, r7
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4813      	ldr	r0, [pc, #76]	@ (8002bf4 <MX_SPI3_Init+0x9c>)
 8002ba8:	f004 fec9 	bl	800793e <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002bb0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002bb4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002bba:	2302      	movs	r3, #2
 8002bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002bc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8002bc8:	2308      	movs	r3, #8
 8002bca:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002bd4:	230a      	movs	r3, #10
 8002bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8002bd8:	f107 0318 	add.w	r3, r7, #24
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4806      	ldr	r0, [pc, #24]	@ (8002bf8 <MX_SPI3_Init+0xa0>)
 8002be0:	f004 ff51 	bl	8007a86 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8002be4:	2100      	movs	r1, #0
 8002be6:	4804      	ldr	r0, [pc, #16]	@ (8002bf8 <MX_SPI3_Init+0xa0>)
 8002be8:	f7ff feb4 	bl	8002954 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002bec:	bf00      	nop
 8002bee:	3740      	adds	r7, #64	@ 0x40
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40020400 	.word	0x40020400
 8002bf8:	40003c00 	.word	0x40003c00

08002bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	607b      	str	r3, [r7, #4]
 8002c06:	4b10      	ldr	r3, [pc, #64]	@ (8002c48 <HAL_MspInit+0x4c>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002c48 <HAL_MspInit+0x4c>)
 8002c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c12:	4b0d      	ldr	r3, [pc, #52]	@ (8002c48 <HAL_MspInit+0x4c>)
 8002c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c1a:	607b      	str	r3, [r7, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	603b      	str	r3, [r7, #0]
 8002c22:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <HAL_MspInit+0x4c>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	4a08      	ldr	r2, [pc, #32]	@ (8002c48 <HAL_MspInit+0x4c>)
 8002c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c2e:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <HAL_MspInit+0x4c>)
 8002c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c36:	603b      	str	r3, [r7, #0]
 8002c38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40023800 	.word	0x40023800

08002c4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c50:	bf00      	nop
 8002c52:	e7fd      	b.n	8002c50 <NMI_Handler+0x4>

08002c54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c58:	bf00      	nop
 8002c5a:	e7fd      	b.n	8002c58 <HardFault_Handler+0x4>

08002c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c60:	bf00      	nop
 8002c62:	e7fd      	b.n	8002c60 <MemManage_Handler+0x4>

08002c64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c68:	bf00      	nop
 8002c6a:	e7fd      	b.n	8002c68 <BusFault_Handler+0x4>

08002c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c70:	bf00      	nop
 8002c72:	e7fd      	b.n	8002c70 <UsageFault_Handler+0x4>

08002c74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c78:	bf00      	nop
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c82:	b480      	push	{r7}
 8002c84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ca2:	f000 fc77 	bl	8003594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
	...

08002cac <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002cb0:	4802      	ldr	r0, [pc, #8]	@ (8002cbc <UART4_IRQHandler+0x10>)
 8002cb2:	f003 fda3 	bl	80067fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000484 	.word	0x20000484

08002cc0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002cc4:	4802      	ldr	r0, [pc, #8]	@ (8002cd0 <UART5_IRQHandler+0x10>)
 8002cc6:	f003 fd99 	bl	80067fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	200004cc 	.word	0x200004cc

08002cd4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002cd8:	4802      	ldr	r0, [pc, #8]	@ (8002ce4 <DMA2_Stream0_IRQHandler+0x10>)
 8002cda:	f001 fb5b 	bl	8004394 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	200002ec 	.word	0x200002ec

08002ce8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002cec:	4802      	ldr	r0, [pc, #8]	@ (8002cf8 <USART6_IRQHandler+0x10>)
 8002cee:	f003 fd85 	bl	80067fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000514 	.word	0x20000514

08002cfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  return 1;
 8002d00:	2301      	movs	r3, #1
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <_kill>:

int _kill(int pid, int sig)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d16:	f005 fdbb 	bl	8008890 <__errno>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2216      	movs	r2, #22
 8002d1e:	601a      	str	r2, [r3, #0]
  return -1;
 8002d20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <_exit>:

void _exit (int status)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d34:	f04f 31ff 	mov.w	r1, #4294967295
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7ff ffe7 	bl	8002d0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d3e:	bf00      	nop
 8002d40:	e7fd      	b.n	8002d3e <_exit+0x12>

08002d42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b086      	sub	sp, #24
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	60f8      	str	r0, [r7, #12]
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	e00a      	b.n	8002d6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d54:	f3af 8000 	nop.w
 8002d58:	4601      	mov	r1, r0
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	60ba      	str	r2, [r7, #8]
 8002d60:	b2ca      	uxtb	r2, r1
 8002d62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	3301      	adds	r3, #1
 8002d68:	617b      	str	r3, [r7, #20]
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	dbf0      	blt.n	8002d54 <_read+0x12>
  }

  return len;
 8002d72:	687b      	ldr	r3, [r7, #4]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <_close>:
  }
  return len;
}

int _close(int file)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002da4:	605a      	str	r2, [r3, #4]
  return 0;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <_isatty>:

int _isatty(int file)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002dbc:	2301      	movs	r3, #1
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr

08002dca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b085      	sub	sp, #20
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	60f8      	str	r0, [r7, #12]
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dec:	4a14      	ldr	r2, [pc, #80]	@ (8002e40 <_sbrk+0x5c>)
 8002dee:	4b15      	ldr	r3, [pc, #84]	@ (8002e44 <_sbrk+0x60>)
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002df8:	4b13      	ldr	r3, [pc, #76]	@ (8002e48 <_sbrk+0x64>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d102      	bne.n	8002e06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e00:	4b11      	ldr	r3, [pc, #68]	@ (8002e48 <_sbrk+0x64>)
 8002e02:	4a12      	ldr	r2, [pc, #72]	@ (8002e4c <_sbrk+0x68>)
 8002e04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e06:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <_sbrk+0x64>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d207      	bcs.n	8002e24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e14:	f005 fd3c 	bl	8008890 <__errno>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	220c      	movs	r2, #12
 8002e1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e22:	e009      	b.n	8002e38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e24:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <_sbrk+0x64>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e2a:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <_sbrk+0x64>)
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4413      	add	r3, r2
 8002e32:	4a05      	ldr	r2, [pc, #20]	@ (8002e48 <_sbrk+0x64>)
 8002e34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e36:	68fb      	ldr	r3, [r7, #12]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20020000 	.word	0x20020000
 8002e44:	00000400 	.word	0x00000400
 8002e48:	200003f0 	.word	0x200003f0
 8002e4c:	200006b0 	.word	0x200006b0

08002e50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e54:	4b06      	ldr	r3, [pc, #24]	@ (8002e70 <SystemInit+0x20>)
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e5a:	4a05      	ldr	r2, [pc, #20]	@ (8002e70 <SystemInit+0x20>)
 8002e5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08e      	sub	sp, #56	@ 0x38
 8002e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	605a      	str	r2, [r3, #4]
 8002e84:	609a      	str	r2, [r3, #8]
 8002e86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e88:	f107 0320 	add.w	r3, r7, #32
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e92:	1d3b      	adds	r3, r7, #4
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
 8002e9e:	611a      	str	r2, [r3, #16]
 8002ea0:	615a      	str	r2, [r3, #20]
 8002ea2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002ea6:	4a2d      	ldr	r2, [pc, #180]	@ (8002f5c <MX_TIM3_Init+0xe8>)
 8002ea8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8002eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002eac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002eb0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eb2:	4b29      	ldr	r3, [pc, #164]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21-1;
 8002eb8:	4b27      	ldr	r3, [pc, #156]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002eba:	2214      	movs	r2, #20
 8002ebc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ebe:	4b26      	ldr	r3, [pc, #152]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ec4:	4b24      	ldr	r3, [pc, #144]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002ec6:	2280      	movs	r2, #128	@ 0x80
 8002ec8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002eca:	4823      	ldr	r0, [pc, #140]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002ecc:	f002 fc5e 	bl	800578c <HAL_TIM_Base_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002ed6:	f7ff fd37 	bl	8002948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002eda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ee0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	481c      	ldr	r0, [pc, #112]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002ee8:	f002 fef2 	bl	8005cd0 <HAL_TIM_ConfigClockSource>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002ef2:	f7ff fd29 	bl	8002948 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002ef6:	4818      	ldr	r0, [pc, #96]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002ef8:	f002 fc97 	bl	800582a <HAL_TIM_PWM_Init>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002f02:	f7ff fd21 	bl	8002948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f06:	2300      	movs	r3, #0
 8002f08:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f0e:	f107 0320 	add.w	r3, r7, #32
 8002f12:	4619      	mov	r1, r3
 8002f14:	4810      	ldr	r0, [pc, #64]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002f16:	f003 fabf 	bl	8006498 <HAL_TIMEx_MasterConfigSynchronization>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002f20:	f7ff fd12 	bl	8002948 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f24:	2360      	movs	r3, #96	@ 0x60
 8002f26:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11-1;
 8002f28:	230a      	movs	r3, #10
 8002f2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002f30:	2304      	movs	r3, #4
 8002f32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f34:	1d3b      	adds	r3, r7, #4
 8002f36:	220c      	movs	r2, #12
 8002f38:	4619      	mov	r1, r3
 8002f3a:	4807      	ldr	r0, [pc, #28]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002f3c:	f002 fe06 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002f46:	f7ff fcff 	bl	8002948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f4a:	4803      	ldr	r0, [pc, #12]	@ (8002f58 <MX_TIM3_Init+0xe4>)
 8002f4c:	f000 f8dc 	bl	8003108 <HAL_TIM_MspPostInit>

}
 8002f50:	bf00      	nop
 8002f52:	3738      	adds	r7, #56	@ 0x38
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	200003f4 	.word	0x200003f4
 8002f5c:	40000400 	.word	0x40000400

08002f60 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08e      	sub	sp, #56	@ 0x38
 8002f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	605a      	str	r2, [r3, #4]
 8002f70:	609a      	str	r2, [r3, #8]
 8002f72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f74:	f107 0320 	add.w	r3, r7, #32
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f7e:	1d3b      	adds	r3, r7, #4
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	605a      	str	r2, [r3, #4]
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	60da      	str	r2, [r3, #12]
 8002f8a:	611a      	str	r2, [r3, #16]
 8002f8c:	615a      	str	r2, [r3, #20]
 8002f8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002f90:	4b3f      	ldr	r3, [pc, #252]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002f92:	4a40      	ldr	r2, [pc, #256]	@ (8003094 <MX_TIM5_Init+0x134>)
 8002f94:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002f96:	4b3e      	ldr	r3, [pc, #248]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9c:	4b3c      	ldr	r3, [pc, #240]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 42000-1;
 8002fa2:	4b3b      	ldr	r3, [pc, #236]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002fa4:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002fa8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002faa:	4b39      	ldr	r3, [pc, #228]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fb0:	4b37      	ldr	r3, [pc, #220]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002fb2:	2280      	movs	r2, #128	@ 0x80
 8002fb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002fb6:	4836      	ldr	r0, [pc, #216]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002fb8:	f002 fbe8 	bl	800578c <HAL_TIM_Base_Init>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002fc2:	f7ff fcc1 	bl	8002948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002fcc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	482f      	ldr	r0, [pc, #188]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002fd4:	f002 fe7c 	bl	8005cd0 <HAL_TIM_ConfigClockSource>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002fde:	f7ff fcb3 	bl	8002948 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002fe2:	482b      	ldr	r0, [pc, #172]	@ (8003090 <MX_TIM5_Init+0x130>)
 8002fe4:	f002 fc21 	bl	800582a <HAL_TIM_PWM_Init>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002fee:	f7ff fcab 	bl	8002948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002ffa:	f107 0320 	add.w	r3, r7, #32
 8002ffe:	4619      	mov	r1, r3
 8003000:	4823      	ldr	r0, [pc, #140]	@ (8003090 <MX_TIM5_Init+0x130>)
 8003002:	f003 fa49 	bl	8006498 <HAL_TIMEx_MasterConfigSynchronization>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800300c:	f7ff fc9c 	bl	8002948 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003010:	2360      	movs	r3, #96	@ 0x60
 8003012:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003014:	2300      	movs	r3, #0
 8003016:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800301c:	2304      	movs	r3, #4
 800301e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003020:	1d3b      	adds	r3, r7, #4
 8003022:	2200      	movs	r2, #0
 8003024:	4619      	mov	r1, r3
 8003026:	481a      	ldr	r0, [pc, #104]	@ (8003090 <MX_TIM5_Init+0x130>)
 8003028:	f002 fd90 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8003032:	f7ff fc89 	bl	8002948 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003036:	1d3b      	adds	r3, r7, #4
 8003038:	2204      	movs	r2, #4
 800303a:	4619      	mov	r1, r3
 800303c:	4814      	ldr	r0, [pc, #80]	@ (8003090 <MX_TIM5_Init+0x130>)
 800303e:	f002 fd85 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8003048:	f7ff fc7e 	bl	8002948 <Error_Handler>
  }
  sConfigOC.Pulse = 31500-1;
 800304c:	f647 330b 	movw	r3, #31499	@ 0x7b0b
 8003050:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003052:	1d3b      	adds	r3, r7, #4
 8003054:	2208      	movs	r2, #8
 8003056:	4619      	mov	r1, r3
 8003058:	480d      	ldr	r0, [pc, #52]	@ (8003090 <MX_TIM5_Init+0x130>)
 800305a:	f002 fd77 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <MX_TIM5_Init+0x108>
  {
    Error_Handler();
 8003064:	f7ff fc70 	bl	8002948 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8003068:	2300      	movs	r3, #0
 800306a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800306c:	1d3b      	adds	r3, r7, #4
 800306e:	220c      	movs	r2, #12
 8003070:	4619      	mov	r1, r3
 8003072:	4807      	ldr	r0, [pc, #28]	@ (8003090 <MX_TIM5_Init+0x130>)
 8003074:	f002 fd6a 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <MX_TIM5_Init+0x122>
  {
    Error_Handler();
 800307e:	f7ff fc63 	bl	8002948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003082:	4803      	ldr	r0, [pc, #12]	@ (8003090 <MX_TIM5_Init+0x130>)
 8003084:	f000 f840 	bl	8003108 <HAL_TIM_MspPostInit>

}
 8003088:	bf00      	nop
 800308a:	3738      	adds	r7, #56	@ 0x38
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	2000043c 	.word	0x2000043c
 8003094:	40000c00 	.word	0x40000c00

08003098 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a15      	ldr	r2, [pc, #84]	@ (80030fc <HAL_TIM_Base_MspInit+0x64>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d10e      	bne.n	80030c8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	4b14      	ldr	r3, [pc, #80]	@ (8003100 <HAL_TIM_Base_MspInit+0x68>)
 80030b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b2:	4a13      	ldr	r2, [pc, #76]	@ (8003100 <HAL_TIM_Base_MspInit+0x68>)
 80030b4:	f043 0302 	orr.w	r3, r3, #2
 80030b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ba:	4b11      	ldr	r3, [pc, #68]	@ (8003100 <HAL_TIM_Base_MspInit+0x68>)
 80030bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80030c6:	e012      	b.n	80030ee <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM5)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003104 <HAL_TIM_Base_MspInit+0x6c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d10d      	bne.n	80030ee <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	60bb      	str	r3, [r7, #8]
 80030d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003100 <HAL_TIM_Base_MspInit+0x68>)
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	4a09      	ldr	r2, [pc, #36]	@ (8003100 <HAL_TIM_Base_MspInit+0x68>)
 80030dc:	f043 0308 	orr.w	r3, r3, #8
 80030e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030e2:	4b07      	ldr	r3, [pc, #28]	@ (8003100 <HAL_TIM_Base_MspInit+0x68>)
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	60bb      	str	r3, [r7, #8]
 80030ec:	68bb      	ldr	r3, [r7, #8]
}
 80030ee:	bf00      	nop
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40000400 	.word	0x40000400
 8003100:	40023800 	.word	0x40023800
 8003104:	40000c00 	.word	0x40000c00

08003108 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b08a      	sub	sp, #40	@ 0x28
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	60da      	str	r2, [r3, #12]
 800311e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a24      	ldr	r2, [pc, #144]	@ (80031b8 <HAL_TIM_MspPostInit+0xb0>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d11e      	bne.n	8003168 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	4b23      	ldr	r3, [pc, #140]	@ (80031bc <HAL_TIM_MspPostInit+0xb4>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003132:	4a22      	ldr	r2, [pc, #136]	@ (80031bc <HAL_TIM_MspPostInit+0xb4>)
 8003134:	f043 0302 	orr.w	r3, r3, #2
 8003138:	6313      	str	r3, [r2, #48]	@ 0x30
 800313a:	4b20      	ldr	r3, [pc, #128]	@ (80031bc <HAL_TIM_MspPostInit+0xb4>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003146:	2302      	movs	r3, #2
 8003148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314a:	2302      	movs	r3, #2
 800314c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003152:	2300      	movs	r3, #0
 8003154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003156:	2302      	movs	r3, #2
 8003158:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800315a:	f107 0314 	add.w	r3, r7, #20
 800315e:	4619      	mov	r1, r3
 8003160:	4817      	ldr	r0, [pc, #92]	@ (80031c0 <HAL_TIM_MspPostInit+0xb8>)
 8003162:	f001 fb81 	bl	8004868 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003166:	e022      	b.n	80031ae <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a15      	ldr	r2, [pc, #84]	@ (80031c4 <HAL_TIM_MspPostInit+0xbc>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d11d      	bne.n	80031ae <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	4b11      	ldr	r3, [pc, #68]	@ (80031bc <HAL_TIM_MspPostInit+0xb4>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317a:	4a10      	ldr	r2, [pc, #64]	@ (80031bc <HAL_TIM_MspPostInit+0xb4>)
 800317c:	f043 0301 	orr.w	r3, r3, #1
 8003180:	6313      	str	r3, [r2, #48]	@ 0x30
 8003182:	4b0e      	ldr	r3, [pc, #56]	@ (80031bc <HAL_TIM_MspPostInit+0xb4>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800318e:	230f      	movs	r3, #15
 8003190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003192:	2302      	movs	r3, #2
 8003194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003196:	2300      	movs	r3, #0
 8003198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800319a:	2300      	movs	r3, #0
 800319c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800319e:	2302      	movs	r3, #2
 80031a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4619      	mov	r1, r3
 80031a8:	4807      	ldr	r0, [pc, #28]	@ (80031c8 <HAL_TIM_MspPostInit+0xc0>)
 80031aa:	f001 fb5d 	bl	8004868 <HAL_GPIO_Init>
}
 80031ae:	bf00      	nop
 80031b0:	3728      	adds	r7, #40	@ 0x28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40000400 	.word	0x40000400
 80031bc:	40023800 	.word	0x40023800
 80031c0:	40020400 	.word	0x40020400
 80031c4:	40000c00 	.word	0x40000c00
 80031c8:	40020000 	.word	0x40020000

080031cc <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80031d0:	4b11      	ldr	r3, [pc, #68]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031d2:	4a12      	ldr	r2, [pc, #72]	@ (800321c <MX_UART4_Init+0x50>)
 80031d4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80031d6:	4b10      	ldr	r3, [pc, #64]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031d8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80031dc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80031de:	4b0e      	ldr	r3, [pc, #56]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80031e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80031ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80031f0:	4b09      	ldr	r3, [pc, #36]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031f2:	220c      	movs	r2, #12
 80031f4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031f6:	4b08      	ldr	r3, [pc, #32]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80031fc:	4b06      	ldr	r3, [pc, #24]	@ (8003218 <MX_UART4_Init+0x4c>)
 80031fe:	2200      	movs	r2, #0
 8003200:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003202:	4805      	ldr	r0, [pc, #20]	@ (8003218 <MX_UART4_Init+0x4c>)
 8003204:	f003 f9c4 	bl	8006590 <HAL_UART_Init>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800320e:	f7ff fb9b 	bl	8002948 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003212:	bf00      	nop
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000484 	.word	0x20000484
 800321c:	40004c00 	.word	0x40004c00

08003220 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003224:	4b11      	ldr	r3, [pc, #68]	@ (800326c <MX_UART5_Init+0x4c>)
 8003226:	4a12      	ldr	r2, [pc, #72]	@ (8003270 <MX_UART5_Init+0x50>)
 8003228:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800322a:	4b10      	ldr	r3, [pc, #64]	@ (800326c <MX_UART5_Init+0x4c>)
 800322c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003230:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003232:	4b0e      	ldr	r3, [pc, #56]	@ (800326c <MX_UART5_Init+0x4c>)
 8003234:	2200      	movs	r2, #0
 8003236:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003238:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <MX_UART5_Init+0x4c>)
 800323a:	2200      	movs	r2, #0
 800323c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800323e:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <MX_UART5_Init+0x4c>)
 8003240:	2200      	movs	r2, #0
 8003242:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_RX;
 8003244:	4b09      	ldr	r3, [pc, #36]	@ (800326c <MX_UART5_Init+0x4c>)
 8003246:	2204      	movs	r2, #4
 8003248:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800324a:	4b08      	ldr	r3, [pc, #32]	@ (800326c <MX_UART5_Init+0x4c>)
 800324c:	2200      	movs	r2, #0
 800324e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003250:	4b06      	ldr	r3, [pc, #24]	@ (800326c <MX_UART5_Init+0x4c>)
 8003252:	2200      	movs	r2, #0
 8003254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003256:	4805      	ldr	r0, [pc, #20]	@ (800326c <MX_UART5_Init+0x4c>)
 8003258:	f003 f99a 	bl	8006590 <HAL_UART_Init>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8003262:	f7ff fb71 	bl	8002948 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	200004cc 	.word	0x200004cc
 8003270:	40005000 	.word	0x40005000

08003274 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003278:	4b11      	ldr	r3, [pc, #68]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 800327a:	4a12      	ldr	r2, [pc, #72]	@ (80032c4 <MX_USART6_UART_Init+0x50>)
 800327c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800327e:	4b10      	ldr	r3, [pc, #64]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 8003280:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003284:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003286:	4b0e      	ldr	r3, [pc, #56]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 8003288:	2200      	movs	r2, #0
 800328a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800328c:	4b0c      	ldr	r3, [pc, #48]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 800328e:	2200      	movs	r2, #0
 8003290:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003292:	4b0b      	ldr	r3, [pc, #44]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 8003294:	2200      	movs	r2, #0
 8003296:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003298:	4b09      	ldr	r3, [pc, #36]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 800329a:	220c      	movs	r2, #12
 800329c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800329e:	4b08      	ldr	r3, [pc, #32]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80032a4:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80032aa:	4805      	ldr	r0, [pc, #20]	@ (80032c0 <MX_USART6_UART_Init+0x4c>)
 80032ac:	f003 f970 	bl	8006590 <HAL_UART_Init>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80032b6:	f7ff fb47 	bl	8002948 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80032ba:	bf00      	nop
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20000514 	.word	0x20000514
 80032c4:	40011400 	.word	0x40011400

080032c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08e      	sub	sp, #56	@ 0x38
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	605a      	str	r2, [r3, #4]
 80032da:	609a      	str	r2, [r3, #8]
 80032dc:	60da      	str	r2, [r3, #12]
 80032de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a67      	ldr	r2, [pc, #412]	@ (8003484 <HAL_UART_MspInit+0x1bc>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d135      	bne.n	8003356 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	623b      	str	r3, [r7, #32]
 80032ee:	4b66      	ldr	r3, [pc, #408]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 80032f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f2:	4a65      	ldr	r2, [pc, #404]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 80032f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80032f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80032fa:	4b63      	ldr	r3, [pc, #396]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003302:	623b      	str	r3, [r7, #32]
 8003304:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	61fb      	str	r3, [r7, #28]
 800330a:	4b5f      	ldr	r3, [pc, #380]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	4a5e      	ldr	r2, [pc, #376]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003310:	f043 0304 	orr.w	r3, r3, #4
 8003314:	6313      	str	r3, [r2, #48]	@ 0x30
 8003316:	4b5c      	ldr	r3, [pc, #368]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	f003 0304 	and.w	r3, r3, #4
 800331e:	61fb      	str	r3, [r7, #28]
 8003320:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8003322:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003328:	2302      	movs	r3, #2
 800332a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332c:	2300      	movs	r3, #0
 800332e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003330:	2303      	movs	r3, #3
 8003332:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003334:	2308      	movs	r3, #8
 8003336:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003338:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800333c:	4619      	mov	r1, r3
 800333e:	4853      	ldr	r0, [pc, #332]	@ (800348c <HAL_UART_MspInit+0x1c4>)
 8003340:	f001 fa92 	bl	8004868 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003344:	2200      	movs	r2, #0
 8003346:	2100      	movs	r1, #0
 8003348:	2034      	movs	r0, #52	@ 0x34
 800334a:	f000 fe54 	bl	8003ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800334e:	2034      	movs	r0, #52	@ 0x34
 8003350:	f000 fe6d 	bl	800402e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003354:	e091      	b.n	800347a <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==UART5)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a4d      	ldr	r2, [pc, #308]	@ (8003490 <HAL_UART_MspInit+0x1c8>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d153      	bne.n	8003408 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8003360:	2300      	movs	r3, #0
 8003362:	61bb      	str	r3, [r7, #24]
 8003364:	4b48      	ldr	r3, [pc, #288]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003368:	4a47      	ldr	r2, [pc, #284]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 800336a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800336e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003370:	4b45      	ldr	r3, [pc, #276]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003378:	61bb      	str	r3, [r7, #24]
 800337a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	4b41      	ldr	r3, [pc, #260]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003384:	4a40      	ldr	r2, [pc, #256]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003386:	f043 0304 	orr.w	r3, r3, #4
 800338a:	6313      	str	r3, [r2, #48]	@ 0x30
 800338c:	4b3e      	ldr	r3, [pc, #248]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 800338e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003398:	2300      	movs	r3, #0
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	4b3a      	ldr	r3, [pc, #232]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 800339e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a0:	4a39      	ldr	r2, [pc, #228]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 80033a2:	f043 0308 	orr.w	r3, r3, #8
 80033a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a8:	4b37      	ldr	r3, [pc, #220]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 80033aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ac:	f003 0308 	and.w	r3, r3, #8
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80033b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ba:	2302      	movs	r3, #2
 80033bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033be:	2300      	movs	r3, #0
 80033c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033c2:	2303      	movs	r3, #3
 80033c4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80033c6:	2308      	movs	r3, #8
 80033c8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033ce:	4619      	mov	r1, r3
 80033d0:	482e      	ldr	r0, [pc, #184]	@ (800348c <HAL_UART_MspInit+0x1c4>)
 80033d2:	f001 fa49 	bl	8004868 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80033d6:	2304      	movs	r3, #4
 80033d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033da:	2302      	movs	r3, #2
 80033dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033de:	2300      	movs	r3, #0
 80033e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033e2:	2303      	movs	r3, #3
 80033e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80033e6:	2308      	movs	r3, #8
 80033e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033ee:	4619      	mov	r1, r3
 80033f0:	4828      	ldr	r0, [pc, #160]	@ (8003494 <HAL_UART_MspInit+0x1cc>)
 80033f2:	f001 fa39 	bl	8004868 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80033f6:	2200      	movs	r2, #0
 80033f8:	2100      	movs	r1, #0
 80033fa:	2035      	movs	r0, #53	@ 0x35
 80033fc:	f000 fdfb 	bl	8003ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003400:	2035      	movs	r0, #53	@ 0x35
 8003402:	f000 fe14 	bl	800402e <HAL_NVIC_EnableIRQ>
}
 8003406:	e038      	b.n	800347a <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART6)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a22      	ldr	r2, [pc, #136]	@ (8003498 <HAL_UART_MspInit+0x1d0>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d133      	bne.n	800347a <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	4b1c      	ldr	r3, [pc, #112]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341a:	4a1b      	ldr	r2, [pc, #108]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 800341c:	f043 0320 	orr.w	r3, r3, #32
 8003420:	6453      	str	r3, [r2, #68]	@ 0x44
 8003422:	4b19      	ldr	r3, [pc, #100]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003426:	f003 0320 	and.w	r3, r3, #32
 800342a:	60fb      	str	r3, [r7, #12]
 800342c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	60bb      	str	r3, [r7, #8]
 8003432:	4b15      	ldr	r3, [pc, #84]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	4a14      	ldr	r2, [pc, #80]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003438:	f043 0304 	orr.w	r3, r3, #4
 800343c:	6313      	str	r3, [r2, #48]	@ 0x30
 800343e:	4b12      	ldr	r3, [pc, #72]	@ (8003488 <HAL_UART_MspInit+0x1c0>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	60bb      	str	r3, [r7, #8]
 8003448:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800344a:	23c0      	movs	r3, #192	@ 0xc0
 800344c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344e:	2302      	movs	r3, #2
 8003450:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003452:	2300      	movs	r3, #0
 8003454:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003456:	2303      	movs	r3, #3
 8003458:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800345a:	2308      	movs	r3, #8
 800345c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800345e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003462:	4619      	mov	r1, r3
 8003464:	4809      	ldr	r0, [pc, #36]	@ (800348c <HAL_UART_MspInit+0x1c4>)
 8003466:	f001 f9ff 	bl	8004868 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800346a:	2200      	movs	r2, #0
 800346c:	2100      	movs	r1, #0
 800346e:	2047      	movs	r0, #71	@ 0x47
 8003470:	f000 fdc1 	bl	8003ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003474:	2047      	movs	r0, #71	@ 0x47
 8003476:	f000 fdda 	bl	800402e <HAL_NVIC_EnableIRQ>
}
 800347a:	bf00      	nop
 800347c:	3738      	adds	r7, #56	@ 0x38
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40004c00 	.word	0x40004c00
 8003488:	40023800 	.word	0x40023800
 800348c:	40020800 	.word	0x40020800
 8003490:	40005000 	.word	0x40005000
 8003494:	40020c00 	.word	0x40020c00
 8003498:	40011400 	.word	0x40011400

0800349c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800349c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80034a0:	f7ff fcd6 	bl	8002e50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034a4:	480c      	ldr	r0, [pc, #48]	@ (80034d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034a6:	490d      	ldr	r1, [pc, #52]	@ (80034dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034a8:	4a0d      	ldr	r2, [pc, #52]	@ (80034e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034ac:	e002      	b.n	80034b4 <LoopCopyDataInit>

080034ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034b2:	3304      	adds	r3, #4

080034b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034b8:	d3f9      	bcc.n	80034ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ba:	4a0a      	ldr	r2, [pc, #40]	@ (80034e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034bc:	4c0a      	ldr	r4, [pc, #40]	@ (80034e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80034be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034c0:	e001      	b.n	80034c6 <LoopFillZerobss>

080034c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034c4:	3204      	adds	r2, #4

080034c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034c8:	d3fb      	bcc.n	80034c2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80034ca:	f005 f9e7 	bl	800889c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034ce:	f7fe ff9b 	bl	8002408 <main>
  bx  lr    
 80034d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80034d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034dc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80034e0:	0800abe8 	.word	0x0800abe8
  ldr r2, =_sbss
 80034e4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80034e8:	200006ac 	.word	0x200006ac

080034ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034ec:	e7fe      	b.n	80034ec <ADC_IRQHandler>
	...

080034f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <HAL_Init+0x40>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003530 <HAL_Init+0x40>)
 80034fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003500:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <HAL_Init+0x40>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a0a      	ldr	r2, [pc, #40]	@ (8003530 <HAL_Init+0x40>)
 8003506:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800350a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800350c:	4b08      	ldr	r3, [pc, #32]	@ (8003530 <HAL_Init+0x40>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a07      	ldr	r2, [pc, #28]	@ (8003530 <HAL_Init+0x40>)
 8003512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003518:	2003      	movs	r0, #3
 800351a:	f000 fd61 	bl	8003fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800351e:	200f      	movs	r0, #15
 8003520:	f000 f808 	bl	8003534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003524:	f7ff fb6a 	bl	8002bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00

08003534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800353c:	4b12      	ldr	r3, [pc, #72]	@ (8003588 <HAL_InitTick+0x54>)
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	4b12      	ldr	r3, [pc, #72]	@ (800358c <HAL_InitTick+0x58>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	4619      	mov	r1, r3
 8003546:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800354a:	fbb3 f3f1 	udiv	r3, r3, r1
 800354e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003552:	4618      	mov	r0, r3
 8003554:	f000 fd79 	bl	800404a <HAL_SYSTICK_Config>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e00e      	b.n	8003580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b0f      	cmp	r3, #15
 8003566:	d80a      	bhi.n	800357e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003568:	2200      	movs	r2, #0
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	f04f 30ff 	mov.w	r0, #4294967295
 8003570:	f000 fd41 	bl	8003ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003574:	4a06      	ldr	r2, [pc, #24]	@ (8003590 <HAL_InitTick+0x5c>)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
}
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20000000 	.word	0x20000000
 800358c:	20000008 	.word	0x20000008
 8003590:	20000004 	.word	0x20000004

08003594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003598:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_IncTick+0x20>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <HAL_IncTick+0x24>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4413      	add	r3, r2
 80035a4:	4a04      	ldr	r2, [pc, #16]	@ (80035b8 <HAL_IncTick+0x24>)
 80035a6:	6013      	str	r3, [r2, #0]
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	20000008 	.word	0x20000008
 80035b8:	2000055c 	.word	0x2000055c

080035bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  return uwTick;
 80035c0:	4b03      	ldr	r3, [pc, #12]	@ (80035d0 <HAL_GetTick+0x14>)
 80035c2:	681b      	ldr	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	2000055c 	.word	0x2000055c

080035d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035dc:	f7ff ffee 	bl	80035bc <HAL_GetTick>
 80035e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d005      	beq.n	80035fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003618 <HAL_Delay+0x44>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	461a      	mov	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4413      	add	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035fa:	bf00      	nop
 80035fc:	f7ff ffde 	bl	80035bc <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	429a      	cmp	r2, r3
 800360a:	d8f7      	bhi.n	80035fc <HAL_Delay+0x28>
  {
  }
}
 800360c:	bf00      	nop
 800360e:	bf00      	nop
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20000008 	.word	0x20000008

0800361c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003624:	2300      	movs	r3, #0
 8003626:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e033      	b.n	800369a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	2b00      	cmp	r3, #0
 8003638:	d109      	bne.n	800364e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fe fd08 	bl	8002050 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	2b00      	cmp	r3, #0
 8003658:	d118      	bne.n	800368c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003662:	f023 0302 	bic.w	r3, r3, #2
 8003666:	f043 0202 	orr.w	r2, r3, #2
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 fa68 	bl	8003b44 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	f023 0303 	bic.w	r3, r3, #3
 8003682:	f043 0201 	orr.w	r2, r3, #1
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	641a      	str	r2, [r3, #64]	@ 0x40
 800368a:	e001      	b.n	8003690 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003698:	7bfb      	ldrb	r3, [r7, #15]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
	...

080036a4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80036b0:	2300      	movs	r3, #0
 80036b2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d101      	bne.n	80036c2 <HAL_ADC_Start_DMA+0x1e>
 80036be:	2302      	movs	r3, #2
 80036c0:	e0e9      	b.n	8003896 <HAL_ADC_Start_DMA+0x1f2>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d018      	beq.n	800370a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036e8:	4b6d      	ldr	r3, [pc, #436]	@ (80038a0 <HAL_ADC_Start_DMA+0x1fc>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a6d      	ldr	r2, [pc, #436]	@ (80038a4 <HAL_ADC_Start_DMA+0x200>)
 80036ee:	fba2 2303 	umull	r2, r3, r2, r3
 80036f2:	0c9a      	lsrs	r2, r3, #18
 80036f4:	4613      	mov	r3, r2
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	4413      	add	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80036fc:	e002      	b.n	8003704 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	3b01      	subs	r3, #1
 8003702:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f9      	bne.n	80036fe <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003714:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003718:	d107      	bne.n	800372a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003728:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f003 0301 	and.w	r3, r3, #1
 8003734:	2b01      	cmp	r3, #1
 8003736:	f040 80a1 	bne.w	800387c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003742:	f023 0301 	bic.w	r3, r3, #1
 8003746:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003758:	2b00      	cmp	r3, #0
 800375a:	d007      	beq.n	800376c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003764:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003770:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003774:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003778:	d106      	bne.n	8003788 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800377e:	f023 0206 	bic.w	r2, r3, #6
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	645a      	str	r2, [r3, #68]	@ 0x44
 8003786:	e002      	b.n	800378e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003796:	4b44      	ldr	r3, [pc, #272]	@ (80038a8 <HAL_ADC_Start_DMA+0x204>)
 8003798:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379e:	4a43      	ldr	r2, [pc, #268]	@ (80038ac <HAL_ADC_Start_DMA+0x208>)
 80037a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a6:	4a42      	ldr	r2, [pc, #264]	@ (80038b0 <HAL_ADC_Start_DMA+0x20c>)
 80037a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ae:	4a41      	ldr	r2, [pc, #260]	@ (80038b4 <HAL_ADC_Start_DMA+0x210>)
 80037b0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80037ba:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80037ca:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037da:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	334c      	adds	r3, #76	@ 0x4c
 80037e6:	4619      	mov	r1, r3
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f000 fce8 	bl	80041c0 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f003 031f 	and.w	r3, r3, #31
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d12a      	bne.n	8003852 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a2d      	ldr	r2, [pc, #180]	@ (80038b8 <HAL_ADC_Start_DMA+0x214>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d015      	beq.n	8003832 <HAL_ADC_Start_DMA+0x18e>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a2c      	ldr	r2, [pc, #176]	@ (80038bc <HAL_ADC_Start_DMA+0x218>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d105      	bne.n	800381c <HAL_ADC_Start_DMA+0x178>
 8003810:	4b25      	ldr	r3, [pc, #148]	@ (80038a8 <HAL_ADC_Start_DMA+0x204>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f003 031f 	and.w	r3, r3, #31
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a27      	ldr	r2, [pc, #156]	@ (80038c0 <HAL_ADC_Start_DMA+0x21c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d136      	bne.n	8003894 <HAL_ADC_Start_DMA+0x1f0>
 8003826:	4b20      	ldr	r3, [pc, #128]	@ (80038a8 <HAL_ADC_Start_DMA+0x204>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f003 0310 	and.w	r3, r3, #16
 800382e:	2b00      	cmp	r3, #0
 8003830:	d130      	bne.n	8003894 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d129      	bne.n	8003894 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	e020      	b.n	8003894 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a18      	ldr	r2, [pc, #96]	@ (80038b8 <HAL_ADC_Start_DMA+0x214>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d11b      	bne.n	8003894 <HAL_ADC_Start_DMA+0x1f0>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d114      	bne.n	8003894 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003878:	609a      	str	r2, [r3, #8]
 800387a:	e00b      	b.n	8003894 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	f043 0210 	orr.w	r2, r3, #16
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388c:	f043 0201 	orr.w	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	20000000 	.word	0x20000000
 80038a4:	431bde83 	.word	0x431bde83
 80038a8:	40012300 	.word	0x40012300
 80038ac:	08003d3d 	.word	0x08003d3d
 80038b0:	08003df7 	.word	0x08003df7
 80038b4:	08003e13 	.word	0x08003e13
 80038b8:	40012000 	.word	0x40012000
 80038bc:	40012100 	.word	0x40012100
 80038c0:	40012200 	.word	0x40012200

080038c4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <HAL_ADC_ConfigChannel+0x1c>
 8003918:	2302      	movs	r3, #2
 800391a:	e105      	b.n	8003b28 <HAL_ADC_ConfigChannel+0x228>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b09      	cmp	r3, #9
 800392a:	d925      	bls.n	8003978 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68d9      	ldr	r1, [r3, #12]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	b29b      	uxth	r3, r3
 8003938:	461a      	mov	r2, r3
 800393a:	4613      	mov	r3, r2
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	4413      	add	r3, r2
 8003940:	3b1e      	subs	r3, #30
 8003942:	2207      	movs	r2, #7
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	43da      	mvns	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	400a      	ands	r2, r1
 8003950:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68d9      	ldr	r1, [r3, #12]
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	b29b      	uxth	r3, r3
 8003962:	4618      	mov	r0, r3
 8003964:	4603      	mov	r3, r0
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	4403      	add	r3, r0
 800396a:	3b1e      	subs	r3, #30
 800396c:	409a      	lsls	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	60da      	str	r2, [r3, #12]
 8003976:	e022      	b.n	80039be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6919      	ldr	r1, [r3, #16]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	b29b      	uxth	r3, r3
 8003984:	461a      	mov	r2, r3
 8003986:	4613      	mov	r3, r2
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	4413      	add	r3, r2
 800398c:	2207      	movs	r2, #7
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43da      	mvns	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	400a      	ands	r2, r1
 800399a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6919      	ldr	r1, [r3, #16]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	4618      	mov	r0, r3
 80039ae:	4603      	mov	r3, r0
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	4403      	add	r3, r0
 80039b4:	409a      	lsls	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2b06      	cmp	r3, #6
 80039c4:	d824      	bhi.n	8003a10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	4613      	mov	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	3b05      	subs	r3, #5
 80039d8:	221f      	movs	r2, #31
 80039da:	fa02 f303 	lsl.w	r3, r2, r3
 80039de:	43da      	mvns	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	400a      	ands	r2, r1
 80039e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	4618      	mov	r0, r3
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	4413      	add	r3, r2
 8003a00:	3b05      	subs	r3, #5
 8003a02:	fa00 f203 	lsl.w	r2, r0, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a0e:	e04c      	b.n	8003aaa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b0c      	cmp	r3, #12
 8003a16:	d824      	bhi.n	8003a62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	4613      	mov	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	3b23      	subs	r3, #35	@ 0x23
 8003a2a:	221f      	movs	r2, #31
 8003a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a30:	43da      	mvns	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	400a      	ands	r2, r1
 8003a38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	4618      	mov	r0, r3
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	3b23      	subs	r3, #35	@ 0x23
 8003a54:	fa00 f203 	lsl.w	r2, r0, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a60:	e023      	b.n	8003aaa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	4413      	add	r3, r2
 8003a72:	3b41      	subs	r3, #65	@ 0x41
 8003a74:	221f      	movs	r2, #31
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43da      	mvns	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	400a      	ands	r2, r1
 8003a82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	4618      	mov	r0, r3
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	685a      	ldr	r2, [r3, #4]
 8003a96:	4613      	mov	r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	4413      	add	r3, r2
 8003a9c:	3b41      	subs	r3, #65	@ 0x41
 8003a9e:	fa00 f203 	lsl.w	r2, r0, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003aaa:	4b22      	ldr	r3, [pc, #136]	@ (8003b34 <HAL_ADC_ConfigChannel+0x234>)
 8003aac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a21      	ldr	r2, [pc, #132]	@ (8003b38 <HAL_ADC_ConfigChannel+0x238>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d109      	bne.n	8003acc <HAL_ADC_ConfigChannel+0x1cc>
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b12      	cmp	r3, #18
 8003abe:	d105      	bne.n	8003acc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a19      	ldr	r2, [pc, #100]	@ (8003b38 <HAL_ADC_ConfigChannel+0x238>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d123      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0x21e>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2b10      	cmp	r3, #16
 8003adc:	d003      	beq.n	8003ae6 <HAL_ADC_ConfigChannel+0x1e6>
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2b11      	cmp	r3, #17
 8003ae4:	d11b      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b10      	cmp	r3, #16
 8003af8:	d111      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003afa:	4b10      	ldr	r3, [pc, #64]	@ (8003b3c <HAL_ADC_ConfigChannel+0x23c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a10      	ldr	r2, [pc, #64]	@ (8003b40 <HAL_ADC_ConfigChannel+0x240>)
 8003b00:	fba2 2303 	umull	r2, r3, r2, r3
 8003b04:	0c9a      	lsrs	r2, r3, #18
 8003b06:	4613      	mov	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003b10:	e002      	b.n	8003b18 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	3b01      	subs	r3, #1
 8003b16:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1f9      	bne.n	8003b12 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	40012300 	.word	0x40012300
 8003b38:	40012000 	.word	0x40012000
 8003b3c:	20000000 	.word	0x20000000
 8003b40:	431bde83 	.word	0x431bde83

08003b44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b4c:	4b79      	ldr	r3, [pc, #484]	@ (8003d34 <ADC_Init+0x1f0>)
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	431a      	orrs	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	6859      	ldr	r1, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	021a      	lsls	r2, r3, #8
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003b9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	6859      	ldr	r1, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	430a      	orrs	r2, r1
 8003bae:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	689a      	ldr	r2, [r3, #8]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6899      	ldr	r1, [r3, #8]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd6:	4a58      	ldr	r2, [pc, #352]	@ (8003d38 <ADC_Init+0x1f4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d022      	beq.n	8003c22 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6899      	ldr	r1, [r3, #8]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6899      	ldr	r1, [r3, #8]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	609a      	str	r2, [r3, #8]
 8003c20:	e00f      	b.n	8003c42 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c40:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	689a      	ldr	r2, [r3, #8]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0202 	bic.w	r2, r2, #2
 8003c50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6899      	ldr	r1, [r3, #8]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	7e1b      	ldrb	r3, [r3, #24]
 8003c5c:	005a      	lsls	r2, r3, #1
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d01b      	beq.n	8003ca8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c7e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003c8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6859      	ldr	r1, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	035a      	lsls	r2, r3, #13
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	605a      	str	r2, [r3, #4]
 8003ca6:	e007      	b.n	8003cb8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cb6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003cc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	051a      	lsls	r2, r3, #20
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003cec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6899      	ldr	r1, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003cfa:	025a      	lsls	r2, r3, #9
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689a      	ldr	r2, [r3, #8]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6899      	ldr	r1, [r3, #8]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	029a      	lsls	r2, r3, #10
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	430a      	orrs	r2, r1
 8003d26:	609a      	str	r2, [r3, #8]
}
 8003d28:	bf00      	nop
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	40012300 	.word	0x40012300
 8003d38:	0f000001 	.word	0x0f000001

08003d3c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d48:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d13c      	bne.n	8003dd0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d12b      	bne.n	8003dc8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d127      	bne.n	8003dc8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d7e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d006      	beq.n	8003d94 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d119      	bne.n	8003dc8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0220 	bic.w	r2, r2, #32
 8003da2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d105      	bne.n	8003dc8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc0:	f043 0201 	orr.w	r2, r3, #1
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f7ff fd7b 	bl	80038c4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003dce:	e00e      	b.n	8003dee <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd4:	f003 0310 	and.w	r3, r3, #16
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f7ff fd85 	bl	80038ec <HAL_ADC_ErrorCallback>
}
 8003de2:	e004      	b.n	8003dee <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	4798      	blx	r3
}
 8003dee:	bf00      	nop
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b084      	sub	sp, #16
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e02:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff fd67 	bl	80038d8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b084      	sub	sp, #16
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e1e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2240      	movs	r2, #64	@ 0x40
 8003e24:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2a:	f043 0204 	orr.w	r2, r3, #4
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003e32:	68f8      	ldr	r0, [r7, #12]
 8003e34:	f7ff fd5a 	bl	80038ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e38:	bf00      	nop
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e50:	4b0c      	ldr	r3, [pc, #48]	@ (8003e84 <__NVIC_SetPriorityGrouping+0x44>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e72:	4a04      	ldr	r2, [pc, #16]	@ (8003e84 <__NVIC_SetPriorityGrouping+0x44>)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	60d3      	str	r3, [r2, #12]
}
 8003e78:	bf00      	nop
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	0a1b      	lsrs	r3, r3, #8
 8003e92:	f003 0307 	and.w	r3, r3, #7
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	e000ed00 	.word	0xe000ed00

08003ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	db0b      	blt.n	8003ece <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eb6:	79fb      	ldrb	r3, [r7, #7]
 8003eb8:	f003 021f 	and.w	r2, r3, #31
 8003ebc:	4907      	ldr	r1, [pc, #28]	@ (8003edc <__NVIC_EnableIRQ+0x38>)
 8003ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec2:	095b      	lsrs	r3, r3, #5
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8003eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	e000e100 	.word	0xe000e100

08003ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	6039      	str	r1, [r7, #0]
 8003eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	db0a      	blt.n	8003f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	b2da      	uxtb	r2, r3
 8003ef8:	490c      	ldr	r1, [pc, #48]	@ (8003f2c <__NVIC_SetPriority+0x4c>)
 8003efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efe:	0112      	lsls	r2, r2, #4
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	440b      	add	r3, r1
 8003f04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f08:	e00a      	b.n	8003f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	4908      	ldr	r1, [pc, #32]	@ (8003f30 <__NVIC_SetPriority+0x50>)
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	f003 030f 	and.w	r3, r3, #15
 8003f16:	3b04      	subs	r3, #4
 8003f18:	0112      	lsls	r2, r2, #4
 8003f1a:	b2d2      	uxtb	r2, r2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	761a      	strb	r2, [r3, #24]
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr
 8003f2c:	e000e100 	.word	0xe000e100
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b089      	sub	sp, #36	@ 0x24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f1c3 0307 	rsb	r3, r3, #7
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	bf28      	it	cs
 8003f52:	2304      	movcs	r3, #4
 8003f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	2b06      	cmp	r3, #6
 8003f5c:	d902      	bls.n	8003f64 <NVIC_EncodePriority+0x30>
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	3b03      	subs	r3, #3
 8003f62:	e000      	b.n	8003f66 <NVIC_EncodePriority+0x32>
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f68:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	43da      	mvns	r2, r3
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	401a      	ands	r2, r3
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	fa01 f303 	lsl.w	r3, r1, r3
 8003f86:	43d9      	mvns	r1, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f8c:	4313      	orrs	r3, r2
         );
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3724      	adds	r7, #36	@ 0x24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fac:	d301      	bcc.n	8003fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e00f      	b.n	8003fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8003fdc <SysTick_Config+0x40>)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fba:	210f      	movs	r1, #15
 8003fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc0:	f7ff ff8e 	bl	8003ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fc4:	4b05      	ldr	r3, [pc, #20]	@ (8003fdc <SysTick_Config+0x40>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fca:	4b04      	ldr	r3, [pc, #16]	@ (8003fdc <SysTick_Config+0x40>)
 8003fcc:	2207      	movs	r2, #7
 8003fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	e000e010 	.word	0xe000e010

08003fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7ff ff29 	bl	8003e40 <__NVIC_SetPriorityGrouping>
}
 8003fee:	bf00      	nop
 8003ff0:	3708      	adds	r7, #8
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b086      	sub	sp, #24
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	60b9      	str	r1, [r7, #8]
 8004000:	607a      	str	r2, [r7, #4]
 8004002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004004:	2300      	movs	r3, #0
 8004006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004008:	f7ff ff3e 	bl	8003e88 <__NVIC_GetPriorityGrouping>
 800400c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	68b9      	ldr	r1, [r7, #8]
 8004012:	6978      	ldr	r0, [r7, #20]
 8004014:	f7ff ff8e 	bl	8003f34 <NVIC_EncodePriority>
 8004018:	4602      	mov	r2, r0
 800401a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800401e:	4611      	mov	r1, r2
 8004020:	4618      	mov	r0, r3
 8004022:	f7ff ff5d 	bl	8003ee0 <__NVIC_SetPriority>
}
 8004026:	bf00      	nop
 8004028:	3718      	adds	r7, #24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}

0800402e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b082      	sub	sp, #8
 8004032:	af00      	add	r7, sp, #0
 8004034:	4603      	mov	r3, r0
 8004036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff ff31 	bl	8003ea4 <__NVIC_EnableIRQ>
}
 8004042:	bf00      	nop
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7ff ffa2 	bl	8003f9c <SysTick_Config>
 8004058:	4603      	mov	r3, r0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
	...

08004064 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004070:	f7ff faa4 	bl	80035bc <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e099      	b.n	80041b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2202      	movs	r2, #2
 8004084:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0201 	bic.w	r2, r2, #1
 800409e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040a0:	e00f      	b.n	80040c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040a2:	f7ff fa8b 	bl	80035bc <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b05      	cmp	r3, #5
 80040ae:	d908      	bls.n	80040c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2220      	movs	r2, #32
 80040b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2203      	movs	r2, #3
 80040ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e078      	b.n	80041b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1e8      	bne.n	80040a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	4b38      	ldr	r3, [pc, #224]	@ (80041bc <HAL_DMA_Init+0x158>)
 80040dc:	4013      	ands	r3, r2
 80040de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004106:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	4313      	orrs	r3, r2
 8004112:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004118:	2b04      	cmp	r3, #4
 800411a:	d107      	bne.n	800412c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004124:	4313      	orrs	r3, r2
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	4313      	orrs	r3, r2
 800412a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f023 0307 	bic.w	r3, r3, #7
 8004142:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	4313      	orrs	r3, r2
 800414c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004152:	2b04      	cmp	r3, #4
 8004154:	d117      	bne.n	8004186 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	4313      	orrs	r3, r2
 800415e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00e      	beq.n	8004186 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 fb01 	bl	8004770 <DMA_CheckFifoParam>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d008      	beq.n	8004186 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2240      	movs	r2, #64	@ 0x40
 8004178:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004182:	2301      	movs	r3, #1
 8004184:	e016      	b.n	80041b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 fab8 	bl	8004704 <DMA_CalcBaseAndBitshift>
 8004194:	4603      	mov	r3, r0
 8004196:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800419c:	223f      	movs	r2, #63	@ 0x3f
 800419e:	409a      	lsls	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	f010803f 	.word	0xf010803f

080041c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
 80041cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ce:	2300      	movs	r3, #0
 80041d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d101      	bne.n	80041e6 <HAL_DMA_Start_IT+0x26>
 80041e2:	2302      	movs	r3, #2
 80041e4:	e040      	b.n	8004268 <HAL_DMA_Start_IT+0xa8>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d12f      	bne.n	800425a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2202      	movs	r2, #2
 80041fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68b9      	ldr	r1, [r7, #8]
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 fa4a 	bl	80046a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004218:	223f      	movs	r2, #63	@ 0x3f
 800421a:	409a      	lsls	r2, r3
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f042 0216 	orr.w	r2, r2, #22
 800422e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004234:	2b00      	cmp	r3, #0
 8004236:	d007      	beq.n	8004248 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0208 	orr.w	r2, r2, #8
 8004246:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 0201 	orr.w	r2, r2, #1
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	e005      	b.n	8004266 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004262:	2302      	movs	r3, #2
 8004264:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004266:	7dfb      	ldrb	r3, [r7, #23]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800427e:	f7ff f99d 	bl	80035bc <HAL_GetTick>
 8004282:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d008      	beq.n	80042a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2280      	movs	r2, #128	@ 0x80
 8004294:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e052      	b.n	8004348 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0216 	bic.w	r2, r2, #22
 80042b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695a      	ldr	r2, [r3, #20]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d103      	bne.n	80042d2 <HAL_DMA_Abort+0x62>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d007      	beq.n	80042e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0208 	bic.w	r2, r2, #8
 80042e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042f2:	e013      	b.n	800431c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042f4:	f7ff f962 	bl	80035bc <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b05      	cmp	r3, #5
 8004300:	d90c      	bls.n	800431c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2220      	movs	r2, #32
 8004306:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2203      	movs	r2, #3
 800430c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e015      	b.n	8004348 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1e4      	bne.n	80042f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800432e:	223f      	movs	r2, #63	@ 0x3f
 8004330:	409a      	lsls	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d004      	beq.n	800436e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2280      	movs	r2, #128	@ 0x80
 8004368:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e00c      	b.n	8004388 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2205      	movs	r2, #5
 8004372:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f022 0201 	bic.w	r2, r2, #1
 8004384:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043a0:	4b8e      	ldr	r3, [pc, #568]	@ (80045dc <HAL_DMA_IRQHandler+0x248>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a8e      	ldr	r2, [pc, #568]	@ (80045e0 <HAL_DMA_IRQHandler+0x24c>)
 80043a6:	fba2 2303 	umull	r2, r3, r2, r3
 80043aa:	0a9b      	lsrs	r3, r3, #10
 80043ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043be:	2208      	movs	r2, #8
 80043c0:	409a      	lsls	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4013      	ands	r3, r2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d01a      	beq.n	8004400 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d013      	beq.n	8004400 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 0204 	bic.w	r2, r2, #4
 80043e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ec:	2208      	movs	r2, #8
 80043ee:	409a      	lsls	r2, r3
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f8:	f043 0201 	orr.w	r2, r3, #1
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004404:	2201      	movs	r2, #1
 8004406:	409a      	lsls	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4013      	ands	r3, r2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d012      	beq.n	8004436 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004422:	2201      	movs	r2, #1
 8004424:	409a      	lsls	r2, r3
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442e:	f043 0202 	orr.w	r2, r3, #2
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443a:	2204      	movs	r2, #4
 800443c:	409a      	lsls	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	4013      	ands	r3, r2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d012      	beq.n	800446c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00b      	beq.n	800446c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	2204      	movs	r2, #4
 800445a:	409a      	lsls	r2, r3
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004464:	f043 0204 	orr.w	r2, r3, #4
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004470:	2210      	movs	r2, #16
 8004472:	409a      	lsls	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	4013      	ands	r3, r2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d043      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d03c      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448e:	2210      	movs	r2, #16
 8004490:	409a      	lsls	r2, r3
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d018      	beq.n	80044d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d108      	bne.n	80044c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d024      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	4798      	blx	r3
 80044c2:	e01f      	b.n	8004504 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01b      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	4798      	blx	r3
 80044d4:	e016      	b.n	8004504 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d107      	bne.n	80044f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0208 	bic.w	r2, r2, #8
 80044f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004508:	2220      	movs	r2, #32
 800450a:	409a      	lsls	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4013      	ands	r3, r2
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 808f 	beq.w	8004634 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0310 	and.w	r3, r3, #16
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8087 	beq.w	8004634 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452a:	2220      	movs	r2, #32
 800452c:	409a      	lsls	r2, r3
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b05      	cmp	r3, #5
 800453c:	d136      	bne.n	80045ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 0216 	bic.w	r2, r2, #22
 800454c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695a      	ldr	r2, [r3, #20]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800455c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d103      	bne.n	800456e <HAL_DMA_IRQHandler+0x1da>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800456a:	2b00      	cmp	r3, #0
 800456c:	d007      	beq.n	800457e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0208 	bic.w	r2, r2, #8
 800457c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004582:	223f      	movs	r2, #63	@ 0x3f
 8004584:	409a      	lsls	r2, r3
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d07e      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	4798      	blx	r3
        }
        return;
 80045aa:	e079      	b.n	80046a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01d      	beq.n	80045f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10d      	bne.n	80045e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d031      	beq.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	4798      	blx	r3
 80045d8:	e02c      	b.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
 80045da:	bf00      	nop
 80045dc:	20000000 	.word	0x20000000
 80045e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d023      	beq.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	4798      	blx	r3
 80045f4:	e01e      	b.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10f      	bne.n	8004624 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f022 0210 	bic.w	r2, r2, #16
 8004612:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004638:	2b00      	cmp	r3, #0
 800463a:	d032      	beq.n	80046a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d022      	beq.n	800468e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2205      	movs	r2, #5
 800464c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0201 	bic.w	r2, r2, #1
 800465e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	3301      	adds	r3, #1
 8004664:	60bb      	str	r3, [r7, #8]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	429a      	cmp	r2, r3
 800466a:	d307      	bcc.n	800467c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1f2      	bne.n	8004660 <HAL_DMA_IRQHandler+0x2cc>
 800467a:	e000      	b.n	800467e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800467c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	4798      	blx	r3
 800469e:	e000      	b.n	80046a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80046a0:	bf00      	nop
    }
  }
}
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
 80046b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80046c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	2b40      	cmp	r3, #64	@ 0x40
 80046d4:	d108      	bne.n	80046e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80046e6:	e007      	b.n	80046f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	60da      	str	r2, [r3, #12]
}
 80046f8:	bf00      	nop
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	b2db      	uxtb	r3, r3
 8004712:	3b10      	subs	r3, #16
 8004714:	4a14      	ldr	r2, [pc, #80]	@ (8004768 <DMA_CalcBaseAndBitshift+0x64>)
 8004716:	fba2 2303 	umull	r2, r3, r2, r3
 800471a:	091b      	lsrs	r3, r3, #4
 800471c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800471e:	4a13      	ldr	r2, [pc, #76]	@ (800476c <DMA_CalcBaseAndBitshift+0x68>)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4413      	add	r3, r2
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	461a      	mov	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2b03      	cmp	r3, #3
 8004730:	d909      	bls.n	8004746 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800473a:	f023 0303 	bic.w	r3, r3, #3
 800473e:	1d1a      	adds	r2, r3, #4
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	659a      	str	r2, [r3, #88]	@ 0x58
 8004744:	e007      	b.n	8004756 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800474e:	f023 0303 	bic.w	r3, r3, #3
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800475a:	4618      	mov	r0, r3
 800475c:	3714      	adds	r7, #20
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	aaaaaaab 	.word	0xaaaaaaab
 800476c:	0800a85c 	.word	0x0800a85c

08004770 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004778:	2300      	movs	r3, #0
 800477a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004780:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d11f      	bne.n	80047ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b03      	cmp	r3, #3
 800478e:	d856      	bhi.n	800483e <DMA_CheckFifoParam+0xce>
 8004790:	a201      	add	r2, pc, #4	@ (adr r2, 8004798 <DMA_CheckFifoParam+0x28>)
 8004792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004796:	bf00      	nop
 8004798:	080047a9 	.word	0x080047a9
 800479c:	080047bb 	.word	0x080047bb
 80047a0:	080047a9 	.word	0x080047a9
 80047a4:	0800483f 	.word	0x0800483f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d046      	beq.n	8004842 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047b8:	e043      	b.n	8004842 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047c2:	d140      	bne.n	8004846 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047c8:	e03d      	b.n	8004846 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047d2:	d121      	bne.n	8004818 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	2b03      	cmp	r3, #3
 80047d8:	d837      	bhi.n	800484a <DMA_CheckFifoParam+0xda>
 80047da:	a201      	add	r2, pc, #4	@ (adr r2, 80047e0 <DMA_CheckFifoParam+0x70>)
 80047dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e0:	080047f1 	.word	0x080047f1
 80047e4:	080047f7 	.word	0x080047f7
 80047e8:	080047f1 	.word	0x080047f1
 80047ec:	08004809 	.word	0x08004809
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	73fb      	strb	r3, [r7, #15]
      break;
 80047f4:	e030      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d025      	beq.n	800484e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004806:	e022      	b.n	800484e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004810:	d11f      	bne.n	8004852 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004816:	e01c      	b.n	8004852 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	2b02      	cmp	r3, #2
 800481c:	d903      	bls.n	8004826 <DMA_CheckFifoParam+0xb6>
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2b03      	cmp	r3, #3
 8004822:	d003      	beq.n	800482c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004824:	e018      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	73fb      	strb	r3, [r7, #15]
      break;
 800482a:	e015      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004830:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00e      	beq.n	8004856 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
      break;
 800483c:	e00b      	b.n	8004856 <DMA_CheckFifoParam+0xe6>
      break;
 800483e:	bf00      	nop
 8004840:	e00a      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      break;
 8004842:	bf00      	nop
 8004844:	e008      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      break;
 8004846:	bf00      	nop
 8004848:	e006      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      break;
 800484a:	bf00      	nop
 800484c:	e004      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      break;
 800484e:	bf00      	nop
 8004850:	e002      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      break;   
 8004852:	bf00      	nop
 8004854:	e000      	b.n	8004858 <DMA_CheckFifoParam+0xe8>
      break;
 8004856:	bf00      	nop
    }
  } 
  
  return status; 
 8004858:	7bfb      	ldrb	r3, [r7, #15]
}
 800485a:	4618      	mov	r0, r3
 800485c:	3714      	adds	r7, #20
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop

08004868 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004868:	b480      	push	{r7}
 800486a:	b089      	sub	sp, #36	@ 0x24
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004872:	2300      	movs	r3, #0
 8004874:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004876:	2300      	movs	r3, #0
 8004878:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800487a:	2300      	movs	r3, #0
 800487c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800487e:	2300      	movs	r3, #0
 8004880:	61fb      	str	r3, [r7, #28]
 8004882:	e16b      	b.n	8004b5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004884:	2201      	movs	r2, #1
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	4013      	ands	r3, r2
 8004896:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	429a      	cmp	r2, r3
 800489e:	f040 815a 	bne.w	8004b56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d005      	beq.n	80048ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d130      	bne.n	800491c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	2203      	movs	r2, #3
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	43db      	mvns	r3, r3
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	4013      	ands	r3, r2
 80048d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	005b      	lsls	r3, r3, #1
 80048da:	fa02 f303 	lsl.w	r3, r2, r3
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	69ba      	ldr	r2, [r7, #24]
 80048e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048f0:	2201      	movs	r2, #1
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	43db      	mvns	r3, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4013      	ands	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	091b      	lsrs	r3, r3, #4
 8004906:	f003 0201 	and.w	r2, r3, #1
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	fa02 f303 	lsl.w	r3, r2, r3
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	4313      	orrs	r3, r2
 8004914:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f003 0303 	and.w	r3, r3, #3
 8004924:	2b03      	cmp	r3, #3
 8004926:	d017      	beq.n	8004958 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	2203      	movs	r2, #3
 8004934:	fa02 f303 	lsl.w	r3, r2, r3
 8004938:	43db      	mvns	r3, r3
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4013      	ands	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	fa02 f303 	lsl.w	r3, r2, r3
 800494c:	69ba      	ldr	r2, [r7, #24]
 800494e:	4313      	orrs	r3, r2
 8004950:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f003 0303 	and.w	r3, r3, #3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d123      	bne.n	80049ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	08da      	lsrs	r2, r3, #3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	3208      	adds	r2, #8
 800496c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004970:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	220f      	movs	r2, #15
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	4013      	ands	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	f003 0307 	and.w	r3, r3, #7
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	4313      	orrs	r3, r2
 800499c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	08da      	lsrs	r2, r3, #3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	3208      	adds	r2, #8
 80049a6:	69b9      	ldr	r1, [r7, #24]
 80049a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	2203      	movs	r2, #3
 80049b8:	fa02 f303 	lsl.w	r3, r2, r3
 80049bc:	43db      	mvns	r3, r3
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	4013      	ands	r3, r2
 80049c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f003 0203 	and.w	r2, r3, #3
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	fa02 f303 	lsl.w	r3, r2, r3
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	69ba      	ldr	r2, [r7, #24]
 80049de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 80b4 	beq.w	8004b56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	4b60      	ldr	r3, [pc, #384]	@ (8004b74 <HAL_GPIO_Init+0x30c>)
 80049f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f6:	4a5f      	ldr	r2, [pc, #380]	@ (8004b74 <HAL_GPIO_Init+0x30c>)
 80049f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80049fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004b74 <HAL_GPIO_Init+0x30c>)
 8004a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a06:	60fb      	str	r3, [r7, #12]
 8004a08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a0a:	4a5b      	ldr	r2, [pc, #364]	@ (8004b78 <HAL_GPIO_Init+0x310>)
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	089b      	lsrs	r3, r3, #2
 8004a10:	3302      	adds	r3, #2
 8004a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	f003 0303 	and.w	r3, r3, #3
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	220f      	movs	r2, #15
 8004a22:	fa02 f303 	lsl.w	r3, r2, r3
 8004a26:	43db      	mvns	r3, r3
 8004a28:	69ba      	ldr	r2, [r7, #24]
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a52      	ldr	r2, [pc, #328]	@ (8004b7c <HAL_GPIO_Init+0x314>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d02b      	beq.n	8004a8e <HAL_GPIO_Init+0x226>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a51      	ldr	r2, [pc, #324]	@ (8004b80 <HAL_GPIO_Init+0x318>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d025      	beq.n	8004a8a <HAL_GPIO_Init+0x222>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a50      	ldr	r2, [pc, #320]	@ (8004b84 <HAL_GPIO_Init+0x31c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d01f      	beq.n	8004a86 <HAL_GPIO_Init+0x21e>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a4f      	ldr	r2, [pc, #316]	@ (8004b88 <HAL_GPIO_Init+0x320>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d019      	beq.n	8004a82 <HAL_GPIO_Init+0x21a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a4e      	ldr	r2, [pc, #312]	@ (8004b8c <HAL_GPIO_Init+0x324>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d013      	beq.n	8004a7e <HAL_GPIO_Init+0x216>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a4d      	ldr	r2, [pc, #308]	@ (8004b90 <HAL_GPIO_Init+0x328>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00d      	beq.n	8004a7a <HAL_GPIO_Init+0x212>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a4c      	ldr	r2, [pc, #304]	@ (8004b94 <HAL_GPIO_Init+0x32c>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d007      	beq.n	8004a76 <HAL_GPIO_Init+0x20e>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a4b      	ldr	r2, [pc, #300]	@ (8004b98 <HAL_GPIO_Init+0x330>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d101      	bne.n	8004a72 <HAL_GPIO_Init+0x20a>
 8004a6e:	2307      	movs	r3, #7
 8004a70:	e00e      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a72:	2308      	movs	r3, #8
 8004a74:	e00c      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a76:	2306      	movs	r3, #6
 8004a78:	e00a      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a7a:	2305      	movs	r3, #5
 8004a7c:	e008      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a7e:	2304      	movs	r3, #4
 8004a80:	e006      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a82:	2303      	movs	r3, #3
 8004a84:	e004      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a86:	2302      	movs	r3, #2
 8004a88:	e002      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e000      	b.n	8004a90 <HAL_GPIO_Init+0x228>
 8004a8e:	2300      	movs	r3, #0
 8004a90:	69fa      	ldr	r2, [r7, #28]
 8004a92:	f002 0203 	and.w	r2, r2, #3
 8004a96:	0092      	lsls	r2, r2, #2
 8004a98:	4093      	lsls	r3, r2
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004aa0:	4935      	ldr	r1, [pc, #212]	@ (8004b78 <HAL_GPIO_Init+0x310>)
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	089b      	lsrs	r3, r3, #2
 8004aa6:	3302      	adds	r3, #2
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004aae:	4b3b      	ldr	r3, [pc, #236]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	4013      	ands	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ad2:	4a32      	ldr	r2, [pc, #200]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ad8:	4b30      	ldr	r3, [pc, #192]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	43db      	mvns	r3, r3
 8004ae2:	69ba      	ldr	r2, [r7, #24]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d003      	beq.n	8004afc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004afc:	4a27      	ldr	r2, [pc, #156]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b02:	4b26      	ldr	r3, [pc, #152]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	43db      	mvns	r3, r3
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	4013      	ands	r3, r2
 8004b10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004b1e:	69ba      	ldr	r2, [r7, #24]
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b26:	4a1d      	ldr	r2, [pc, #116]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	43db      	mvns	r3, r3
 8004b36:	69ba      	ldr	r2, [r7, #24]
 8004b38:	4013      	ands	r3, r2
 8004b3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d003      	beq.n	8004b50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004b48:	69ba      	ldr	r2, [r7, #24]
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b50:	4a12      	ldr	r2, [pc, #72]	@ (8004b9c <HAL_GPIO_Init+0x334>)
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	61fb      	str	r3, [r7, #28]
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	2b0f      	cmp	r3, #15
 8004b60:	f67f ae90 	bls.w	8004884 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b64:	bf00      	nop
 8004b66:	bf00      	nop
 8004b68:	3724      	adds	r7, #36	@ 0x24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	40023800 	.word	0x40023800
 8004b78:	40013800 	.word	0x40013800
 8004b7c:	40020000 	.word	0x40020000
 8004b80:	40020400 	.word	0x40020400
 8004b84:	40020800 	.word	0x40020800
 8004b88:	40020c00 	.word	0x40020c00
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	40021400 	.word	0x40021400
 8004b94:	40021800 	.word	0x40021800
 8004b98:	40021c00 	.word	0x40021c00
 8004b9c:	40013c00 	.word	0x40013c00

08004ba0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	460b      	mov	r3, r1
 8004baa:	807b      	strh	r3, [r7, #2]
 8004bac:	4613      	mov	r3, r2
 8004bae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bb0:	787b      	ldrb	r3, [r7, #1]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bb6:	887a      	ldrh	r2, [r7, #2]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004bbc:	e003      	b.n	8004bc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004bbe:	887b      	ldrh	r3, [r7, #2]
 8004bc0:	041a      	lsls	r2, r3, #16
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	619a      	str	r2, [r3, #24]
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
	...

08004bd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e12b      	b.n	8004e3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fd fba8 	bl	8002350 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2224      	movs	r2, #36	@ 0x24
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 0201 	bic.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c38:	f000 fd80 	bl	800573c <HAL_RCC_GetPCLK1Freq>
 8004c3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	4a81      	ldr	r2, [pc, #516]	@ (8004e48 <HAL_I2C_Init+0x274>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d807      	bhi.n	8004c58 <HAL_I2C_Init+0x84>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	4a80      	ldr	r2, [pc, #512]	@ (8004e4c <HAL_I2C_Init+0x278>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	bf94      	ite	ls
 8004c50:	2301      	movls	r3, #1
 8004c52:	2300      	movhi	r3, #0
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	e006      	b.n	8004c66 <HAL_I2C_Init+0x92>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	4a7d      	ldr	r2, [pc, #500]	@ (8004e50 <HAL_I2C_Init+0x27c>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	bf94      	ite	ls
 8004c60:	2301      	movls	r3, #1
 8004c62:	2300      	movhi	r3, #0
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e0e7      	b.n	8004e3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	4a78      	ldr	r2, [pc, #480]	@ (8004e54 <HAL_I2C_Init+0x280>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	0c9b      	lsrs	r3, r3, #18
 8004c78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	4a6a      	ldr	r2, [pc, #424]	@ (8004e48 <HAL_I2C_Init+0x274>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d802      	bhi.n	8004ca8 <HAL_I2C_Init+0xd4>
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	e009      	b.n	8004cbc <HAL_I2C_Init+0xe8>
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004cae:	fb02 f303 	mul.w	r3, r2, r3
 8004cb2:	4a69      	ldr	r2, [pc, #420]	@ (8004e58 <HAL_I2C_Init+0x284>)
 8004cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb8:	099b      	lsrs	r3, r3, #6
 8004cba:	3301      	adds	r3, #1
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	6812      	ldr	r2, [r2, #0]
 8004cc0:	430b      	orrs	r3, r1
 8004cc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004cce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	495c      	ldr	r1, [pc, #368]	@ (8004e48 <HAL_I2C_Init+0x274>)
 8004cd8:	428b      	cmp	r3, r1
 8004cda:	d819      	bhi.n	8004d10 <HAL_I2C_Init+0x13c>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	1e59      	subs	r1, r3, #1
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cea:	1c59      	adds	r1, r3, #1
 8004cec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004cf0:	400b      	ands	r3, r1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00a      	beq.n	8004d0c <HAL_I2C_Init+0x138>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	1e59      	subs	r1, r3, #1
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	005b      	lsls	r3, r3, #1
 8004d00:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d04:	3301      	adds	r3, #1
 8004d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d0a:	e051      	b.n	8004db0 <HAL_I2C_Init+0x1dc>
 8004d0c:	2304      	movs	r3, #4
 8004d0e:	e04f      	b.n	8004db0 <HAL_I2C_Init+0x1dc>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d111      	bne.n	8004d3c <HAL_I2C_Init+0x168>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	1e58      	subs	r0, r3, #1
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6859      	ldr	r1, [r3, #4]
 8004d20:	460b      	mov	r3, r1
 8004d22:	005b      	lsls	r3, r3, #1
 8004d24:	440b      	add	r3, r1
 8004d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	bf0c      	ite	eq
 8004d34:	2301      	moveq	r3, #1
 8004d36:	2300      	movne	r3, #0
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	e012      	b.n	8004d62 <HAL_I2C_Init+0x18e>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	1e58      	subs	r0, r3, #1
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6859      	ldr	r1, [r3, #4]
 8004d44:	460b      	mov	r3, r1
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	440b      	add	r3, r1
 8004d4a:	0099      	lsls	r1, r3, #2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d52:	3301      	adds	r3, #1
 8004d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	bf0c      	ite	eq
 8004d5c:	2301      	moveq	r3, #1
 8004d5e:	2300      	movne	r3, #0
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <HAL_I2C_Init+0x196>
 8004d66:	2301      	movs	r3, #1
 8004d68:	e022      	b.n	8004db0 <HAL_I2C_Init+0x1dc>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10e      	bne.n	8004d90 <HAL_I2C_Init+0x1bc>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	1e58      	subs	r0, r3, #1
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6859      	ldr	r1, [r3, #4]
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	005b      	lsls	r3, r3, #1
 8004d7e:	440b      	add	r3, r1
 8004d80:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d84:	3301      	adds	r3, #1
 8004d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d8e:	e00f      	b.n	8004db0 <HAL_I2C_Init+0x1dc>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	1e58      	subs	r0, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6859      	ldr	r1, [r3, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	0099      	lsls	r1, r3, #2
 8004da0:	440b      	add	r3, r1
 8004da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004da6:	3301      	adds	r3, #1
 8004da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004db0:	6879      	ldr	r1, [r7, #4]
 8004db2:	6809      	ldr	r1, [r1, #0]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69da      	ldr	r2, [r3, #28]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004dde:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6911      	ldr	r1, [r2, #16]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	68d2      	ldr	r2, [r2, #12]
 8004dea:	4311      	orrs	r1, r2
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6812      	ldr	r2, [r2, #0]
 8004df0:	430b      	orrs	r3, r1
 8004df2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	695a      	ldr	r2, [r3, #20]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0201 	orr.w	r2, r2, #1
 8004e1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	000186a0 	.word	0x000186a0
 8004e4c:	001e847f 	.word	0x001e847f
 8004e50:	003d08ff 	.word	0x003d08ff
 8004e54:	431bde83 	.word	0x431bde83
 8004e58:	10624dd3 	.word	0x10624dd3

08004e5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b086      	sub	sp, #24
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e267      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d075      	beq.n	8004f66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e7a:	4b88      	ldr	r3, [pc, #544]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 030c 	and.w	r3, r3, #12
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d00c      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e86:	4b85      	ldr	r3, [pc, #532]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d112      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e92:	4b82      	ldr	r3, [pc, #520]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e9e:	d10b      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ea0:	4b7e      	ldr	r3, [pc, #504]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d05b      	beq.n	8004f64 <HAL_RCC_OscConfig+0x108>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d157      	bne.n	8004f64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e242      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec0:	d106      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x74>
 8004ec2:	4b76      	ldr	r3, [pc, #472]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a75      	ldr	r2, [pc, #468]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004ec8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ecc:	6013      	str	r3, [r2, #0]
 8004ece:	e01d      	b.n	8004f0c <HAL_RCC_OscConfig+0xb0>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ed8:	d10c      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x98>
 8004eda:	4b70      	ldr	r3, [pc, #448]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6f      	ldr	r2, [pc, #444]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004ee0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ee4:	6013      	str	r3, [r2, #0]
 8004ee6:	4b6d      	ldr	r3, [pc, #436]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a6c      	ldr	r2, [pc, #432]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004eec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef0:	6013      	str	r3, [r2, #0]
 8004ef2:	e00b      	b.n	8004f0c <HAL_RCC_OscConfig+0xb0>
 8004ef4:	4b69      	ldr	r3, [pc, #420]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a68      	ldr	r2, [pc, #416]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004efe:	6013      	str	r3, [r2, #0]
 8004f00:	4b66      	ldr	r3, [pc, #408]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a65      	ldr	r2, [pc, #404]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d013      	beq.n	8004f3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f14:	f7fe fb52 	bl	80035bc <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f1c:	f7fe fb4e 	bl	80035bc <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b64      	cmp	r3, #100	@ 0x64
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e207      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f2e:	4b5b      	ldr	r3, [pc, #364]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0f0      	beq.n	8004f1c <HAL_RCC_OscConfig+0xc0>
 8004f3a:	e014      	b.n	8004f66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3c:	f7fe fb3e 	bl	80035bc <HAL_GetTick>
 8004f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f44:	f7fe fb3a 	bl	80035bc <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b64      	cmp	r3, #100	@ 0x64
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e1f3      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f56:	4b51      	ldr	r3, [pc, #324]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0xe8>
 8004f62:	e000      	b.n	8004f66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d063      	beq.n	800503a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f72:	4b4a      	ldr	r3, [pc, #296]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f003 030c 	and.w	r3, r3, #12
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00b      	beq.n	8004f96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f7e:	4b47      	ldr	r3, [pc, #284]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d11c      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f8a:	4b44      	ldr	r3, [pc, #272]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d116      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f96:	4b41      	ldr	r3, [pc, #260]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d005      	beq.n	8004fae <HAL_RCC_OscConfig+0x152>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d001      	beq.n	8004fae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e1c7      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fae:	4b3b      	ldr	r3, [pc, #236]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	00db      	lsls	r3, r3, #3
 8004fbc:	4937      	ldr	r1, [pc, #220]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fc2:	e03a      	b.n	800503a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d020      	beq.n	800500e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fcc:	4b34      	ldr	r3, [pc, #208]	@ (80050a0 <HAL_RCC_OscConfig+0x244>)
 8004fce:	2201      	movs	r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd2:	f7fe faf3 	bl	80035bc <HAL_GetTick>
 8004fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd8:	e008      	b.n	8004fec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fda:	f7fe faef 	bl	80035bc <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d901      	bls.n	8004fec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e1a8      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fec:	4b2b      	ldr	r3, [pc, #172]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0f0      	beq.n	8004fda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff8:	4b28      	ldr	r3, [pc, #160]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	00db      	lsls	r3, r3, #3
 8005006:	4925      	ldr	r1, [pc, #148]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8005008:	4313      	orrs	r3, r2
 800500a:	600b      	str	r3, [r1, #0]
 800500c:	e015      	b.n	800503a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800500e:	4b24      	ldr	r3, [pc, #144]	@ (80050a0 <HAL_RCC_OscConfig+0x244>)
 8005010:	2200      	movs	r2, #0
 8005012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005014:	f7fe fad2 	bl	80035bc <HAL_GetTick>
 8005018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800501a:	e008      	b.n	800502e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800501c:	f7fe face 	bl	80035bc <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e187      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800502e:	4b1b      	ldr	r3, [pc, #108]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b00      	cmp	r3, #0
 8005038:	d1f0      	bne.n	800501c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0308 	and.w	r3, r3, #8
 8005042:	2b00      	cmp	r3, #0
 8005044:	d036      	beq.n	80050b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d016      	beq.n	800507c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800504e:	4b15      	ldr	r3, [pc, #84]	@ (80050a4 <HAL_RCC_OscConfig+0x248>)
 8005050:	2201      	movs	r2, #1
 8005052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005054:	f7fe fab2 	bl	80035bc <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800505c:	f7fe faae 	bl	80035bc <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e167      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800506e:	4b0b      	ldr	r3, [pc, #44]	@ (800509c <HAL_RCC_OscConfig+0x240>)
 8005070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d0f0      	beq.n	800505c <HAL_RCC_OscConfig+0x200>
 800507a:	e01b      	b.n	80050b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800507c:	4b09      	ldr	r3, [pc, #36]	@ (80050a4 <HAL_RCC_OscConfig+0x248>)
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005082:	f7fe fa9b 	bl	80035bc <HAL_GetTick>
 8005086:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005088:	e00e      	b.n	80050a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800508a:	f7fe fa97 	bl	80035bc <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d907      	bls.n	80050a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e150      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
 800509c:	40023800 	.word	0x40023800
 80050a0:	42470000 	.word	0x42470000
 80050a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050a8:	4b88      	ldr	r3, [pc, #544]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80050aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1ea      	bne.n	800508a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0304 	and.w	r3, r3, #4
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f000 8097 	beq.w	80051f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050c2:	2300      	movs	r3, #0
 80050c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050c6:	4b81      	ldr	r3, [pc, #516]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80050c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10f      	bne.n	80050f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050d2:	2300      	movs	r3, #0
 80050d4:	60bb      	str	r3, [r7, #8]
 80050d6:	4b7d      	ldr	r3, [pc, #500]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80050d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050da:	4a7c      	ldr	r2, [pc, #496]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80050dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80050e2:	4b7a      	ldr	r3, [pc, #488]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80050e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ea:	60bb      	str	r3, [r7, #8]
 80050ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050ee:	2301      	movs	r3, #1
 80050f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050f2:	4b77      	ldr	r3, [pc, #476]	@ (80052d0 <HAL_RCC_OscConfig+0x474>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d118      	bne.n	8005130 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050fe:	4b74      	ldr	r3, [pc, #464]	@ (80052d0 <HAL_RCC_OscConfig+0x474>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a73      	ldr	r2, [pc, #460]	@ (80052d0 <HAL_RCC_OscConfig+0x474>)
 8005104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800510a:	f7fe fa57 	bl	80035bc <HAL_GetTick>
 800510e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005110:	e008      	b.n	8005124 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005112:	f7fe fa53 	bl	80035bc <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d901      	bls.n	8005124 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e10c      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005124:	4b6a      	ldr	r3, [pc, #424]	@ (80052d0 <HAL_RCC_OscConfig+0x474>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0f0      	beq.n	8005112 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d106      	bne.n	8005146 <HAL_RCC_OscConfig+0x2ea>
 8005138:	4b64      	ldr	r3, [pc, #400]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 800513a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800513c:	4a63      	ldr	r2, [pc, #396]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 800513e:	f043 0301 	orr.w	r3, r3, #1
 8005142:	6713      	str	r3, [r2, #112]	@ 0x70
 8005144:	e01c      	b.n	8005180 <HAL_RCC_OscConfig+0x324>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	2b05      	cmp	r3, #5
 800514c:	d10c      	bne.n	8005168 <HAL_RCC_OscConfig+0x30c>
 800514e:	4b5f      	ldr	r3, [pc, #380]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 8005150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005152:	4a5e      	ldr	r2, [pc, #376]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 8005154:	f043 0304 	orr.w	r3, r3, #4
 8005158:	6713      	str	r3, [r2, #112]	@ 0x70
 800515a:	4b5c      	ldr	r3, [pc, #368]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 800515c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800515e:	4a5b      	ldr	r2, [pc, #364]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 8005160:	f043 0301 	orr.w	r3, r3, #1
 8005164:	6713      	str	r3, [r2, #112]	@ 0x70
 8005166:	e00b      	b.n	8005180 <HAL_RCC_OscConfig+0x324>
 8005168:	4b58      	ldr	r3, [pc, #352]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 800516a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800516c:	4a57      	ldr	r2, [pc, #348]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 800516e:	f023 0301 	bic.w	r3, r3, #1
 8005172:	6713      	str	r3, [r2, #112]	@ 0x70
 8005174:	4b55      	ldr	r3, [pc, #340]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 8005176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005178:	4a54      	ldr	r2, [pc, #336]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 800517a:	f023 0304 	bic.w	r3, r3, #4
 800517e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d015      	beq.n	80051b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005188:	f7fe fa18 	bl	80035bc <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800518e:	e00a      	b.n	80051a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005190:	f7fe fa14 	bl	80035bc <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800519e:	4293      	cmp	r3, r2
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e0cb      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a6:	4b49      	ldr	r3, [pc, #292]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80051a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d0ee      	beq.n	8005190 <HAL_RCC_OscConfig+0x334>
 80051b2:	e014      	b.n	80051de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051b4:	f7fe fa02 	bl	80035bc <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ba:	e00a      	b.n	80051d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051bc:	f7fe f9fe 	bl	80035bc <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e0b5      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051d2:	4b3e      	ldr	r3, [pc, #248]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80051d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1ee      	bne.n	80051bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051de:	7dfb      	ldrb	r3, [r7, #23]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d105      	bne.n	80051f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e4:	4b39      	ldr	r3, [pc, #228]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80051e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e8:	4a38      	ldr	r2, [pc, #224]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80051ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f000 80a1 	beq.w	800533c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051fa:	4b34      	ldr	r3, [pc, #208]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 030c 	and.w	r3, r3, #12
 8005202:	2b08      	cmp	r3, #8
 8005204:	d05c      	beq.n	80052c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	2b02      	cmp	r3, #2
 800520c:	d141      	bne.n	8005292 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520e:	4b31      	ldr	r3, [pc, #196]	@ (80052d4 <HAL_RCC_OscConfig+0x478>)
 8005210:	2200      	movs	r2, #0
 8005212:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005214:	f7fe f9d2 	bl	80035bc <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800521a:	e008      	b.n	800522e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800521c:	f7fe f9ce 	bl	80035bc <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b02      	cmp	r3, #2
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e087      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522e:	4b27      	ldr	r3, [pc, #156]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1f0      	bne.n	800521c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	69da      	ldr	r2, [r3, #28]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	431a      	orrs	r2, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005248:	019b      	lsls	r3, r3, #6
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005250:	085b      	lsrs	r3, r3, #1
 8005252:	3b01      	subs	r3, #1
 8005254:	041b      	lsls	r3, r3, #16
 8005256:	431a      	orrs	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525c:	061b      	lsls	r3, r3, #24
 800525e:	491b      	ldr	r1, [pc, #108]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 8005260:	4313      	orrs	r3, r2
 8005262:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005264:	4b1b      	ldr	r3, [pc, #108]	@ (80052d4 <HAL_RCC_OscConfig+0x478>)
 8005266:	2201      	movs	r2, #1
 8005268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800526a:	f7fe f9a7 	bl	80035bc <HAL_GetTick>
 800526e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005270:	e008      	b.n	8005284 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005272:	f7fe f9a3 	bl	80035bc <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	2b02      	cmp	r3, #2
 800527e:	d901      	bls.n	8005284 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e05c      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005284:	4b11      	ldr	r3, [pc, #68]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0f0      	beq.n	8005272 <HAL_RCC_OscConfig+0x416>
 8005290:	e054      	b.n	800533c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005292:	4b10      	ldr	r3, [pc, #64]	@ (80052d4 <HAL_RCC_OscConfig+0x478>)
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005298:	f7fe f990 	bl	80035bc <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052a0:	f7fe f98c 	bl	80035bc <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e045      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052b2:	4b06      	ldr	r3, [pc, #24]	@ (80052cc <HAL_RCC_OscConfig+0x470>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0x444>
 80052be:	e03d      	b.n	800533c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d107      	bne.n	80052d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e038      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
 80052cc:	40023800 	.word	0x40023800
 80052d0:	40007000 	.word	0x40007000
 80052d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005348 <HAL_RCC_OscConfig+0x4ec>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d028      	beq.n	8005338 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d121      	bne.n	8005338 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052fe:	429a      	cmp	r2, r3
 8005300:	d11a      	bne.n	8005338 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005308:	4013      	ands	r3, r2
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800530e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005310:	4293      	cmp	r3, r2
 8005312:	d111      	bne.n	8005338 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531e:	085b      	lsrs	r3, r3, #1
 8005320:	3b01      	subs	r3, #1
 8005322:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005324:	429a      	cmp	r2, r3
 8005326:	d107      	bne.n	8005338 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005332:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005334:	429a      	cmp	r2, r3
 8005336:	d001      	beq.n	800533c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3718      	adds	r7, #24
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	40023800 	.word	0x40023800

0800534c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e0cc      	b.n	80054fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005360:	4b68      	ldr	r3, [pc, #416]	@ (8005504 <HAL_RCC_ClockConfig+0x1b8>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	429a      	cmp	r2, r3
 800536c:	d90c      	bls.n	8005388 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800536e:	4b65      	ldr	r3, [pc, #404]	@ (8005504 <HAL_RCC_ClockConfig+0x1b8>)
 8005370:	683a      	ldr	r2, [r7, #0]
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005376:	4b63      	ldr	r3, [pc, #396]	@ (8005504 <HAL_RCC_ClockConfig+0x1b8>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0307 	and.w	r3, r3, #7
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	429a      	cmp	r2, r3
 8005382:	d001      	beq.n	8005388 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e0b8      	b.n	80054fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d020      	beq.n	80053d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0304 	and.w	r3, r3, #4
 800539c:	2b00      	cmp	r3, #0
 800539e:	d005      	beq.n	80053ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053a0:	4b59      	ldr	r3, [pc, #356]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	4a58      	ldr	r2, [pc, #352]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80053a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80053aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0308 	and.w	r3, r3, #8
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d005      	beq.n	80053c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053b8:	4b53      	ldr	r3, [pc, #332]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	4a52      	ldr	r2, [pc, #328]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80053be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80053c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053c4:	4b50      	ldr	r3, [pc, #320]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	494d      	ldr	r1, [pc, #308]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d044      	beq.n	800546c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d107      	bne.n	80053fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053ea:	4b47      	ldr	r3, [pc, #284]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d119      	bne.n	800542a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e07f      	b.n	80054fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d003      	beq.n	800540a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005406:	2b03      	cmp	r3, #3
 8005408:	d107      	bne.n	800541a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800540a:	4b3f      	ldr	r3, [pc, #252]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005412:	2b00      	cmp	r3, #0
 8005414:	d109      	bne.n	800542a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e06f      	b.n	80054fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800541a:	4b3b      	ldr	r3, [pc, #236]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e067      	b.n	80054fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800542a:	4b37      	ldr	r3, [pc, #220]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f023 0203 	bic.w	r2, r3, #3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	4934      	ldr	r1, [pc, #208]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 8005438:	4313      	orrs	r3, r2
 800543a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800543c:	f7fe f8be 	bl	80035bc <HAL_GetTick>
 8005440:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005442:	e00a      	b.n	800545a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005444:	f7fe f8ba 	bl	80035bc <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005452:	4293      	cmp	r3, r2
 8005454:	d901      	bls.n	800545a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e04f      	b.n	80054fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800545a:	4b2b      	ldr	r3, [pc, #172]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f003 020c 	and.w	r2, r3, #12
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	429a      	cmp	r2, r3
 800546a:	d1eb      	bne.n	8005444 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800546c:	4b25      	ldr	r3, [pc, #148]	@ (8005504 <HAL_RCC_ClockConfig+0x1b8>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0307 	and.w	r3, r3, #7
 8005474:	683a      	ldr	r2, [r7, #0]
 8005476:	429a      	cmp	r2, r3
 8005478:	d20c      	bcs.n	8005494 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800547a:	4b22      	ldr	r3, [pc, #136]	@ (8005504 <HAL_RCC_ClockConfig+0x1b8>)
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	b2d2      	uxtb	r2, r2
 8005480:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005482:	4b20      	ldr	r3, [pc, #128]	@ (8005504 <HAL_RCC_ClockConfig+0x1b8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0307 	and.w	r3, r3, #7
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	429a      	cmp	r2, r3
 800548e:	d001      	beq.n	8005494 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e032      	b.n	80054fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	2b00      	cmp	r3, #0
 800549e:	d008      	beq.n	80054b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054a0:	4b19      	ldr	r3, [pc, #100]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	4916      	ldr	r1, [pc, #88]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0308 	and.w	r3, r3, #8
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d009      	beq.n	80054d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054be:	4b12      	ldr	r3, [pc, #72]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	490e      	ldr	r1, [pc, #56]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80054d2:	f000 f821 	bl	8005518 <HAL_RCC_GetSysClockFreq>
 80054d6:	4602      	mov	r2, r0
 80054d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <HAL_RCC_ClockConfig+0x1bc>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	091b      	lsrs	r3, r3, #4
 80054de:	f003 030f 	and.w	r3, r3, #15
 80054e2:	490a      	ldr	r1, [pc, #40]	@ (800550c <HAL_RCC_ClockConfig+0x1c0>)
 80054e4:	5ccb      	ldrb	r3, [r1, r3]
 80054e6:	fa22 f303 	lsr.w	r3, r2, r3
 80054ea:	4a09      	ldr	r2, [pc, #36]	@ (8005510 <HAL_RCC_ClockConfig+0x1c4>)
 80054ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80054ee:	4b09      	ldr	r3, [pc, #36]	@ (8005514 <HAL_RCC_ClockConfig+0x1c8>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7fe f81e 	bl	8003534 <HAL_InitTick>

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	40023c00 	.word	0x40023c00
 8005508:	40023800 	.word	0x40023800
 800550c:	0800a844 	.word	0x0800a844
 8005510:	20000000 	.word	0x20000000
 8005514:	20000004 	.word	0x20000004

08005518 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005518:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800551c:	b094      	sub	sp, #80	@ 0x50
 800551e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	647b      	str	r3, [r7, #68]	@ 0x44
 8005524:	2300      	movs	r3, #0
 8005526:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005528:	2300      	movs	r3, #0
 800552a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005530:	4b79      	ldr	r3, [pc, #484]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x200>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f003 030c 	and.w	r3, r3, #12
 8005538:	2b08      	cmp	r3, #8
 800553a:	d00d      	beq.n	8005558 <HAL_RCC_GetSysClockFreq+0x40>
 800553c:	2b08      	cmp	r3, #8
 800553e:	f200 80e1 	bhi.w	8005704 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <HAL_RCC_GetSysClockFreq+0x34>
 8005546:	2b04      	cmp	r3, #4
 8005548:	d003      	beq.n	8005552 <HAL_RCC_GetSysClockFreq+0x3a>
 800554a:	e0db      	b.n	8005704 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800554c:	4b73      	ldr	r3, [pc, #460]	@ (800571c <HAL_RCC_GetSysClockFreq+0x204>)
 800554e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005550:	e0db      	b.n	800570a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005552:	4b73      	ldr	r3, [pc, #460]	@ (8005720 <HAL_RCC_GetSysClockFreq+0x208>)
 8005554:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005556:	e0d8      	b.n	800570a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005558:	4b6f      	ldr	r3, [pc, #444]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x200>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005560:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005562:	4b6d      	ldr	r3, [pc, #436]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x200>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d063      	beq.n	8005636 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800556e:	4b6a      	ldr	r3, [pc, #424]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x200>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	099b      	lsrs	r3, r3, #6
 8005574:	2200      	movs	r2, #0
 8005576:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005578:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800557a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005580:	633b      	str	r3, [r7, #48]	@ 0x30
 8005582:	2300      	movs	r3, #0
 8005584:	637b      	str	r3, [r7, #52]	@ 0x34
 8005586:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800558a:	4622      	mov	r2, r4
 800558c:	462b      	mov	r3, r5
 800558e:	f04f 0000 	mov.w	r0, #0
 8005592:	f04f 0100 	mov.w	r1, #0
 8005596:	0159      	lsls	r1, r3, #5
 8005598:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800559c:	0150      	lsls	r0, r2, #5
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	4621      	mov	r1, r4
 80055a4:	1a51      	subs	r1, r2, r1
 80055a6:	6139      	str	r1, [r7, #16]
 80055a8:	4629      	mov	r1, r5
 80055aa:	eb63 0301 	sbc.w	r3, r3, r1
 80055ae:	617b      	str	r3, [r7, #20]
 80055b0:	f04f 0200 	mov.w	r2, #0
 80055b4:	f04f 0300 	mov.w	r3, #0
 80055b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055bc:	4659      	mov	r1, fp
 80055be:	018b      	lsls	r3, r1, #6
 80055c0:	4651      	mov	r1, sl
 80055c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80055c6:	4651      	mov	r1, sl
 80055c8:	018a      	lsls	r2, r1, #6
 80055ca:	4651      	mov	r1, sl
 80055cc:	ebb2 0801 	subs.w	r8, r2, r1
 80055d0:	4659      	mov	r1, fp
 80055d2:	eb63 0901 	sbc.w	r9, r3, r1
 80055d6:	f04f 0200 	mov.w	r2, #0
 80055da:	f04f 0300 	mov.w	r3, #0
 80055de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055ea:	4690      	mov	r8, r2
 80055ec:	4699      	mov	r9, r3
 80055ee:	4623      	mov	r3, r4
 80055f0:	eb18 0303 	adds.w	r3, r8, r3
 80055f4:	60bb      	str	r3, [r7, #8]
 80055f6:	462b      	mov	r3, r5
 80055f8:	eb49 0303 	adc.w	r3, r9, r3
 80055fc:	60fb      	str	r3, [r7, #12]
 80055fe:	f04f 0200 	mov.w	r2, #0
 8005602:	f04f 0300 	mov.w	r3, #0
 8005606:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800560a:	4629      	mov	r1, r5
 800560c:	024b      	lsls	r3, r1, #9
 800560e:	4621      	mov	r1, r4
 8005610:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005614:	4621      	mov	r1, r4
 8005616:	024a      	lsls	r2, r1, #9
 8005618:	4610      	mov	r0, r2
 800561a:	4619      	mov	r1, r3
 800561c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800561e:	2200      	movs	r2, #0
 8005620:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005622:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005624:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005628:	f7fb fabe 	bl	8000ba8 <__aeabi_uldivmod>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	4613      	mov	r3, r2
 8005632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005634:	e058      	b.n	80056e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005636:	4b38      	ldr	r3, [pc, #224]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x200>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	099b      	lsrs	r3, r3, #6
 800563c:	2200      	movs	r2, #0
 800563e:	4618      	mov	r0, r3
 8005640:	4611      	mov	r1, r2
 8005642:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005646:	623b      	str	r3, [r7, #32]
 8005648:	2300      	movs	r3, #0
 800564a:	627b      	str	r3, [r7, #36]	@ 0x24
 800564c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005650:	4642      	mov	r2, r8
 8005652:	464b      	mov	r3, r9
 8005654:	f04f 0000 	mov.w	r0, #0
 8005658:	f04f 0100 	mov.w	r1, #0
 800565c:	0159      	lsls	r1, r3, #5
 800565e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005662:	0150      	lsls	r0, r2, #5
 8005664:	4602      	mov	r2, r0
 8005666:	460b      	mov	r3, r1
 8005668:	4641      	mov	r1, r8
 800566a:	ebb2 0a01 	subs.w	sl, r2, r1
 800566e:	4649      	mov	r1, r9
 8005670:	eb63 0b01 	sbc.w	fp, r3, r1
 8005674:	f04f 0200 	mov.w	r2, #0
 8005678:	f04f 0300 	mov.w	r3, #0
 800567c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005680:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005684:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005688:	ebb2 040a 	subs.w	r4, r2, sl
 800568c:	eb63 050b 	sbc.w	r5, r3, fp
 8005690:	f04f 0200 	mov.w	r2, #0
 8005694:	f04f 0300 	mov.w	r3, #0
 8005698:	00eb      	lsls	r3, r5, #3
 800569a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800569e:	00e2      	lsls	r2, r4, #3
 80056a0:	4614      	mov	r4, r2
 80056a2:	461d      	mov	r5, r3
 80056a4:	4643      	mov	r3, r8
 80056a6:	18e3      	adds	r3, r4, r3
 80056a8:	603b      	str	r3, [r7, #0]
 80056aa:	464b      	mov	r3, r9
 80056ac:	eb45 0303 	adc.w	r3, r5, r3
 80056b0:	607b      	str	r3, [r7, #4]
 80056b2:	f04f 0200 	mov.w	r2, #0
 80056b6:	f04f 0300 	mov.w	r3, #0
 80056ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80056be:	4629      	mov	r1, r5
 80056c0:	028b      	lsls	r3, r1, #10
 80056c2:	4621      	mov	r1, r4
 80056c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056c8:	4621      	mov	r1, r4
 80056ca:	028a      	lsls	r2, r1, #10
 80056cc:	4610      	mov	r0, r2
 80056ce:	4619      	mov	r1, r3
 80056d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056d2:	2200      	movs	r2, #0
 80056d4:	61bb      	str	r3, [r7, #24]
 80056d6:	61fa      	str	r2, [r7, #28]
 80056d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056dc:	f7fb fa64 	bl	8000ba8 <__aeabi_uldivmod>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4613      	mov	r3, r2
 80056e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80056e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x200>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	0c1b      	lsrs	r3, r3, #16
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	3301      	adds	r3, #1
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80056f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005700:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005702:	e002      	b.n	800570a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005704:	4b05      	ldr	r3, [pc, #20]	@ (800571c <HAL_RCC_GetSysClockFreq+0x204>)
 8005706:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005708:	bf00      	nop
    }
  }
  return sysclockfreq;
 800570a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800570c:	4618      	mov	r0, r3
 800570e:	3750      	adds	r7, #80	@ 0x50
 8005710:	46bd      	mov	sp, r7
 8005712:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005716:	bf00      	nop
 8005718:	40023800 	.word	0x40023800
 800571c:	00f42400 	.word	0x00f42400
 8005720:	007a1200 	.word	0x007a1200

08005724 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005724:	b480      	push	{r7}
 8005726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005728:	4b03      	ldr	r3, [pc, #12]	@ (8005738 <HAL_RCC_GetHCLKFreq+0x14>)
 800572a:	681b      	ldr	r3, [r3, #0]
}
 800572c:	4618      	mov	r0, r3
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	20000000 	.word	0x20000000

0800573c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005740:	f7ff fff0 	bl	8005724 <HAL_RCC_GetHCLKFreq>
 8005744:	4602      	mov	r2, r0
 8005746:	4b05      	ldr	r3, [pc, #20]	@ (800575c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	0a9b      	lsrs	r3, r3, #10
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	4903      	ldr	r1, [pc, #12]	@ (8005760 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005752:	5ccb      	ldrb	r3, [r1, r3]
 8005754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005758:	4618      	mov	r0, r3
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40023800 	.word	0x40023800
 8005760:	0800a854 	.word	0x0800a854

08005764 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005768:	f7ff ffdc 	bl	8005724 <HAL_RCC_GetHCLKFreq>
 800576c:	4602      	mov	r2, r0
 800576e:	4b05      	ldr	r3, [pc, #20]	@ (8005784 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	0b5b      	lsrs	r3, r3, #13
 8005774:	f003 0307 	and.w	r3, r3, #7
 8005778:	4903      	ldr	r1, [pc, #12]	@ (8005788 <HAL_RCC_GetPCLK2Freq+0x24>)
 800577a:	5ccb      	ldrb	r3, [r1, r3]
 800577c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005780:	4618      	mov	r0, r3
 8005782:	bd80      	pop	{r7, pc}
 8005784:	40023800 	.word	0x40023800
 8005788:	0800a854 	.word	0x0800a854

0800578c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e041      	b.n	8005822 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d106      	bne.n	80057b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f7fd fc70 	bl	8003098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2202      	movs	r2, #2
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	3304      	adds	r3, #4
 80057c8:	4619      	mov	r1, r3
 80057ca:	4610      	mov	r0, r2
 80057cc:	f000 fb48 	bl	8005e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b082      	sub	sp, #8
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e041      	b.n	80058c0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d106      	bne.n	8005856 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 f839 	bl	80058c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2202      	movs	r2, #2
 800585a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	3304      	adds	r3, #4
 8005866:	4619      	mov	r1, r3
 8005868:	4610      	mov	r0, r2
 800586a:	f000 faf9 	bl	8005e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2201      	movs	r2, #1
 80058b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3708      	adds	r7, #8
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d109      	bne.n	8005900 <HAL_TIM_PWM_Start+0x24>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	bf14      	ite	ne
 80058f8:	2301      	movne	r3, #1
 80058fa:	2300      	moveq	r3, #0
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	e022      	b.n	8005946 <HAL_TIM_PWM_Start+0x6a>
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	2b04      	cmp	r3, #4
 8005904:	d109      	bne.n	800591a <HAL_TIM_PWM_Start+0x3e>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b01      	cmp	r3, #1
 8005910:	bf14      	ite	ne
 8005912:	2301      	movne	r3, #1
 8005914:	2300      	moveq	r3, #0
 8005916:	b2db      	uxtb	r3, r3
 8005918:	e015      	b.n	8005946 <HAL_TIM_PWM_Start+0x6a>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b08      	cmp	r3, #8
 800591e:	d109      	bne.n	8005934 <HAL_TIM_PWM_Start+0x58>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005926:	b2db      	uxtb	r3, r3
 8005928:	2b01      	cmp	r3, #1
 800592a:	bf14      	ite	ne
 800592c:	2301      	movne	r3, #1
 800592e:	2300      	moveq	r3, #0
 8005930:	b2db      	uxtb	r3, r3
 8005932:	e008      	b.n	8005946 <HAL_TIM_PWM_Start+0x6a>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b01      	cmp	r3, #1
 800593e:	bf14      	ite	ne
 8005940:	2301      	movne	r3, #1
 8005942:	2300      	moveq	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d001      	beq.n	800594e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e07c      	b.n	8005a48 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d104      	bne.n	800595e <HAL_TIM_PWM_Start+0x82>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2202      	movs	r2, #2
 8005958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800595c:	e013      	b.n	8005986 <HAL_TIM_PWM_Start+0xaa>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b04      	cmp	r3, #4
 8005962:	d104      	bne.n	800596e <HAL_TIM_PWM_Start+0x92>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800596c:	e00b      	b.n	8005986 <HAL_TIM_PWM_Start+0xaa>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b08      	cmp	r3, #8
 8005972:	d104      	bne.n	800597e <HAL_TIM_PWM_Start+0xa2>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800597c:	e003      	b.n	8005986 <HAL_TIM_PWM_Start+0xaa>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2202      	movs	r2, #2
 8005982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2201      	movs	r2, #1
 800598c:	6839      	ldr	r1, [r7, #0]
 800598e:	4618      	mov	r0, r3
 8005990:	f000 fd5c 	bl	800644c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a2d      	ldr	r2, [pc, #180]	@ (8005a50 <HAL_TIM_PWM_Start+0x174>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d004      	beq.n	80059a8 <HAL_TIM_PWM_Start+0xcc>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005a54 <HAL_TIM_PWM_Start+0x178>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d101      	bne.n	80059ac <HAL_TIM_PWM_Start+0xd0>
 80059a8:	2301      	movs	r3, #1
 80059aa:	e000      	b.n	80059ae <HAL_TIM_PWM_Start+0xd2>
 80059ac:	2300      	movs	r3, #0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d007      	beq.n	80059c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a22      	ldr	r2, [pc, #136]	@ (8005a50 <HAL_TIM_PWM_Start+0x174>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d022      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x136>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d4:	d01d      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x136>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a1f      	ldr	r2, [pc, #124]	@ (8005a58 <HAL_TIM_PWM_Start+0x17c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d018      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x136>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a5c <HAL_TIM_PWM_Start+0x180>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d013      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x136>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005a60 <HAL_TIM_PWM_Start+0x184>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d00e      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x136>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a16      	ldr	r2, [pc, #88]	@ (8005a54 <HAL_TIM_PWM_Start+0x178>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d009      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x136>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a18      	ldr	r2, [pc, #96]	@ (8005a64 <HAL_TIM_PWM_Start+0x188>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d004      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x136>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a16      	ldr	r2, [pc, #88]	@ (8005a68 <HAL_TIM_PWM_Start+0x18c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d111      	bne.n	8005a36 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2b06      	cmp	r3, #6
 8005a22:	d010      	beq.n	8005a46 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f042 0201 	orr.w	r2, r2, #1
 8005a32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a34:	e007      	b.n	8005a46 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f042 0201 	orr.w	r2, r2, #1
 8005a44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	40010000 	.word	0x40010000
 8005a54:	40010400 	.word	0x40010400
 8005a58:	40000400 	.word	0x40000400
 8005a5c:	40000800 	.word	0x40000800
 8005a60:	40000c00 	.word	0x40000c00
 8005a64:	40014000 	.word	0x40014000
 8005a68:	40001800 	.word	0x40001800

08005a6c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	6839      	ldr	r1, [r7, #0]
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f000 fce4 	bl	800644c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a2e      	ldr	r2, [pc, #184]	@ (8005b44 <HAL_TIM_PWM_Stop+0xd8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d004      	beq.n	8005a98 <HAL_TIM_PWM_Stop+0x2c>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a2d      	ldr	r2, [pc, #180]	@ (8005b48 <HAL_TIM_PWM_Stop+0xdc>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d101      	bne.n	8005a9c <HAL_TIM_PWM_Stop+0x30>
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e000      	b.n	8005a9e <HAL_TIM_PWM_Stop+0x32>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d017      	beq.n	8005ad2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6a1a      	ldr	r2, [r3, #32]
 8005aa8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10f      	bne.n	8005ad2 <HAL_TIM_PWM_Stop+0x66>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6a1a      	ldr	r2, [r3, #32]
 8005ab8:	f240 4344 	movw	r3, #1092	@ 0x444
 8005abc:	4013      	ands	r3, r2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d107      	bne.n	8005ad2 <HAL_TIM_PWM_Stop+0x66>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ad0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6a1a      	ldr	r2, [r3, #32]
 8005ad8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005adc:	4013      	ands	r3, r2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10f      	bne.n	8005b02 <HAL_TIM_PWM_Stop+0x96>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	6a1a      	ldr	r2, [r3, #32]
 8005ae8:	f240 4344 	movw	r3, #1092	@ 0x444
 8005aec:	4013      	ands	r3, r2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d107      	bne.n	8005b02 <HAL_TIM_PWM_Stop+0x96>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0201 	bic.w	r2, r2, #1
 8005b00:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d104      	bne.n	8005b12 <HAL_TIM_PWM_Stop+0xa6>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b10:	e013      	b.n	8005b3a <HAL_TIM_PWM_Stop+0xce>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d104      	bne.n	8005b22 <HAL_TIM_PWM_Stop+0xb6>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b20:	e00b      	b.n	8005b3a <HAL_TIM_PWM_Stop+0xce>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d104      	bne.n	8005b32 <HAL_TIM_PWM_Stop+0xc6>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b30:	e003      	b.n	8005b3a <HAL_TIM_PWM_Stop+0xce>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	40010000 	.word	0x40010000
 8005b48:	40010400 	.word	0x40010400

08005b4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d101      	bne.n	8005b6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b66:	2302      	movs	r3, #2
 8005b68:	e0ae      	b.n	8005cc8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b0c      	cmp	r3, #12
 8005b76:	f200 809f 	bhi.w	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b80:	08005bb5 	.word	0x08005bb5
 8005b84:	08005cb9 	.word	0x08005cb9
 8005b88:	08005cb9 	.word	0x08005cb9
 8005b8c:	08005cb9 	.word	0x08005cb9
 8005b90:	08005bf5 	.word	0x08005bf5
 8005b94:	08005cb9 	.word	0x08005cb9
 8005b98:	08005cb9 	.word	0x08005cb9
 8005b9c:	08005cb9 	.word	0x08005cb9
 8005ba0:	08005c37 	.word	0x08005c37
 8005ba4:	08005cb9 	.word	0x08005cb9
 8005ba8:	08005cb9 	.word	0x08005cb9
 8005bac:	08005cb9 	.word	0x08005cb9
 8005bb0:	08005c77 	.word	0x08005c77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68b9      	ldr	r1, [r7, #8]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f9fc 	bl	8005fb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	699a      	ldr	r2, [r3, #24]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0208 	orr.w	r2, r2, #8
 8005bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699a      	ldr	r2, [r3, #24]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0204 	bic.w	r2, r2, #4
 8005bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6999      	ldr	r1, [r3, #24]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	691a      	ldr	r2, [r3, #16]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	619a      	str	r2, [r3, #24]
      break;
 8005bf2:	e064      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 fa4c 	bl	8006098 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699a      	ldr	r2, [r3, #24]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	699a      	ldr	r2, [r3, #24]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	6999      	ldr	r1, [r3, #24]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	021a      	lsls	r2, r3, #8
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	619a      	str	r2, [r3, #24]
      break;
 8005c34:	e043      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 faa1 	bl	8006184 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69da      	ldr	r2, [r3, #28]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f042 0208 	orr.w	r2, r2, #8
 8005c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	69da      	ldr	r2, [r3, #28]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0204 	bic.w	r2, r2, #4
 8005c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69d9      	ldr	r1, [r3, #28]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	61da      	str	r2, [r3, #28]
      break;
 8005c74:	e023      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68b9      	ldr	r1, [r7, #8]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 faf5 	bl	800626c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69da      	ldr	r2, [r3, #28]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	69da      	ldr	r2, [r3, #28]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ca0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	69d9      	ldr	r1, [r3, #28]
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	021a      	lsls	r2, r3, #8
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	61da      	str	r2, [r3, #28]
      break;
 8005cb6:	e002      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	75fb      	strb	r3, [r7, #23]
      break;
 8005cbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3718      	adds	r7, #24
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d101      	bne.n	8005cec <HAL_TIM_ConfigClockSource+0x1c>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	e0b4      	b.n	8005e56 <HAL_TIM_ConfigClockSource+0x186>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d24:	d03e      	beq.n	8005da4 <HAL_TIM_ConfigClockSource+0xd4>
 8005d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d2a:	f200 8087 	bhi.w	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d32:	f000 8086 	beq.w	8005e42 <HAL_TIM_ConfigClockSource+0x172>
 8005d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d3a:	d87f      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d3c:	2b70      	cmp	r3, #112	@ 0x70
 8005d3e:	d01a      	beq.n	8005d76 <HAL_TIM_ConfigClockSource+0xa6>
 8005d40:	2b70      	cmp	r3, #112	@ 0x70
 8005d42:	d87b      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d44:	2b60      	cmp	r3, #96	@ 0x60
 8005d46:	d050      	beq.n	8005dea <HAL_TIM_ConfigClockSource+0x11a>
 8005d48:	2b60      	cmp	r3, #96	@ 0x60
 8005d4a:	d877      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d4c:	2b50      	cmp	r3, #80	@ 0x50
 8005d4e:	d03c      	beq.n	8005dca <HAL_TIM_ConfigClockSource+0xfa>
 8005d50:	2b50      	cmp	r3, #80	@ 0x50
 8005d52:	d873      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d54:	2b40      	cmp	r3, #64	@ 0x40
 8005d56:	d058      	beq.n	8005e0a <HAL_TIM_ConfigClockSource+0x13a>
 8005d58:	2b40      	cmp	r3, #64	@ 0x40
 8005d5a:	d86f      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d5c:	2b30      	cmp	r3, #48	@ 0x30
 8005d5e:	d064      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15a>
 8005d60:	2b30      	cmp	r3, #48	@ 0x30
 8005d62:	d86b      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d64:	2b20      	cmp	r3, #32
 8005d66:	d060      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15a>
 8005d68:	2b20      	cmp	r3, #32
 8005d6a:	d867      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d05c      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15a>
 8005d70:	2b10      	cmp	r3, #16
 8005d72:	d05a      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15a>
 8005d74:	e062      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d86:	f000 fb41 	bl	800640c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	609a      	str	r2, [r3, #8]
      break;
 8005da2:	e04f      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005db4:	f000 fb2a 	bl	800640c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	689a      	ldr	r2, [r3, #8]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dc6:	609a      	str	r2, [r3, #8]
      break;
 8005dc8:	e03c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	f000 fa9e 	bl	8006318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2150      	movs	r1, #80	@ 0x50
 8005de2:	4618      	mov	r0, r3
 8005de4:	f000 faf7 	bl	80063d6 <TIM_ITRx_SetConfig>
      break;
 8005de8:	e02c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005df6:	461a      	mov	r2, r3
 8005df8:	f000 fabd 	bl	8006376 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2160      	movs	r1, #96	@ 0x60
 8005e02:	4618      	mov	r0, r3
 8005e04:	f000 fae7 	bl	80063d6 <TIM_ITRx_SetConfig>
      break;
 8005e08:	e01c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e16:	461a      	mov	r2, r3
 8005e18:	f000 fa7e 	bl	8006318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2140      	movs	r1, #64	@ 0x40
 8005e22:	4618      	mov	r0, r3
 8005e24:	f000 fad7 	bl	80063d6 <TIM_ITRx_SetConfig>
      break;
 8005e28:	e00c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4619      	mov	r1, r3
 8005e34:	4610      	mov	r0, r2
 8005e36:	f000 face 	bl	80063d6 <TIM_ITRx_SetConfig>
      break;
 8005e3a:	e003      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e40:	e000      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
	...

08005e60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b085      	sub	sp, #20
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a46      	ldr	r2, [pc, #280]	@ (8005f8c <TIM_Base_SetConfig+0x12c>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d013      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e7e:	d00f      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a43      	ldr	r2, [pc, #268]	@ (8005f90 <TIM_Base_SetConfig+0x130>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00b      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a42      	ldr	r2, [pc, #264]	@ (8005f94 <TIM_Base_SetConfig+0x134>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d007      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a41      	ldr	r2, [pc, #260]	@ (8005f98 <TIM_Base_SetConfig+0x138>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d003      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a40      	ldr	r2, [pc, #256]	@ (8005f9c <TIM_Base_SetConfig+0x13c>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d108      	bne.n	8005eb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ea6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a35      	ldr	r2, [pc, #212]	@ (8005f8c <TIM_Base_SetConfig+0x12c>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d02b      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec0:	d027      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a32      	ldr	r2, [pc, #200]	@ (8005f90 <TIM_Base_SetConfig+0x130>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d023      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a31      	ldr	r2, [pc, #196]	@ (8005f94 <TIM_Base_SetConfig+0x134>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d01f      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a30      	ldr	r2, [pc, #192]	@ (8005f98 <TIM_Base_SetConfig+0x138>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d01b      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a2f      	ldr	r2, [pc, #188]	@ (8005f9c <TIM_Base_SetConfig+0x13c>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d017      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a2e      	ldr	r2, [pc, #184]	@ (8005fa0 <TIM_Base_SetConfig+0x140>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d013      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a2d      	ldr	r2, [pc, #180]	@ (8005fa4 <TIM_Base_SetConfig+0x144>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00f      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8005fa8 <TIM_Base_SetConfig+0x148>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d00b      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a2b      	ldr	r2, [pc, #172]	@ (8005fac <TIM_Base_SetConfig+0x14c>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d007      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a2a      	ldr	r2, [pc, #168]	@ (8005fb0 <TIM_Base_SetConfig+0x150>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d003      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a29      	ldr	r2, [pc, #164]	@ (8005fb4 <TIM_Base_SetConfig+0x154>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d108      	bne.n	8005f24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	689a      	ldr	r2, [r3, #8]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a10      	ldr	r2, [pc, #64]	@ (8005f8c <TIM_Base_SetConfig+0x12c>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d003      	beq.n	8005f58 <TIM_Base_SetConfig+0xf8>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a12      	ldr	r2, [pc, #72]	@ (8005f9c <TIM_Base_SetConfig+0x13c>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d103      	bne.n	8005f60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	691a      	ldr	r2, [r3, #16]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d105      	bne.n	8005f7e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f023 0201 	bic.w	r2, r3, #1
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	611a      	str	r2, [r3, #16]
  }
}
 8005f7e:	bf00      	nop
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	40010000 	.word	0x40010000
 8005f90:	40000400 	.word	0x40000400
 8005f94:	40000800 	.word	0x40000800
 8005f98:	40000c00 	.word	0x40000c00
 8005f9c:	40010400 	.word	0x40010400
 8005fa0:	40014000 	.word	0x40014000
 8005fa4:	40014400 	.word	0x40014400
 8005fa8:	40014800 	.word	0x40014800
 8005fac:	40001800 	.word	0x40001800
 8005fb0:	40001c00 	.word	0x40001c00
 8005fb4:	40002000 	.word	0x40002000

08005fb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a1b      	ldr	r3, [r3, #32]
 8005fcc:	f023 0201 	bic.w	r2, r3, #1
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f023 0303 	bic.w	r3, r3, #3
 8005fee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f023 0302 	bic.w	r3, r3, #2
 8006000:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	4313      	orrs	r3, r2
 800600a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a20      	ldr	r2, [pc, #128]	@ (8006090 <TIM_OC1_SetConfig+0xd8>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d003      	beq.n	800601c <TIM_OC1_SetConfig+0x64>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a1f      	ldr	r2, [pc, #124]	@ (8006094 <TIM_OC1_SetConfig+0xdc>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d10c      	bne.n	8006036 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	f023 0308 	bic.w	r3, r3, #8
 8006022:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	697a      	ldr	r2, [r7, #20]
 800602a:	4313      	orrs	r3, r2
 800602c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f023 0304 	bic.w	r3, r3, #4
 8006034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a15      	ldr	r2, [pc, #84]	@ (8006090 <TIM_OC1_SetConfig+0xd8>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d003      	beq.n	8006046 <TIM_OC1_SetConfig+0x8e>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a14      	ldr	r2, [pc, #80]	@ (8006094 <TIM_OC1_SetConfig+0xdc>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d111      	bne.n	800606a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800604c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4313      	orrs	r3, r2
 800605e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4313      	orrs	r3, r2
 8006068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	685a      	ldr	r2, [r3, #4]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	621a      	str	r2, [r3, #32]
}
 8006084:	bf00      	nop
 8006086:	371c      	adds	r7, #28
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr
 8006090:	40010000 	.word	0x40010000
 8006094:	40010400 	.word	0x40010400

08006098 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	f023 0210 	bic.w	r2, r3, #16
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	021b      	lsls	r3, r3, #8
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	4313      	orrs	r3, r2
 80060da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	f023 0320 	bic.w	r3, r3, #32
 80060e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	011b      	lsls	r3, r3, #4
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a22      	ldr	r2, [pc, #136]	@ (800617c <TIM_OC2_SetConfig+0xe4>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d003      	beq.n	8006100 <TIM_OC2_SetConfig+0x68>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a21      	ldr	r2, [pc, #132]	@ (8006180 <TIM_OC2_SetConfig+0xe8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d10d      	bne.n	800611c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	011b      	lsls	r3, r3, #4
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	4313      	orrs	r3, r2
 8006112:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800611a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a17      	ldr	r2, [pc, #92]	@ (800617c <TIM_OC2_SetConfig+0xe4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d003      	beq.n	800612c <TIM_OC2_SetConfig+0x94>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a16      	ldr	r2, [pc, #88]	@ (8006180 <TIM_OC2_SetConfig+0xe8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d113      	bne.n	8006154 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006132:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800613a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4313      	orrs	r3, r2
 8006146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	699b      	ldr	r3, [r3, #24]
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4313      	orrs	r3, r2
 8006152:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	697a      	ldr	r2, [r7, #20]
 800616c:	621a      	str	r2, [r3, #32]
}
 800616e:	bf00      	nop
 8006170:	371c      	adds	r7, #28
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	40010000 	.word	0x40010000
 8006180:	40010400 	.word	0x40010400

08006184 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006184:	b480      	push	{r7}
 8006186:	b087      	sub	sp, #28
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f023 0303 	bic.w	r3, r3, #3
 80061ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	021b      	lsls	r3, r3, #8
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a21      	ldr	r2, [pc, #132]	@ (8006264 <TIM_OC3_SetConfig+0xe0>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d003      	beq.n	80061ea <TIM_OC3_SetConfig+0x66>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a20      	ldr	r2, [pc, #128]	@ (8006268 <TIM_OC3_SetConfig+0xe4>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d10d      	bne.n	8006206 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	021b      	lsls	r3, r3, #8
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a16      	ldr	r2, [pc, #88]	@ (8006264 <TIM_OC3_SetConfig+0xe0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d003      	beq.n	8006216 <TIM_OC3_SetConfig+0x92>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a15      	ldr	r2, [pc, #84]	@ (8006268 <TIM_OC3_SetConfig+0xe4>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d113      	bne.n	800623e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800621c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006224:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	011b      	lsls	r3, r3, #4
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	011b      	lsls	r3, r3, #4
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	4313      	orrs	r3, r2
 800623c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	685a      	ldr	r2, [r3, #4]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	621a      	str	r2, [r3, #32]
}
 8006258:	bf00      	nop
 800625a:	371c      	adds	r7, #28
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr
 8006264:	40010000 	.word	0x40010000
 8006268:	40010400 	.word	0x40010400

0800626c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	69db      	ldr	r3, [r3, #28]
 8006292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800629a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	021b      	lsls	r3, r3, #8
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	031b      	lsls	r3, r3, #12
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a12      	ldr	r2, [pc, #72]	@ (8006310 <TIM_OC4_SetConfig+0xa4>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d003      	beq.n	80062d4 <TIM_OC4_SetConfig+0x68>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a11      	ldr	r2, [pc, #68]	@ (8006314 <TIM_OC4_SetConfig+0xa8>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d109      	bne.n	80062e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	695b      	ldr	r3, [r3, #20]
 80062e0:	019b      	lsls	r3, r3, #6
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	68fa      	ldr	r2, [r7, #12]
 80062f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	621a      	str	r2, [r3, #32]
}
 8006302:	bf00      	nop
 8006304:	371c      	adds	r7, #28
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	40010000 	.word	0x40010000
 8006314:	40010400 	.word	0x40010400

08006318 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006318:	b480      	push	{r7}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6a1b      	ldr	r3, [r3, #32]
 8006328:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	f023 0201 	bic.w	r2, r3, #1
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	699b      	ldr	r3, [r3, #24]
 800633a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006342:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	011b      	lsls	r3, r3, #4
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	4313      	orrs	r3, r2
 800634c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	f023 030a 	bic.w	r3, r3, #10
 8006354:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	4313      	orrs	r3, r2
 800635c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	693a      	ldr	r2, [r7, #16]
 8006362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	621a      	str	r2, [r3, #32]
}
 800636a:	bf00      	nop
 800636c:	371c      	adds	r7, #28
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr

08006376 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006376:	b480      	push	{r7}
 8006378:	b087      	sub	sp, #28
 800637a:	af00      	add	r7, sp, #0
 800637c:	60f8      	str	r0, [r7, #12]
 800637e:	60b9      	str	r1, [r7, #8]
 8006380:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	f023 0210 	bic.w	r2, r3, #16
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	031b      	lsls	r3, r3, #12
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80063b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	011b      	lsls	r3, r3, #4
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	621a      	str	r2, [r3, #32]
}
 80063ca:	bf00      	nop
 80063cc:	371c      	adds	r7, #28
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b085      	sub	sp, #20
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
 80063de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063ee:	683a      	ldr	r2, [r7, #0]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	f043 0307 	orr.w	r3, r3, #7
 80063f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	609a      	str	r2, [r3, #8]
}
 8006400:	bf00      	nop
 8006402:	3714      	adds	r7, #20
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
 8006418:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006426:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	021a      	lsls	r2, r3, #8
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	431a      	orrs	r2, r3
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	4313      	orrs	r3, r2
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	4313      	orrs	r3, r2
 8006438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	609a      	str	r2, [r3, #8]
}
 8006440:	bf00      	nop
 8006442:	371c      	adds	r7, #28
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f003 031f 	and.w	r3, r3, #31
 800645e:	2201      	movs	r2, #1
 8006460:	fa02 f303 	lsl.w	r3, r2, r3
 8006464:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6a1a      	ldr	r2, [r3, #32]
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	43db      	mvns	r3, r3
 800646e:	401a      	ands	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6a1a      	ldr	r2, [r3, #32]
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f003 031f 	and.w	r3, r3, #31
 800647e:	6879      	ldr	r1, [r7, #4]
 8006480:	fa01 f303 	lsl.w	r3, r1, r3
 8006484:	431a      	orrs	r2, r3
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	621a      	str	r2, [r3, #32]
}
 800648a:	bf00      	nop
 800648c:	371c      	adds	r7, #28
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
	...

08006498 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d101      	bne.n	80064b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064ac:	2302      	movs	r3, #2
 80064ae:	e05a      	b.n	8006566 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	4313      	orrs	r3, r2
 80064e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a21      	ldr	r2, [pc, #132]	@ (8006574 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d022      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064fc:	d01d      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a1d      	ldr	r2, [pc, #116]	@ (8006578 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d018      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a1b      	ldr	r2, [pc, #108]	@ (800657c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d013      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a1a      	ldr	r2, [pc, #104]	@ (8006580 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d00e      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a18      	ldr	r2, [pc, #96]	@ (8006584 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d009      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a17      	ldr	r2, [pc, #92]	@ (8006588 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d004      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a15      	ldr	r2, [pc, #84]	@ (800658c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d10c      	bne.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006540:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	4313      	orrs	r3, r2
 800654a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68ba      	ldr	r2, [r7, #8]
 8006552:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	40010000 	.word	0x40010000
 8006578:	40000400 	.word	0x40000400
 800657c:	40000800 	.word	0x40000800
 8006580:	40000c00 	.word	0x40000c00
 8006584:	40010400 	.word	0x40010400
 8006588:	40014000 	.word	0x40014000
 800658c:	40001800 	.word	0x40001800

08006590 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e042      	b.n	8006628 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d106      	bne.n	80065bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f7fc fe86 	bl	80032c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2224      	movs	r2, #36	@ 0x24
 80065c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68da      	ldr	r2, [r3, #12]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 fdf3 	bl	80071c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	691a      	ldr	r2, [r3, #16]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	695a      	ldr	r2, [r3, #20]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68da      	ldr	r2, [r3, #12]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006608:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2220      	movs	r2, #32
 8006614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2220      	movs	r2, #32
 800661c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	4618      	mov	r0, r3
 800662a:	3708      	adds	r7, #8
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b08a      	sub	sp, #40	@ 0x28
 8006634:	af02      	add	r7, sp, #8
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	603b      	str	r3, [r7, #0]
 800663c:	4613      	mov	r3, r2
 800663e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006640:	2300      	movs	r3, #0
 8006642:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b20      	cmp	r3, #32
 800664e:	d175      	bne.n	800673c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d002      	beq.n	800665c <HAL_UART_Transmit+0x2c>
 8006656:	88fb      	ldrh	r3, [r7, #6]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e06e      	b.n	800673e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2221      	movs	r2, #33	@ 0x21
 800666a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800666e:	f7fc ffa5 	bl	80035bc <HAL_GetTick>
 8006672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	88fa      	ldrh	r2, [r7, #6]
 8006678:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	88fa      	ldrh	r2, [r7, #6]
 800667e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006688:	d108      	bne.n	800669c <HAL_UART_Transmit+0x6c>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d104      	bne.n	800669c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006692:	2300      	movs	r3, #0
 8006694:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	e003      	b.n	80066a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066a0:	2300      	movs	r3, #0
 80066a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066a4:	e02e      	b.n	8006704 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	9300      	str	r3, [sp, #0]
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	2200      	movs	r2, #0
 80066ae:	2180      	movs	r1, #128	@ 0x80
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	f000 fb55 	bl	8006d60 <UART_WaitOnFlagUntilTimeout>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d005      	beq.n	80066c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e03a      	b.n	800673e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d10b      	bne.n	80066e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	881b      	ldrh	r3, [r3, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	3302      	adds	r3, #2
 80066e2:	61bb      	str	r3, [r7, #24]
 80066e4:	e007      	b.n	80066f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	781a      	ldrb	r2, [r3, #0]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	3301      	adds	r3, #1
 80066f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	3b01      	subs	r3, #1
 80066fe:	b29a      	uxth	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006708:	b29b      	uxth	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1cb      	bne.n	80066a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	2200      	movs	r2, #0
 8006716:	2140      	movs	r1, #64	@ 0x40
 8006718:	68f8      	ldr	r0, [r7, #12]
 800671a:	f000 fb21 	bl	8006d60 <UART_WaitOnFlagUntilTimeout>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d005      	beq.n	8006730 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2220      	movs	r2, #32
 8006728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e006      	b.n	800673e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2220      	movs	r2, #32
 8006734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006738:	2300      	movs	r3, #0
 800673a:	e000      	b.n	800673e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800673c:	2302      	movs	r3, #2
  }
}
 800673e:	4618      	mov	r0, r3
 8006740:	3720      	adds	r7, #32
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006746:	b480      	push	{r7}
 8006748:	b085      	sub	sp, #20
 800674a:	af00      	add	r7, sp, #0
 800674c:	60f8      	str	r0, [r7, #12]
 800674e:	60b9      	str	r1, [r7, #8]
 8006750:	4613      	mov	r3, r2
 8006752:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800675a:	b2db      	uxtb	r3, r3
 800675c:	2b20      	cmp	r3, #32
 800675e:	d121      	bne.n	80067a4 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d002      	beq.n	800676c <HAL_UART_Transmit_IT+0x26>
 8006766:	88fb      	ldrh	r3, [r7, #6]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e01a      	b.n	80067a6 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	88fa      	ldrh	r2, [r7, #6]
 800677a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	88fa      	ldrh	r2, [r7, #6]
 8006780:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2221      	movs	r2, #33	@ 0x21
 800678c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	68da      	ldr	r2, [r3, #12]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800679e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80067a0:	2300      	movs	r3, #0
 80067a2:	e000      	b.n	80067a6 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80067a4:	2302      	movs	r3, #2
  }
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3714      	adds	r7, #20
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr

080067b2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067b2:	b580      	push	{r7, lr}
 80067b4:	b084      	sub	sp, #16
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	60f8      	str	r0, [r7, #12]
 80067ba:	60b9      	str	r1, [r7, #8]
 80067bc:	4613      	mov	r3, r2
 80067be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b20      	cmp	r3, #32
 80067ca:	d112      	bne.n	80067f2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d002      	beq.n	80067d8 <HAL_UART_Receive_IT+0x26>
 80067d2:	88fb      	ldrh	r3, [r7, #6]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d101      	bne.n	80067dc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e00b      	b.n	80067f4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80067e2:	88fb      	ldrh	r3, [r7, #6]
 80067e4:	461a      	mov	r2, r3
 80067e6:	68b9      	ldr	r1, [r7, #8]
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 fb12 	bl	8006e12 <UART_Start_Receive_IT>
 80067ee:	4603      	mov	r3, r0
 80067f0:	e000      	b.n	80067f4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80067f2:	2302      	movs	r3, #2
  }
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3710      	adds	r7, #16
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b0ba      	sub	sp, #232	@ 0xe8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	695b      	ldr	r3, [r3, #20]
 800681e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006822:	2300      	movs	r3, #0
 8006824:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006828:	2300      	movs	r3, #0
 800682a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800682e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006832:	f003 030f 	and.w	r3, r3, #15
 8006836:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800683a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10f      	bne.n	8006862 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006846:	f003 0320 	and.w	r3, r3, #32
 800684a:	2b00      	cmp	r3, #0
 800684c:	d009      	beq.n	8006862 <HAL_UART_IRQHandler+0x66>
 800684e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006852:	f003 0320 	and.w	r3, r3, #32
 8006856:	2b00      	cmp	r3, #0
 8006858:	d003      	beq.n	8006862 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 fbf2 	bl	8007044 <UART_Receive_IT>
      return;
 8006860:	e25b      	b.n	8006d1a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006862:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006866:	2b00      	cmp	r3, #0
 8006868:	f000 80de 	beq.w	8006a28 <HAL_UART_IRQHandler+0x22c>
 800686c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	d106      	bne.n	8006886 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800687c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 80d1 	beq.w	8006a28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00b      	beq.n	80068aa <HAL_UART_IRQHandler+0xae>
 8006892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800689a:	2b00      	cmp	r3, #0
 800689c:	d005      	beq.n	80068aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a2:	f043 0201 	orr.w	r2, r3, #1
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ae:	f003 0304 	and.w	r3, r3, #4
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00b      	beq.n	80068ce <HAL_UART_IRQHandler+0xd2>
 80068b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d005      	beq.n	80068ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c6:	f043 0202 	orr.w	r2, r3, #2
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00b      	beq.n	80068f2 <HAL_UART_IRQHandler+0xf6>
 80068da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d005      	beq.n	80068f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ea:	f043 0204 	orr.w	r2, r3, #4
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80068f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068f6:	f003 0308 	and.w	r3, r3, #8
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d011      	beq.n	8006922 <HAL_UART_IRQHandler+0x126>
 80068fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006902:	f003 0320 	and.w	r3, r3, #32
 8006906:	2b00      	cmp	r3, #0
 8006908:	d105      	bne.n	8006916 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800690a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d005      	beq.n	8006922 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800691a:	f043 0208 	orr.w	r2, r3, #8
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 81f2 	beq.w	8006d10 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800692c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006930:	f003 0320 	and.w	r3, r3, #32
 8006934:	2b00      	cmp	r3, #0
 8006936:	d008      	beq.n	800694a <HAL_UART_IRQHandler+0x14e>
 8006938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800693c:	f003 0320 	and.w	r3, r3, #32
 8006940:	2b00      	cmp	r3, #0
 8006942:	d002      	beq.n	800694a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 fb7d 	bl	8007044 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	695b      	ldr	r3, [r3, #20]
 8006950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006954:	2b40      	cmp	r3, #64	@ 0x40
 8006956:	bf0c      	ite	eq
 8006958:	2301      	moveq	r3, #1
 800695a:	2300      	movne	r3, #0
 800695c:	b2db      	uxtb	r3, r3
 800695e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006966:	f003 0308 	and.w	r3, r3, #8
 800696a:	2b00      	cmp	r3, #0
 800696c:	d103      	bne.n	8006976 <HAL_UART_IRQHandler+0x17a>
 800696e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006972:	2b00      	cmp	r3, #0
 8006974:	d04f      	beq.n	8006a16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f000 fa85 	bl	8006e86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006986:	2b40      	cmp	r3, #64	@ 0x40
 8006988:	d141      	bne.n	8006a0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	3314      	adds	r3, #20
 8006990:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006994:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006998:	e853 3f00 	ldrex	r3, [r3]
 800699c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80069a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3314      	adds	r3, #20
 80069b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80069b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80069ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069c6:	e841 2300 	strex	r3, r2, [r1]
 80069ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1d9      	bne.n	800698a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d013      	beq.n	8006a06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e2:	4a7e      	ldr	r2, [pc, #504]	@ (8006bdc <HAL_UART_IRQHandler+0x3e0>)
 80069e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fd fcb0 	bl	8004350 <HAL_DMA_Abort_IT>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d016      	beq.n	8006a24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006a00:	4610      	mov	r0, r2
 8006a02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a04:	e00e      	b.n	8006a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 f994 	bl	8006d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a0c:	e00a      	b.n	8006a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f990 	bl	8006d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a14:	e006      	b.n	8006a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 f98c 	bl	8006d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006a22:	e175      	b.n	8006d10 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a24:	bf00      	nop
    return;
 8006a26:	e173      	b.n	8006d10 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	f040 814f 	bne.w	8006cd0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a36:	f003 0310 	and.w	r3, r3, #16
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 8148 	beq.w	8006cd0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a44:	f003 0310 	and.w	r3, r3, #16
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 8141 	beq.w	8006cd0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	60bb      	str	r3, [r7, #8]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	60bb      	str	r3, [r7, #8]
 8006a62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6e:	2b40      	cmp	r3, #64	@ 0x40
 8006a70:	f040 80b6 	bne.w	8006be0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f000 8145 	beq.w	8006d14 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a92:	429a      	cmp	r2, r3
 8006a94:	f080 813e 	bcs.w	8006d14 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aa4:	69db      	ldr	r3, [r3, #28]
 8006aa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006aaa:	f000 8088 	beq.w	8006bbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	330c      	adds	r3, #12
 8006ab4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ac8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006acc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	330c      	adds	r3, #12
 8006ad6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006ada:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ade:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006ae6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006aea:	e841 2300 	strex	r3, r2, [r1]
 8006aee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006af2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1d9      	bne.n	8006aae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3314      	adds	r3, #20
 8006b00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b04:	e853 3f00 	ldrex	r3, [r3]
 8006b08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b0c:	f023 0301 	bic.w	r3, r3, #1
 8006b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3314      	adds	r3, #20
 8006b1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b2a:	e841 2300 	strex	r3, r2, [r1]
 8006b2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1e1      	bne.n	8006afa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3314      	adds	r3, #20
 8006b3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b40:	e853 3f00 	ldrex	r3, [r3]
 8006b44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	3314      	adds	r3, #20
 8006b56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b62:	e841 2300 	strex	r3, r2, [r1]
 8006b66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1e3      	bne.n	8006b36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2220      	movs	r2, #32
 8006b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	330c      	adds	r3, #12
 8006b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b86:	e853 3f00 	ldrex	r3, [r3]
 8006b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b8e:	f023 0310 	bic.w	r3, r3, #16
 8006b92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006ba0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006ba2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ba6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ba8:	e841 2300 	strex	r3, r2, [r1]
 8006bac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d1e3      	bne.n	8006b7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f7fd fb59 	bl	8004270 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2202      	movs	r2, #2
 8006bc2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f8b7 	bl	8006d48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006bda:	e09b      	b.n	8006d14 <HAL_UART_IRQHandler+0x518>
 8006bdc:	08006f4d 	.word	0x08006f4d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	1ad3      	subs	r3, r2, r3
 8006bec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 808e 	beq.w	8006d18 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006bfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f000 8089 	beq.w	8006d18 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	330c      	adds	r3, #12
 8006c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c10:	e853 3f00 	ldrex	r3, [r3]
 8006c14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	330c      	adds	r3, #12
 8006c26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006c2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c32:	e841 2300 	strex	r3, r2, [r1]
 8006c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d1e3      	bne.n	8006c06 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	3314      	adds	r3, #20
 8006c44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c48:	e853 3f00 	ldrex	r3, [r3]
 8006c4c:	623b      	str	r3, [r7, #32]
   return(result);
 8006c4e:	6a3b      	ldr	r3, [r7, #32]
 8006c50:	f023 0301 	bic.w	r3, r3, #1
 8006c54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3314      	adds	r3, #20
 8006c5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c62:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c6a:	e841 2300 	strex	r3, r2, [r1]
 8006c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d1e3      	bne.n	8006c3e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2220      	movs	r2, #32
 8006c7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	330c      	adds	r3, #12
 8006c8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	e853 3f00 	ldrex	r3, [r3]
 8006c92:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 0310 	bic.w	r3, r3, #16
 8006c9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	330c      	adds	r3, #12
 8006ca4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006ca8:	61fa      	str	r2, [r7, #28]
 8006caa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cac:	69b9      	ldr	r1, [r7, #24]
 8006cae:	69fa      	ldr	r2, [r7, #28]
 8006cb0:	e841 2300 	strex	r3, r2, [r1]
 8006cb4:	617b      	str	r3, [r7, #20]
   return(result);
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1e3      	bne.n	8006c84 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 f83d 	bl	8006d48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006cce:	e023      	b.n	8006d18 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d009      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x4f4>
 8006cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d003      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 f943 	bl	8006f74 <UART_Transmit_IT>
    return;
 8006cee:	e014      	b.n	8006d1a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00e      	beq.n	8006d1a <HAL_UART_IRQHandler+0x51e>
 8006cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d008      	beq.n	8006d1a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 f983 	bl	8007014 <UART_EndTransmit_IT>
    return;
 8006d0e:	e004      	b.n	8006d1a <HAL_UART_IRQHandler+0x51e>
    return;
 8006d10:	bf00      	nop
 8006d12:	e002      	b.n	8006d1a <HAL_UART_IRQHandler+0x51e>
      return;
 8006d14:	bf00      	nop
 8006d16:	e000      	b.n	8006d1a <HAL_UART_IRQHandler+0x51e>
      return;
 8006d18:	bf00      	nop
  }
}
 8006d1a:	37e8      	adds	r7, #232	@ 0xe8
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	460b      	mov	r3, r1
 8006d52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	603b      	str	r3, [r7, #0]
 8006d6c:	4613      	mov	r3, r2
 8006d6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d70:	e03b      	b.n	8006dea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d72:	6a3b      	ldr	r3, [r7, #32]
 8006d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d78:	d037      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d7a:	f7fc fc1f 	bl	80035bc <HAL_GetTick>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	6a3a      	ldr	r2, [r7, #32]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d302      	bcc.n	8006d90 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d8a:	6a3b      	ldr	r3, [r7, #32]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d101      	bne.n	8006d94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e03a      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	f003 0304 	and.w	r3, r3, #4
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d023      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0x8a>
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	2b80      	cmp	r3, #128	@ 0x80
 8006da6:	d020      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0x8a>
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	2b40      	cmp	r3, #64	@ 0x40
 8006dac:	d01d      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0308 	and.w	r3, r3, #8
 8006db8:	2b08      	cmp	r3, #8
 8006dba:	d116      	bne.n	8006dea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	617b      	str	r3, [r7, #20]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	617b      	str	r3, [r7, #20]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	617b      	str	r3, [r7, #20]
 8006dd0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	f000 f857 	bl	8006e86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2208      	movs	r2, #8
 8006ddc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e00f      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	4013      	ands	r3, r2
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	bf0c      	ite	eq
 8006dfa:	2301      	moveq	r3, #1
 8006dfc:	2300      	movne	r3, #0
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	461a      	mov	r2, r3
 8006e02:	79fb      	ldrb	r3, [r7, #7]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d0b4      	beq.n	8006d72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3718      	adds	r7, #24
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b085      	sub	sp, #20
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	60f8      	str	r0, [r7, #12]
 8006e1a:	60b9      	str	r1, [r7, #8]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	88fa      	ldrh	r2, [r7, #6]
 8006e2a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	88fa      	ldrh	r2, [r7, #6]
 8006e30:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2222      	movs	r2, #34	@ 0x22
 8006e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d007      	beq.n	8006e58 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68da      	ldr	r2, [r3, #12]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e56:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	695a      	ldr	r2, [r3, #20]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f042 0201 	orr.w	r2, r2, #1
 8006e66:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68da      	ldr	r2, [r3, #12]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f042 0220 	orr.w	r2, r2, #32
 8006e76:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3714      	adds	r7, #20
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr

08006e86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e86:	b480      	push	{r7}
 8006e88:	b095      	sub	sp, #84	@ 0x54
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	330c      	adds	r3, #12
 8006e94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e98:	e853 3f00 	ldrex	r3, [r3]
 8006e9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	330c      	adds	r3, #12
 8006eac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006eae:	643a      	str	r2, [r7, #64]	@ 0x40
 8006eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006eb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006eb6:	e841 2300 	strex	r3, r2, [r1]
 8006eba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d1e5      	bne.n	8006e8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	3314      	adds	r3, #20
 8006ec8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eca:	6a3b      	ldr	r3, [r7, #32]
 8006ecc:	e853 3f00 	ldrex	r3, [r3]
 8006ed0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	f023 0301 	bic.w	r3, r3, #1
 8006ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	3314      	adds	r3, #20
 8006ee0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ee2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ee8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006eea:	e841 2300 	strex	r3, r2, [r1]
 8006eee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1e5      	bne.n	8006ec2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d119      	bne.n	8006f32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	330c      	adds	r3, #12
 8006f04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	e853 3f00 	ldrex	r3, [r3]
 8006f0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	f023 0310 	bic.w	r3, r3, #16
 8006f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	330c      	adds	r3, #12
 8006f1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f1e:	61ba      	str	r2, [r7, #24]
 8006f20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f22:	6979      	ldr	r1, [r7, #20]
 8006f24:	69ba      	ldr	r2, [r7, #24]
 8006f26:	e841 2300 	strex	r3, r2, [r1]
 8006f2a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1e5      	bne.n	8006efe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2220      	movs	r2, #32
 8006f36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006f40:	bf00      	nop
 8006f42:	3754      	adds	r7, #84	@ 0x54
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f7ff fee4 	bl	8006d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f6c:	bf00      	nop
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b21      	cmp	r3, #33	@ 0x21
 8006f86:	d13e      	bne.n	8007006 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f90:	d114      	bne.n	8006fbc <UART_Transmit_IT+0x48>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d110      	bne.n	8006fbc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	1c9a      	adds	r2, r3, #2
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	621a      	str	r2, [r3, #32]
 8006fba:	e008      	b.n	8006fce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a1b      	ldr	r3, [r3, #32]
 8006fc0:	1c59      	adds	r1, r3, #1
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	6211      	str	r1, [r2, #32]
 8006fc6:	781a      	ldrb	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	4619      	mov	r1, r3
 8006fdc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10f      	bne.n	8007002 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68da      	ldr	r2, [r3, #12]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ff0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68da      	ldr	r2, [r3, #12]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007000:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	e000      	b.n	8007008 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007006:	2302      	movs	r3, #2
  }
}
 8007008:	4618      	mov	r0, r3
 800700a:	3714      	adds	r7, #20
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b082      	sub	sp, #8
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800702a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2220      	movs	r2, #32
 8007030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7ff fe73 	bl	8006d20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b08c      	sub	sp, #48	@ 0x30
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b22      	cmp	r3, #34	@ 0x22
 8007056:	f040 80ae 	bne.w	80071b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007062:	d117      	bne.n	8007094 <UART_Receive_IT+0x50>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	691b      	ldr	r3, [r3, #16]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d113      	bne.n	8007094 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800706c:	2300      	movs	r3, #0
 800706e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007074:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	b29b      	uxth	r3, r3
 800707e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007082:	b29a      	uxth	r2, r3
 8007084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007086:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800708c:	1c9a      	adds	r2, r3, #2
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	629a      	str	r2, [r3, #40]	@ 0x28
 8007092:	e026      	b.n	80070e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007098:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800709a:	2300      	movs	r3, #0
 800709c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a6:	d007      	beq.n	80070b8 <UART_Receive_IT+0x74>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10a      	bne.n	80070c6 <UART_Receive_IT+0x82>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d106      	bne.n	80070c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c2:	701a      	strb	r2, [r3, #0]
 80070c4:	e008      	b.n	80070d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	1c5a      	adds	r2, r3, #1
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	3b01      	subs	r3, #1
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	4619      	mov	r1, r3
 80070f0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d15d      	bne.n	80071b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	68da      	ldr	r2, [r3, #12]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0220 	bic.w	r2, r2, #32
 8007104:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68da      	ldr	r2, [r3, #12]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007114:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	695a      	ldr	r2, [r3, #20]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f022 0201 	bic.w	r2, r2, #1
 8007124:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2220      	movs	r2, #32
 800712a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007138:	2b01      	cmp	r3, #1
 800713a:	d135      	bne.n	80071a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	330c      	adds	r3, #12
 8007148:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	e853 3f00 	ldrex	r3, [r3]
 8007150:	613b      	str	r3, [r7, #16]
   return(result);
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f023 0310 	bic.w	r3, r3, #16
 8007158:	627b      	str	r3, [r7, #36]	@ 0x24
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	330c      	adds	r3, #12
 8007160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007162:	623a      	str	r2, [r7, #32]
 8007164:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	69f9      	ldr	r1, [r7, #28]
 8007168:	6a3a      	ldr	r2, [r7, #32]
 800716a:	e841 2300 	strex	r3, r2, [r1]
 800716e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1e5      	bne.n	8007142 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b10      	cmp	r3, #16
 8007182:	d10a      	bne.n	800719a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007184:	2300      	movs	r3, #0
 8007186:	60fb      	str	r3, [r7, #12]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	60fb      	str	r3, [r7, #12]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800719e:	4619      	mov	r1, r3
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7ff fdd1 	bl	8006d48 <HAL_UARTEx_RxEventCallback>
 80071a6:	e002      	b.n	80071ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7fb fae9 	bl	8002780 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80071ae:	2300      	movs	r3, #0
 80071b0:	e002      	b.n	80071b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80071b2:	2300      	movs	r3, #0
 80071b4:	e000      	b.n	80071b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80071b6:	2302      	movs	r3, #2
  }
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3730      	adds	r7, #48	@ 0x30
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071c4:	b0c0      	sub	sp, #256	@ 0x100
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80071d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071dc:	68d9      	ldr	r1, [r3, #12]
 80071de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	ea40 0301 	orr.w	r3, r0, r1
 80071e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071ee:	689a      	ldr	r2, [r3, #8]
 80071f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	431a      	orrs	r2, r3
 80071f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	431a      	orrs	r2, r3
 8007200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	4313      	orrs	r3, r2
 8007208:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800720c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007218:	f021 010c 	bic.w	r1, r1, #12
 800721c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007226:	430b      	orrs	r3, r1
 8007228:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800722a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800723a:	6999      	ldr	r1, [r3, #24]
 800723c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	ea40 0301 	orr.w	r3, r0, r1
 8007246:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	4b8f      	ldr	r3, [pc, #572]	@ (800748c <UART_SetConfig+0x2cc>)
 8007250:	429a      	cmp	r2, r3
 8007252:	d005      	beq.n	8007260 <UART_SetConfig+0xa0>
 8007254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	4b8d      	ldr	r3, [pc, #564]	@ (8007490 <UART_SetConfig+0x2d0>)
 800725c:	429a      	cmp	r2, r3
 800725e:	d104      	bne.n	800726a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007260:	f7fe fa80 	bl	8005764 <HAL_RCC_GetPCLK2Freq>
 8007264:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007268:	e003      	b.n	8007272 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800726a:	f7fe fa67 	bl	800573c <HAL_RCC_GetPCLK1Freq>
 800726e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007276:	69db      	ldr	r3, [r3, #28]
 8007278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800727c:	f040 810c 	bne.w	8007498 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007280:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007284:	2200      	movs	r2, #0
 8007286:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800728a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800728e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007292:	4622      	mov	r2, r4
 8007294:	462b      	mov	r3, r5
 8007296:	1891      	adds	r1, r2, r2
 8007298:	65b9      	str	r1, [r7, #88]	@ 0x58
 800729a:	415b      	adcs	r3, r3
 800729c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800729e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80072a2:	4621      	mov	r1, r4
 80072a4:	eb12 0801 	adds.w	r8, r2, r1
 80072a8:	4629      	mov	r1, r5
 80072aa:	eb43 0901 	adc.w	r9, r3, r1
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	f04f 0300 	mov.w	r3, #0
 80072b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072c2:	4690      	mov	r8, r2
 80072c4:	4699      	mov	r9, r3
 80072c6:	4623      	mov	r3, r4
 80072c8:	eb18 0303 	adds.w	r3, r8, r3
 80072cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80072d0:	462b      	mov	r3, r5
 80072d2:	eb49 0303 	adc.w	r3, r9, r3
 80072d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80072da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80072e6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80072ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80072ee:	460b      	mov	r3, r1
 80072f0:	18db      	adds	r3, r3, r3
 80072f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80072f4:	4613      	mov	r3, r2
 80072f6:	eb42 0303 	adc.w	r3, r2, r3
 80072fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80072fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007300:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007304:	f7f9 fc50 	bl	8000ba8 <__aeabi_uldivmod>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	4b61      	ldr	r3, [pc, #388]	@ (8007494 <UART_SetConfig+0x2d4>)
 800730e:	fba3 2302 	umull	r2, r3, r3, r2
 8007312:	095b      	lsrs	r3, r3, #5
 8007314:	011c      	lsls	r4, r3, #4
 8007316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800731a:	2200      	movs	r2, #0
 800731c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007320:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007324:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007328:	4642      	mov	r2, r8
 800732a:	464b      	mov	r3, r9
 800732c:	1891      	adds	r1, r2, r2
 800732e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007330:	415b      	adcs	r3, r3
 8007332:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007334:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007338:	4641      	mov	r1, r8
 800733a:	eb12 0a01 	adds.w	sl, r2, r1
 800733e:	4649      	mov	r1, r9
 8007340:	eb43 0b01 	adc.w	fp, r3, r1
 8007344:	f04f 0200 	mov.w	r2, #0
 8007348:	f04f 0300 	mov.w	r3, #0
 800734c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007350:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007354:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007358:	4692      	mov	sl, r2
 800735a:	469b      	mov	fp, r3
 800735c:	4643      	mov	r3, r8
 800735e:	eb1a 0303 	adds.w	r3, sl, r3
 8007362:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007366:	464b      	mov	r3, r9
 8007368:	eb4b 0303 	adc.w	r3, fp, r3
 800736c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800737c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007380:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007384:	460b      	mov	r3, r1
 8007386:	18db      	adds	r3, r3, r3
 8007388:	643b      	str	r3, [r7, #64]	@ 0x40
 800738a:	4613      	mov	r3, r2
 800738c:	eb42 0303 	adc.w	r3, r2, r3
 8007390:	647b      	str	r3, [r7, #68]	@ 0x44
 8007392:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007396:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800739a:	f7f9 fc05 	bl	8000ba8 <__aeabi_uldivmod>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	4611      	mov	r1, r2
 80073a4:	4b3b      	ldr	r3, [pc, #236]	@ (8007494 <UART_SetConfig+0x2d4>)
 80073a6:	fba3 2301 	umull	r2, r3, r3, r1
 80073aa:	095b      	lsrs	r3, r3, #5
 80073ac:	2264      	movs	r2, #100	@ 0x64
 80073ae:	fb02 f303 	mul.w	r3, r2, r3
 80073b2:	1acb      	subs	r3, r1, r3
 80073b4:	00db      	lsls	r3, r3, #3
 80073b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80073ba:	4b36      	ldr	r3, [pc, #216]	@ (8007494 <UART_SetConfig+0x2d4>)
 80073bc:	fba3 2302 	umull	r2, r3, r3, r2
 80073c0:	095b      	lsrs	r3, r3, #5
 80073c2:	005b      	lsls	r3, r3, #1
 80073c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80073c8:	441c      	add	r4, r3
 80073ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073ce:	2200      	movs	r2, #0
 80073d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80073d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80073d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80073dc:	4642      	mov	r2, r8
 80073de:	464b      	mov	r3, r9
 80073e0:	1891      	adds	r1, r2, r2
 80073e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80073e4:	415b      	adcs	r3, r3
 80073e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80073ec:	4641      	mov	r1, r8
 80073ee:	1851      	adds	r1, r2, r1
 80073f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80073f2:	4649      	mov	r1, r9
 80073f4:	414b      	adcs	r3, r1
 80073f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f8:	f04f 0200 	mov.w	r2, #0
 80073fc:	f04f 0300 	mov.w	r3, #0
 8007400:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007404:	4659      	mov	r1, fp
 8007406:	00cb      	lsls	r3, r1, #3
 8007408:	4651      	mov	r1, sl
 800740a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800740e:	4651      	mov	r1, sl
 8007410:	00ca      	lsls	r2, r1, #3
 8007412:	4610      	mov	r0, r2
 8007414:	4619      	mov	r1, r3
 8007416:	4603      	mov	r3, r0
 8007418:	4642      	mov	r2, r8
 800741a:	189b      	adds	r3, r3, r2
 800741c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007420:	464b      	mov	r3, r9
 8007422:	460a      	mov	r2, r1
 8007424:	eb42 0303 	adc.w	r3, r2, r3
 8007428:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800742c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007438:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800743c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007440:	460b      	mov	r3, r1
 8007442:	18db      	adds	r3, r3, r3
 8007444:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007446:	4613      	mov	r3, r2
 8007448:	eb42 0303 	adc.w	r3, r2, r3
 800744c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800744e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007452:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007456:	f7f9 fba7 	bl	8000ba8 <__aeabi_uldivmod>
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	4b0d      	ldr	r3, [pc, #52]	@ (8007494 <UART_SetConfig+0x2d4>)
 8007460:	fba3 1302 	umull	r1, r3, r3, r2
 8007464:	095b      	lsrs	r3, r3, #5
 8007466:	2164      	movs	r1, #100	@ 0x64
 8007468:	fb01 f303 	mul.w	r3, r1, r3
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	00db      	lsls	r3, r3, #3
 8007470:	3332      	adds	r3, #50	@ 0x32
 8007472:	4a08      	ldr	r2, [pc, #32]	@ (8007494 <UART_SetConfig+0x2d4>)
 8007474:	fba2 2303 	umull	r2, r3, r2, r3
 8007478:	095b      	lsrs	r3, r3, #5
 800747a:	f003 0207 	and.w	r2, r3, #7
 800747e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4422      	add	r2, r4
 8007486:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007488:	e106      	b.n	8007698 <UART_SetConfig+0x4d8>
 800748a:	bf00      	nop
 800748c:	40011000 	.word	0x40011000
 8007490:	40011400 	.word	0x40011400
 8007494:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007498:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800749c:	2200      	movs	r2, #0
 800749e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80074a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80074a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80074aa:	4642      	mov	r2, r8
 80074ac:	464b      	mov	r3, r9
 80074ae:	1891      	adds	r1, r2, r2
 80074b0:	6239      	str	r1, [r7, #32]
 80074b2:	415b      	adcs	r3, r3
 80074b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80074b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80074ba:	4641      	mov	r1, r8
 80074bc:	1854      	adds	r4, r2, r1
 80074be:	4649      	mov	r1, r9
 80074c0:	eb43 0501 	adc.w	r5, r3, r1
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	f04f 0300 	mov.w	r3, #0
 80074cc:	00eb      	lsls	r3, r5, #3
 80074ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074d2:	00e2      	lsls	r2, r4, #3
 80074d4:	4614      	mov	r4, r2
 80074d6:	461d      	mov	r5, r3
 80074d8:	4643      	mov	r3, r8
 80074da:	18e3      	adds	r3, r4, r3
 80074dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80074e0:	464b      	mov	r3, r9
 80074e2:	eb45 0303 	adc.w	r3, r5, r3
 80074e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80074ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80074fa:	f04f 0200 	mov.w	r2, #0
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007506:	4629      	mov	r1, r5
 8007508:	008b      	lsls	r3, r1, #2
 800750a:	4621      	mov	r1, r4
 800750c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007510:	4621      	mov	r1, r4
 8007512:	008a      	lsls	r2, r1, #2
 8007514:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007518:	f7f9 fb46 	bl	8000ba8 <__aeabi_uldivmod>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4b60      	ldr	r3, [pc, #384]	@ (80076a4 <UART_SetConfig+0x4e4>)
 8007522:	fba3 2302 	umull	r2, r3, r3, r2
 8007526:	095b      	lsrs	r3, r3, #5
 8007528:	011c      	lsls	r4, r3, #4
 800752a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800752e:	2200      	movs	r2, #0
 8007530:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007534:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007538:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800753c:	4642      	mov	r2, r8
 800753e:	464b      	mov	r3, r9
 8007540:	1891      	adds	r1, r2, r2
 8007542:	61b9      	str	r1, [r7, #24]
 8007544:	415b      	adcs	r3, r3
 8007546:	61fb      	str	r3, [r7, #28]
 8007548:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800754c:	4641      	mov	r1, r8
 800754e:	1851      	adds	r1, r2, r1
 8007550:	6139      	str	r1, [r7, #16]
 8007552:	4649      	mov	r1, r9
 8007554:	414b      	adcs	r3, r1
 8007556:	617b      	str	r3, [r7, #20]
 8007558:	f04f 0200 	mov.w	r2, #0
 800755c:	f04f 0300 	mov.w	r3, #0
 8007560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007564:	4659      	mov	r1, fp
 8007566:	00cb      	lsls	r3, r1, #3
 8007568:	4651      	mov	r1, sl
 800756a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800756e:	4651      	mov	r1, sl
 8007570:	00ca      	lsls	r2, r1, #3
 8007572:	4610      	mov	r0, r2
 8007574:	4619      	mov	r1, r3
 8007576:	4603      	mov	r3, r0
 8007578:	4642      	mov	r2, r8
 800757a:	189b      	adds	r3, r3, r2
 800757c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007580:	464b      	mov	r3, r9
 8007582:	460a      	mov	r2, r1
 8007584:	eb42 0303 	adc.w	r3, r2, r3
 8007588:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800758c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007596:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007598:	f04f 0200 	mov.w	r2, #0
 800759c:	f04f 0300 	mov.w	r3, #0
 80075a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80075a4:	4649      	mov	r1, r9
 80075a6:	008b      	lsls	r3, r1, #2
 80075a8:	4641      	mov	r1, r8
 80075aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075ae:	4641      	mov	r1, r8
 80075b0:	008a      	lsls	r2, r1, #2
 80075b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80075b6:	f7f9 faf7 	bl	8000ba8 <__aeabi_uldivmod>
 80075ba:	4602      	mov	r2, r0
 80075bc:	460b      	mov	r3, r1
 80075be:	4611      	mov	r1, r2
 80075c0:	4b38      	ldr	r3, [pc, #224]	@ (80076a4 <UART_SetConfig+0x4e4>)
 80075c2:	fba3 2301 	umull	r2, r3, r3, r1
 80075c6:	095b      	lsrs	r3, r3, #5
 80075c8:	2264      	movs	r2, #100	@ 0x64
 80075ca:	fb02 f303 	mul.w	r3, r2, r3
 80075ce:	1acb      	subs	r3, r1, r3
 80075d0:	011b      	lsls	r3, r3, #4
 80075d2:	3332      	adds	r3, #50	@ 0x32
 80075d4:	4a33      	ldr	r2, [pc, #204]	@ (80076a4 <UART_SetConfig+0x4e4>)
 80075d6:	fba2 2303 	umull	r2, r3, r2, r3
 80075da:	095b      	lsrs	r3, r3, #5
 80075dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80075e0:	441c      	add	r4, r3
 80075e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075e6:	2200      	movs	r2, #0
 80075e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80075ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80075ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80075f0:	4642      	mov	r2, r8
 80075f2:	464b      	mov	r3, r9
 80075f4:	1891      	adds	r1, r2, r2
 80075f6:	60b9      	str	r1, [r7, #8]
 80075f8:	415b      	adcs	r3, r3
 80075fa:	60fb      	str	r3, [r7, #12]
 80075fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007600:	4641      	mov	r1, r8
 8007602:	1851      	adds	r1, r2, r1
 8007604:	6039      	str	r1, [r7, #0]
 8007606:	4649      	mov	r1, r9
 8007608:	414b      	adcs	r3, r1
 800760a:	607b      	str	r3, [r7, #4]
 800760c:	f04f 0200 	mov.w	r2, #0
 8007610:	f04f 0300 	mov.w	r3, #0
 8007614:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007618:	4659      	mov	r1, fp
 800761a:	00cb      	lsls	r3, r1, #3
 800761c:	4651      	mov	r1, sl
 800761e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007622:	4651      	mov	r1, sl
 8007624:	00ca      	lsls	r2, r1, #3
 8007626:	4610      	mov	r0, r2
 8007628:	4619      	mov	r1, r3
 800762a:	4603      	mov	r3, r0
 800762c:	4642      	mov	r2, r8
 800762e:	189b      	adds	r3, r3, r2
 8007630:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007632:	464b      	mov	r3, r9
 8007634:	460a      	mov	r2, r1
 8007636:	eb42 0303 	adc.w	r3, r2, r3
 800763a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800763c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	663b      	str	r3, [r7, #96]	@ 0x60
 8007646:	667a      	str	r2, [r7, #100]	@ 0x64
 8007648:	f04f 0200 	mov.w	r2, #0
 800764c:	f04f 0300 	mov.w	r3, #0
 8007650:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007654:	4649      	mov	r1, r9
 8007656:	008b      	lsls	r3, r1, #2
 8007658:	4641      	mov	r1, r8
 800765a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800765e:	4641      	mov	r1, r8
 8007660:	008a      	lsls	r2, r1, #2
 8007662:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007666:	f7f9 fa9f 	bl	8000ba8 <__aeabi_uldivmod>
 800766a:	4602      	mov	r2, r0
 800766c:	460b      	mov	r3, r1
 800766e:	4b0d      	ldr	r3, [pc, #52]	@ (80076a4 <UART_SetConfig+0x4e4>)
 8007670:	fba3 1302 	umull	r1, r3, r3, r2
 8007674:	095b      	lsrs	r3, r3, #5
 8007676:	2164      	movs	r1, #100	@ 0x64
 8007678:	fb01 f303 	mul.w	r3, r1, r3
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	011b      	lsls	r3, r3, #4
 8007680:	3332      	adds	r3, #50	@ 0x32
 8007682:	4a08      	ldr	r2, [pc, #32]	@ (80076a4 <UART_SetConfig+0x4e4>)
 8007684:	fba2 2303 	umull	r2, r3, r2, r3
 8007688:	095b      	lsrs	r3, r3, #5
 800768a:	f003 020f 	and.w	r2, r3, #15
 800768e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4422      	add	r2, r4
 8007696:	609a      	str	r2, [r3, #8]
}
 8007698:	bf00      	nop
 800769a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800769e:	46bd      	mov	sp, r7
 80076a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076a4:	51eb851f 	.word	0x51eb851f

080076a8 <LL_GPIO_SetPinMode>:
{
 80076a8:	b480      	push	{r7}
 80076aa:	b08b      	sub	sp, #44	@ 0x2c
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	fa93 f3a3 	rbit	r3, r3
 80076c2:	613b      	str	r3, [r7, #16]
  return result;
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80076c8:	69bb      	ldr	r3, [r7, #24]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80076ce:	2320      	movs	r3, #32
 80076d0:	e003      	b.n	80076da <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	fab3 f383 	clz	r3, r3
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	005b      	lsls	r3, r3, #1
 80076dc:	2103      	movs	r1, #3
 80076de:	fa01 f303 	lsl.w	r3, r1, r3
 80076e2:	43db      	mvns	r3, r3
 80076e4:	401a      	ands	r2, r3
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076ea:	6a3b      	ldr	r3, [r7, #32]
 80076ec:	fa93 f3a3 	rbit	r3, r3
 80076f0:	61fb      	str	r3, [r7, #28]
  return result;
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80076f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d101      	bne.n	8007700 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80076fc:	2320      	movs	r3, #32
 80076fe:	e003      	b.n	8007708 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8007700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007702:	fab3 f383 	clz	r3, r3
 8007706:	b2db      	uxtb	r3, r3
 8007708:	005b      	lsls	r3, r3, #1
 800770a:	6879      	ldr	r1, [r7, #4]
 800770c:	fa01 f303 	lsl.w	r3, r1, r3
 8007710:	431a      	orrs	r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	601a      	str	r2, [r3, #0]
}
 8007716:	bf00      	nop
 8007718:	372c      	adds	r7, #44	@ 0x2c
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr

08007722 <LL_GPIO_SetPinOutputType>:
{
 8007722:	b480      	push	{r7}
 8007724:	b085      	sub	sp, #20
 8007726:	af00      	add	r7, sp, #0
 8007728:	60f8      	str	r0, [r7, #12]
 800772a:	60b9      	str	r1, [r7, #8]
 800772c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	685a      	ldr	r2, [r3, #4]
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	43db      	mvns	r3, r3
 8007736:	401a      	ands	r2, r3
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	6879      	ldr	r1, [r7, #4]
 800773c:	fb01 f303 	mul.w	r3, r1, r3
 8007740:	431a      	orrs	r2, r3
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	605a      	str	r2, [r3, #4]
}
 8007746:	bf00      	nop
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <LL_GPIO_SetPinSpeed>:
{
 8007752:	b480      	push	{r7}
 8007754:	b08b      	sub	sp, #44	@ 0x2c
 8007756:	af00      	add	r7, sp, #0
 8007758:	60f8      	str	r0, [r7, #12]
 800775a:	60b9      	str	r1, [r7, #8]
 800775c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	fa93 f3a3 	rbit	r3, r3
 800776c:	613b      	str	r3, [r7, #16]
  return result;
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d101      	bne.n	800777c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8007778:	2320      	movs	r3, #32
 800777a:	e003      	b.n	8007784 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	fab3 f383 	clz	r3, r3
 8007782:	b2db      	uxtb	r3, r3
 8007784:	005b      	lsls	r3, r3, #1
 8007786:	2103      	movs	r1, #3
 8007788:	fa01 f303 	lsl.w	r3, r1, r3
 800778c:	43db      	mvns	r3, r3
 800778e:	401a      	ands	r2, r3
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	fa93 f3a3 	rbit	r3, r3
 800779a:	61fb      	str	r3, [r7, #28]
  return result;
 800779c:	69fb      	ldr	r3, [r7, #28]
 800779e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80077a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d101      	bne.n	80077aa <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80077a6:	2320      	movs	r3, #32
 80077a8:	e003      	b.n	80077b2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80077aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ac:	fab3 f383 	clz	r3, r3
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	005b      	lsls	r3, r3, #1
 80077b4:	6879      	ldr	r1, [r7, #4]
 80077b6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ba:	431a      	orrs	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	609a      	str	r2, [r3, #8]
}
 80077c0:	bf00      	nop
 80077c2:	372c      	adds	r7, #44	@ 0x2c
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <LL_GPIO_SetPinPull>:
{
 80077cc:	b480      	push	{r7}
 80077ce:	b08b      	sub	sp, #44	@ 0x2c
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	68da      	ldr	r2, [r3, #12]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	fa93 f3a3 	rbit	r3, r3
 80077e6:	613b      	str	r3, [r7, #16]
  return result;
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d101      	bne.n	80077f6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80077f2:	2320      	movs	r3, #32
 80077f4:	e003      	b.n	80077fe <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	fab3 f383 	clz	r3, r3
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	005b      	lsls	r3, r3, #1
 8007800:	2103      	movs	r1, #3
 8007802:	fa01 f303 	lsl.w	r3, r1, r3
 8007806:	43db      	mvns	r3, r3
 8007808:	401a      	ands	r2, r3
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800780e:	6a3b      	ldr	r3, [r7, #32]
 8007810:	fa93 f3a3 	rbit	r3, r3
 8007814:	61fb      	str	r3, [r7, #28]
  return result;
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800781a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781c:	2b00      	cmp	r3, #0
 800781e:	d101      	bne.n	8007824 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8007820:	2320      	movs	r3, #32
 8007822:	e003      	b.n	800782c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8007824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007826:	fab3 f383 	clz	r3, r3
 800782a:	b2db      	uxtb	r3, r3
 800782c:	005b      	lsls	r3, r3, #1
 800782e:	6879      	ldr	r1, [r7, #4]
 8007830:	fa01 f303 	lsl.w	r3, r1, r3
 8007834:	431a      	orrs	r2, r3
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	60da      	str	r2, [r3, #12]
}
 800783a:	bf00      	nop
 800783c:	372c      	adds	r7, #44	@ 0x2c
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr

08007846 <LL_GPIO_SetAFPin_0_7>:
{
 8007846:	b480      	push	{r7}
 8007848:	b08b      	sub	sp, #44	@ 0x2c
 800784a:	af00      	add	r7, sp, #0
 800784c:	60f8      	str	r0, [r7, #12]
 800784e:	60b9      	str	r1, [r7, #8]
 8007850:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6a1a      	ldr	r2, [r3, #32]
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	fa93 f3a3 	rbit	r3, r3
 8007860:	613b      	str	r3, [r7, #16]
  return result;
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d101      	bne.n	8007870 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800786c:	2320      	movs	r3, #32
 800786e:	e003      	b.n	8007878 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8007870:	69bb      	ldr	r3, [r7, #24]
 8007872:	fab3 f383 	clz	r3, r3
 8007876:	b2db      	uxtb	r3, r3
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	210f      	movs	r1, #15
 800787c:	fa01 f303 	lsl.w	r3, r1, r3
 8007880:	43db      	mvns	r3, r3
 8007882:	401a      	ands	r2, r3
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007888:	6a3b      	ldr	r3, [r7, #32]
 800788a:	fa93 f3a3 	rbit	r3, r3
 800788e:	61fb      	str	r3, [r7, #28]
  return result;
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007896:	2b00      	cmp	r3, #0
 8007898:	d101      	bne.n	800789e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800789a:	2320      	movs	r3, #32
 800789c:	e003      	b.n	80078a6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800789e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a0:	fab3 f383 	clz	r3, r3
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	6879      	ldr	r1, [r7, #4]
 80078aa:	fa01 f303 	lsl.w	r3, r1, r3
 80078ae:	431a      	orrs	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	621a      	str	r2, [r3, #32]
}
 80078b4:	bf00      	nop
 80078b6:	372c      	adds	r7, #44	@ 0x2c
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <LL_GPIO_SetAFPin_8_15>:
{
 80078c0:	b480      	push	{r7}
 80078c2:	b08b      	sub	sp, #44	@ 0x2c
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	0a1b      	lsrs	r3, r3, #8
 80078d4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	fa93 f3a3 	rbit	r3, r3
 80078dc:	613b      	str	r3, [r7, #16]
  return result;
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d101      	bne.n	80078ec <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80078e8:	2320      	movs	r3, #32
 80078ea:	e003      	b.n	80078f4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	fab3 f383 	clz	r3, r3
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	210f      	movs	r1, #15
 80078f8:	fa01 f303 	lsl.w	r3, r1, r3
 80078fc:	43db      	mvns	r3, r3
 80078fe:	401a      	ands	r2, r3
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	0a1b      	lsrs	r3, r3, #8
 8007904:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007906:	6a3b      	ldr	r3, [r7, #32]
 8007908:	fa93 f3a3 	rbit	r3, r3
 800790c:	61fb      	str	r3, [r7, #28]
  return result;
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007914:	2b00      	cmp	r3, #0
 8007916:	d101      	bne.n	800791c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8007918:	2320      	movs	r3, #32
 800791a:	e003      	b.n	8007924 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800791c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791e:	fab3 f383 	clz	r3, r3
 8007922:	b2db      	uxtb	r3, r3
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	6879      	ldr	r1, [r7, #4]
 8007928:	fa01 f303 	lsl.w	r3, r1, r3
 800792c:	431a      	orrs	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8007932:	bf00      	nop
 8007934:	372c      	adds	r7, #44	@ 0x2c
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b08a      	sub	sp, #40	@ 0x28
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
 8007946:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8007948:	2300      	movs	r3, #0
 800794a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800794c:	2300      	movs	r3, #0
 800794e:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	fa93 f3a3 	rbit	r3, r3
 800795c:	617b      	str	r3, [r7, #20]
  return result;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d101      	bne.n	800796c <LL_GPIO_Init+0x2e>
    return 32U;
 8007968:	2320      	movs	r3, #32
 800796a:	e003      	b.n	8007974 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	fab3 f383 	clz	r3, r3
 8007972:	b2db      	uxtb	r3, r3
 8007974:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007976:	e057      	b.n	8007a28 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	2101      	movs	r1, #1
 800797e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007980:	fa01 f303 	lsl.w	r3, r1, r3
 8007984:	4013      	ands	r3, r2
 8007986:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8007988:	6a3b      	ldr	r3, [r7, #32]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d049      	beq.n	8007a22 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d003      	beq.n	800799e <LL_GPIO_Init+0x60>
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	2b02      	cmp	r3, #2
 800799c:	d10d      	bne.n	80079ba <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	461a      	mov	r2, r3
 80079a4:	6a39      	ldr	r1, [r7, #32]
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7ff fed3 	bl	8007752 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	461a      	mov	r2, r3
 80079b2:	6a39      	ldr	r1, [r7, #32]
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7ff feb4 	bl	8007722 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	461a      	mov	r2, r3
 80079c0:	6a39      	ldr	r1, [r7, #32]
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f7ff ff02 	bl	80077cc <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	d121      	bne.n	8007a14 <LL_GPIO_Init+0xd6>
 80079d0:	6a3b      	ldr	r3, [r7, #32]
 80079d2:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	fa93 f3a3 	rbit	r3, r3
 80079da:	60bb      	str	r3, [r7, #8]
  return result;
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <LL_GPIO_Init+0xac>
    return 32U;
 80079e6:	2320      	movs	r3, #32
 80079e8:	e003      	b.n	80079f2 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	fab3 f383 	clz	r3, r3
 80079f0:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80079f2:	2b07      	cmp	r3, #7
 80079f4:	d807      	bhi.n	8007a06 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	695b      	ldr	r3, [r3, #20]
 80079fa:	461a      	mov	r2, r3
 80079fc:	6a39      	ldr	r1, [r7, #32]
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f7ff ff21 	bl	8007846 <LL_GPIO_SetAFPin_0_7>
 8007a04:	e006      	b.n	8007a14 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	6a39      	ldr	r1, [r7, #32]
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f7ff ff56 	bl	80078c0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	6a39      	ldr	r1, [r7, #32]
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f7ff fe43 	bl	80076a8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8007a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a24:	3301      	adds	r3, #1
 8007a26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1a0      	bne.n	8007978 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3728      	adds	r7, #40	@ 0x28
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <LL_SPI_IsEnabled>:
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a50:	2b40      	cmp	r3, #64	@ 0x40
 8007a52:	d101      	bne.n	8007a58 <LL_SPI_IsEnabled+0x18>
 8007a54:	2301      	movs	r3, #1
 8007a56:	e000      	b.n	8007a5a <LL_SPI_IsEnabled+0x1a>
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <LL_SPI_SetCRCPolynomial>:
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	461a      	mov	r2, r3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	611a      	str	r2, [r3, #16]
}
 8007a7a:	bf00      	nop
 8007a7c:	370c      	adds	r7, #12
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b084      	sub	sp, #16
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
 8007a8e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f7ff ffd3 	bl	8007a40 <LL_SPI_IsEnabled>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d139      	bne.n	8007b14 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007aa8:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	6811      	ldr	r1, [r2, #0]
 8007ab0:	683a      	ldr	r2, [r7, #0]
 8007ab2:	6852      	ldr	r2, [r2, #4]
 8007ab4:	4311      	orrs	r1, r2
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	6892      	ldr	r2, [r2, #8]
 8007aba:	4311      	orrs	r1, r2
 8007abc:	683a      	ldr	r2, [r7, #0]
 8007abe:	68d2      	ldr	r2, [r2, #12]
 8007ac0:	4311      	orrs	r1, r2
 8007ac2:	683a      	ldr	r2, [r7, #0]
 8007ac4:	6912      	ldr	r2, [r2, #16]
 8007ac6:	4311      	orrs	r1, r2
 8007ac8:	683a      	ldr	r2, [r7, #0]
 8007aca:	6952      	ldr	r2, [r2, #20]
 8007acc:	4311      	orrs	r1, r2
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	6992      	ldr	r2, [r2, #24]
 8007ad2:	4311      	orrs	r1, r2
 8007ad4:	683a      	ldr	r2, [r7, #0]
 8007ad6:	69d2      	ldr	r2, [r2, #28]
 8007ad8:	4311      	orrs	r1, r2
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	6a12      	ldr	r2, [r2, #32]
 8007ade:	430a      	orrs	r2, r1
 8007ae0:	431a      	orrs	r2, r3
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	f023 0204 	bic.w	r2, r3, #4
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	695b      	ldr	r3, [r3, #20]
 8007af2:	0c1b      	lsrs	r3, r3, #16
 8007af4:	431a      	orrs	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b02:	d105      	bne.n	8007b10 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b08:	4619      	mov	r1, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7ff ffab 	bl	8007a66 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8007b10:	2300      	movs	r3, #0
 8007b12:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	69db      	ldr	r3, [r3, #28]
 8007b18:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	61da      	str	r2, [r3, #28]
  return status;
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <__cvt>:
 8007b2a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b2e:	ec57 6b10 	vmov	r6, r7, d0
 8007b32:	2f00      	cmp	r7, #0
 8007b34:	460c      	mov	r4, r1
 8007b36:	4619      	mov	r1, r3
 8007b38:	463b      	mov	r3, r7
 8007b3a:	bfbb      	ittet	lt
 8007b3c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007b40:	461f      	movlt	r7, r3
 8007b42:	2300      	movge	r3, #0
 8007b44:	232d      	movlt	r3, #45	@ 0x2d
 8007b46:	700b      	strb	r3, [r1, #0]
 8007b48:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b4a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007b4e:	4691      	mov	r9, r2
 8007b50:	f023 0820 	bic.w	r8, r3, #32
 8007b54:	bfbc      	itt	lt
 8007b56:	4632      	movlt	r2, r6
 8007b58:	4616      	movlt	r6, r2
 8007b5a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007b5e:	d005      	beq.n	8007b6c <__cvt+0x42>
 8007b60:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007b64:	d100      	bne.n	8007b68 <__cvt+0x3e>
 8007b66:	3401      	adds	r4, #1
 8007b68:	2102      	movs	r1, #2
 8007b6a:	e000      	b.n	8007b6e <__cvt+0x44>
 8007b6c:	2103      	movs	r1, #3
 8007b6e:	ab03      	add	r3, sp, #12
 8007b70:	9301      	str	r3, [sp, #4]
 8007b72:	ab02      	add	r3, sp, #8
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	ec47 6b10 	vmov	d0, r6, r7
 8007b7a:	4653      	mov	r3, sl
 8007b7c:	4622      	mov	r2, r4
 8007b7e:	f000 ff3f 	bl	8008a00 <_dtoa_r>
 8007b82:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007b86:	4605      	mov	r5, r0
 8007b88:	d119      	bne.n	8007bbe <__cvt+0x94>
 8007b8a:	f019 0f01 	tst.w	r9, #1
 8007b8e:	d00e      	beq.n	8007bae <__cvt+0x84>
 8007b90:	eb00 0904 	add.w	r9, r0, r4
 8007b94:	2200      	movs	r2, #0
 8007b96:	2300      	movs	r3, #0
 8007b98:	4630      	mov	r0, r6
 8007b9a:	4639      	mov	r1, r7
 8007b9c:	f7f8 ff94 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ba0:	b108      	cbz	r0, 8007ba6 <__cvt+0x7c>
 8007ba2:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ba6:	2230      	movs	r2, #48	@ 0x30
 8007ba8:	9b03      	ldr	r3, [sp, #12]
 8007baa:	454b      	cmp	r3, r9
 8007bac:	d31e      	bcc.n	8007bec <__cvt+0xc2>
 8007bae:	9b03      	ldr	r3, [sp, #12]
 8007bb0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007bb2:	1b5b      	subs	r3, r3, r5
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	6013      	str	r3, [r2, #0]
 8007bb8:	b004      	add	sp, #16
 8007bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bbe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007bc2:	eb00 0904 	add.w	r9, r0, r4
 8007bc6:	d1e5      	bne.n	8007b94 <__cvt+0x6a>
 8007bc8:	7803      	ldrb	r3, [r0, #0]
 8007bca:	2b30      	cmp	r3, #48	@ 0x30
 8007bcc:	d10a      	bne.n	8007be4 <__cvt+0xba>
 8007bce:	2200      	movs	r2, #0
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	4639      	mov	r1, r7
 8007bd6:	f7f8 ff77 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bda:	b918      	cbnz	r0, 8007be4 <__cvt+0xba>
 8007bdc:	f1c4 0401 	rsb	r4, r4, #1
 8007be0:	f8ca 4000 	str.w	r4, [sl]
 8007be4:	f8da 3000 	ldr.w	r3, [sl]
 8007be8:	4499      	add	r9, r3
 8007bea:	e7d3      	b.n	8007b94 <__cvt+0x6a>
 8007bec:	1c59      	adds	r1, r3, #1
 8007bee:	9103      	str	r1, [sp, #12]
 8007bf0:	701a      	strb	r2, [r3, #0]
 8007bf2:	e7d9      	b.n	8007ba8 <__cvt+0x7e>

08007bf4 <__exponent>:
 8007bf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bf6:	2900      	cmp	r1, #0
 8007bf8:	bfba      	itte	lt
 8007bfa:	4249      	neglt	r1, r1
 8007bfc:	232d      	movlt	r3, #45	@ 0x2d
 8007bfe:	232b      	movge	r3, #43	@ 0x2b
 8007c00:	2909      	cmp	r1, #9
 8007c02:	7002      	strb	r2, [r0, #0]
 8007c04:	7043      	strb	r3, [r0, #1]
 8007c06:	dd29      	ble.n	8007c5c <__exponent+0x68>
 8007c08:	f10d 0307 	add.w	r3, sp, #7
 8007c0c:	461d      	mov	r5, r3
 8007c0e:	270a      	movs	r7, #10
 8007c10:	461a      	mov	r2, r3
 8007c12:	fbb1 f6f7 	udiv	r6, r1, r7
 8007c16:	fb07 1416 	mls	r4, r7, r6, r1
 8007c1a:	3430      	adds	r4, #48	@ 0x30
 8007c1c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007c20:	460c      	mov	r4, r1
 8007c22:	2c63      	cmp	r4, #99	@ 0x63
 8007c24:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c28:	4631      	mov	r1, r6
 8007c2a:	dcf1      	bgt.n	8007c10 <__exponent+0x1c>
 8007c2c:	3130      	adds	r1, #48	@ 0x30
 8007c2e:	1e94      	subs	r4, r2, #2
 8007c30:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007c34:	1c41      	adds	r1, r0, #1
 8007c36:	4623      	mov	r3, r4
 8007c38:	42ab      	cmp	r3, r5
 8007c3a:	d30a      	bcc.n	8007c52 <__exponent+0x5e>
 8007c3c:	f10d 0309 	add.w	r3, sp, #9
 8007c40:	1a9b      	subs	r3, r3, r2
 8007c42:	42ac      	cmp	r4, r5
 8007c44:	bf88      	it	hi
 8007c46:	2300      	movhi	r3, #0
 8007c48:	3302      	adds	r3, #2
 8007c4a:	4403      	add	r3, r0
 8007c4c:	1a18      	subs	r0, r3, r0
 8007c4e:	b003      	add	sp, #12
 8007c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c52:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007c56:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007c5a:	e7ed      	b.n	8007c38 <__exponent+0x44>
 8007c5c:	2330      	movs	r3, #48	@ 0x30
 8007c5e:	3130      	adds	r1, #48	@ 0x30
 8007c60:	7083      	strb	r3, [r0, #2]
 8007c62:	70c1      	strb	r1, [r0, #3]
 8007c64:	1d03      	adds	r3, r0, #4
 8007c66:	e7f1      	b.n	8007c4c <__exponent+0x58>

08007c68 <_printf_float>:
 8007c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	b08d      	sub	sp, #52	@ 0x34
 8007c6e:	460c      	mov	r4, r1
 8007c70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007c74:	4616      	mov	r6, r2
 8007c76:	461f      	mov	r7, r3
 8007c78:	4605      	mov	r5, r0
 8007c7a:	f000 fdbf 	bl	80087fc <_localeconv_r>
 8007c7e:	6803      	ldr	r3, [r0, #0]
 8007c80:	9304      	str	r3, [sp, #16]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7f8 faf4 	bl	8000270 <strlen>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c90:	9005      	str	r0, [sp, #20]
 8007c92:	3307      	adds	r3, #7
 8007c94:	f023 0307 	bic.w	r3, r3, #7
 8007c98:	f103 0208 	add.w	r2, r3, #8
 8007c9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ca0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ca4:	f8c8 2000 	str.w	r2, [r8]
 8007ca8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007cb0:	9307      	str	r3, [sp, #28]
 8007cb2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007cb6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007cba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cbe:	4b9c      	ldr	r3, [pc, #624]	@ (8007f30 <_printf_float+0x2c8>)
 8007cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cc4:	f7f8 ff32 	bl	8000b2c <__aeabi_dcmpun>
 8007cc8:	bb70      	cbnz	r0, 8007d28 <_printf_float+0xc0>
 8007cca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cce:	4b98      	ldr	r3, [pc, #608]	@ (8007f30 <_printf_float+0x2c8>)
 8007cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cd4:	f7f8 ff0c 	bl	8000af0 <__aeabi_dcmple>
 8007cd8:	bb30      	cbnz	r0, 8007d28 <_printf_float+0xc0>
 8007cda:	2200      	movs	r2, #0
 8007cdc:	2300      	movs	r3, #0
 8007cde:	4640      	mov	r0, r8
 8007ce0:	4649      	mov	r1, r9
 8007ce2:	f7f8 fefb 	bl	8000adc <__aeabi_dcmplt>
 8007ce6:	b110      	cbz	r0, 8007cee <_printf_float+0x86>
 8007ce8:	232d      	movs	r3, #45	@ 0x2d
 8007cea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cee:	4a91      	ldr	r2, [pc, #580]	@ (8007f34 <_printf_float+0x2cc>)
 8007cf0:	4b91      	ldr	r3, [pc, #580]	@ (8007f38 <_printf_float+0x2d0>)
 8007cf2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007cf6:	bf94      	ite	ls
 8007cf8:	4690      	movls	r8, r2
 8007cfa:	4698      	movhi	r8, r3
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	6123      	str	r3, [r4, #16]
 8007d00:	f02b 0304 	bic.w	r3, fp, #4
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	f04f 0900 	mov.w	r9, #0
 8007d0a:	9700      	str	r7, [sp, #0]
 8007d0c:	4633      	mov	r3, r6
 8007d0e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007d10:	4621      	mov	r1, r4
 8007d12:	4628      	mov	r0, r5
 8007d14:	f000 f9d2 	bl	80080bc <_printf_common>
 8007d18:	3001      	adds	r0, #1
 8007d1a:	f040 808d 	bne.w	8007e38 <_printf_float+0x1d0>
 8007d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d22:	b00d      	add	sp, #52	@ 0x34
 8007d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d28:	4642      	mov	r2, r8
 8007d2a:	464b      	mov	r3, r9
 8007d2c:	4640      	mov	r0, r8
 8007d2e:	4649      	mov	r1, r9
 8007d30:	f7f8 fefc 	bl	8000b2c <__aeabi_dcmpun>
 8007d34:	b140      	cbz	r0, 8007d48 <_printf_float+0xe0>
 8007d36:	464b      	mov	r3, r9
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	bfbc      	itt	lt
 8007d3c:	232d      	movlt	r3, #45	@ 0x2d
 8007d3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007d42:	4a7e      	ldr	r2, [pc, #504]	@ (8007f3c <_printf_float+0x2d4>)
 8007d44:	4b7e      	ldr	r3, [pc, #504]	@ (8007f40 <_printf_float+0x2d8>)
 8007d46:	e7d4      	b.n	8007cf2 <_printf_float+0x8a>
 8007d48:	6863      	ldr	r3, [r4, #4]
 8007d4a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007d4e:	9206      	str	r2, [sp, #24]
 8007d50:	1c5a      	adds	r2, r3, #1
 8007d52:	d13b      	bne.n	8007dcc <_printf_float+0x164>
 8007d54:	2306      	movs	r3, #6
 8007d56:	6063      	str	r3, [r4, #4]
 8007d58:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	6022      	str	r2, [r4, #0]
 8007d60:	9303      	str	r3, [sp, #12]
 8007d62:	ab0a      	add	r3, sp, #40	@ 0x28
 8007d64:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007d68:	ab09      	add	r3, sp, #36	@ 0x24
 8007d6a:	9300      	str	r3, [sp, #0]
 8007d6c:	6861      	ldr	r1, [r4, #4]
 8007d6e:	ec49 8b10 	vmov	d0, r8, r9
 8007d72:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007d76:	4628      	mov	r0, r5
 8007d78:	f7ff fed7 	bl	8007b2a <__cvt>
 8007d7c:	9b06      	ldr	r3, [sp, #24]
 8007d7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d80:	2b47      	cmp	r3, #71	@ 0x47
 8007d82:	4680      	mov	r8, r0
 8007d84:	d129      	bne.n	8007dda <_printf_float+0x172>
 8007d86:	1cc8      	adds	r0, r1, #3
 8007d88:	db02      	blt.n	8007d90 <_printf_float+0x128>
 8007d8a:	6863      	ldr	r3, [r4, #4]
 8007d8c:	4299      	cmp	r1, r3
 8007d8e:	dd41      	ble.n	8007e14 <_printf_float+0x1ac>
 8007d90:	f1aa 0a02 	sub.w	sl, sl, #2
 8007d94:	fa5f fa8a 	uxtb.w	sl, sl
 8007d98:	3901      	subs	r1, #1
 8007d9a:	4652      	mov	r2, sl
 8007d9c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007da0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007da2:	f7ff ff27 	bl	8007bf4 <__exponent>
 8007da6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007da8:	1813      	adds	r3, r2, r0
 8007daa:	2a01      	cmp	r2, #1
 8007dac:	4681      	mov	r9, r0
 8007dae:	6123      	str	r3, [r4, #16]
 8007db0:	dc02      	bgt.n	8007db8 <_printf_float+0x150>
 8007db2:	6822      	ldr	r2, [r4, #0]
 8007db4:	07d2      	lsls	r2, r2, #31
 8007db6:	d501      	bpl.n	8007dbc <_printf_float+0x154>
 8007db8:	3301      	adds	r3, #1
 8007dba:	6123      	str	r3, [r4, #16]
 8007dbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d0a2      	beq.n	8007d0a <_printf_float+0xa2>
 8007dc4:	232d      	movs	r3, #45	@ 0x2d
 8007dc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007dca:	e79e      	b.n	8007d0a <_printf_float+0xa2>
 8007dcc:	9a06      	ldr	r2, [sp, #24]
 8007dce:	2a47      	cmp	r2, #71	@ 0x47
 8007dd0:	d1c2      	bne.n	8007d58 <_printf_float+0xf0>
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1c0      	bne.n	8007d58 <_printf_float+0xf0>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e7bd      	b.n	8007d56 <_printf_float+0xee>
 8007dda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007dde:	d9db      	bls.n	8007d98 <_printf_float+0x130>
 8007de0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007de4:	d118      	bne.n	8007e18 <_printf_float+0x1b0>
 8007de6:	2900      	cmp	r1, #0
 8007de8:	6863      	ldr	r3, [r4, #4]
 8007dea:	dd0b      	ble.n	8007e04 <_printf_float+0x19c>
 8007dec:	6121      	str	r1, [r4, #16]
 8007dee:	b913      	cbnz	r3, 8007df6 <_printf_float+0x18e>
 8007df0:	6822      	ldr	r2, [r4, #0]
 8007df2:	07d0      	lsls	r0, r2, #31
 8007df4:	d502      	bpl.n	8007dfc <_printf_float+0x194>
 8007df6:	3301      	adds	r3, #1
 8007df8:	440b      	add	r3, r1
 8007dfa:	6123      	str	r3, [r4, #16]
 8007dfc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007dfe:	f04f 0900 	mov.w	r9, #0
 8007e02:	e7db      	b.n	8007dbc <_printf_float+0x154>
 8007e04:	b913      	cbnz	r3, 8007e0c <_printf_float+0x1a4>
 8007e06:	6822      	ldr	r2, [r4, #0]
 8007e08:	07d2      	lsls	r2, r2, #31
 8007e0a:	d501      	bpl.n	8007e10 <_printf_float+0x1a8>
 8007e0c:	3302      	adds	r3, #2
 8007e0e:	e7f4      	b.n	8007dfa <_printf_float+0x192>
 8007e10:	2301      	movs	r3, #1
 8007e12:	e7f2      	b.n	8007dfa <_printf_float+0x192>
 8007e14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007e18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e1a:	4299      	cmp	r1, r3
 8007e1c:	db05      	blt.n	8007e2a <_printf_float+0x1c2>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	6121      	str	r1, [r4, #16]
 8007e22:	07d8      	lsls	r0, r3, #31
 8007e24:	d5ea      	bpl.n	8007dfc <_printf_float+0x194>
 8007e26:	1c4b      	adds	r3, r1, #1
 8007e28:	e7e7      	b.n	8007dfa <_printf_float+0x192>
 8007e2a:	2900      	cmp	r1, #0
 8007e2c:	bfd4      	ite	le
 8007e2e:	f1c1 0202 	rsble	r2, r1, #2
 8007e32:	2201      	movgt	r2, #1
 8007e34:	4413      	add	r3, r2
 8007e36:	e7e0      	b.n	8007dfa <_printf_float+0x192>
 8007e38:	6823      	ldr	r3, [r4, #0]
 8007e3a:	055a      	lsls	r2, r3, #21
 8007e3c:	d407      	bmi.n	8007e4e <_printf_float+0x1e6>
 8007e3e:	6923      	ldr	r3, [r4, #16]
 8007e40:	4642      	mov	r2, r8
 8007e42:	4631      	mov	r1, r6
 8007e44:	4628      	mov	r0, r5
 8007e46:	47b8      	blx	r7
 8007e48:	3001      	adds	r0, #1
 8007e4a:	d12b      	bne.n	8007ea4 <_printf_float+0x23c>
 8007e4c:	e767      	b.n	8007d1e <_printf_float+0xb6>
 8007e4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007e52:	f240 80dd 	bls.w	8008010 <_printf_float+0x3a8>
 8007e56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	f7f8 fe33 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d033      	beq.n	8007ece <_printf_float+0x266>
 8007e66:	4a37      	ldr	r2, [pc, #220]	@ (8007f44 <_printf_float+0x2dc>)
 8007e68:	2301      	movs	r3, #1
 8007e6a:	4631      	mov	r1, r6
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	47b8      	blx	r7
 8007e70:	3001      	adds	r0, #1
 8007e72:	f43f af54 	beq.w	8007d1e <_printf_float+0xb6>
 8007e76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007e7a:	4543      	cmp	r3, r8
 8007e7c:	db02      	blt.n	8007e84 <_printf_float+0x21c>
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	07d8      	lsls	r0, r3, #31
 8007e82:	d50f      	bpl.n	8007ea4 <_printf_float+0x23c>
 8007e84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e88:	4631      	mov	r1, r6
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	47b8      	blx	r7
 8007e8e:	3001      	adds	r0, #1
 8007e90:	f43f af45 	beq.w	8007d1e <_printf_float+0xb6>
 8007e94:	f04f 0900 	mov.w	r9, #0
 8007e98:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e9c:	f104 0a1a 	add.w	sl, r4, #26
 8007ea0:	45c8      	cmp	r8, r9
 8007ea2:	dc09      	bgt.n	8007eb8 <_printf_float+0x250>
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	079b      	lsls	r3, r3, #30
 8007ea8:	f100 8103 	bmi.w	80080b2 <_printf_float+0x44a>
 8007eac:	68e0      	ldr	r0, [r4, #12]
 8007eae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eb0:	4298      	cmp	r0, r3
 8007eb2:	bfb8      	it	lt
 8007eb4:	4618      	movlt	r0, r3
 8007eb6:	e734      	b.n	8007d22 <_printf_float+0xba>
 8007eb8:	2301      	movs	r3, #1
 8007eba:	4652      	mov	r2, sl
 8007ebc:	4631      	mov	r1, r6
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	47b8      	blx	r7
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	f43f af2b 	beq.w	8007d1e <_printf_float+0xb6>
 8007ec8:	f109 0901 	add.w	r9, r9, #1
 8007ecc:	e7e8      	b.n	8007ea0 <_printf_float+0x238>
 8007ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	dc39      	bgt.n	8007f48 <_printf_float+0x2e0>
 8007ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8007f44 <_printf_float+0x2dc>)
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	4631      	mov	r1, r6
 8007eda:	4628      	mov	r0, r5
 8007edc:	47b8      	blx	r7
 8007ede:	3001      	adds	r0, #1
 8007ee0:	f43f af1d 	beq.w	8007d1e <_printf_float+0xb6>
 8007ee4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007ee8:	ea59 0303 	orrs.w	r3, r9, r3
 8007eec:	d102      	bne.n	8007ef4 <_printf_float+0x28c>
 8007eee:	6823      	ldr	r3, [r4, #0]
 8007ef0:	07d9      	lsls	r1, r3, #31
 8007ef2:	d5d7      	bpl.n	8007ea4 <_printf_float+0x23c>
 8007ef4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ef8:	4631      	mov	r1, r6
 8007efa:	4628      	mov	r0, r5
 8007efc:	47b8      	blx	r7
 8007efe:	3001      	adds	r0, #1
 8007f00:	f43f af0d 	beq.w	8007d1e <_printf_float+0xb6>
 8007f04:	f04f 0a00 	mov.w	sl, #0
 8007f08:	f104 0b1a 	add.w	fp, r4, #26
 8007f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f0e:	425b      	negs	r3, r3
 8007f10:	4553      	cmp	r3, sl
 8007f12:	dc01      	bgt.n	8007f18 <_printf_float+0x2b0>
 8007f14:	464b      	mov	r3, r9
 8007f16:	e793      	b.n	8007e40 <_printf_float+0x1d8>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	465a      	mov	r2, fp
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	4628      	mov	r0, r5
 8007f20:	47b8      	blx	r7
 8007f22:	3001      	adds	r0, #1
 8007f24:	f43f aefb 	beq.w	8007d1e <_printf_float+0xb6>
 8007f28:	f10a 0a01 	add.w	sl, sl, #1
 8007f2c:	e7ee      	b.n	8007f0c <_printf_float+0x2a4>
 8007f2e:	bf00      	nop
 8007f30:	7fefffff 	.word	0x7fefffff
 8007f34:	0800a864 	.word	0x0800a864
 8007f38:	0800a868 	.word	0x0800a868
 8007f3c:	0800a86c 	.word	0x0800a86c
 8007f40:	0800a870 	.word	0x0800a870
 8007f44:	0800a874 	.word	0x0800a874
 8007f48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f4e:	4553      	cmp	r3, sl
 8007f50:	bfa8      	it	ge
 8007f52:	4653      	movge	r3, sl
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	4699      	mov	r9, r3
 8007f58:	dc36      	bgt.n	8007fc8 <_printf_float+0x360>
 8007f5a:	f04f 0b00 	mov.w	fp, #0
 8007f5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f62:	f104 021a 	add.w	r2, r4, #26
 8007f66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f68:	9306      	str	r3, [sp, #24]
 8007f6a:	eba3 0309 	sub.w	r3, r3, r9
 8007f6e:	455b      	cmp	r3, fp
 8007f70:	dc31      	bgt.n	8007fd6 <_printf_float+0x36e>
 8007f72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f74:	459a      	cmp	sl, r3
 8007f76:	dc3a      	bgt.n	8007fee <_printf_float+0x386>
 8007f78:	6823      	ldr	r3, [r4, #0]
 8007f7a:	07da      	lsls	r2, r3, #31
 8007f7c:	d437      	bmi.n	8007fee <_printf_float+0x386>
 8007f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f80:	ebaa 0903 	sub.w	r9, sl, r3
 8007f84:	9b06      	ldr	r3, [sp, #24]
 8007f86:	ebaa 0303 	sub.w	r3, sl, r3
 8007f8a:	4599      	cmp	r9, r3
 8007f8c:	bfa8      	it	ge
 8007f8e:	4699      	movge	r9, r3
 8007f90:	f1b9 0f00 	cmp.w	r9, #0
 8007f94:	dc33      	bgt.n	8007ffe <_printf_float+0x396>
 8007f96:	f04f 0800 	mov.w	r8, #0
 8007f9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f9e:	f104 0b1a 	add.w	fp, r4, #26
 8007fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa4:	ebaa 0303 	sub.w	r3, sl, r3
 8007fa8:	eba3 0309 	sub.w	r3, r3, r9
 8007fac:	4543      	cmp	r3, r8
 8007fae:	f77f af79 	ble.w	8007ea4 <_printf_float+0x23c>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	465a      	mov	r2, fp
 8007fb6:	4631      	mov	r1, r6
 8007fb8:	4628      	mov	r0, r5
 8007fba:	47b8      	blx	r7
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	f43f aeae 	beq.w	8007d1e <_printf_float+0xb6>
 8007fc2:	f108 0801 	add.w	r8, r8, #1
 8007fc6:	e7ec      	b.n	8007fa2 <_printf_float+0x33a>
 8007fc8:	4642      	mov	r2, r8
 8007fca:	4631      	mov	r1, r6
 8007fcc:	4628      	mov	r0, r5
 8007fce:	47b8      	blx	r7
 8007fd0:	3001      	adds	r0, #1
 8007fd2:	d1c2      	bne.n	8007f5a <_printf_float+0x2f2>
 8007fd4:	e6a3      	b.n	8007d1e <_printf_float+0xb6>
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	4631      	mov	r1, r6
 8007fda:	4628      	mov	r0, r5
 8007fdc:	9206      	str	r2, [sp, #24]
 8007fde:	47b8      	blx	r7
 8007fe0:	3001      	adds	r0, #1
 8007fe2:	f43f ae9c 	beq.w	8007d1e <_printf_float+0xb6>
 8007fe6:	9a06      	ldr	r2, [sp, #24]
 8007fe8:	f10b 0b01 	add.w	fp, fp, #1
 8007fec:	e7bb      	b.n	8007f66 <_printf_float+0x2fe>
 8007fee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ff2:	4631      	mov	r1, r6
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	47b8      	blx	r7
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	d1c0      	bne.n	8007f7e <_printf_float+0x316>
 8007ffc:	e68f      	b.n	8007d1e <_printf_float+0xb6>
 8007ffe:	9a06      	ldr	r2, [sp, #24]
 8008000:	464b      	mov	r3, r9
 8008002:	4442      	add	r2, r8
 8008004:	4631      	mov	r1, r6
 8008006:	4628      	mov	r0, r5
 8008008:	47b8      	blx	r7
 800800a:	3001      	adds	r0, #1
 800800c:	d1c3      	bne.n	8007f96 <_printf_float+0x32e>
 800800e:	e686      	b.n	8007d1e <_printf_float+0xb6>
 8008010:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008014:	f1ba 0f01 	cmp.w	sl, #1
 8008018:	dc01      	bgt.n	800801e <_printf_float+0x3b6>
 800801a:	07db      	lsls	r3, r3, #31
 800801c:	d536      	bpl.n	800808c <_printf_float+0x424>
 800801e:	2301      	movs	r3, #1
 8008020:	4642      	mov	r2, r8
 8008022:	4631      	mov	r1, r6
 8008024:	4628      	mov	r0, r5
 8008026:	47b8      	blx	r7
 8008028:	3001      	adds	r0, #1
 800802a:	f43f ae78 	beq.w	8007d1e <_printf_float+0xb6>
 800802e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008032:	4631      	mov	r1, r6
 8008034:	4628      	mov	r0, r5
 8008036:	47b8      	blx	r7
 8008038:	3001      	adds	r0, #1
 800803a:	f43f ae70 	beq.w	8007d1e <_printf_float+0xb6>
 800803e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008042:	2200      	movs	r2, #0
 8008044:	2300      	movs	r3, #0
 8008046:	f10a 3aff 	add.w	sl, sl, #4294967295
 800804a:	f7f8 fd3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800804e:	b9c0      	cbnz	r0, 8008082 <_printf_float+0x41a>
 8008050:	4653      	mov	r3, sl
 8008052:	f108 0201 	add.w	r2, r8, #1
 8008056:	4631      	mov	r1, r6
 8008058:	4628      	mov	r0, r5
 800805a:	47b8      	blx	r7
 800805c:	3001      	adds	r0, #1
 800805e:	d10c      	bne.n	800807a <_printf_float+0x412>
 8008060:	e65d      	b.n	8007d1e <_printf_float+0xb6>
 8008062:	2301      	movs	r3, #1
 8008064:	465a      	mov	r2, fp
 8008066:	4631      	mov	r1, r6
 8008068:	4628      	mov	r0, r5
 800806a:	47b8      	blx	r7
 800806c:	3001      	adds	r0, #1
 800806e:	f43f ae56 	beq.w	8007d1e <_printf_float+0xb6>
 8008072:	f108 0801 	add.w	r8, r8, #1
 8008076:	45d0      	cmp	r8, sl
 8008078:	dbf3      	blt.n	8008062 <_printf_float+0x3fa>
 800807a:	464b      	mov	r3, r9
 800807c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008080:	e6df      	b.n	8007e42 <_printf_float+0x1da>
 8008082:	f04f 0800 	mov.w	r8, #0
 8008086:	f104 0b1a 	add.w	fp, r4, #26
 800808a:	e7f4      	b.n	8008076 <_printf_float+0x40e>
 800808c:	2301      	movs	r3, #1
 800808e:	4642      	mov	r2, r8
 8008090:	e7e1      	b.n	8008056 <_printf_float+0x3ee>
 8008092:	2301      	movs	r3, #1
 8008094:	464a      	mov	r2, r9
 8008096:	4631      	mov	r1, r6
 8008098:	4628      	mov	r0, r5
 800809a:	47b8      	blx	r7
 800809c:	3001      	adds	r0, #1
 800809e:	f43f ae3e 	beq.w	8007d1e <_printf_float+0xb6>
 80080a2:	f108 0801 	add.w	r8, r8, #1
 80080a6:	68e3      	ldr	r3, [r4, #12]
 80080a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080aa:	1a5b      	subs	r3, r3, r1
 80080ac:	4543      	cmp	r3, r8
 80080ae:	dcf0      	bgt.n	8008092 <_printf_float+0x42a>
 80080b0:	e6fc      	b.n	8007eac <_printf_float+0x244>
 80080b2:	f04f 0800 	mov.w	r8, #0
 80080b6:	f104 0919 	add.w	r9, r4, #25
 80080ba:	e7f4      	b.n	80080a6 <_printf_float+0x43e>

080080bc <_printf_common>:
 80080bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080c0:	4616      	mov	r6, r2
 80080c2:	4698      	mov	r8, r3
 80080c4:	688a      	ldr	r2, [r1, #8]
 80080c6:	690b      	ldr	r3, [r1, #16]
 80080c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080cc:	4293      	cmp	r3, r2
 80080ce:	bfb8      	it	lt
 80080d0:	4613      	movlt	r3, r2
 80080d2:	6033      	str	r3, [r6, #0]
 80080d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80080d8:	4607      	mov	r7, r0
 80080da:	460c      	mov	r4, r1
 80080dc:	b10a      	cbz	r2, 80080e2 <_printf_common+0x26>
 80080de:	3301      	adds	r3, #1
 80080e0:	6033      	str	r3, [r6, #0]
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	0699      	lsls	r1, r3, #26
 80080e6:	bf42      	ittt	mi
 80080e8:	6833      	ldrmi	r3, [r6, #0]
 80080ea:	3302      	addmi	r3, #2
 80080ec:	6033      	strmi	r3, [r6, #0]
 80080ee:	6825      	ldr	r5, [r4, #0]
 80080f0:	f015 0506 	ands.w	r5, r5, #6
 80080f4:	d106      	bne.n	8008104 <_printf_common+0x48>
 80080f6:	f104 0a19 	add.w	sl, r4, #25
 80080fa:	68e3      	ldr	r3, [r4, #12]
 80080fc:	6832      	ldr	r2, [r6, #0]
 80080fe:	1a9b      	subs	r3, r3, r2
 8008100:	42ab      	cmp	r3, r5
 8008102:	dc26      	bgt.n	8008152 <_printf_common+0x96>
 8008104:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008108:	6822      	ldr	r2, [r4, #0]
 800810a:	3b00      	subs	r3, #0
 800810c:	bf18      	it	ne
 800810e:	2301      	movne	r3, #1
 8008110:	0692      	lsls	r2, r2, #26
 8008112:	d42b      	bmi.n	800816c <_printf_common+0xb0>
 8008114:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008118:	4641      	mov	r1, r8
 800811a:	4638      	mov	r0, r7
 800811c:	47c8      	blx	r9
 800811e:	3001      	adds	r0, #1
 8008120:	d01e      	beq.n	8008160 <_printf_common+0xa4>
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	6922      	ldr	r2, [r4, #16]
 8008126:	f003 0306 	and.w	r3, r3, #6
 800812a:	2b04      	cmp	r3, #4
 800812c:	bf02      	ittt	eq
 800812e:	68e5      	ldreq	r5, [r4, #12]
 8008130:	6833      	ldreq	r3, [r6, #0]
 8008132:	1aed      	subeq	r5, r5, r3
 8008134:	68a3      	ldr	r3, [r4, #8]
 8008136:	bf0c      	ite	eq
 8008138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800813c:	2500      	movne	r5, #0
 800813e:	4293      	cmp	r3, r2
 8008140:	bfc4      	itt	gt
 8008142:	1a9b      	subgt	r3, r3, r2
 8008144:	18ed      	addgt	r5, r5, r3
 8008146:	2600      	movs	r6, #0
 8008148:	341a      	adds	r4, #26
 800814a:	42b5      	cmp	r5, r6
 800814c:	d11a      	bne.n	8008184 <_printf_common+0xc8>
 800814e:	2000      	movs	r0, #0
 8008150:	e008      	b.n	8008164 <_printf_common+0xa8>
 8008152:	2301      	movs	r3, #1
 8008154:	4652      	mov	r2, sl
 8008156:	4641      	mov	r1, r8
 8008158:	4638      	mov	r0, r7
 800815a:	47c8      	blx	r9
 800815c:	3001      	adds	r0, #1
 800815e:	d103      	bne.n	8008168 <_printf_common+0xac>
 8008160:	f04f 30ff 	mov.w	r0, #4294967295
 8008164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008168:	3501      	adds	r5, #1
 800816a:	e7c6      	b.n	80080fa <_printf_common+0x3e>
 800816c:	18e1      	adds	r1, r4, r3
 800816e:	1c5a      	adds	r2, r3, #1
 8008170:	2030      	movs	r0, #48	@ 0x30
 8008172:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008176:	4422      	add	r2, r4
 8008178:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800817c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008180:	3302      	adds	r3, #2
 8008182:	e7c7      	b.n	8008114 <_printf_common+0x58>
 8008184:	2301      	movs	r3, #1
 8008186:	4622      	mov	r2, r4
 8008188:	4641      	mov	r1, r8
 800818a:	4638      	mov	r0, r7
 800818c:	47c8      	blx	r9
 800818e:	3001      	adds	r0, #1
 8008190:	d0e6      	beq.n	8008160 <_printf_common+0xa4>
 8008192:	3601      	adds	r6, #1
 8008194:	e7d9      	b.n	800814a <_printf_common+0x8e>
	...

08008198 <_printf_i>:
 8008198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800819c:	7e0f      	ldrb	r7, [r1, #24]
 800819e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80081a0:	2f78      	cmp	r7, #120	@ 0x78
 80081a2:	4691      	mov	r9, r2
 80081a4:	4680      	mov	r8, r0
 80081a6:	460c      	mov	r4, r1
 80081a8:	469a      	mov	sl, r3
 80081aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80081ae:	d807      	bhi.n	80081c0 <_printf_i+0x28>
 80081b0:	2f62      	cmp	r7, #98	@ 0x62
 80081b2:	d80a      	bhi.n	80081ca <_printf_i+0x32>
 80081b4:	2f00      	cmp	r7, #0
 80081b6:	f000 80d2 	beq.w	800835e <_printf_i+0x1c6>
 80081ba:	2f58      	cmp	r7, #88	@ 0x58
 80081bc:	f000 80b9 	beq.w	8008332 <_printf_i+0x19a>
 80081c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80081c8:	e03a      	b.n	8008240 <_printf_i+0xa8>
 80081ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80081ce:	2b15      	cmp	r3, #21
 80081d0:	d8f6      	bhi.n	80081c0 <_printf_i+0x28>
 80081d2:	a101      	add	r1, pc, #4	@ (adr r1, 80081d8 <_printf_i+0x40>)
 80081d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081d8:	08008231 	.word	0x08008231
 80081dc:	08008245 	.word	0x08008245
 80081e0:	080081c1 	.word	0x080081c1
 80081e4:	080081c1 	.word	0x080081c1
 80081e8:	080081c1 	.word	0x080081c1
 80081ec:	080081c1 	.word	0x080081c1
 80081f0:	08008245 	.word	0x08008245
 80081f4:	080081c1 	.word	0x080081c1
 80081f8:	080081c1 	.word	0x080081c1
 80081fc:	080081c1 	.word	0x080081c1
 8008200:	080081c1 	.word	0x080081c1
 8008204:	08008345 	.word	0x08008345
 8008208:	0800826f 	.word	0x0800826f
 800820c:	080082ff 	.word	0x080082ff
 8008210:	080081c1 	.word	0x080081c1
 8008214:	080081c1 	.word	0x080081c1
 8008218:	08008367 	.word	0x08008367
 800821c:	080081c1 	.word	0x080081c1
 8008220:	0800826f 	.word	0x0800826f
 8008224:	080081c1 	.word	0x080081c1
 8008228:	080081c1 	.word	0x080081c1
 800822c:	08008307 	.word	0x08008307
 8008230:	6833      	ldr	r3, [r6, #0]
 8008232:	1d1a      	adds	r2, r3, #4
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6032      	str	r2, [r6, #0]
 8008238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800823c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008240:	2301      	movs	r3, #1
 8008242:	e09d      	b.n	8008380 <_printf_i+0x1e8>
 8008244:	6833      	ldr	r3, [r6, #0]
 8008246:	6820      	ldr	r0, [r4, #0]
 8008248:	1d19      	adds	r1, r3, #4
 800824a:	6031      	str	r1, [r6, #0]
 800824c:	0606      	lsls	r6, r0, #24
 800824e:	d501      	bpl.n	8008254 <_printf_i+0xbc>
 8008250:	681d      	ldr	r5, [r3, #0]
 8008252:	e003      	b.n	800825c <_printf_i+0xc4>
 8008254:	0645      	lsls	r5, r0, #25
 8008256:	d5fb      	bpl.n	8008250 <_printf_i+0xb8>
 8008258:	f9b3 5000 	ldrsh.w	r5, [r3]
 800825c:	2d00      	cmp	r5, #0
 800825e:	da03      	bge.n	8008268 <_printf_i+0xd0>
 8008260:	232d      	movs	r3, #45	@ 0x2d
 8008262:	426d      	negs	r5, r5
 8008264:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008268:	4859      	ldr	r0, [pc, #356]	@ (80083d0 <_printf_i+0x238>)
 800826a:	230a      	movs	r3, #10
 800826c:	e011      	b.n	8008292 <_printf_i+0xfa>
 800826e:	6821      	ldr	r1, [r4, #0]
 8008270:	6833      	ldr	r3, [r6, #0]
 8008272:	0608      	lsls	r0, r1, #24
 8008274:	f853 5b04 	ldr.w	r5, [r3], #4
 8008278:	d402      	bmi.n	8008280 <_printf_i+0xe8>
 800827a:	0649      	lsls	r1, r1, #25
 800827c:	bf48      	it	mi
 800827e:	b2ad      	uxthmi	r5, r5
 8008280:	2f6f      	cmp	r7, #111	@ 0x6f
 8008282:	4853      	ldr	r0, [pc, #332]	@ (80083d0 <_printf_i+0x238>)
 8008284:	6033      	str	r3, [r6, #0]
 8008286:	bf14      	ite	ne
 8008288:	230a      	movne	r3, #10
 800828a:	2308      	moveq	r3, #8
 800828c:	2100      	movs	r1, #0
 800828e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008292:	6866      	ldr	r6, [r4, #4]
 8008294:	60a6      	str	r6, [r4, #8]
 8008296:	2e00      	cmp	r6, #0
 8008298:	bfa2      	ittt	ge
 800829a:	6821      	ldrge	r1, [r4, #0]
 800829c:	f021 0104 	bicge.w	r1, r1, #4
 80082a0:	6021      	strge	r1, [r4, #0]
 80082a2:	b90d      	cbnz	r5, 80082a8 <_printf_i+0x110>
 80082a4:	2e00      	cmp	r6, #0
 80082a6:	d04b      	beq.n	8008340 <_printf_i+0x1a8>
 80082a8:	4616      	mov	r6, r2
 80082aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80082ae:	fb03 5711 	mls	r7, r3, r1, r5
 80082b2:	5dc7      	ldrb	r7, [r0, r7]
 80082b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082b8:	462f      	mov	r7, r5
 80082ba:	42bb      	cmp	r3, r7
 80082bc:	460d      	mov	r5, r1
 80082be:	d9f4      	bls.n	80082aa <_printf_i+0x112>
 80082c0:	2b08      	cmp	r3, #8
 80082c2:	d10b      	bne.n	80082dc <_printf_i+0x144>
 80082c4:	6823      	ldr	r3, [r4, #0]
 80082c6:	07df      	lsls	r7, r3, #31
 80082c8:	d508      	bpl.n	80082dc <_printf_i+0x144>
 80082ca:	6923      	ldr	r3, [r4, #16]
 80082cc:	6861      	ldr	r1, [r4, #4]
 80082ce:	4299      	cmp	r1, r3
 80082d0:	bfde      	ittt	le
 80082d2:	2330      	movle	r3, #48	@ 0x30
 80082d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80082dc:	1b92      	subs	r2, r2, r6
 80082de:	6122      	str	r2, [r4, #16]
 80082e0:	f8cd a000 	str.w	sl, [sp]
 80082e4:	464b      	mov	r3, r9
 80082e6:	aa03      	add	r2, sp, #12
 80082e8:	4621      	mov	r1, r4
 80082ea:	4640      	mov	r0, r8
 80082ec:	f7ff fee6 	bl	80080bc <_printf_common>
 80082f0:	3001      	adds	r0, #1
 80082f2:	d14a      	bne.n	800838a <_printf_i+0x1f2>
 80082f4:	f04f 30ff 	mov.w	r0, #4294967295
 80082f8:	b004      	add	sp, #16
 80082fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082fe:	6823      	ldr	r3, [r4, #0]
 8008300:	f043 0320 	orr.w	r3, r3, #32
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	4833      	ldr	r0, [pc, #204]	@ (80083d4 <_printf_i+0x23c>)
 8008308:	2778      	movs	r7, #120	@ 0x78
 800830a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800830e:	6823      	ldr	r3, [r4, #0]
 8008310:	6831      	ldr	r1, [r6, #0]
 8008312:	061f      	lsls	r7, r3, #24
 8008314:	f851 5b04 	ldr.w	r5, [r1], #4
 8008318:	d402      	bmi.n	8008320 <_printf_i+0x188>
 800831a:	065f      	lsls	r7, r3, #25
 800831c:	bf48      	it	mi
 800831e:	b2ad      	uxthmi	r5, r5
 8008320:	6031      	str	r1, [r6, #0]
 8008322:	07d9      	lsls	r1, r3, #31
 8008324:	bf44      	itt	mi
 8008326:	f043 0320 	orrmi.w	r3, r3, #32
 800832a:	6023      	strmi	r3, [r4, #0]
 800832c:	b11d      	cbz	r5, 8008336 <_printf_i+0x19e>
 800832e:	2310      	movs	r3, #16
 8008330:	e7ac      	b.n	800828c <_printf_i+0xf4>
 8008332:	4827      	ldr	r0, [pc, #156]	@ (80083d0 <_printf_i+0x238>)
 8008334:	e7e9      	b.n	800830a <_printf_i+0x172>
 8008336:	6823      	ldr	r3, [r4, #0]
 8008338:	f023 0320 	bic.w	r3, r3, #32
 800833c:	6023      	str	r3, [r4, #0]
 800833e:	e7f6      	b.n	800832e <_printf_i+0x196>
 8008340:	4616      	mov	r6, r2
 8008342:	e7bd      	b.n	80082c0 <_printf_i+0x128>
 8008344:	6833      	ldr	r3, [r6, #0]
 8008346:	6825      	ldr	r5, [r4, #0]
 8008348:	6961      	ldr	r1, [r4, #20]
 800834a:	1d18      	adds	r0, r3, #4
 800834c:	6030      	str	r0, [r6, #0]
 800834e:	062e      	lsls	r6, r5, #24
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	d501      	bpl.n	8008358 <_printf_i+0x1c0>
 8008354:	6019      	str	r1, [r3, #0]
 8008356:	e002      	b.n	800835e <_printf_i+0x1c6>
 8008358:	0668      	lsls	r0, r5, #25
 800835a:	d5fb      	bpl.n	8008354 <_printf_i+0x1bc>
 800835c:	8019      	strh	r1, [r3, #0]
 800835e:	2300      	movs	r3, #0
 8008360:	6123      	str	r3, [r4, #16]
 8008362:	4616      	mov	r6, r2
 8008364:	e7bc      	b.n	80082e0 <_printf_i+0x148>
 8008366:	6833      	ldr	r3, [r6, #0]
 8008368:	1d1a      	adds	r2, r3, #4
 800836a:	6032      	str	r2, [r6, #0]
 800836c:	681e      	ldr	r6, [r3, #0]
 800836e:	6862      	ldr	r2, [r4, #4]
 8008370:	2100      	movs	r1, #0
 8008372:	4630      	mov	r0, r6
 8008374:	f7f7 ff2c 	bl	80001d0 <memchr>
 8008378:	b108      	cbz	r0, 800837e <_printf_i+0x1e6>
 800837a:	1b80      	subs	r0, r0, r6
 800837c:	6060      	str	r0, [r4, #4]
 800837e:	6863      	ldr	r3, [r4, #4]
 8008380:	6123      	str	r3, [r4, #16]
 8008382:	2300      	movs	r3, #0
 8008384:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008388:	e7aa      	b.n	80082e0 <_printf_i+0x148>
 800838a:	6923      	ldr	r3, [r4, #16]
 800838c:	4632      	mov	r2, r6
 800838e:	4649      	mov	r1, r9
 8008390:	4640      	mov	r0, r8
 8008392:	47d0      	blx	sl
 8008394:	3001      	adds	r0, #1
 8008396:	d0ad      	beq.n	80082f4 <_printf_i+0x15c>
 8008398:	6823      	ldr	r3, [r4, #0]
 800839a:	079b      	lsls	r3, r3, #30
 800839c:	d413      	bmi.n	80083c6 <_printf_i+0x22e>
 800839e:	68e0      	ldr	r0, [r4, #12]
 80083a0:	9b03      	ldr	r3, [sp, #12]
 80083a2:	4298      	cmp	r0, r3
 80083a4:	bfb8      	it	lt
 80083a6:	4618      	movlt	r0, r3
 80083a8:	e7a6      	b.n	80082f8 <_printf_i+0x160>
 80083aa:	2301      	movs	r3, #1
 80083ac:	4632      	mov	r2, r6
 80083ae:	4649      	mov	r1, r9
 80083b0:	4640      	mov	r0, r8
 80083b2:	47d0      	blx	sl
 80083b4:	3001      	adds	r0, #1
 80083b6:	d09d      	beq.n	80082f4 <_printf_i+0x15c>
 80083b8:	3501      	adds	r5, #1
 80083ba:	68e3      	ldr	r3, [r4, #12]
 80083bc:	9903      	ldr	r1, [sp, #12]
 80083be:	1a5b      	subs	r3, r3, r1
 80083c0:	42ab      	cmp	r3, r5
 80083c2:	dcf2      	bgt.n	80083aa <_printf_i+0x212>
 80083c4:	e7eb      	b.n	800839e <_printf_i+0x206>
 80083c6:	2500      	movs	r5, #0
 80083c8:	f104 0619 	add.w	r6, r4, #25
 80083cc:	e7f5      	b.n	80083ba <_printf_i+0x222>
 80083ce:	bf00      	nop
 80083d0:	0800a876 	.word	0x0800a876
 80083d4:	0800a887 	.word	0x0800a887

080083d8 <std>:
 80083d8:	2300      	movs	r3, #0
 80083da:	b510      	push	{r4, lr}
 80083dc:	4604      	mov	r4, r0
 80083de:	e9c0 3300 	strd	r3, r3, [r0]
 80083e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083e6:	6083      	str	r3, [r0, #8]
 80083e8:	8181      	strh	r1, [r0, #12]
 80083ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80083ec:	81c2      	strh	r2, [r0, #14]
 80083ee:	6183      	str	r3, [r0, #24]
 80083f0:	4619      	mov	r1, r3
 80083f2:	2208      	movs	r2, #8
 80083f4:	305c      	adds	r0, #92	@ 0x5c
 80083f6:	f000 f9f9 	bl	80087ec <memset>
 80083fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008430 <std+0x58>)
 80083fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80083fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008434 <std+0x5c>)
 8008400:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008402:	4b0d      	ldr	r3, [pc, #52]	@ (8008438 <std+0x60>)
 8008404:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008406:	4b0d      	ldr	r3, [pc, #52]	@ (800843c <std+0x64>)
 8008408:	6323      	str	r3, [r4, #48]	@ 0x30
 800840a:	4b0d      	ldr	r3, [pc, #52]	@ (8008440 <std+0x68>)
 800840c:	6224      	str	r4, [r4, #32]
 800840e:	429c      	cmp	r4, r3
 8008410:	d006      	beq.n	8008420 <std+0x48>
 8008412:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008416:	4294      	cmp	r4, r2
 8008418:	d002      	beq.n	8008420 <std+0x48>
 800841a:	33d0      	adds	r3, #208	@ 0xd0
 800841c:	429c      	cmp	r4, r3
 800841e:	d105      	bne.n	800842c <std+0x54>
 8008420:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008428:	f000 ba5c 	b.w	80088e4 <__retarget_lock_init_recursive>
 800842c:	bd10      	pop	{r4, pc}
 800842e:	bf00      	nop
 8008430:	0800863d 	.word	0x0800863d
 8008434:	0800865f 	.word	0x0800865f
 8008438:	08008697 	.word	0x08008697
 800843c:	080086bb 	.word	0x080086bb
 8008440:	20000560 	.word	0x20000560

08008444 <stdio_exit_handler>:
 8008444:	4a02      	ldr	r2, [pc, #8]	@ (8008450 <stdio_exit_handler+0xc>)
 8008446:	4903      	ldr	r1, [pc, #12]	@ (8008454 <stdio_exit_handler+0x10>)
 8008448:	4803      	ldr	r0, [pc, #12]	@ (8008458 <stdio_exit_handler+0x14>)
 800844a:	f000 b869 	b.w	8008520 <_fwalk_sglue>
 800844e:	bf00      	nop
 8008450:	2000000c 	.word	0x2000000c
 8008454:	0800a219 	.word	0x0800a219
 8008458:	2000001c 	.word	0x2000001c

0800845c <cleanup_stdio>:
 800845c:	6841      	ldr	r1, [r0, #4]
 800845e:	4b0c      	ldr	r3, [pc, #48]	@ (8008490 <cleanup_stdio+0x34>)
 8008460:	4299      	cmp	r1, r3
 8008462:	b510      	push	{r4, lr}
 8008464:	4604      	mov	r4, r0
 8008466:	d001      	beq.n	800846c <cleanup_stdio+0x10>
 8008468:	f001 fed6 	bl	800a218 <_fflush_r>
 800846c:	68a1      	ldr	r1, [r4, #8]
 800846e:	4b09      	ldr	r3, [pc, #36]	@ (8008494 <cleanup_stdio+0x38>)
 8008470:	4299      	cmp	r1, r3
 8008472:	d002      	beq.n	800847a <cleanup_stdio+0x1e>
 8008474:	4620      	mov	r0, r4
 8008476:	f001 fecf 	bl	800a218 <_fflush_r>
 800847a:	68e1      	ldr	r1, [r4, #12]
 800847c:	4b06      	ldr	r3, [pc, #24]	@ (8008498 <cleanup_stdio+0x3c>)
 800847e:	4299      	cmp	r1, r3
 8008480:	d004      	beq.n	800848c <cleanup_stdio+0x30>
 8008482:	4620      	mov	r0, r4
 8008484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008488:	f001 bec6 	b.w	800a218 <_fflush_r>
 800848c:	bd10      	pop	{r4, pc}
 800848e:	bf00      	nop
 8008490:	20000560 	.word	0x20000560
 8008494:	200005c8 	.word	0x200005c8
 8008498:	20000630 	.word	0x20000630

0800849c <global_stdio_init.part.0>:
 800849c:	b510      	push	{r4, lr}
 800849e:	4b0b      	ldr	r3, [pc, #44]	@ (80084cc <global_stdio_init.part.0+0x30>)
 80084a0:	4c0b      	ldr	r4, [pc, #44]	@ (80084d0 <global_stdio_init.part.0+0x34>)
 80084a2:	4a0c      	ldr	r2, [pc, #48]	@ (80084d4 <global_stdio_init.part.0+0x38>)
 80084a4:	601a      	str	r2, [r3, #0]
 80084a6:	4620      	mov	r0, r4
 80084a8:	2200      	movs	r2, #0
 80084aa:	2104      	movs	r1, #4
 80084ac:	f7ff ff94 	bl	80083d8 <std>
 80084b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084b4:	2201      	movs	r2, #1
 80084b6:	2109      	movs	r1, #9
 80084b8:	f7ff ff8e 	bl	80083d8 <std>
 80084bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084c0:	2202      	movs	r2, #2
 80084c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084c6:	2112      	movs	r1, #18
 80084c8:	f7ff bf86 	b.w	80083d8 <std>
 80084cc:	20000698 	.word	0x20000698
 80084d0:	20000560 	.word	0x20000560
 80084d4:	08008445 	.word	0x08008445

080084d8 <__sfp_lock_acquire>:
 80084d8:	4801      	ldr	r0, [pc, #4]	@ (80084e0 <__sfp_lock_acquire+0x8>)
 80084da:	f000 ba04 	b.w	80088e6 <__retarget_lock_acquire_recursive>
 80084de:	bf00      	nop
 80084e0:	200006a1 	.word	0x200006a1

080084e4 <__sfp_lock_release>:
 80084e4:	4801      	ldr	r0, [pc, #4]	@ (80084ec <__sfp_lock_release+0x8>)
 80084e6:	f000 b9ff 	b.w	80088e8 <__retarget_lock_release_recursive>
 80084ea:	bf00      	nop
 80084ec:	200006a1 	.word	0x200006a1

080084f0 <__sinit>:
 80084f0:	b510      	push	{r4, lr}
 80084f2:	4604      	mov	r4, r0
 80084f4:	f7ff fff0 	bl	80084d8 <__sfp_lock_acquire>
 80084f8:	6a23      	ldr	r3, [r4, #32]
 80084fa:	b11b      	cbz	r3, 8008504 <__sinit+0x14>
 80084fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008500:	f7ff bff0 	b.w	80084e4 <__sfp_lock_release>
 8008504:	4b04      	ldr	r3, [pc, #16]	@ (8008518 <__sinit+0x28>)
 8008506:	6223      	str	r3, [r4, #32]
 8008508:	4b04      	ldr	r3, [pc, #16]	@ (800851c <__sinit+0x2c>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1f5      	bne.n	80084fc <__sinit+0xc>
 8008510:	f7ff ffc4 	bl	800849c <global_stdio_init.part.0>
 8008514:	e7f2      	b.n	80084fc <__sinit+0xc>
 8008516:	bf00      	nop
 8008518:	0800845d 	.word	0x0800845d
 800851c:	20000698 	.word	0x20000698

08008520 <_fwalk_sglue>:
 8008520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008524:	4607      	mov	r7, r0
 8008526:	4688      	mov	r8, r1
 8008528:	4614      	mov	r4, r2
 800852a:	2600      	movs	r6, #0
 800852c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008530:	f1b9 0901 	subs.w	r9, r9, #1
 8008534:	d505      	bpl.n	8008542 <_fwalk_sglue+0x22>
 8008536:	6824      	ldr	r4, [r4, #0]
 8008538:	2c00      	cmp	r4, #0
 800853a:	d1f7      	bne.n	800852c <_fwalk_sglue+0xc>
 800853c:	4630      	mov	r0, r6
 800853e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008542:	89ab      	ldrh	r3, [r5, #12]
 8008544:	2b01      	cmp	r3, #1
 8008546:	d907      	bls.n	8008558 <_fwalk_sglue+0x38>
 8008548:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800854c:	3301      	adds	r3, #1
 800854e:	d003      	beq.n	8008558 <_fwalk_sglue+0x38>
 8008550:	4629      	mov	r1, r5
 8008552:	4638      	mov	r0, r7
 8008554:	47c0      	blx	r8
 8008556:	4306      	orrs	r6, r0
 8008558:	3568      	adds	r5, #104	@ 0x68
 800855a:	e7e9      	b.n	8008530 <_fwalk_sglue+0x10>

0800855c <iprintf>:
 800855c:	b40f      	push	{r0, r1, r2, r3}
 800855e:	b507      	push	{r0, r1, r2, lr}
 8008560:	4906      	ldr	r1, [pc, #24]	@ (800857c <iprintf+0x20>)
 8008562:	ab04      	add	r3, sp, #16
 8008564:	6808      	ldr	r0, [r1, #0]
 8008566:	f853 2b04 	ldr.w	r2, [r3], #4
 800856a:	6881      	ldr	r1, [r0, #8]
 800856c:	9301      	str	r3, [sp, #4]
 800856e:	f001 fcb7 	bl	8009ee0 <_vfiprintf_r>
 8008572:	b003      	add	sp, #12
 8008574:	f85d eb04 	ldr.w	lr, [sp], #4
 8008578:	b004      	add	sp, #16
 800857a:	4770      	bx	lr
 800857c:	20000018 	.word	0x20000018

08008580 <_puts_r>:
 8008580:	6a03      	ldr	r3, [r0, #32]
 8008582:	b570      	push	{r4, r5, r6, lr}
 8008584:	6884      	ldr	r4, [r0, #8]
 8008586:	4605      	mov	r5, r0
 8008588:	460e      	mov	r6, r1
 800858a:	b90b      	cbnz	r3, 8008590 <_puts_r+0x10>
 800858c:	f7ff ffb0 	bl	80084f0 <__sinit>
 8008590:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008592:	07db      	lsls	r3, r3, #31
 8008594:	d405      	bmi.n	80085a2 <_puts_r+0x22>
 8008596:	89a3      	ldrh	r3, [r4, #12]
 8008598:	0598      	lsls	r0, r3, #22
 800859a:	d402      	bmi.n	80085a2 <_puts_r+0x22>
 800859c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800859e:	f000 f9a2 	bl	80088e6 <__retarget_lock_acquire_recursive>
 80085a2:	89a3      	ldrh	r3, [r4, #12]
 80085a4:	0719      	lsls	r1, r3, #28
 80085a6:	d502      	bpl.n	80085ae <_puts_r+0x2e>
 80085a8:	6923      	ldr	r3, [r4, #16]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d135      	bne.n	800861a <_puts_r+0x9a>
 80085ae:	4621      	mov	r1, r4
 80085b0:	4628      	mov	r0, r5
 80085b2:	f000 f8c5 	bl	8008740 <__swsetup_r>
 80085b6:	b380      	cbz	r0, 800861a <_puts_r+0x9a>
 80085b8:	f04f 35ff 	mov.w	r5, #4294967295
 80085bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085be:	07da      	lsls	r2, r3, #31
 80085c0:	d405      	bmi.n	80085ce <_puts_r+0x4e>
 80085c2:	89a3      	ldrh	r3, [r4, #12]
 80085c4:	059b      	lsls	r3, r3, #22
 80085c6:	d402      	bmi.n	80085ce <_puts_r+0x4e>
 80085c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085ca:	f000 f98d 	bl	80088e8 <__retarget_lock_release_recursive>
 80085ce:	4628      	mov	r0, r5
 80085d0:	bd70      	pop	{r4, r5, r6, pc}
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	da04      	bge.n	80085e0 <_puts_r+0x60>
 80085d6:	69a2      	ldr	r2, [r4, #24]
 80085d8:	429a      	cmp	r2, r3
 80085da:	dc17      	bgt.n	800860c <_puts_r+0x8c>
 80085dc:	290a      	cmp	r1, #10
 80085de:	d015      	beq.n	800860c <_puts_r+0x8c>
 80085e0:	6823      	ldr	r3, [r4, #0]
 80085e2:	1c5a      	adds	r2, r3, #1
 80085e4:	6022      	str	r2, [r4, #0]
 80085e6:	7019      	strb	r1, [r3, #0]
 80085e8:	68a3      	ldr	r3, [r4, #8]
 80085ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80085ee:	3b01      	subs	r3, #1
 80085f0:	60a3      	str	r3, [r4, #8]
 80085f2:	2900      	cmp	r1, #0
 80085f4:	d1ed      	bne.n	80085d2 <_puts_r+0x52>
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	da11      	bge.n	800861e <_puts_r+0x9e>
 80085fa:	4622      	mov	r2, r4
 80085fc:	210a      	movs	r1, #10
 80085fe:	4628      	mov	r0, r5
 8008600:	f000 f85f 	bl	80086c2 <__swbuf_r>
 8008604:	3001      	adds	r0, #1
 8008606:	d0d7      	beq.n	80085b8 <_puts_r+0x38>
 8008608:	250a      	movs	r5, #10
 800860a:	e7d7      	b.n	80085bc <_puts_r+0x3c>
 800860c:	4622      	mov	r2, r4
 800860e:	4628      	mov	r0, r5
 8008610:	f000 f857 	bl	80086c2 <__swbuf_r>
 8008614:	3001      	adds	r0, #1
 8008616:	d1e7      	bne.n	80085e8 <_puts_r+0x68>
 8008618:	e7ce      	b.n	80085b8 <_puts_r+0x38>
 800861a:	3e01      	subs	r6, #1
 800861c:	e7e4      	b.n	80085e8 <_puts_r+0x68>
 800861e:	6823      	ldr	r3, [r4, #0]
 8008620:	1c5a      	adds	r2, r3, #1
 8008622:	6022      	str	r2, [r4, #0]
 8008624:	220a      	movs	r2, #10
 8008626:	701a      	strb	r2, [r3, #0]
 8008628:	e7ee      	b.n	8008608 <_puts_r+0x88>
	...

0800862c <puts>:
 800862c:	4b02      	ldr	r3, [pc, #8]	@ (8008638 <puts+0xc>)
 800862e:	4601      	mov	r1, r0
 8008630:	6818      	ldr	r0, [r3, #0]
 8008632:	f7ff bfa5 	b.w	8008580 <_puts_r>
 8008636:	bf00      	nop
 8008638:	20000018 	.word	0x20000018

0800863c <__sread>:
 800863c:	b510      	push	{r4, lr}
 800863e:	460c      	mov	r4, r1
 8008640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008644:	f000 f900 	bl	8008848 <_read_r>
 8008648:	2800      	cmp	r0, #0
 800864a:	bfab      	itete	ge
 800864c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800864e:	89a3      	ldrhlt	r3, [r4, #12]
 8008650:	181b      	addge	r3, r3, r0
 8008652:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008656:	bfac      	ite	ge
 8008658:	6563      	strge	r3, [r4, #84]	@ 0x54
 800865a:	81a3      	strhlt	r3, [r4, #12]
 800865c:	bd10      	pop	{r4, pc}

0800865e <__swrite>:
 800865e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008662:	461f      	mov	r7, r3
 8008664:	898b      	ldrh	r3, [r1, #12]
 8008666:	05db      	lsls	r3, r3, #23
 8008668:	4605      	mov	r5, r0
 800866a:	460c      	mov	r4, r1
 800866c:	4616      	mov	r6, r2
 800866e:	d505      	bpl.n	800867c <__swrite+0x1e>
 8008670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008674:	2302      	movs	r3, #2
 8008676:	2200      	movs	r2, #0
 8008678:	f000 f8d4 	bl	8008824 <_lseek_r>
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008682:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008686:	81a3      	strh	r3, [r4, #12]
 8008688:	4632      	mov	r2, r6
 800868a:	463b      	mov	r3, r7
 800868c:	4628      	mov	r0, r5
 800868e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008692:	f000 b8eb 	b.w	800886c <_write_r>

08008696 <__sseek>:
 8008696:	b510      	push	{r4, lr}
 8008698:	460c      	mov	r4, r1
 800869a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869e:	f000 f8c1 	bl	8008824 <_lseek_r>
 80086a2:	1c43      	adds	r3, r0, #1
 80086a4:	89a3      	ldrh	r3, [r4, #12]
 80086a6:	bf15      	itete	ne
 80086a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80086aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80086ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80086b2:	81a3      	strheq	r3, [r4, #12]
 80086b4:	bf18      	it	ne
 80086b6:	81a3      	strhne	r3, [r4, #12]
 80086b8:	bd10      	pop	{r4, pc}

080086ba <__sclose>:
 80086ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086be:	f000 b8a1 	b.w	8008804 <_close_r>

080086c2 <__swbuf_r>:
 80086c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c4:	460e      	mov	r6, r1
 80086c6:	4614      	mov	r4, r2
 80086c8:	4605      	mov	r5, r0
 80086ca:	b118      	cbz	r0, 80086d4 <__swbuf_r+0x12>
 80086cc:	6a03      	ldr	r3, [r0, #32]
 80086ce:	b90b      	cbnz	r3, 80086d4 <__swbuf_r+0x12>
 80086d0:	f7ff ff0e 	bl	80084f0 <__sinit>
 80086d4:	69a3      	ldr	r3, [r4, #24]
 80086d6:	60a3      	str	r3, [r4, #8]
 80086d8:	89a3      	ldrh	r3, [r4, #12]
 80086da:	071a      	lsls	r2, r3, #28
 80086dc:	d501      	bpl.n	80086e2 <__swbuf_r+0x20>
 80086de:	6923      	ldr	r3, [r4, #16]
 80086e0:	b943      	cbnz	r3, 80086f4 <__swbuf_r+0x32>
 80086e2:	4621      	mov	r1, r4
 80086e4:	4628      	mov	r0, r5
 80086e6:	f000 f82b 	bl	8008740 <__swsetup_r>
 80086ea:	b118      	cbz	r0, 80086f4 <__swbuf_r+0x32>
 80086ec:	f04f 37ff 	mov.w	r7, #4294967295
 80086f0:	4638      	mov	r0, r7
 80086f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	6922      	ldr	r2, [r4, #16]
 80086f8:	1a98      	subs	r0, r3, r2
 80086fa:	6963      	ldr	r3, [r4, #20]
 80086fc:	b2f6      	uxtb	r6, r6
 80086fe:	4283      	cmp	r3, r0
 8008700:	4637      	mov	r7, r6
 8008702:	dc05      	bgt.n	8008710 <__swbuf_r+0x4e>
 8008704:	4621      	mov	r1, r4
 8008706:	4628      	mov	r0, r5
 8008708:	f001 fd86 	bl	800a218 <_fflush_r>
 800870c:	2800      	cmp	r0, #0
 800870e:	d1ed      	bne.n	80086ec <__swbuf_r+0x2a>
 8008710:	68a3      	ldr	r3, [r4, #8]
 8008712:	3b01      	subs	r3, #1
 8008714:	60a3      	str	r3, [r4, #8]
 8008716:	6823      	ldr	r3, [r4, #0]
 8008718:	1c5a      	adds	r2, r3, #1
 800871a:	6022      	str	r2, [r4, #0]
 800871c:	701e      	strb	r6, [r3, #0]
 800871e:	6962      	ldr	r2, [r4, #20]
 8008720:	1c43      	adds	r3, r0, #1
 8008722:	429a      	cmp	r2, r3
 8008724:	d004      	beq.n	8008730 <__swbuf_r+0x6e>
 8008726:	89a3      	ldrh	r3, [r4, #12]
 8008728:	07db      	lsls	r3, r3, #31
 800872a:	d5e1      	bpl.n	80086f0 <__swbuf_r+0x2e>
 800872c:	2e0a      	cmp	r6, #10
 800872e:	d1df      	bne.n	80086f0 <__swbuf_r+0x2e>
 8008730:	4621      	mov	r1, r4
 8008732:	4628      	mov	r0, r5
 8008734:	f001 fd70 	bl	800a218 <_fflush_r>
 8008738:	2800      	cmp	r0, #0
 800873a:	d0d9      	beq.n	80086f0 <__swbuf_r+0x2e>
 800873c:	e7d6      	b.n	80086ec <__swbuf_r+0x2a>
	...

08008740 <__swsetup_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4b29      	ldr	r3, [pc, #164]	@ (80087e8 <__swsetup_r+0xa8>)
 8008744:	4605      	mov	r5, r0
 8008746:	6818      	ldr	r0, [r3, #0]
 8008748:	460c      	mov	r4, r1
 800874a:	b118      	cbz	r0, 8008754 <__swsetup_r+0x14>
 800874c:	6a03      	ldr	r3, [r0, #32]
 800874e:	b90b      	cbnz	r3, 8008754 <__swsetup_r+0x14>
 8008750:	f7ff fece 	bl	80084f0 <__sinit>
 8008754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008758:	0719      	lsls	r1, r3, #28
 800875a:	d422      	bmi.n	80087a2 <__swsetup_r+0x62>
 800875c:	06da      	lsls	r2, r3, #27
 800875e:	d407      	bmi.n	8008770 <__swsetup_r+0x30>
 8008760:	2209      	movs	r2, #9
 8008762:	602a      	str	r2, [r5, #0]
 8008764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008768:	81a3      	strh	r3, [r4, #12]
 800876a:	f04f 30ff 	mov.w	r0, #4294967295
 800876e:	e033      	b.n	80087d8 <__swsetup_r+0x98>
 8008770:	0758      	lsls	r0, r3, #29
 8008772:	d512      	bpl.n	800879a <__swsetup_r+0x5a>
 8008774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008776:	b141      	cbz	r1, 800878a <__swsetup_r+0x4a>
 8008778:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800877c:	4299      	cmp	r1, r3
 800877e:	d002      	beq.n	8008786 <__swsetup_r+0x46>
 8008780:	4628      	mov	r0, r5
 8008782:	f000 ff01 	bl	8009588 <_free_r>
 8008786:	2300      	movs	r3, #0
 8008788:	6363      	str	r3, [r4, #52]	@ 0x34
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	2300      	movs	r3, #0
 8008794:	6063      	str	r3, [r4, #4]
 8008796:	6923      	ldr	r3, [r4, #16]
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	89a3      	ldrh	r3, [r4, #12]
 800879c:	f043 0308 	orr.w	r3, r3, #8
 80087a0:	81a3      	strh	r3, [r4, #12]
 80087a2:	6923      	ldr	r3, [r4, #16]
 80087a4:	b94b      	cbnz	r3, 80087ba <__swsetup_r+0x7a>
 80087a6:	89a3      	ldrh	r3, [r4, #12]
 80087a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087b0:	d003      	beq.n	80087ba <__swsetup_r+0x7a>
 80087b2:	4621      	mov	r1, r4
 80087b4:	4628      	mov	r0, r5
 80087b6:	f001 fd7d 	bl	800a2b4 <__smakebuf_r>
 80087ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087be:	f013 0201 	ands.w	r2, r3, #1
 80087c2:	d00a      	beq.n	80087da <__swsetup_r+0x9a>
 80087c4:	2200      	movs	r2, #0
 80087c6:	60a2      	str	r2, [r4, #8]
 80087c8:	6962      	ldr	r2, [r4, #20]
 80087ca:	4252      	negs	r2, r2
 80087cc:	61a2      	str	r2, [r4, #24]
 80087ce:	6922      	ldr	r2, [r4, #16]
 80087d0:	b942      	cbnz	r2, 80087e4 <__swsetup_r+0xa4>
 80087d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80087d6:	d1c5      	bne.n	8008764 <__swsetup_r+0x24>
 80087d8:	bd38      	pop	{r3, r4, r5, pc}
 80087da:	0799      	lsls	r1, r3, #30
 80087dc:	bf58      	it	pl
 80087de:	6962      	ldrpl	r2, [r4, #20]
 80087e0:	60a2      	str	r2, [r4, #8]
 80087e2:	e7f4      	b.n	80087ce <__swsetup_r+0x8e>
 80087e4:	2000      	movs	r0, #0
 80087e6:	e7f7      	b.n	80087d8 <__swsetup_r+0x98>
 80087e8:	20000018 	.word	0x20000018

080087ec <memset>:
 80087ec:	4402      	add	r2, r0
 80087ee:	4603      	mov	r3, r0
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d100      	bne.n	80087f6 <memset+0xa>
 80087f4:	4770      	bx	lr
 80087f6:	f803 1b01 	strb.w	r1, [r3], #1
 80087fa:	e7f9      	b.n	80087f0 <memset+0x4>

080087fc <_localeconv_r>:
 80087fc:	4800      	ldr	r0, [pc, #0]	@ (8008800 <_localeconv_r+0x4>)
 80087fe:	4770      	bx	lr
 8008800:	20000158 	.word	0x20000158

08008804 <_close_r>:
 8008804:	b538      	push	{r3, r4, r5, lr}
 8008806:	4d06      	ldr	r5, [pc, #24]	@ (8008820 <_close_r+0x1c>)
 8008808:	2300      	movs	r3, #0
 800880a:	4604      	mov	r4, r0
 800880c:	4608      	mov	r0, r1
 800880e:	602b      	str	r3, [r5, #0]
 8008810:	f7fa fab4 	bl	8002d7c <_close>
 8008814:	1c43      	adds	r3, r0, #1
 8008816:	d102      	bne.n	800881e <_close_r+0x1a>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	b103      	cbz	r3, 800881e <_close_r+0x1a>
 800881c:	6023      	str	r3, [r4, #0]
 800881e:	bd38      	pop	{r3, r4, r5, pc}
 8008820:	2000069c 	.word	0x2000069c

08008824 <_lseek_r>:
 8008824:	b538      	push	{r3, r4, r5, lr}
 8008826:	4d07      	ldr	r5, [pc, #28]	@ (8008844 <_lseek_r+0x20>)
 8008828:	4604      	mov	r4, r0
 800882a:	4608      	mov	r0, r1
 800882c:	4611      	mov	r1, r2
 800882e:	2200      	movs	r2, #0
 8008830:	602a      	str	r2, [r5, #0]
 8008832:	461a      	mov	r2, r3
 8008834:	f7fa fac9 	bl	8002dca <_lseek>
 8008838:	1c43      	adds	r3, r0, #1
 800883a:	d102      	bne.n	8008842 <_lseek_r+0x1e>
 800883c:	682b      	ldr	r3, [r5, #0]
 800883e:	b103      	cbz	r3, 8008842 <_lseek_r+0x1e>
 8008840:	6023      	str	r3, [r4, #0]
 8008842:	bd38      	pop	{r3, r4, r5, pc}
 8008844:	2000069c 	.word	0x2000069c

08008848 <_read_r>:
 8008848:	b538      	push	{r3, r4, r5, lr}
 800884a:	4d07      	ldr	r5, [pc, #28]	@ (8008868 <_read_r+0x20>)
 800884c:	4604      	mov	r4, r0
 800884e:	4608      	mov	r0, r1
 8008850:	4611      	mov	r1, r2
 8008852:	2200      	movs	r2, #0
 8008854:	602a      	str	r2, [r5, #0]
 8008856:	461a      	mov	r2, r3
 8008858:	f7fa fa73 	bl	8002d42 <_read>
 800885c:	1c43      	adds	r3, r0, #1
 800885e:	d102      	bne.n	8008866 <_read_r+0x1e>
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	b103      	cbz	r3, 8008866 <_read_r+0x1e>
 8008864:	6023      	str	r3, [r4, #0]
 8008866:	bd38      	pop	{r3, r4, r5, pc}
 8008868:	2000069c 	.word	0x2000069c

0800886c <_write_r>:
 800886c:	b538      	push	{r3, r4, r5, lr}
 800886e:	4d07      	ldr	r5, [pc, #28]	@ (800888c <_write_r+0x20>)
 8008870:	4604      	mov	r4, r0
 8008872:	4608      	mov	r0, r1
 8008874:	4611      	mov	r1, r2
 8008876:	2200      	movs	r2, #0
 8008878:	602a      	str	r2, [r5, #0]
 800887a:	461a      	mov	r2, r3
 800887c:	f7f9 fdb0 	bl	80023e0 <_write>
 8008880:	1c43      	adds	r3, r0, #1
 8008882:	d102      	bne.n	800888a <_write_r+0x1e>
 8008884:	682b      	ldr	r3, [r5, #0]
 8008886:	b103      	cbz	r3, 800888a <_write_r+0x1e>
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	bd38      	pop	{r3, r4, r5, pc}
 800888c:	2000069c 	.word	0x2000069c

08008890 <__errno>:
 8008890:	4b01      	ldr	r3, [pc, #4]	@ (8008898 <__errno+0x8>)
 8008892:	6818      	ldr	r0, [r3, #0]
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	20000018 	.word	0x20000018

0800889c <__libc_init_array>:
 800889c:	b570      	push	{r4, r5, r6, lr}
 800889e:	4d0d      	ldr	r5, [pc, #52]	@ (80088d4 <__libc_init_array+0x38>)
 80088a0:	4c0d      	ldr	r4, [pc, #52]	@ (80088d8 <__libc_init_array+0x3c>)
 80088a2:	1b64      	subs	r4, r4, r5
 80088a4:	10a4      	asrs	r4, r4, #2
 80088a6:	2600      	movs	r6, #0
 80088a8:	42a6      	cmp	r6, r4
 80088aa:	d109      	bne.n	80088c0 <__libc_init_array+0x24>
 80088ac:	4d0b      	ldr	r5, [pc, #44]	@ (80088dc <__libc_init_array+0x40>)
 80088ae:	4c0c      	ldr	r4, [pc, #48]	@ (80088e0 <__libc_init_array+0x44>)
 80088b0:	f001 fe2c 	bl	800a50c <_init>
 80088b4:	1b64      	subs	r4, r4, r5
 80088b6:	10a4      	asrs	r4, r4, #2
 80088b8:	2600      	movs	r6, #0
 80088ba:	42a6      	cmp	r6, r4
 80088bc:	d105      	bne.n	80088ca <__libc_init_array+0x2e>
 80088be:	bd70      	pop	{r4, r5, r6, pc}
 80088c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80088c4:	4798      	blx	r3
 80088c6:	3601      	adds	r6, #1
 80088c8:	e7ee      	b.n	80088a8 <__libc_init_array+0xc>
 80088ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80088ce:	4798      	blx	r3
 80088d0:	3601      	adds	r6, #1
 80088d2:	e7f2      	b.n	80088ba <__libc_init_array+0x1e>
 80088d4:	0800abe0 	.word	0x0800abe0
 80088d8:	0800abe0 	.word	0x0800abe0
 80088dc:	0800abe0 	.word	0x0800abe0
 80088e0:	0800abe4 	.word	0x0800abe4

080088e4 <__retarget_lock_init_recursive>:
 80088e4:	4770      	bx	lr

080088e6 <__retarget_lock_acquire_recursive>:
 80088e6:	4770      	bx	lr

080088e8 <__retarget_lock_release_recursive>:
 80088e8:	4770      	bx	lr

080088ea <quorem>:
 80088ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ee:	6903      	ldr	r3, [r0, #16]
 80088f0:	690c      	ldr	r4, [r1, #16]
 80088f2:	42a3      	cmp	r3, r4
 80088f4:	4607      	mov	r7, r0
 80088f6:	db7e      	blt.n	80089f6 <quorem+0x10c>
 80088f8:	3c01      	subs	r4, #1
 80088fa:	f101 0814 	add.w	r8, r1, #20
 80088fe:	00a3      	lsls	r3, r4, #2
 8008900:	f100 0514 	add.w	r5, r0, #20
 8008904:	9300      	str	r3, [sp, #0]
 8008906:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800890a:	9301      	str	r3, [sp, #4]
 800890c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008910:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008914:	3301      	adds	r3, #1
 8008916:	429a      	cmp	r2, r3
 8008918:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800891c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008920:	d32e      	bcc.n	8008980 <quorem+0x96>
 8008922:	f04f 0a00 	mov.w	sl, #0
 8008926:	46c4      	mov	ip, r8
 8008928:	46ae      	mov	lr, r5
 800892a:	46d3      	mov	fp, sl
 800892c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008930:	b298      	uxth	r0, r3
 8008932:	fb06 a000 	mla	r0, r6, r0, sl
 8008936:	0c02      	lsrs	r2, r0, #16
 8008938:	0c1b      	lsrs	r3, r3, #16
 800893a:	fb06 2303 	mla	r3, r6, r3, r2
 800893e:	f8de 2000 	ldr.w	r2, [lr]
 8008942:	b280      	uxth	r0, r0
 8008944:	b292      	uxth	r2, r2
 8008946:	1a12      	subs	r2, r2, r0
 8008948:	445a      	add	r2, fp
 800894a:	f8de 0000 	ldr.w	r0, [lr]
 800894e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008952:	b29b      	uxth	r3, r3
 8008954:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008958:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800895c:	b292      	uxth	r2, r2
 800895e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008962:	45e1      	cmp	r9, ip
 8008964:	f84e 2b04 	str.w	r2, [lr], #4
 8008968:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800896c:	d2de      	bcs.n	800892c <quorem+0x42>
 800896e:	9b00      	ldr	r3, [sp, #0]
 8008970:	58eb      	ldr	r3, [r5, r3]
 8008972:	b92b      	cbnz	r3, 8008980 <quorem+0x96>
 8008974:	9b01      	ldr	r3, [sp, #4]
 8008976:	3b04      	subs	r3, #4
 8008978:	429d      	cmp	r5, r3
 800897a:	461a      	mov	r2, r3
 800897c:	d32f      	bcc.n	80089de <quorem+0xf4>
 800897e:	613c      	str	r4, [r7, #16]
 8008980:	4638      	mov	r0, r7
 8008982:	f001 f97b 	bl	8009c7c <__mcmp>
 8008986:	2800      	cmp	r0, #0
 8008988:	db25      	blt.n	80089d6 <quorem+0xec>
 800898a:	4629      	mov	r1, r5
 800898c:	2000      	movs	r0, #0
 800898e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008992:	f8d1 c000 	ldr.w	ip, [r1]
 8008996:	fa1f fe82 	uxth.w	lr, r2
 800899a:	fa1f f38c 	uxth.w	r3, ip
 800899e:	eba3 030e 	sub.w	r3, r3, lr
 80089a2:	4403      	add	r3, r0
 80089a4:	0c12      	lsrs	r2, r2, #16
 80089a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80089aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089b4:	45c1      	cmp	r9, r8
 80089b6:	f841 3b04 	str.w	r3, [r1], #4
 80089ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80089be:	d2e6      	bcs.n	800898e <quorem+0xa4>
 80089c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089c8:	b922      	cbnz	r2, 80089d4 <quorem+0xea>
 80089ca:	3b04      	subs	r3, #4
 80089cc:	429d      	cmp	r5, r3
 80089ce:	461a      	mov	r2, r3
 80089d0:	d30b      	bcc.n	80089ea <quorem+0x100>
 80089d2:	613c      	str	r4, [r7, #16]
 80089d4:	3601      	adds	r6, #1
 80089d6:	4630      	mov	r0, r6
 80089d8:	b003      	add	sp, #12
 80089da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089de:	6812      	ldr	r2, [r2, #0]
 80089e0:	3b04      	subs	r3, #4
 80089e2:	2a00      	cmp	r2, #0
 80089e4:	d1cb      	bne.n	800897e <quorem+0x94>
 80089e6:	3c01      	subs	r4, #1
 80089e8:	e7c6      	b.n	8008978 <quorem+0x8e>
 80089ea:	6812      	ldr	r2, [r2, #0]
 80089ec:	3b04      	subs	r3, #4
 80089ee:	2a00      	cmp	r2, #0
 80089f0:	d1ef      	bne.n	80089d2 <quorem+0xe8>
 80089f2:	3c01      	subs	r4, #1
 80089f4:	e7ea      	b.n	80089cc <quorem+0xe2>
 80089f6:	2000      	movs	r0, #0
 80089f8:	e7ee      	b.n	80089d8 <quorem+0xee>
 80089fa:	0000      	movs	r0, r0
 80089fc:	0000      	movs	r0, r0
	...

08008a00 <_dtoa_r>:
 8008a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a04:	69c7      	ldr	r7, [r0, #28]
 8008a06:	b099      	sub	sp, #100	@ 0x64
 8008a08:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008a0c:	ec55 4b10 	vmov	r4, r5, d0
 8008a10:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008a12:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a14:	4683      	mov	fp, r0
 8008a16:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a1a:	b97f      	cbnz	r7, 8008a3c <_dtoa_r+0x3c>
 8008a1c:	2010      	movs	r0, #16
 8008a1e:	f000 fdfd 	bl	800961c <malloc>
 8008a22:	4602      	mov	r2, r0
 8008a24:	f8cb 001c 	str.w	r0, [fp, #28]
 8008a28:	b920      	cbnz	r0, 8008a34 <_dtoa_r+0x34>
 8008a2a:	4ba7      	ldr	r3, [pc, #668]	@ (8008cc8 <_dtoa_r+0x2c8>)
 8008a2c:	21ef      	movs	r1, #239	@ 0xef
 8008a2e:	48a7      	ldr	r0, [pc, #668]	@ (8008ccc <_dtoa_r+0x2cc>)
 8008a30:	f001 fcbc 	bl	800a3ac <__assert_func>
 8008a34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008a38:	6007      	str	r7, [r0, #0]
 8008a3a:	60c7      	str	r7, [r0, #12]
 8008a3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008a40:	6819      	ldr	r1, [r3, #0]
 8008a42:	b159      	cbz	r1, 8008a5c <_dtoa_r+0x5c>
 8008a44:	685a      	ldr	r2, [r3, #4]
 8008a46:	604a      	str	r2, [r1, #4]
 8008a48:	2301      	movs	r3, #1
 8008a4a:	4093      	lsls	r3, r2
 8008a4c:	608b      	str	r3, [r1, #8]
 8008a4e:	4658      	mov	r0, fp
 8008a50:	f000 feda 	bl	8009808 <_Bfree>
 8008a54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	601a      	str	r2, [r3, #0]
 8008a5c:	1e2b      	subs	r3, r5, #0
 8008a5e:	bfb9      	ittee	lt
 8008a60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008a64:	9303      	strlt	r3, [sp, #12]
 8008a66:	2300      	movge	r3, #0
 8008a68:	6033      	strge	r3, [r6, #0]
 8008a6a:	9f03      	ldr	r7, [sp, #12]
 8008a6c:	4b98      	ldr	r3, [pc, #608]	@ (8008cd0 <_dtoa_r+0x2d0>)
 8008a6e:	bfbc      	itt	lt
 8008a70:	2201      	movlt	r2, #1
 8008a72:	6032      	strlt	r2, [r6, #0]
 8008a74:	43bb      	bics	r3, r7
 8008a76:	d112      	bne.n	8008a9e <_dtoa_r+0x9e>
 8008a78:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008a7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a7e:	6013      	str	r3, [r2, #0]
 8008a80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a84:	4323      	orrs	r3, r4
 8008a86:	f000 854d 	beq.w	8009524 <_dtoa_r+0xb24>
 8008a8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008ce4 <_dtoa_r+0x2e4>
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f000 854f 	beq.w	8009534 <_dtoa_r+0xb34>
 8008a96:	f10a 0303 	add.w	r3, sl, #3
 8008a9a:	f000 bd49 	b.w	8009530 <_dtoa_r+0xb30>
 8008a9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	ec51 0b17 	vmov	r0, r1, d7
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008aae:	f7f8 f80b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ab2:	4680      	mov	r8, r0
 8008ab4:	b158      	cbz	r0, 8008ace <_dtoa_r+0xce>
 8008ab6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ab8:	2301      	movs	r3, #1
 8008aba:	6013      	str	r3, [r2, #0]
 8008abc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008abe:	b113      	cbz	r3, 8008ac6 <_dtoa_r+0xc6>
 8008ac0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008ac2:	4b84      	ldr	r3, [pc, #528]	@ (8008cd4 <_dtoa_r+0x2d4>)
 8008ac4:	6013      	str	r3, [r2, #0]
 8008ac6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008ce8 <_dtoa_r+0x2e8>
 8008aca:	f000 bd33 	b.w	8009534 <_dtoa_r+0xb34>
 8008ace:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008ad2:	aa16      	add	r2, sp, #88	@ 0x58
 8008ad4:	a917      	add	r1, sp, #92	@ 0x5c
 8008ad6:	4658      	mov	r0, fp
 8008ad8:	f001 f980 	bl	8009ddc <__d2b>
 8008adc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008ae0:	4681      	mov	r9, r0
 8008ae2:	2e00      	cmp	r6, #0
 8008ae4:	d077      	beq.n	8008bd6 <_dtoa_r+0x1d6>
 8008ae6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ae8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008aec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008af0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008af4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008af8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008afc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008b00:	4619      	mov	r1, r3
 8008b02:	2200      	movs	r2, #0
 8008b04:	4b74      	ldr	r3, [pc, #464]	@ (8008cd8 <_dtoa_r+0x2d8>)
 8008b06:	f7f7 fbbf 	bl	8000288 <__aeabi_dsub>
 8008b0a:	a369      	add	r3, pc, #420	@ (adr r3, 8008cb0 <_dtoa_r+0x2b0>)
 8008b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b10:	f7f7 fd72 	bl	80005f8 <__aeabi_dmul>
 8008b14:	a368      	add	r3, pc, #416	@ (adr r3, 8008cb8 <_dtoa_r+0x2b8>)
 8008b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1a:	f7f7 fbb7 	bl	800028c <__adddf3>
 8008b1e:	4604      	mov	r4, r0
 8008b20:	4630      	mov	r0, r6
 8008b22:	460d      	mov	r5, r1
 8008b24:	f7f7 fcfe 	bl	8000524 <__aeabi_i2d>
 8008b28:	a365      	add	r3, pc, #404	@ (adr r3, 8008cc0 <_dtoa_r+0x2c0>)
 8008b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2e:	f7f7 fd63 	bl	80005f8 <__aeabi_dmul>
 8008b32:	4602      	mov	r2, r0
 8008b34:	460b      	mov	r3, r1
 8008b36:	4620      	mov	r0, r4
 8008b38:	4629      	mov	r1, r5
 8008b3a:	f7f7 fba7 	bl	800028c <__adddf3>
 8008b3e:	4604      	mov	r4, r0
 8008b40:	460d      	mov	r5, r1
 8008b42:	f7f8 f809 	bl	8000b58 <__aeabi_d2iz>
 8008b46:	2200      	movs	r2, #0
 8008b48:	4607      	mov	r7, r0
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	4629      	mov	r1, r5
 8008b50:	f7f7 ffc4 	bl	8000adc <__aeabi_dcmplt>
 8008b54:	b140      	cbz	r0, 8008b68 <_dtoa_r+0x168>
 8008b56:	4638      	mov	r0, r7
 8008b58:	f7f7 fce4 	bl	8000524 <__aeabi_i2d>
 8008b5c:	4622      	mov	r2, r4
 8008b5e:	462b      	mov	r3, r5
 8008b60:	f7f7 ffb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b64:	b900      	cbnz	r0, 8008b68 <_dtoa_r+0x168>
 8008b66:	3f01      	subs	r7, #1
 8008b68:	2f16      	cmp	r7, #22
 8008b6a:	d851      	bhi.n	8008c10 <_dtoa_r+0x210>
 8008b6c:	4b5b      	ldr	r3, [pc, #364]	@ (8008cdc <_dtoa_r+0x2dc>)
 8008b6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b7a:	f7f7 ffaf 	bl	8000adc <__aeabi_dcmplt>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	d048      	beq.n	8008c14 <_dtoa_r+0x214>
 8008b82:	3f01      	subs	r7, #1
 8008b84:	2300      	movs	r3, #0
 8008b86:	9312      	str	r3, [sp, #72]	@ 0x48
 8008b88:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b8a:	1b9b      	subs	r3, r3, r6
 8008b8c:	1e5a      	subs	r2, r3, #1
 8008b8e:	bf44      	itt	mi
 8008b90:	f1c3 0801 	rsbmi	r8, r3, #1
 8008b94:	2300      	movmi	r3, #0
 8008b96:	9208      	str	r2, [sp, #32]
 8008b98:	bf54      	ite	pl
 8008b9a:	f04f 0800 	movpl.w	r8, #0
 8008b9e:	9308      	strmi	r3, [sp, #32]
 8008ba0:	2f00      	cmp	r7, #0
 8008ba2:	db39      	blt.n	8008c18 <_dtoa_r+0x218>
 8008ba4:	9b08      	ldr	r3, [sp, #32]
 8008ba6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008ba8:	443b      	add	r3, r7
 8008baa:	9308      	str	r3, [sp, #32]
 8008bac:	2300      	movs	r3, #0
 8008bae:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bb2:	2b09      	cmp	r3, #9
 8008bb4:	d864      	bhi.n	8008c80 <_dtoa_r+0x280>
 8008bb6:	2b05      	cmp	r3, #5
 8008bb8:	bfc4      	itt	gt
 8008bba:	3b04      	subgt	r3, #4
 8008bbc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bc0:	f1a3 0302 	sub.w	r3, r3, #2
 8008bc4:	bfcc      	ite	gt
 8008bc6:	2400      	movgt	r4, #0
 8008bc8:	2401      	movle	r4, #1
 8008bca:	2b03      	cmp	r3, #3
 8008bcc:	d863      	bhi.n	8008c96 <_dtoa_r+0x296>
 8008bce:	e8df f003 	tbb	[pc, r3]
 8008bd2:	372a      	.short	0x372a
 8008bd4:	5535      	.short	0x5535
 8008bd6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008bda:	441e      	add	r6, r3
 8008bdc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008be0:	2b20      	cmp	r3, #32
 8008be2:	bfc1      	itttt	gt
 8008be4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008be8:	409f      	lslgt	r7, r3
 8008bea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008bee:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008bf2:	bfd6      	itet	le
 8008bf4:	f1c3 0320 	rsble	r3, r3, #32
 8008bf8:	ea47 0003 	orrgt.w	r0, r7, r3
 8008bfc:	fa04 f003 	lslle.w	r0, r4, r3
 8008c00:	f7f7 fc80 	bl	8000504 <__aeabi_ui2d>
 8008c04:	2201      	movs	r2, #1
 8008c06:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008c0a:	3e01      	subs	r6, #1
 8008c0c:	9214      	str	r2, [sp, #80]	@ 0x50
 8008c0e:	e777      	b.n	8008b00 <_dtoa_r+0x100>
 8008c10:	2301      	movs	r3, #1
 8008c12:	e7b8      	b.n	8008b86 <_dtoa_r+0x186>
 8008c14:	9012      	str	r0, [sp, #72]	@ 0x48
 8008c16:	e7b7      	b.n	8008b88 <_dtoa_r+0x188>
 8008c18:	427b      	negs	r3, r7
 8008c1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	eba8 0807 	sub.w	r8, r8, r7
 8008c22:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008c24:	e7c4      	b.n	8008bb0 <_dtoa_r+0x1b0>
 8008c26:	2300      	movs	r3, #0
 8008c28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	dc35      	bgt.n	8008c9c <_dtoa_r+0x29c>
 8008c30:	2301      	movs	r3, #1
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	9307      	str	r3, [sp, #28]
 8008c36:	461a      	mov	r2, r3
 8008c38:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c3a:	e00b      	b.n	8008c54 <_dtoa_r+0x254>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e7f3      	b.n	8008c28 <_dtoa_r+0x228>
 8008c40:	2300      	movs	r3, #0
 8008c42:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c46:	18fb      	adds	r3, r7, r3
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	9307      	str	r3, [sp, #28]
 8008c50:	bfb8      	it	lt
 8008c52:	2301      	movlt	r3, #1
 8008c54:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008c58:	2100      	movs	r1, #0
 8008c5a:	2204      	movs	r2, #4
 8008c5c:	f102 0514 	add.w	r5, r2, #20
 8008c60:	429d      	cmp	r5, r3
 8008c62:	d91f      	bls.n	8008ca4 <_dtoa_r+0x2a4>
 8008c64:	6041      	str	r1, [r0, #4]
 8008c66:	4658      	mov	r0, fp
 8008c68:	f000 fd8e 	bl	8009788 <_Balloc>
 8008c6c:	4682      	mov	sl, r0
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d13c      	bne.n	8008cec <_dtoa_r+0x2ec>
 8008c72:	4b1b      	ldr	r3, [pc, #108]	@ (8008ce0 <_dtoa_r+0x2e0>)
 8008c74:	4602      	mov	r2, r0
 8008c76:	f240 11af 	movw	r1, #431	@ 0x1af
 8008c7a:	e6d8      	b.n	8008a2e <_dtoa_r+0x2e>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e7e0      	b.n	8008c42 <_dtoa_r+0x242>
 8008c80:	2401      	movs	r4, #1
 8008c82:	2300      	movs	r3, #0
 8008c84:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c86:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008c88:	f04f 33ff 	mov.w	r3, #4294967295
 8008c8c:	9300      	str	r3, [sp, #0]
 8008c8e:	9307      	str	r3, [sp, #28]
 8008c90:	2200      	movs	r2, #0
 8008c92:	2312      	movs	r3, #18
 8008c94:	e7d0      	b.n	8008c38 <_dtoa_r+0x238>
 8008c96:	2301      	movs	r3, #1
 8008c98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c9a:	e7f5      	b.n	8008c88 <_dtoa_r+0x288>
 8008c9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c9e:	9300      	str	r3, [sp, #0]
 8008ca0:	9307      	str	r3, [sp, #28]
 8008ca2:	e7d7      	b.n	8008c54 <_dtoa_r+0x254>
 8008ca4:	3101      	adds	r1, #1
 8008ca6:	0052      	lsls	r2, r2, #1
 8008ca8:	e7d8      	b.n	8008c5c <_dtoa_r+0x25c>
 8008caa:	bf00      	nop
 8008cac:	f3af 8000 	nop.w
 8008cb0:	636f4361 	.word	0x636f4361
 8008cb4:	3fd287a7 	.word	0x3fd287a7
 8008cb8:	8b60c8b3 	.word	0x8b60c8b3
 8008cbc:	3fc68a28 	.word	0x3fc68a28
 8008cc0:	509f79fb 	.word	0x509f79fb
 8008cc4:	3fd34413 	.word	0x3fd34413
 8008cc8:	0800a8a5 	.word	0x0800a8a5
 8008ccc:	0800a8bc 	.word	0x0800a8bc
 8008cd0:	7ff00000 	.word	0x7ff00000
 8008cd4:	0800a875 	.word	0x0800a875
 8008cd8:	3ff80000 	.word	0x3ff80000
 8008cdc:	0800a9b8 	.word	0x0800a9b8
 8008ce0:	0800a914 	.word	0x0800a914
 8008ce4:	0800a8a1 	.word	0x0800a8a1
 8008ce8:	0800a874 	.word	0x0800a874
 8008cec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008cf0:	6018      	str	r0, [r3, #0]
 8008cf2:	9b07      	ldr	r3, [sp, #28]
 8008cf4:	2b0e      	cmp	r3, #14
 8008cf6:	f200 80a4 	bhi.w	8008e42 <_dtoa_r+0x442>
 8008cfa:	2c00      	cmp	r4, #0
 8008cfc:	f000 80a1 	beq.w	8008e42 <_dtoa_r+0x442>
 8008d00:	2f00      	cmp	r7, #0
 8008d02:	dd33      	ble.n	8008d6c <_dtoa_r+0x36c>
 8008d04:	4bad      	ldr	r3, [pc, #692]	@ (8008fbc <_dtoa_r+0x5bc>)
 8008d06:	f007 020f 	and.w	r2, r7, #15
 8008d0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d0e:	ed93 7b00 	vldr	d7, [r3]
 8008d12:	05f8      	lsls	r0, r7, #23
 8008d14:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008d18:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008d1c:	d516      	bpl.n	8008d4c <_dtoa_r+0x34c>
 8008d1e:	4ba8      	ldr	r3, [pc, #672]	@ (8008fc0 <_dtoa_r+0x5c0>)
 8008d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d28:	f7f7 fd90 	bl	800084c <__aeabi_ddiv>
 8008d2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d30:	f004 040f 	and.w	r4, r4, #15
 8008d34:	2603      	movs	r6, #3
 8008d36:	4da2      	ldr	r5, [pc, #648]	@ (8008fc0 <_dtoa_r+0x5c0>)
 8008d38:	b954      	cbnz	r4, 8008d50 <_dtoa_r+0x350>
 8008d3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d42:	f7f7 fd83 	bl	800084c <__aeabi_ddiv>
 8008d46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d4a:	e028      	b.n	8008d9e <_dtoa_r+0x39e>
 8008d4c:	2602      	movs	r6, #2
 8008d4e:	e7f2      	b.n	8008d36 <_dtoa_r+0x336>
 8008d50:	07e1      	lsls	r1, r4, #31
 8008d52:	d508      	bpl.n	8008d66 <_dtoa_r+0x366>
 8008d54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d58:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d5c:	f7f7 fc4c 	bl	80005f8 <__aeabi_dmul>
 8008d60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d64:	3601      	adds	r6, #1
 8008d66:	1064      	asrs	r4, r4, #1
 8008d68:	3508      	adds	r5, #8
 8008d6a:	e7e5      	b.n	8008d38 <_dtoa_r+0x338>
 8008d6c:	f000 80d2 	beq.w	8008f14 <_dtoa_r+0x514>
 8008d70:	427c      	negs	r4, r7
 8008d72:	4b92      	ldr	r3, [pc, #584]	@ (8008fbc <_dtoa_r+0x5bc>)
 8008d74:	4d92      	ldr	r5, [pc, #584]	@ (8008fc0 <_dtoa_r+0x5c0>)
 8008d76:	f004 020f 	and.w	r2, r4, #15
 8008d7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d86:	f7f7 fc37 	bl	80005f8 <__aeabi_dmul>
 8008d8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d8e:	1124      	asrs	r4, r4, #4
 8008d90:	2300      	movs	r3, #0
 8008d92:	2602      	movs	r6, #2
 8008d94:	2c00      	cmp	r4, #0
 8008d96:	f040 80b2 	bne.w	8008efe <_dtoa_r+0x4fe>
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d1d3      	bne.n	8008d46 <_dtoa_r+0x346>
 8008d9e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008da0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	f000 80b7 	beq.w	8008f18 <_dtoa_r+0x518>
 8008daa:	4b86      	ldr	r3, [pc, #536]	@ (8008fc4 <_dtoa_r+0x5c4>)
 8008dac:	2200      	movs	r2, #0
 8008dae:	4620      	mov	r0, r4
 8008db0:	4629      	mov	r1, r5
 8008db2:	f7f7 fe93 	bl	8000adc <__aeabi_dcmplt>
 8008db6:	2800      	cmp	r0, #0
 8008db8:	f000 80ae 	beq.w	8008f18 <_dtoa_r+0x518>
 8008dbc:	9b07      	ldr	r3, [sp, #28]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	f000 80aa 	beq.w	8008f18 <_dtoa_r+0x518>
 8008dc4:	9b00      	ldr	r3, [sp, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	dd37      	ble.n	8008e3a <_dtoa_r+0x43a>
 8008dca:	1e7b      	subs	r3, r7, #1
 8008dcc:	9304      	str	r3, [sp, #16]
 8008dce:	4620      	mov	r0, r4
 8008dd0:	4b7d      	ldr	r3, [pc, #500]	@ (8008fc8 <_dtoa_r+0x5c8>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	4629      	mov	r1, r5
 8008dd6:	f7f7 fc0f 	bl	80005f8 <__aeabi_dmul>
 8008dda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dde:	9c00      	ldr	r4, [sp, #0]
 8008de0:	3601      	adds	r6, #1
 8008de2:	4630      	mov	r0, r6
 8008de4:	f7f7 fb9e 	bl	8000524 <__aeabi_i2d>
 8008de8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008dec:	f7f7 fc04 	bl	80005f8 <__aeabi_dmul>
 8008df0:	4b76      	ldr	r3, [pc, #472]	@ (8008fcc <_dtoa_r+0x5cc>)
 8008df2:	2200      	movs	r2, #0
 8008df4:	f7f7 fa4a 	bl	800028c <__adddf3>
 8008df8:	4605      	mov	r5, r0
 8008dfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008dfe:	2c00      	cmp	r4, #0
 8008e00:	f040 808d 	bne.w	8008f1e <_dtoa_r+0x51e>
 8008e04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e08:	4b71      	ldr	r3, [pc, #452]	@ (8008fd0 <_dtoa_r+0x5d0>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f7f7 fa3c 	bl	8000288 <__aeabi_dsub>
 8008e10:	4602      	mov	r2, r0
 8008e12:	460b      	mov	r3, r1
 8008e14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e18:	462a      	mov	r2, r5
 8008e1a:	4633      	mov	r3, r6
 8008e1c:	f7f7 fe7c 	bl	8000b18 <__aeabi_dcmpgt>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	f040 828b 	bne.w	800933c <_dtoa_r+0x93c>
 8008e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e2a:	462a      	mov	r2, r5
 8008e2c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008e30:	f7f7 fe54 	bl	8000adc <__aeabi_dcmplt>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	f040 8128 	bne.w	800908a <_dtoa_r+0x68a>
 8008e3a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008e3e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008e42:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	f2c0 815a 	blt.w	80090fe <_dtoa_r+0x6fe>
 8008e4a:	2f0e      	cmp	r7, #14
 8008e4c:	f300 8157 	bgt.w	80090fe <_dtoa_r+0x6fe>
 8008e50:	4b5a      	ldr	r3, [pc, #360]	@ (8008fbc <_dtoa_r+0x5bc>)
 8008e52:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e56:	ed93 7b00 	vldr	d7, [r3]
 8008e5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	ed8d 7b00 	vstr	d7, [sp]
 8008e62:	da03      	bge.n	8008e6c <_dtoa_r+0x46c>
 8008e64:	9b07      	ldr	r3, [sp, #28]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	f340 8101 	ble.w	800906e <_dtoa_r+0x66e>
 8008e6c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008e70:	4656      	mov	r6, sl
 8008e72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e76:	4620      	mov	r0, r4
 8008e78:	4629      	mov	r1, r5
 8008e7a:	f7f7 fce7 	bl	800084c <__aeabi_ddiv>
 8008e7e:	f7f7 fe6b 	bl	8000b58 <__aeabi_d2iz>
 8008e82:	4680      	mov	r8, r0
 8008e84:	f7f7 fb4e 	bl	8000524 <__aeabi_i2d>
 8008e88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e8c:	f7f7 fbb4 	bl	80005f8 <__aeabi_dmul>
 8008e90:	4602      	mov	r2, r0
 8008e92:	460b      	mov	r3, r1
 8008e94:	4620      	mov	r0, r4
 8008e96:	4629      	mov	r1, r5
 8008e98:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008e9c:	f7f7 f9f4 	bl	8000288 <__aeabi_dsub>
 8008ea0:	f806 4b01 	strb.w	r4, [r6], #1
 8008ea4:	9d07      	ldr	r5, [sp, #28]
 8008ea6:	eba6 040a 	sub.w	r4, r6, sl
 8008eaa:	42a5      	cmp	r5, r4
 8008eac:	4602      	mov	r2, r0
 8008eae:	460b      	mov	r3, r1
 8008eb0:	f040 8117 	bne.w	80090e2 <_dtoa_r+0x6e2>
 8008eb4:	f7f7 f9ea 	bl	800028c <__adddf3>
 8008eb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ebc:	4604      	mov	r4, r0
 8008ebe:	460d      	mov	r5, r1
 8008ec0:	f7f7 fe2a 	bl	8000b18 <__aeabi_dcmpgt>
 8008ec4:	2800      	cmp	r0, #0
 8008ec6:	f040 80f9 	bne.w	80090bc <_dtoa_r+0x6bc>
 8008eca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ece:	4620      	mov	r0, r4
 8008ed0:	4629      	mov	r1, r5
 8008ed2:	f7f7 fdf9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ed6:	b118      	cbz	r0, 8008ee0 <_dtoa_r+0x4e0>
 8008ed8:	f018 0f01 	tst.w	r8, #1
 8008edc:	f040 80ee 	bne.w	80090bc <_dtoa_r+0x6bc>
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	4658      	mov	r0, fp
 8008ee4:	f000 fc90 	bl	8009808 <_Bfree>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	7033      	strb	r3, [r6, #0]
 8008eec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008eee:	3701      	adds	r7, #1
 8008ef0:	601f      	str	r7, [r3, #0]
 8008ef2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	f000 831d 	beq.w	8009534 <_dtoa_r+0xb34>
 8008efa:	601e      	str	r6, [r3, #0]
 8008efc:	e31a      	b.n	8009534 <_dtoa_r+0xb34>
 8008efe:	07e2      	lsls	r2, r4, #31
 8008f00:	d505      	bpl.n	8008f0e <_dtoa_r+0x50e>
 8008f02:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f06:	f7f7 fb77 	bl	80005f8 <__aeabi_dmul>
 8008f0a:	3601      	adds	r6, #1
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	1064      	asrs	r4, r4, #1
 8008f10:	3508      	adds	r5, #8
 8008f12:	e73f      	b.n	8008d94 <_dtoa_r+0x394>
 8008f14:	2602      	movs	r6, #2
 8008f16:	e742      	b.n	8008d9e <_dtoa_r+0x39e>
 8008f18:	9c07      	ldr	r4, [sp, #28]
 8008f1a:	9704      	str	r7, [sp, #16]
 8008f1c:	e761      	b.n	8008de2 <_dtoa_r+0x3e2>
 8008f1e:	4b27      	ldr	r3, [pc, #156]	@ (8008fbc <_dtoa_r+0x5bc>)
 8008f20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f26:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f2a:	4454      	add	r4, sl
 8008f2c:	2900      	cmp	r1, #0
 8008f2e:	d053      	beq.n	8008fd8 <_dtoa_r+0x5d8>
 8008f30:	4928      	ldr	r1, [pc, #160]	@ (8008fd4 <_dtoa_r+0x5d4>)
 8008f32:	2000      	movs	r0, #0
 8008f34:	f7f7 fc8a 	bl	800084c <__aeabi_ddiv>
 8008f38:	4633      	mov	r3, r6
 8008f3a:	462a      	mov	r2, r5
 8008f3c:	f7f7 f9a4 	bl	8000288 <__aeabi_dsub>
 8008f40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f44:	4656      	mov	r6, sl
 8008f46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f4a:	f7f7 fe05 	bl	8000b58 <__aeabi_d2iz>
 8008f4e:	4605      	mov	r5, r0
 8008f50:	f7f7 fae8 	bl	8000524 <__aeabi_i2d>
 8008f54:	4602      	mov	r2, r0
 8008f56:	460b      	mov	r3, r1
 8008f58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f5c:	f7f7 f994 	bl	8000288 <__aeabi_dsub>
 8008f60:	3530      	adds	r5, #48	@ 0x30
 8008f62:	4602      	mov	r2, r0
 8008f64:	460b      	mov	r3, r1
 8008f66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008f6a:	f806 5b01 	strb.w	r5, [r6], #1
 8008f6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f72:	f7f7 fdb3 	bl	8000adc <__aeabi_dcmplt>
 8008f76:	2800      	cmp	r0, #0
 8008f78:	d171      	bne.n	800905e <_dtoa_r+0x65e>
 8008f7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f7e:	4911      	ldr	r1, [pc, #68]	@ (8008fc4 <_dtoa_r+0x5c4>)
 8008f80:	2000      	movs	r0, #0
 8008f82:	f7f7 f981 	bl	8000288 <__aeabi_dsub>
 8008f86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f8a:	f7f7 fda7 	bl	8000adc <__aeabi_dcmplt>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	f040 8095 	bne.w	80090be <_dtoa_r+0x6be>
 8008f94:	42a6      	cmp	r6, r4
 8008f96:	f43f af50 	beq.w	8008e3a <_dtoa_r+0x43a>
 8008f9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8008fc8 <_dtoa_r+0x5c8>)
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f7f7 fb29 	bl	80005f8 <__aeabi_dmul>
 8008fa6:	4b08      	ldr	r3, [pc, #32]	@ (8008fc8 <_dtoa_r+0x5c8>)
 8008fa8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008fac:	2200      	movs	r2, #0
 8008fae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fb2:	f7f7 fb21 	bl	80005f8 <__aeabi_dmul>
 8008fb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fba:	e7c4      	b.n	8008f46 <_dtoa_r+0x546>
 8008fbc:	0800a9b8 	.word	0x0800a9b8
 8008fc0:	0800a990 	.word	0x0800a990
 8008fc4:	3ff00000 	.word	0x3ff00000
 8008fc8:	40240000 	.word	0x40240000
 8008fcc:	401c0000 	.word	0x401c0000
 8008fd0:	40140000 	.word	0x40140000
 8008fd4:	3fe00000 	.word	0x3fe00000
 8008fd8:	4631      	mov	r1, r6
 8008fda:	4628      	mov	r0, r5
 8008fdc:	f7f7 fb0c 	bl	80005f8 <__aeabi_dmul>
 8008fe0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008fe4:	9415      	str	r4, [sp, #84]	@ 0x54
 8008fe6:	4656      	mov	r6, sl
 8008fe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fec:	f7f7 fdb4 	bl	8000b58 <__aeabi_d2iz>
 8008ff0:	4605      	mov	r5, r0
 8008ff2:	f7f7 fa97 	bl	8000524 <__aeabi_i2d>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ffe:	f7f7 f943 	bl	8000288 <__aeabi_dsub>
 8009002:	3530      	adds	r5, #48	@ 0x30
 8009004:	f806 5b01 	strb.w	r5, [r6], #1
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	42a6      	cmp	r6, r4
 800900e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009012:	f04f 0200 	mov.w	r2, #0
 8009016:	d124      	bne.n	8009062 <_dtoa_r+0x662>
 8009018:	4bac      	ldr	r3, [pc, #688]	@ (80092cc <_dtoa_r+0x8cc>)
 800901a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800901e:	f7f7 f935 	bl	800028c <__adddf3>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800902a:	f7f7 fd75 	bl	8000b18 <__aeabi_dcmpgt>
 800902e:	2800      	cmp	r0, #0
 8009030:	d145      	bne.n	80090be <_dtoa_r+0x6be>
 8009032:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009036:	49a5      	ldr	r1, [pc, #660]	@ (80092cc <_dtoa_r+0x8cc>)
 8009038:	2000      	movs	r0, #0
 800903a:	f7f7 f925 	bl	8000288 <__aeabi_dsub>
 800903e:	4602      	mov	r2, r0
 8009040:	460b      	mov	r3, r1
 8009042:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009046:	f7f7 fd49 	bl	8000adc <__aeabi_dcmplt>
 800904a:	2800      	cmp	r0, #0
 800904c:	f43f aef5 	beq.w	8008e3a <_dtoa_r+0x43a>
 8009050:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009052:	1e73      	subs	r3, r6, #1
 8009054:	9315      	str	r3, [sp, #84]	@ 0x54
 8009056:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800905a:	2b30      	cmp	r3, #48	@ 0x30
 800905c:	d0f8      	beq.n	8009050 <_dtoa_r+0x650>
 800905e:	9f04      	ldr	r7, [sp, #16]
 8009060:	e73e      	b.n	8008ee0 <_dtoa_r+0x4e0>
 8009062:	4b9b      	ldr	r3, [pc, #620]	@ (80092d0 <_dtoa_r+0x8d0>)
 8009064:	f7f7 fac8 	bl	80005f8 <__aeabi_dmul>
 8009068:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800906c:	e7bc      	b.n	8008fe8 <_dtoa_r+0x5e8>
 800906e:	d10c      	bne.n	800908a <_dtoa_r+0x68a>
 8009070:	4b98      	ldr	r3, [pc, #608]	@ (80092d4 <_dtoa_r+0x8d4>)
 8009072:	2200      	movs	r2, #0
 8009074:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009078:	f7f7 fabe 	bl	80005f8 <__aeabi_dmul>
 800907c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009080:	f7f7 fd40 	bl	8000b04 <__aeabi_dcmpge>
 8009084:	2800      	cmp	r0, #0
 8009086:	f000 8157 	beq.w	8009338 <_dtoa_r+0x938>
 800908a:	2400      	movs	r4, #0
 800908c:	4625      	mov	r5, r4
 800908e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009090:	43db      	mvns	r3, r3
 8009092:	9304      	str	r3, [sp, #16]
 8009094:	4656      	mov	r6, sl
 8009096:	2700      	movs	r7, #0
 8009098:	4621      	mov	r1, r4
 800909a:	4658      	mov	r0, fp
 800909c:	f000 fbb4 	bl	8009808 <_Bfree>
 80090a0:	2d00      	cmp	r5, #0
 80090a2:	d0dc      	beq.n	800905e <_dtoa_r+0x65e>
 80090a4:	b12f      	cbz	r7, 80090b2 <_dtoa_r+0x6b2>
 80090a6:	42af      	cmp	r7, r5
 80090a8:	d003      	beq.n	80090b2 <_dtoa_r+0x6b2>
 80090aa:	4639      	mov	r1, r7
 80090ac:	4658      	mov	r0, fp
 80090ae:	f000 fbab 	bl	8009808 <_Bfree>
 80090b2:	4629      	mov	r1, r5
 80090b4:	4658      	mov	r0, fp
 80090b6:	f000 fba7 	bl	8009808 <_Bfree>
 80090ba:	e7d0      	b.n	800905e <_dtoa_r+0x65e>
 80090bc:	9704      	str	r7, [sp, #16]
 80090be:	4633      	mov	r3, r6
 80090c0:	461e      	mov	r6, r3
 80090c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090c6:	2a39      	cmp	r2, #57	@ 0x39
 80090c8:	d107      	bne.n	80090da <_dtoa_r+0x6da>
 80090ca:	459a      	cmp	sl, r3
 80090cc:	d1f8      	bne.n	80090c0 <_dtoa_r+0x6c0>
 80090ce:	9a04      	ldr	r2, [sp, #16]
 80090d0:	3201      	adds	r2, #1
 80090d2:	9204      	str	r2, [sp, #16]
 80090d4:	2230      	movs	r2, #48	@ 0x30
 80090d6:	f88a 2000 	strb.w	r2, [sl]
 80090da:	781a      	ldrb	r2, [r3, #0]
 80090dc:	3201      	adds	r2, #1
 80090de:	701a      	strb	r2, [r3, #0]
 80090e0:	e7bd      	b.n	800905e <_dtoa_r+0x65e>
 80090e2:	4b7b      	ldr	r3, [pc, #492]	@ (80092d0 <_dtoa_r+0x8d0>)
 80090e4:	2200      	movs	r2, #0
 80090e6:	f7f7 fa87 	bl	80005f8 <__aeabi_dmul>
 80090ea:	2200      	movs	r2, #0
 80090ec:	2300      	movs	r3, #0
 80090ee:	4604      	mov	r4, r0
 80090f0:	460d      	mov	r5, r1
 80090f2:	f7f7 fce9 	bl	8000ac8 <__aeabi_dcmpeq>
 80090f6:	2800      	cmp	r0, #0
 80090f8:	f43f aebb 	beq.w	8008e72 <_dtoa_r+0x472>
 80090fc:	e6f0      	b.n	8008ee0 <_dtoa_r+0x4e0>
 80090fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009100:	2a00      	cmp	r2, #0
 8009102:	f000 80db 	beq.w	80092bc <_dtoa_r+0x8bc>
 8009106:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009108:	2a01      	cmp	r2, #1
 800910a:	f300 80bf 	bgt.w	800928c <_dtoa_r+0x88c>
 800910e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009110:	2a00      	cmp	r2, #0
 8009112:	f000 80b7 	beq.w	8009284 <_dtoa_r+0x884>
 8009116:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800911a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800911c:	4646      	mov	r6, r8
 800911e:	9a08      	ldr	r2, [sp, #32]
 8009120:	2101      	movs	r1, #1
 8009122:	441a      	add	r2, r3
 8009124:	4658      	mov	r0, fp
 8009126:	4498      	add	r8, r3
 8009128:	9208      	str	r2, [sp, #32]
 800912a:	f000 fc21 	bl	8009970 <__i2b>
 800912e:	4605      	mov	r5, r0
 8009130:	b15e      	cbz	r6, 800914a <_dtoa_r+0x74a>
 8009132:	9b08      	ldr	r3, [sp, #32]
 8009134:	2b00      	cmp	r3, #0
 8009136:	dd08      	ble.n	800914a <_dtoa_r+0x74a>
 8009138:	42b3      	cmp	r3, r6
 800913a:	9a08      	ldr	r2, [sp, #32]
 800913c:	bfa8      	it	ge
 800913e:	4633      	movge	r3, r6
 8009140:	eba8 0803 	sub.w	r8, r8, r3
 8009144:	1af6      	subs	r6, r6, r3
 8009146:	1ad3      	subs	r3, r2, r3
 8009148:	9308      	str	r3, [sp, #32]
 800914a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800914c:	b1f3      	cbz	r3, 800918c <_dtoa_r+0x78c>
 800914e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009150:	2b00      	cmp	r3, #0
 8009152:	f000 80b7 	beq.w	80092c4 <_dtoa_r+0x8c4>
 8009156:	b18c      	cbz	r4, 800917c <_dtoa_r+0x77c>
 8009158:	4629      	mov	r1, r5
 800915a:	4622      	mov	r2, r4
 800915c:	4658      	mov	r0, fp
 800915e:	f000 fcc7 	bl	8009af0 <__pow5mult>
 8009162:	464a      	mov	r2, r9
 8009164:	4601      	mov	r1, r0
 8009166:	4605      	mov	r5, r0
 8009168:	4658      	mov	r0, fp
 800916a:	f000 fc17 	bl	800999c <__multiply>
 800916e:	4649      	mov	r1, r9
 8009170:	9004      	str	r0, [sp, #16]
 8009172:	4658      	mov	r0, fp
 8009174:	f000 fb48 	bl	8009808 <_Bfree>
 8009178:	9b04      	ldr	r3, [sp, #16]
 800917a:	4699      	mov	r9, r3
 800917c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800917e:	1b1a      	subs	r2, r3, r4
 8009180:	d004      	beq.n	800918c <_dtoa_r+0x78c>
 8009182:	4649      	mov	r1, r9
 8009184:	4658      	mov	r0, fp
 8009186:	f000 fcb3 	bl	8009af0 <__pow5mult>
 800918a:	4681      	mov	r9, r0
 800918c:	2101      	movs	r1, #1
 800918e:	4658      	mov	r0, fp
 8009190:	f000 fbee 	bl	8009970 <__i2b>
 8009194:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009196:	4604      	mov	r4, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	f000 81cf 	beq.w	800953c <_dtoa_r+0xb3c>
 800919e:	461a      	mov	r2, r3
 80091a0:	4601      	mov	r1, r0
 80091a2:	4658      	mov	r0, fp
 80091a4:	f000 fca4 	bl	8009af0 <__pow5mult>
 80091a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	4604      	mov	r4, r0
 80091ae:	f300 8095 	bgt.w	80092dc <_dtoa_r+0x8dc>
 80091b2:	9b02      	ldr	r3, [sp, #8]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f040 8087 	bne.w	80092c8 <_dtoa_r+0x8c8>
 80091ba:	9b03      	ldr	r3, [sp, #12]
 80091bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	f040 8089 	bne.w	80092d8 <_dtoa_r+0x8d8>
 80091c6:	9b03      	ldr	r3, [sp, #12]
 80091c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80091cc:	0d1b      	lsrs	r3, r3, #20
 80091ce:	051b      	lsls	r3, r3, #20
 80091d0:	b12b      	cbz	r3, 80091de <_dtoa_r+0x7de>
 80091d2:	9b08      	ldr	r3, [sp, #32]
 80091d4:	3301      	adds	r3, #1
 80091d6:	9308      	str	r3, [sp, #32]
 80091d8:	f108 0801 	add.w	r8, r8, #1
 80091dc:	2301      	movs	r3, #1
 80091de:	930a      	str	r3, [sp, #40]	@ 0x28
 80091e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f000 81b0 	beq.w	8009548 <_dtoa_r+0xb48>
 80091e8:	6923      	ldr	r3, [r4, #16]
 80091ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80091ee:	6918      	ldr	r0, [r3, #16]
 80091f0:	f000 fb72 	bl	80098d8 <__hi0bits>
 80091f4:	f1c0 0020 	rsb	r0, r0, #32
 80091f8:	9b08      	ldr	r3, [sp, #32]
 80091fa:	4418      	add	r0, r3
 80091fc:	f010 001f 	ands.w	r0, r0, #31
 8009200:	d077      	beq.n	80092f2 <_dtoa_r+0x8f2>
 8009202:	f1c0 0320 	rsb	r3, r0, #32
 8009206:	2b04      	cmp	r3, #4
 8009208:	dd6b      	ble.n	80092e2 <_dtoa_r+0x8e2>
 800920a:	9b08      	ldr	r3, [sp, #32]
 800920c:	f1c0 001c 	rsb	r0, r0, #28
 8009210:	4403      	add	r3, r0
 8009212:	4480      	add	r8, r0
 8009214:	4406      	add	r6, r0
 8009216:	9308      	str	r3, [sp, #32]
 8009218:	f1b8 0f00 	cmp.w	r8, #0
 800921c:	dd05      	ble.n	800922a <_dtoa_r+0x82a>
 800921e:	4649      	mov	r1, r9
 8009220:	4642      	mov	r2, r8
 8009222:	4658      	mov	r0, fp
 8009224:	f000 fcbe 	bl	8009ba4 <__lshift>
 8009228:	4681      	mov	r9, r0
 800922a:	9b08      	ldr	r3, [sp, #32]
 800922c:	2b00      	cmp	r3, #0
 800922e:	dd05      	ble.n	800923c <_dtoa_r+0x83c>
 8009230:	4621      	mov	r1, r4
 8009232:	461a      	mov	r2, r3
 8009234:	4658      	mov	r0, fp
 8009236:	f000 fcb5 	bl	8009ba4 <__lshift>
 800923a:	4604      	mov	r4, r0
 800923c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800923e:	2b00      	cmp	r3, #0
 8009240:	d059      	beq.n	80092f6 <_dtoa_r+0x8f6>
 8009242:	4621      	mov	r1, r4
 8009244:	4648      	mov	r0, r9
 8009246:	f000 fd19 	bl	8009c7c <__mcmp>
 800924a:	2800      	cmp	r0, #0
 800924c:	da53      	bge.n	80092f6 <_dtoa_r+0x8f6>
 800924e:	1e7b      	subs	r3, r7, #1
 8009250:	9304      	str	r3, [sp, #16]
 8009252:	4649      	mov	r1, r9
 8009254:	2300      	movs	r3, #0
 8009256:	220a      	movs	r2, #10
 8009258:	4658      	mov	r0, fp
 800925a:	f000 faf7 	bl	800984c <__multadd>
 800925e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009260:	4681      	mov	r9, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	f000 8172 	beq.w	800954c <_dtoa_r+0xb4c>
 8009268:	2300      	movs	r3, #0
 800926a:	4629      	mov	r1, r5
 800926c:	220a      	movs	r2, #10
 800926e:	4658      	mov	r0, fp
 8009270:	f000 faec 	bl	800984c <__multadd>
 8009274:	9b00      	ldr	r3, [sp, #0]
 8009276:	2b00      	cmp	r3, #0
 8009278:	4605      	mov	r5, r0
 800927a:	dc67      	bgt.n	800934c <_dtoa_r+0x94c>
 800927c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800927e:	2b02      	cmp	r3, #2
 8009280:	dc41      	bgt.n	8009306 <_dtoa_r+0x906>
 8009282:	e063      	b.n	800934c <_dtoa_r+0x94c>
 8009284:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009286:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800928a:	e746      	b.n	800911a <_dtoa_r+0x71a>
 800928c:	9b07      	ldr	r3, [sp, #28]
 800928e:	1e5c      	subs	r4, r3, #1
 8009290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009292:	42a3      	cmp	r3, r4
 8009294:	bfbf      	itttt	lt
 8009296:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009298:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800929a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800929c:	1ae3      	sublt	r3, r4, r3
 800929e:	bfb4      	ite	lt
 80092a0:	18d2      	addlt	r2, r2, r3
 80092a2:	1b1c      	subge	r4, r3, r4
 80092a4:	9b07      	ldr	r3, [sp, #28]
 80092a6:	bfbc      	itt	lt
 80092a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80092aa:	2400      	movlt	r4, #0
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	bfb5      	itete	lt
 80092b0:	eba8 0603 	sublt.w	r6, r8, r3
 80092b4:	9b07      	ldrge	r3, [sp, #28]
 80092b6:	2300      	movlt	r3, #0
 80092b8:	4646      	movge	r6, r8
 80092ba:	e730      	b.n	800911e <_dtoa_r+0x71e>
 80092bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80092be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80092c0:	4646      	mov	r6, r8
 80092c2:	e735      	b.n	8009130 <_dtoa_r+0x730>
 80092c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092c6:	e75c      	b.n	8009182 <_dtoa_r+0x782>
 80092c8:	2300      	movs	r3, #0
 80092ca:	e788      	b.n	80091de <_dtoa_r+0x7de>
 80092cc:	3fe00000 	.word	0x3fe00000
 80092d0:	40240000 	.word	0x40240000
 80092d4:	40140000 	.word	0x40140000
 80092d8:	9b02      	ldr	r3, [sp, #8]
 80092da:	e780      	b.n	80091de <_dtoa_r+0x7de>
 80092dc:	2300      	movs	r3, #0
 80092de:	930a      	str	r3, [sp, #40]	@ 0x28
 80092e0:	e782      	b.n	80091e8 <_dtoa_r+0x7e8>
 80092e2:	d099      	beq.n	8009218 <_dtoa_r+0x818>
 80092e4:	9a08      	ldr	r2, [sp, #32]
 80092e6:	331c      	adds	r3, #28
 80092e8:	441a      	add	r2, r3
 80092ea:	4498      	add	r8, r3
 80092ec:	441e      	add	r6, r3
 80092ee:	9208      	str	r2, [sp, #32]
 80092f0:	e792      	b.n	8009218 <_dtoa_r+0x818>
 80092f2:	4603      	mov	r3, r0
 80092f4:	e7f6      	b.n	80092e4 <_dtoa_r+0x8e4>
 80092f6:	9b07      	ldr	r3, [sp, #28]
 80092f8:	9704      	str	r7, [sp, #16]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	dc20      	bgt.n	8009340 <_dtoa_r+0x940>
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009302:	2b02      	cmp	r3, #2
 8009304:	dd1e      	ble.n	8009344 <_dtoa_r+0x944>
 8009306:	9b00      	ldr	r3, [sp, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	f47f aec0 	bne.w	800908e <_dtoa_r+0x68e>
 800930e:	4621      	mov	r1, r4
 8009310:	2205      	movs	r2, #5
 8009312:	4658      	mov	r0, fp
 8009314:	f000 fa9a 	bl	800984c <__multadd>
 8009318:	4601      	mov	r1, r0
 800931a:	4604      	mov	r4, r0
 800931c:	4648      	mov	r0, r9
 800931e:	f000 fcad 	bl	8009c7c <__mcmp>
 8009322:	2800      	cmp	r0, #0
 8009324:	f77f aeb3 	ble.w	800908e <_dtoa_r+0x68e>
 8009328:	4656      	mov	r6, sl
 800932a:	2331      	movs	r3, #49	@ 0x31
 800932c:	f806 3b01 	strb.w	r3, [r6], #1
 8009330:	9b04      	ldr	r3, [sp, #16]
 8009332:	3301      	adds	r3, #1
 8009334:	9304      	str	r3, [sp, #16]
 8009336:	e6ae      	b.n	8009096 <_dtoa_r+0x696>
 8009338:	9c07      	ldr	r4, [sp, #28]
 800933a:	9704      	str	r7, [sp, #16]
 800933c:	4625      	mov	r5, r4
 800933e:	e7f3      	b.n	8009328 <_dtoa_r+0x928>
 8009340:	9b07      	ldr	r3, [sp, #28]
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 8104 	beq.w	8009554 <_dtoa_r+0xb54>
 800934c:	2e00      	cmp	r6, #0
 800934e:	dd05      	ble.n	800935c <_dtoa_r+0x95c>
 8009350:	4629      	mov	r1, r5
 8009352:	4632      	mov	r2, r6
 8009354:	4658      	mov	r0, fp
 8009356:	f000 fc25 	bl	8009ba4 <__lshift>
 800935a:	4605      	mov	r5, r0
 800935c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800935e:	2b00      	cmp	r3, #0
 8009360:	d05a      	beq.n	8009418 <_dtoa_r+0xa18>
 8009362:	6869      	ldr	r1, [r5, #4]
 8009364:	4658      	mov	r0, fp
 8009366:	f000 fa0f 	bl	8009788 <_Balloc>
 800936a:	4606      	mov	r6, r0
 800936c:	b928      	cbnz	r0, 800937a <_dtoa_r+0x97a>
 800936e:	4b84      	ldr	r3, [pc, #528]	@ (8009580 <_dtoa_r+0xb80>)
 8009370:	4602      	mov	r2, r0
 8009372:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009376:	f7ff bb5a 	b.w	8008a2e <_dtoa_r+0x2e>
 800937a:	692a      	ldr	r2, [r5, #16]
 800937c:	3202      	adds	r2, #2
 800937e:	0092      	lsls	r2, r2, #2
 8009380:	f105 010c 	add.w	r1, r5, #12
 8009384:	300c      	adds	r0, #12
 8009386:	f001 f803 	bl	800a390 <memcpy>
 800938a:	2201      	movs	r2, #1
 800938c:	4631      	mov	r1, r6
 800938e:	4658      	mov	r0, fp
 8009390:	f000 fc08 	bl	8009ba4 <__lshift>
 8009394:	f10a 0301 	add.w	r3, sl, #1
 8009398:	9307      	str	r3, [sp, #28]
 800939a:	9b00      	ldr	r3, [sp, #0]
 800939c:	4453      	add	r3, sl
 800939e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093a0:	9b02      	ldr	r3, [sp, #8]
 80093a2:	f003 0301 	and.w	r3, r3, #1
 80093a6:	462f      	mov	r7, r5
 80093a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80093aa:	4605      	mov	r5, r0
 80093ac:	9b07      	ldr	r3, [sp, #28]
 80093ae:	4621      	mov	r1, r4
 80093b0:	3b01      	subs	r3, #1
 80093b2:	4648      	mov	r0, r9
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	f7ff fa98 	bl	80088ea <quorem>
 80093ba:	4639      	mov	r1, r7
 80093bc:	9002      	str	r0, [sp, #8]
 80093be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80093c2:	4648      	mov	r0, r9
 80093c4:	f000 fc5a 	bl	8009c7c <__mcmp>
 80093c8:	462a      	mov	r2, r5
 80093ca:	9008      	str	r0, [sp, #32]
 80093cc:	4621      	mov	r1, r4
 80093ce:	4658      	mov	r0, fp
 80093d0:	f000 fc70 	bl	8009cb4 <__mdiff>
 80093d4:	68c2      	ldr	r2, [r0, #12]
 80093d6:	4606      	mov	r6, r0
 80093d8:	bb02      	cbnz	r2, 800941c <_dtoa_r+0xa1c>
 80093da:	4601      	mov	r1, r0
 80093dc:	4648      	mov	r0, r9
 80093de:	f000 fc4d 	bl	8009c7c <__mcmp>
 80093e2:	4602      	mov	r2, r0
 80093e4:	4631      	mov	r1, r6
 80093e6:	4658      	mov	r0, fp
 80093e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80093ea:	f000 fa0d 	bl	8009808 <_Bfree>
 80093ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80093f2:	9e07      	ldr	r6, [sp, #28]
 80093f4:	ea43 0102 	orr.w	r1, r3, r2
 80093f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093fa:	4319      	orrs	r1, r3
 80093fc:	d110      	bne.n	8009420 <_dtoa_r+0xa20>
 80093fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009402:	d029      	beq.n	8009458 <_dtoa_r+0xa58>
 8009404:	9b08      	ldr	r3, [sp, #32]
 8009406:	2b00      	cmp	r3, #0
 8009408:	dd02      	ble.n	8009410 <_dtoa_r+0xa10>
 800940a:	9b02      	ldr	r3, [sp, #8]
 800940c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009410:	9b00      	ldr	r3, [sp, #0]
 8009412:	f883 8000 	strb.w	r8, [r3]
 8009416:	e63f      	b.n	8009098 <_dtoa_r+0x698>
 8009418:	4628      	mov	r0, r5
 800941a:	e7bb      	b.n	8009394 <_dtoa_r+0x994>
 800941c:	2201      	movs	r2, #1
 800941e:	e7e1      	b.n	80093e4 <_dtoa_r+0x9e4>
 8009420:	9b08      	ldr	r3, [sp, #32]
 8009422:	2b00      	cmp	r3, #0
 8009424:	db04      	blt.n	8009430 <_dtoa_r+0xa30>
 8009426:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009428:	430b      	orrs	r3, r1
 800942a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800942c:	430b      	orrs	r3, r1
 800942e:	d120      	bne.n	8009472 <_dtoa_r+0xa72>
 8009430:	2a00      	cmp	r2, #0
 8009432:	dded      	ble.n	8009410 <_dtoa_r+0xa10>
 8009434:	4649      	mov	r1, r9
 8009436:	2201      	movs	r2, #1
 8009438:	4658      	mov	r0, fp
 800943a:	f000 fbb3 	bl	8009ba4 <__lshift>
 800943e:	4621      	mov	r1, r4
 8009440:	4681      	mov	r9, r0
 8009442:	f000 fc1b 	bl	8009c7c <__mcmp>
 8009446:	2800      	cmp	r0, #0
 8009448:	dc03      	bgt.n	8009452 <_dtoa_r+0xa52>
 800944a:	d1e1      	bne.n	8009410 <_dtoa_r+0xa10>
 800944c:	f018 0f01 	tst.w	r8, #1
 8009450:	d0de      	beq.n	8009410 <_dtoa_r+0xa10>
 8009452:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009456:	d1d8      	bne.n	800940a <_dtoa_r+0xa0a>
 8009458:	9a00      	ldr	r2, [sp, #0]
 800945a:	2339      	movs	r3, #57	@ 0x39
 800945c:	7013      	strb	r3, [r2, #0]
 800945e:	4633      	mov	r3, r6
 8009460:	461e      	mov	r6, r3
 8009462:	3b01      	subs	r3, #1
 8009464:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009468:	2a39      	cmp	r2, #57	@ 0x39
 800946a:	d052      	beq.n	8009512 <_dtoa_r+0xb12>
 800946c:	3201      	adds	r2, #1
 800946e:	701a      	strb	r2, [r3, #0]
 8009470:	e612      	b.n	8009098 <_dtoa_r+0x698>
 8009472:	2a00      	cmp	r2, #0
 8009474:	dd07      	ble.n	8009486 <_dtoa_r+0xa86>
 8009476:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800947a:	d0ed      	beq.n	8009458 <_dtoa_r+0xa58>
 800947c:	9a00      	ldr	r2, [sp, #0]
 800947e:	f108 0301 	add.w	r3, r8, #1
 8009482:	7013      	strb	r3, [r2, #0]
 8009484:	e608      	b.n	8009098 <_dtoa_r+0x698>
 8009486:	9b07      	ldr	r3, [sp, #28]
 8009488:	9a07      	ldr	r2, [sp, #28]
 800948a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800948e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009490:	4293      	cmp	r3, r2
 8009492:	d028      	beq.n	80094e6 <_dtoa_r+0xae6>
 8009494:	4649      	mov	r1, r9
 8009496:	2300      	movs	r3, #0
 8009498:	220a      	movs	r2, #10
 800949a:	4658      	mov	r0, fp
 800949c:	f000 f9d6 	bl	800984c <__multadd>
 80094a0:	42af      	cmp	r7, r5
 80094a2:	4681      	mov	r9, r0
 80094a4:	f04f 0300 	mov.w	r3, #0
 80094a8:	f04f 020a 	mov.w	r2, #10
 80094ac:	4639      	mov	r1, r7
 80094ae:	4658      	mov	r0, fp
 80094b0:	d107      	bne.n	80094c2 <_dtoa_r+0xac2>
 80094b2:	f000 f9cb 	bl	800984c <__multadd>
 80094b6:	4607      	mov	r7, r0
 80094b8:	4605      	mov	r5, r0
 80094ba:	9b07      	ldr	r3, [sp, #28]
 80094bc:	3301      	adds	r3, #1
 80094be:	9307      	str	r3, [sp, #28]
 80094c0:	e774      	b.n	80093ac <_dtoa_r+0x9ac>
 80094c2:	f000 f9c3 	bl	800984c <__multadd>
 80094c6:	4629      	mov	r1, r5
 80094c8:	4607      	mov	r7, r0
 80094ca:	2300      	movs	r3, #0
 80094cc:	220a      	movs	r2, #10
 80094ce:	4658      	mov	r0, fp
 80094d0:	f000 f9bc 	bl	800984c <__multadd>
 80094d4:	4605      	mov	r5, r0
 80094d6:	e7f0      	b.n	80094ba <_dtoa_r+0xaba>
 80094d8:	9b00      	ldr	r3, [sp, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	bfcc      	ite	gt
 80094de:	461e      	movgt	r6, r3
 80094e0:	2601      	movle	r6, #1
 80094e2:	4456      	add	r6, sl
 80094e4:	2700      	movs	r7, #0
 80094e6:	4649      	mov	r1, r9
 80094e8:	2201      	movs	r2, #1
 80094ea:	4658      	mov	r0, fp
 80094ec:	f000 fb5a 	bl	8009ba4 <__lshift>
 80094f0:	4621      	mov	r1, r4
 80094f2:	4681      	mov	r9, r0
 80094f4:	f000 fbc2 	bl	8009c7c <__mcmp>
 80094f8:	2800      	cmp	r0, #0
 80094fa:	dcb0      	bgt.n	800945e <_dtoa_r+0xa5e>
 80094fc:	d102      	bne.n	8009504 <_dtoa_r+0xb04>
 80094fe:	f018 0f01 	tst.w	r8, #1
 8009502:	d1ac      	bne.n	800945e <_dtoa_r+0xa5e>
 8009504:	4633      	mov	r3, r6
 8009506:	461e      	mov	r6, r3
 8009508:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800950c:	2a30      	cmp	r2, #48	@ 0x30
 800950e:	d0fa      	beq.n	8009506 <_dtoa_r+0xb06>
 8009510:	e5c2      	b.n	8009098 <_dtoa_r+0x698>
 8009512:	459a      	cmp	sl, r3
 8009514:	d1a4      	bne.n	8009460 <_dtoa_r+0xa60>
 8009516:	9b04      	ldr	r3, [sp, #16]
 8009518:	3301      	adds	r3, #1
 800951a:	9304      	str	r3, [sp, #16]
 800951c:	2331      	movs	r3, #49	@ 0x31
 800951e:	f88a 3000 	strb.w	r3, [sl]
 8009522:	e5b9      	b.n	8009098 <_dtoa_r+0x698>
 8009524:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009526:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009584 <_dtoa_r+0xb84>
 800952a:	b11b      	cbz	r3, 8009534 <_dtoa_r+0xb34>
 800952c:	f10a 0308 	add.w	r3, sl, #8
 8009530:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009532:	6013      	str	r3, [r2, #0]
 8009534:	4650      	mov	r0, sl
 8009536:	b019      	add	sp, #100	@ 0x64
 8009538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800953c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800953e:	2b01      	cmp	r3, #1
 8009540:	f77f ae37 	ble.w	80091b2 <_dtoa_r+0x7b2>
 8009544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009546:	930a      	str	r3, [sp, #40]	@ 0x28
 8009548:	2001      	movs	r0, #1
 800954a:	e655      	b.n	80091f8 <_dtoa_r+0x7f8>
 800954c:	9b00      	ldr	r3, [sp, #0]
 800954e:	2b00      	cmp	r3, #0
 8009550:	f77f aed6 	ble.w	8009300 <_dtoa_r+0x900>
 8009554:	4656      	mov	r6, sl
 8009556:	4621      	mov	r1, r4
 8009558:	4648      	mov	r0, r9
 800955a:	f7ff f9c6 	bl	80088ea <quorem>
 800955e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009562:	f806 8b01 	strb.w	r8, [r6], #1
 8009566:	9b00      	ldr	r3, [sp, #0]
 8009568:	eba6 020a 	sub.w	r2, r6, sl
 800956c:	4293      	cmp	r3, r2
 800956e:	ddb3      	ble.n	80094d8 <_dtoa_r+0xad8>
 8009570:	4649      	mov	r1, r9
 8009572:	2300      	movs	r3, #0
 8009574:	220a      	movs	r2, #10
 8009576:	4658      	mov	r0, fp
 8009578:	f000 f968 	bl	800984c <__multadd>
 800957c:	4681      	mov	r9, r0
 800957e:	e7ea      	b.n	8009556 <_dtoa_r+0xb56>
 8009580:	0800a914 	.word	0x0800a914
 8009584:	0800a898 	.word	0x0800a898

08009588 <_free_r>:
 8009588:	b538      	push	{r3, r4, r5, lr}
 800958a:	4605      	mov	r5, r0
 800958c:	2900      	cmp	r1, #0
 800958e:	d041      	beq.n	8009614 <_free_r+0x8c>
 8009590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009594:	1f0c      	subs	r4, r1, #4
 8009596:	2b00      	cmp	r3, #0
 8009598:	bfb8      	it	lt
 800959a:	18e4      	addlt	r4, r4, r3
 800959c:	f000 f8e8 	bl	8009770 <__malloc_lock>
 80095a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009618 <_free_r+0x90>)
 80095a2:	6813      	ldr	r3, [r2, #0]
 80095a4:	b933      	cbnz	r3, 80095b4 <_free_r+0x2c>
 80095a6:	6063      	str	r3, [r4, #4]
 80095a8:	6014      	str	r4, [r2, #0]
 80095aa:	4628      	mov	r0, r5
 80095ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095b0:	f000 b8e4 	b.w	800977c <__malloc_unlock>
 80095b4:	42a3      	cmp	r3, r4
 80095b6:	d908      	bls.n	80095ca <_free_r+0x42>
 80095b8:	6820      	ldr	r0, [r4, #0]
 80095ba:	1821      	adds	r1, r4, r0
 80095bc:	428b      	cmp	r3, r1
 80095be:	bf01      	itttt	eq
 80095c0:	6819      	ldreq	r1, [r3, #0]
 80095c2:	685b      	ldreq	r3, [r3, #4]
 80095c4:	1809      	addeq	r1, r1, r0
 80095c6:	6021      	streq	r1, [r4, #0]
 80095c8:	e7ed      	b.n	80095a6 <_free_r+0x1e>
 80095ca:	461a      	mov	r2, r3
 80095cc:	685b      	ldr	r3, [r3, #4]
 80095ce:	b10b      	cbz	r3, 80095d4 <_free_r+0x4c>
 80095d0:	42a3      	cmp	r3, r4
 80095d2:	d9fa      	bls.n	80095ca <_free_r+0x42>
 80095d4:	6811      	ldr	r1, [r2, #0]
 80095d6:	1850      	adds	r0, r2, r1
 80095d8:	42a0      	cmp	r0, r4
 80095da:	d10b      	bne.n	80095f4 <_free_r+0x6c>
 80095dc:	6820      	ldr	r0, [r4, #0]
 80095de:	4401      	add	r1, r0
 80095e0:	1850      	adds	r0, r2, r1
 80095e2:	4283      	cmp	r3, r0
 80095e4:	6011      	str	r1, [r2, #0]
 80095e6:	d1e0      	bne.n	80095aa <_free_r+0x22>
 80095e8:	6818      	ldr	r0, [r3, #0]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	6053      	str	r3, [r2, #4]
 80095ee:	4408      	add	r0, r1
 80095f0:	6010      	str	r0, [r2, #0]
 80095f2:	e7da      	b.n	80095aa <_free_r+0x22>
 80095f4:	d902      	bls.n	80095fc <_free_r+0x74>
 80095f6:	230c      	movs	r3, #12
 80095f8:	602b      	str	r3, [r5, #0]
 80095fa:	e7d6      	b.n	80095aa <_free_r+0x22>
 80095fc:	6820      	ldr	r0, [r4, #0]
 80095fe:	1821      	adds	r1, r4, r0
 8009600:	428b      	cmp	r3, r1
 8009602:	bf04      	itt	eq
 8009604:	6819      	ldreq	r1, [r3, #0]
 8009606:	685b      	ldreq	r3, [r3, #4]
 8009608:	6063      	str	r3, [r4, #4]
 800960a:	bf04      	itt	eq
 800960c:	1809      	addeq	r1, r1, r0
 800960e:	6021      	streq	r1, [r4, #0]
 8009610:	6054      	str	r4, [r2, #4]
 8009612:	e7ca      	b.n	80095aa <_free_r+0x22>
 8009614:	bd38      	pop	{r3, r4, r5, pc}
 8009616:	bf00      	nop
 8009618:	200006a8 	.word	0x200006a8

0800961c <malloc>:
 800961c:	4b02      	ldr	r3, [pc, #8]	@ (8009628 <malloc+0xc>)
 800961e:	4601      	mov	r1, r0
 8009620:	6818      	ldr	r0, [r3, #0]
 8009622:	f000 b825 	b.w	8009670 <_malloc_r>
 8009626:	bf00      	nop
 8009628:	20000018 	.word	0x20000018

0800962c <sbrk_aligned>:
 800962c:	b570      	push	{r4, r5, r6, lr}
 800962e:	4e0f      	ldr	r6, [pc, #60]	@ (800966c <sbrk_aligned+0x40>)
 8009630:	460c      	mov	r4, r1
 8009632:	6831      	ldr	r1, [r6, #0]
 8009634:	4605      	mov	r5, r0
 8009636:	b911      	cbnz	r1, 800963e <sbrk_aligned+0x12>
 8009638:	f000 fe9a 	bl	800a370 <_sbrk_r>
 800963c:	6030      	str	r0, [r6, #0]
 800963e:	4621      	mov	r1, r4
 8009640:	4628      	mov	r0, r5
 8009642:	f000 fe95 	bl	800a370 <_sbrk_r>
 8009646:	1c43      	adds	r3, r0, #1
 8009648:	d103      	bne.n	8009652 <sbrk_aligned+0x26>
 800964a:	f04f 34ff 	mov.w	r4, #4294967295
 800964e:	4620      	mov	r0, r4
 8009650:	bd70      	pop	{r4, r5, r6, pc}
 8009652:	1cc4      	adds	r4, r0, #3
 8009654:	f024 0403 	bic.w	r4, r4, #3
 8009658:	42a0      	cmp	r0, r4
 800965a:	d0f8      	beq.n	800964e <sbrk_aligned+0x22>
 800965c:	1a21      	subs	r1, r4, r0
 800965e:	4628      	mov	r0, r5
 8009660:	f000 fe86 	bl	800a370 <_sbrk_r>
 8009664:	3001      	adds	r0, #1
 8009666:	d1f2      	bne.n	800964e <sbrk_aligned+0x22>
 8009668:	e7ef      	b.n	800964a <sbrk_aligned+0x1e>
 800966a:	bf00      	nop
 800966c:	200006a4 	.word	0x200006a4

08009670 <_malloc_r>:
 8009670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009674:	1ccd      	adds	r5, r1, #3
 8009676:	f025 0503 	bic.w	r5, r5, #3
 800967a:	3508      	adds	r5, #8
 800967c:	2d0c      	cmp	r5, #12
 800967e:	bf38      	it	cc
 8009680:	250c      	movcc	r5, #12
 8009682:	2d00      	cmp	r5, #0
 8009684:	4606      	mov	r6, r0
 8009686:	db01      	blt.n	800968c <_malloc_r+0x1c>
 8009688:	42a9      	cmp	r1, r5
 800968a:	d904      	bls.n	8009696 <_malloc_r+0x26>
 800968c:	230c      	movs	r3, #12
 800968e:	6033      	str	r3, [r6, #0]
 8009690:	2000      	movs	r0, #0
 8009692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009696:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800976c <_malloc_r+0xfc>
 800969a:	f000 f869 	bl	8009770 <__malloc_lock>
 800969e:	f8d8 3000 	ldr.w	r3, [r8]
 80096a2:	461c      	mov	r4, r3
 80096a4:	bb44      	cbnz	r4, 80096f8 <_malloc_r+0x88>
 80096a6:	4629      	mov	r1, r5
 80096a8:	4630      	mov	r0, r6
 80096aa:	f7ff ffbf 	bl	800962c <sbrk_aligned>
 80096ae:	1c43      	adds	r3, r0, #1
 80096b0:	4604      	mov	r4, r0
 80096b2:	d158      	bne.n	8009766 <_malloc_r+0xf6>
 80096b4:	f8d8 4000 	ldr.w	r4, [r8]
 80096b8:	4627      	mov	r7, r4
 80096ba:	2f00      	cmp	r7, #0
 80096bc:	d143      	bne.n	8009746 <_malloc_r+0xd6>
 80096be:	2c00      	cmp	r4, #0
 80096c0:	d04b      	beq.n	800975a <_malloc_r+0xea>
 80096c2:	6823      	ldr	r3, [r4, #0]
 80096c4:	4639      	mov	r1, r7
 80096c6:	4630      	mov	r0, r6
 80096c8:	eb04 0903 	add.w	r9, r4, r3
 80096cc:	f000 fe50 	bl	800a370 <_sbrk_r>
 80096d0:	4581      	cmp	r9, r0
 80096d2:	d142      	bne.n	800975a <_malloc_r+0xea>
 80096d4:	6821      	ldr	r1, [r4, #0]
 80096d6:	1a6d      	subs	r5, r5, r1
 80096d8:	4629      	mov	r1, r5
 80096da:	4630      	mov	r0, r6
 80096dc:	f7ff ffa6 	bl	800962c <sbrk_aligned>
 80096e0:	3001      	adds	r0, #1
 80096e2:	d03a      	beq.n	800975a <_malloc_r+0xea>
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	442b      	add	r3, r5
 80096e8:	6023      	str	r3, [r4, #0]
 80096ea:	f8d8 3000 	ldr.w	r3, [r8]
 80096ee:	685a      	ldr	r2, [r3, #4]
 80096f0:	bb62      	cbnz	r2, 800974c <_malloc_r+0xdc>
 80096f2:	f8c8 7000 	str.w	r7, [r8]
 80096f6:	e00f      	b.n	8009718 <_malloc_r+0xa8>
 80096f8:	6822      	ldr	r2, [r4, #0]
 80096fa:	1b52      	subs	r2, r2, r5
 80096fc:	d420      	bmi.n	8009740 <_malloc_r+0xd0>
 80096fe:	2a0b      	cmp	r2, #11
 8009700:	d917      	bls.n	8009732 <_malloc_r+0xc2>
 8009702:	1961      	adds	r1, r4, r5
 8009704:	42a3      	cmp	r3, r4
 8009706:	6025      	str	r5, [r4, #0]
 8009708:	bf18      	it	ne
 800970a:	6059      	strne	r1, [r3, #4]
 800970c:	6863      	ldr	r3, [r4, #4]
 800970e:	bf08      	it	eq
 8009710:	f8c8 1000 	streq.w	r1, [r8]
 8009714:	5162      	str	r2, [r4, r5]
 8009716:	604b      	str	r3, [r1, #4]
 8009718:	4630      	mov	r0, r6
 800971a:	f000 f82f 	bl	800977c <__malloc_unlock>
 800971e:	f104 000b 	add.w	r0, r4, #11
 8009722:	1d23      	adds	r3, r4, #4
 8009724:	f020 0007 	bic.w	r0, r0, #7
 8009728:	1ac2      	subs	r2, r0, r3
 800972a:	bf1c      	itt	ne
 800972c:	1a1b      	subne	r3, r3, r0
 800972e:	50a3      	strne	r3, [r4, r2]
 8009730:	e7af      	b.n	8009692 <_malloc_r+0x22>
 8009732:	6862      	ldr	r2, [r4, #4]
 8009734:	42a3      	cmp	r3, r4
 8009736:	bf0c      	ite	eq
 8009738:	f8c8 2000 	streq.w	r2, [r8]
 800973c:	605a      	strne	r2, [r3, #4]
 800973e:	e7eb      	b.n	8009718 <_malloc_r+0xa8>
 8009740:	4623      	mov	r3, r4
 8009742:	6864      	ldr	r4, [r4, #4]
 8009744:	e7ae      	b.n	80096a4 <_malloc_r+0x34>
 8009746:	463c      	mov	r4, r7
 8009748:	687f      	ldr	r7, [r7, #4]
 800974a:	e7b6      	b.n	80096ba <_malloc_r+0x4a>
 800974c:	461a      	mov	r2, r3
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	42a3      	cmp	r3, r4
 8009752:	d1fb      	bne.n	800974c <_malloc_r+0xdc>
 8009754:	2300      	movs	r3, #0
 8009756:	6053      	str	r3, [r2, #4]
 8009758:	e7de      	b.n	8009718 <_malloc_r+0xa8>
 800975a:	230c      	movs	r3, #12
 800975c:	6033      	str	r3, [r6, #0]
 800975e:	4630      	mov	r0, r6
 8009760:	f000 f80c 	bl	800977c <__malloc_unlock>
 8009764:	e794      	b.n	8009690 <_malloc_r+0x20>
 8009766:	6005      	str	r5, [r0, #0]
 8009768:	e7d6      	b.n	8009718 <_malloc_r+0xa8>
 800976a:	bf00      	nop
 800976c:	200006a8 	.word	0x200006a8

08009770 <__malloc_lock>:
 8009770:	4801      	ldr	r0, [pc, #4]	@ (8009778 <__malloc_lock+0x8>)
 8009772:	f7ff b8b8 	b.w	80088e6 <__retarget_lock_acquire_recursive>
 8009776:	bf00      	nop
 8009778:	200006a0 	.word	0x200006a0

0800977c <__malloc_unlock>:
 800977c:	4801      	ldr	r0, [pc, #4]	@ (8009784 <__malloc_unlock+0x8>)
 800977e:	f7ff b8b3 	b.w	80088e8 <__retarget_lock_release_recursive>
 8009782:	bf00      	nop
 8009784:	200006a0 	.word	0x200006a0

08009788 <_Balloc>:
 8009788:	b570      	push	{r4, r5, r6, lr}
 800978a:	69c6      	ldr	r6, [r0, #28]
 800978c:	4604      	mov	r4, r0
 800978e:	460d      	mov	r5, r1
 8009790:	b976      	cbnz	r6, 80097b0 <_Balloc+0x28>
 8009792:	2010      	movs	r0, #16
 8009794:	f7ff ff42 	bl	800961c <malloc>
 8009798:	4602      	mov	r2, r0
 800979a:	61e0      	str	r0, [r4, #28]
 800979c:	b920      	cbnz	r0, 80097a8 <_Balloc+0x20>
 800979e:	4b18      	ldr	r3, [pc, #96]	@ (8009800 <_Balloc+0x78>)
 80097a0:	4818      	ldr	r0, [pc, #96]	@ (8009804 <_Balloc+0x7c>)
 80097a2:	216b      	movs	r1, #107	@ 0x6b
 80097a4:	f000 fe02 	bl	800a3ac <__assert_func>
 80097a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097ac:	6006      	str	r6, [r0, #0]
 80097ae:	60c6      	str	r6, [r0, #12]
 80097b0:	69e6      	ldr	r6, [r4, #28]
 80097b2:	68f3      	ldr	r3, [r6, #12]
 80097b4:	b183      	cbz	r3, 80097d8 <_Balloc+0x50>
 80097b6:	69e3      	ldr	r3, [r4, #28]
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80097be:	b9b8      	cbnz	r0, 80097f0 <_Balloc+0x68>
 80097c0:	2101      	movs	r1, #1
 80097c2:	fa01 f605 	lsl.w	r6, r1, r5
 80097c6:	1d72      	adds	r2, r6, #5
 80097c8:	0092      	lsls	r2, r2, #2
 80097ca:	4620      	mov	r0, r4
 80097cc:	f000 fe0c 	bl	800a3e8 <_calloc_r>
 80097d0:	b160      	cbz	r0, 80097ec <_Balloc+0x64>
 80097d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80097d6:	e00e      	b.n	80097f6 <_Balloc+0x6e>
 80097d8:	2221      	movs	r2, #33	@ 0x21
 80097da:	2104      	movs	r1, #4
 80097dc:	4620      	mov	r0, r4
 80097de:	f000 fe03 	bl	800a3e8 <_calloc_r>
 80097e2:	69e3      	ldr	r3, [r4, #28]
 80097e4:	60f0      	str	r0, [r6, #12]
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d1e4      	bne.n	80097b6 <_Balloc+0x2e>
 80097ec:	2000      	movs	r0, #0
 80097ee:	bd70      	pop	{r4, r5, r6, pc}
 80097f0:	6802      	ldr	r2, [r0, #0]
 80097f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80097f6:	2300      	movs	r3, #0
 80097f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097fc:	e7f7      	b.n	80097ee <_Balloc+0x66>
 80097fe:	bf00      	nop
 8009800:	0800a8a5 	.word	0x0800a8a5
 8009804:	0800a925 	.word	0x0800a925

08009808 <_Bfree>:
 8009808:	b570      	push	{r4, r5, r6, lr}
 800980a:	69c6      	ldr	r6, [r0, #28]
 800980c:	4605      	mov	r5, r0
 800980e:	460c      	mov	r4, r1
 8009810:	b976      	cbnz	r6, 8009830 <_Bfree+0x28>
 8009812:	2010      	movs	r0, #16
 8009814:	f7ff ff02 	bl	800961c <malloc>
 8009818:	4602      	mov	r2, r0
 800981a:	61e8      	str	r0, [r5, #28]
 800981c:	b920      	cbnz	r0, 8009828 <_Bfree+0x20>
 800981e:	4b09      	ldr	r3, [pc, #36]	@ (8009844 <_Bfree+0x3c>)
 8009820:	4809      	ldr	r0, [pc, #36]	@ (8009848 <_Bfree+0x40>)
 8009822:	218f      	movs	r1, #143	@ 0x8f
 8009824:	f000 fdc2 	bl	800a3ac <__assert_func>
 8009828:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800982c:	6006      	str	r6, [r0, #0]
 800982e:	60c6      	str	r6, [r0, #12]
 8009830:	b13c      	cbz	r4, 8009842 <_Bfree+0x3a>
 8009832:	69eb      	ldr	r3, [r5, #28]
 8009834:	6862      	ldr	r2, [r4, #4]
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800983c:	6021      	str	r1, [r4, #0]
 800983e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009842:	bd70      	pop	{r4, r5, r6, pc}
 8009844:	0800a8a5 	.word	0x0800a8a5
 8009848:	0800a925 	.word	0x0800a925

0800984c <__multadd>:
 800984c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009850:	690d      	ldr	r5, [r1, #16]
 8009852:	4607      	mov	r7, r0
 8009854:	460c      	mov	r4, r1
 8009856:	461e      	mov	r6, r3
 8009858:	f101 0c14 	add.w	ip, r1, #20
 800985c:	2000      	movs	r0, #0
 800985e:	f8dc 3000 	ldr.w	r3, [ip]
 8009862:	b299      	uxth	r1, r3
 8009864:	fb02 6101 	mla	r1, r2, r1, r6
 8009868:	0c1e      	lsrs	r6, r3, #16
 800986a:	0c0b      	lsrs	r3, r1, #16
 800986c:	fb02 3306 	mla	r3, r2, r6, r3
 8009870:	b289      	uxth	r1, r1
 8009872:	3001      	adds	r0, #1
 8009874:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009878:	4285      	cmp	r5, r0
 800987a:	f84c 1b04 	str.w	r1, [ip], #4
 800987e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009882:	dcec      	bgt.n	800985e <__multadd+0x12>
 8009884:	b30e      	cbz	r6, 80098ca <__multadd+0x7e>
 8009886:	68a3      	ldr	r3, [r4, #8]
 8009888:	42ab      	cmp	r3, r5
 800988a:	dc19      	bgt.n	80098c0 <__multadd+0x74>
 800988c:	6861      	ldr	r1, [r4, #4]
 800988e:	4638      	mov	r0, r7
 8009890:	3101      	adds	r1, #1
 8009892:	f7ff ff79 	bl	8009788 <_Balloc>
 8009896:	4680      	mov	r8, r0
 8009898:	b928      	cbnz	r0, 80098a6 <__multadd+0x5a>
 800989a:	4602      	mov	r2, r0
 800989c:	4b0c      	ldr	r3, [pc, #48]	@ (80098d0 <__multadd+0x84>)
 800989e:	480d      	ldr	r0, [pc, #52]	@ (80098d4 <__multadd+0x88>)
 80098a0:	21ba      	movs	r1, #186	@ 0xba
 80098a2:	f000 fd83 	bl	800a3ac <__assert_func>
 80098a6:	6922      	ldr	r2, [r4, #16]
 80098a8:	3202      	adds	r2, #2
 80098aa:	f104 010c 	add.w	r1, r4, #12
 80098ae:	0092      	lsls	r2, r2, #2
 80098b0:	300c      	adds	r0, #12
 80098b2:	f000 fd6d 	bl	800a390 <memcpy>
 80098b6:	4621      	mov	r1, r4
 80098b8:	4638      	mov	r0, r7
 80098ba:	f7ff ffa5 	bl	8009808 <_Bfree>
 80098be:	4644      	mov	r4, r8
 80098c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80098c4:	3501      	adds	r5, #1
 80098c6:	615e      	str	r6, [r3, #20]
 80098c8:	6125      	str	r5, [r4, #16]
 80098ca:	4620      	mov	r0, r4
 80098cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d0:	0800a914 	.word	0x0800a914
 80098d4:	0800a925 	.word	0x0800a925

080098d8 <__hi0bits>:
 80098d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80098dc:	4603      	mov	r3, r0
 80098de:	bf36      	itet	cc
 80098e0:	0403      	lslcc	r3, r0, #16
 80098e2:	2000      	movcs	r0, #0
 80098e4:	2010      	movcc	r0, #16
 80098e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098ea:	bf3c      	itt	cc
 80098ec:	021b      	lslcc	r3, r3, #8
 80098ee:	3008      	addcc	r0, #8
 80098f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098f4:	bf3c      	itt	cc
 80098f6:	011b      	lslcc	r3, r3, #4
 80098f8:	3004      	addcc	r0, #4
 80098fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098fe:	bf3c      	itt	cc
 8009900:	009b      	lslcc	r3, r3, #2
 8009902:	3002      	addcc	r0, #2
 8009904:	2b00      	cmp	r3, #0
 8009906:	db05      	blt.n	8009914 <__hi0bits+0x3c>
 8009908:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800990c:	f100 0001 	add.w	r0, r0, #1
 8009910:	bf08      	it	eq
 8009912:	2020      	moveq	r0, #32
 8009914:	4770      	bx	lr

08009916 <__lo0bits>:
 8009916:	6803      	ldr	r3, [r0, #0]
 8009918:	4602      	mov	r2, r0
 800991a:	f013 0007 	ands.w	r0, r3, #7
 800991e:	d00b      	beq.n	8009938 <__lo0bits+0x22>
 8009920:	07d9      	lsls	r1, r3, #31
 8009922:	d421      	bmi.n	8009968 <__lo0bits+0x52>
 8009924:	0798      	lsls	r0, r3, #30
 8009926:	bf49      	itett	mi
 8009928:	085b      	lsrmi	r3, r3, #1
 800992a:	089b      	lsrpl	r3, r3, #2
 800992c:	2001      	movmi	r0, #1
 800992e:	6013      	strmi	r3, [r2, #0]
 8009930:	bf5c      	itt	pl
 8009932:	6013      	strpl	r3, [r2, #0]
 8009934:	2002      	movpl	r0, #2
 8009936:	4770      	bx	lr
 8009938:	b299      	uxth	r1, r3
 800993a:	b909      	cbnz	r1, 8009940 <__lo0bits+0x2a>
 800993c:	0c1b      	lsrs	r3, r3, #16
 800993e:	2010      	movs	r0, #16
 8009940:	b2d9      	uxtb	r1, r3
 8009942:	b909      	cbnz	r1, 8009948 <__lo0bits+0x32>
 8009944:	3008      	adds	r0, #8
 8009946:	0a1b      	lsrs	r3, r3, #8
 8009948:	0719      	lsls	r1, r3, #28
 800994a:	bf04      	itt	eq
 800994c:	091b      	lsreq	r3, r3, #4
 800994e:	3004      	addeq	r0, #4
 8009950:	0799      	lsls	r1, r3, #30
 8009952:	bf04      	itt	eq
 8009954:	089b      	lsreq	r3, r3, #2
 8009956:	3002      	addeq	r0, #2
 8009958:	07d9      	lsls	r1, r3, #31
 800995a:	d403      	bmi.n	8009964 <__lo0bits+0x4e>
 800995c:	085b      	lsrs	r3, r3, #1
 800995e:	f100 0001 	add.w	r0, r0, #1
 8009962:	d003      	beq.n	800996c <__lo0bits+0x56>
 8009964:	6013      	str	r3, [r2, #0]
 8009966:	4770      	bx	lr
 8009968:	2000      	movs	r0, #0
 800996a:	4770      	bx	lr
 800996c:	2020      	movs	r0, #32
 800996e:	4770      	bx	lr

08009970 <__i2b>:
 8009970:	b510      	push	{r4, lr}
 8009972:	460c      	mov	r4, r1
 8009974:	2101      	movs	r1, #1
 8009976:	f7ff ff07 	bl	8009788 <_Balloc>
 800997a:	4602      	mov	r2, r0
 800997c:	b928      	cbnz	r0, 800998a <__i2b+0x1a>
 800997e:	4b05      	ldr	r3, [pc, #20]	@ (8009994 <__i2b+0x24>)
 8009980:	4805      	ldr	r0, [pc, #20]	@ (8009998 <__i2b+0x28>)
 8009982:	f240 1145 	movw	r1, #325	@ 0x145
 8009986:	f000 fd11 	bl	800a3ac <__assert_func>
 800998a:	2301      	movs	r3, #1
 800998c:	6144      	str	r4, [r0, #20]
 800998e:	6103      	str	r3, [r0, #16]
 8009990:	bd10      	pop	{r4, pc}
 8009992:	bf00      	nop
 8009994:	0800a914 	.word	0x0800a914
 8009998:	0800a925 	.word	0x0800a925

0800999c <__multiply>:
 800999c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a0:	4614      	mov	r4, r2
 80099a2:	690a      	ldr	r2, [r1, #16]
 80099a4:	6923      	ldr	r3, [r4, #16]
 80099a6:	429a      	cmp	r2, r3
 80099a8:	bfa8      	it	ge
 80099aa:	4623      	movge	r3, r4
 80099ac:	460f      	mov	r7, r1
 80099ae:	bfa4      	itt	ge
 80099b0:	460c      	movge	r4, r1
 80099b2:	461f      	movge	r7, r3
 80099b4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80099b8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80099bc:	68a3      	ldr	r3, [r4, #8]
 80099be:	6861      	ldr	r1, [r4, #4]
 80099c0:	eb0a 0609 	add.w	r6, sl, r9
 80099c4:	42b3      	cmp	r3, r6
 80099c6:	b085      	sub	sp, #20
 80099c8:	bfb8      	it	lt
 80099ca:	3101      	addlt	r1, #1
 80099cc:	f7ff fedc 	bl	8009788 <_Balloc>
 80099d0:	b930      	cbnz	r0, 80099e0 <__multiply+0x44>
 80099d2:	4602      	mov	r2, r0
 80099d4:	4b44      	ldr	r3, [pc, #272]	@ (8009ae8 <__multiply+0x14c>)
 80099d6:	4845      	ldr	r0, [pc, #276]	@ (8009aec <__multiply+0x150>)
 80099d8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80099dc:	f000 fce6 	bl	800a3ac <__assert_func>
 80099e0:	f100 0514 	add.w	r5, r0, #20
 80099e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099e8:	462b      	mov	r3, r5
 80099ea:	2200      	movs	r2, #0
 80099ec:	4543      	cmp	r3, r8
 80099ee:	d321      	bcc.n	8009a34 <__multiply+0x98>
 80099f0:	f107 0114 	add.w	r1, r7, #20
 80099f4:	f104 0214 	add.w	r2, r4, #20
 80099f8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80099fc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009a00:	9302      	str	r3, [sp, #8]
 8009a02:	1b13      	subs	r3, r2, r4
 8009a04:	3b15      	subs	r3, #21
 8009a06:	f023 0303 	bic.w	r3, r3, #3
 8009a0a:	3304      	adds	r3, #4
 8009a0c:	f104 0715 	add.w	r7, r4, #21
 8009a10:	42ba      	cmp	r2, r7
 8009a12:	bf38      	it	cc
 8009a14:	2304      	movcc	r3, #4
 8009a16:	9301      	str	r3, [sp, #4]
 8009a18:	9b02      	ldr	r3, [sp, #8]
 8009a1a:	9103      	str	r1, [sp, #12]
 8009a1c:	428b      	cmp	r3, r1
 8009a1e:	d80c      	bhi.n	8009a3a <__multiply+0x9e>
 8009a20:	2e00      	cmp	r6, #0
 8009a22:	dd03      	ble.n	8009a2c <__multiply+0x90>
 8009a24:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d05b      	beq.n	8009ae4 <__multiply+0x148>
 8009a2c:	6106      	str	r6, [r0, #16]
 8009a2e:	b005      	add	sp, #20
 8009a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a34:	f843 2b04 	str.w	r2, [r3], #4
 8009a38:	e7d8      	b.n	80099ec <__multiply+0x50>
 8009a3a:	f8b1 a000 	ldrh.w	sl, [r1]
 8009a3e:	f1ba 0f00 	cmp.w	sl, #0
 8009a42:	d024      	beq.n	8009a8e <__multiply+0xf2>
 8009a44:	f104 0e14 	add.w	lr, r4, #20
 8009a48:	46a9      	mov	r9, r5
 8009a4a:	f04f 0c00 	mov.w	ip, #0
 8009a4e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a52:	f8d9 3000 	ldr.w	r3, [r9]
 8009a56:	fa1f fb87 	uxth.w	fp, r7
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009a60:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009a64:	f8d9 7000 	ldr.w	r7, [r9]
 8009a68:	4463      	add	r3, ip
 8009a6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009a6e:	fb0a c70b 	mla	r7, sl, fp, ip
 8009a72:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009a7c:	4572      	cmp	r2, lr
 8009a7e:	f849 3b04 	str.w	r3, [r9], #4
 8009a82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009a86:	d8e2      	bhi.n	8009a4e <__multiply+0xb2>
 8009a88:	9b01      	ldr	r3, [sp, #4]
 8009a8a:	f845 c003 	str.w	ip, [r5, r3]
 8009a8e:	9b03      	ldr	r3, [sp, #12]
 8009a90:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009a94:	3104      	adds	r1, #4
 8009a96:	f1b9 0f00 	cmp.w	r9, #0
 8009a9a:	d021      	beq.n	8009ae0 <__multiply+0x144>
 8009a9c:	682b      	ldr	r3, [r5, #0]
 8009a9e:	f104 0c14 	add.w	ip, r4, #20
 8009aa2:	46ae      	mov	lr, r5
 8009aa4:	f04f 0a00 	mov.w	sl, #0
 8009aa8:	f8bc b000 	ldrh.w	fp, [ip]
 8009aac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009ab0:	fb09 770b 	mla	r7, r9, fp, r7
 8009ab4:	4457      	add	r7, sl
 8009ab6:	b29b      	uxth	r3, r3
 8009ab8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009abc:	f84e 3b04 	str.w	r3, [lr], #4
 8009ac0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ac4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ac8:	f8be 3000 	ldrh.w	r3, [lr]
 8009acc:	fb09 330a 	mla	r3, r9, sl, r3
 8009ad0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009ad4:	4562      	cmp	r2, ip
 8009ad6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ada:	d8e5      	bhi.n	8009aa8 <__multiply+0x10c>
 8009adc:	9f01      	ldr	r7, [sp, #4]
 8009ade:	51eb      	str	r3, [r5, r7]
 8009ae0:	3504      	adds	r5, #4
 8009ae2:	e799      	b.n	8009a18 <__multiply+0x7c>
 8009ae4:	3e01      	subs	r6, #1
 8009ae6:	e79b      	b.n	8009a20 <__multiply+0x84>
 8009ae8:	0800a914 	.word	0x0800a914
 8009aec:	0800a925 	.word	0x0800a925

08009af0 <__pow5mult>:
 8009af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009af4:	4615      	mov	r5, r2
 8009af6:	f012 0203 	ands.w	r2, r2, #3
 8009afa:	4607      	mov	r7, r0
 8009afc:	460e      	mov	r6, r1
 8009afe:	d007      	beq.n	8009b10 <__pow5mult+0x20>
 8009b00:	4c25      	ldr	r4, [pc, #148]	@ (8009b98 <__pow5mult+0xa8>)
 8009b02:	3a01      	subs	r2, #1
 8009b04:	2300      	movs	r3, #0
 8009b06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b0a:	f7ff fe9f 	bl	800984c <__multadd>
 8009b0e:	4606      	mov	r6, r0
 8009b10:	10ad      	asrs	r5, r5, #2
 8009b12:	d03d      	beq.n	8009b90 <__pow5mult+0xa0>
 8009b14:	69fc      	ldr	r4, [r7, #28]
 8009b16:	b97c      	cbnz	r4, 8009b38 <__pow5mult+0x48>
 8009b18:	2010      	movs	r0, #16
 8009b1a:	f7ff fd7f 	bl	800961c <malloc>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	61f8      	str	r0, [r7, #28]
 8009b22:	b928      	cbnz	r0, 8009b30 <__pow5mult+0x40>
 8009b24:	4b1d      	ldr	r3, [pc, #116]	@ (8009b9c <__pow5mult+0xac>)
 8009b26:	481e      	ldr	r0, [pc, #120]	@ (8009ba0 <__pow5mult+0xb0>)
 8009b28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009b2c:	f000 fc3e 	bl	800a3ac <__assert_func>
 8009b30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b34:	6004      	str	r4, [r0, #0]
 8009b36:	60c4      	str	r4, [r0, #12]
 8009b38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009b3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b40:	b94c      	cbnz	r4, 8009b56 <__pow5mult+0x66>
 8009b42:	f240 2171 	movw	r1, #625	@ 0x271
 8009b46:	4638      	mov	r0, r7
 8009b48:	f7ff ff12 	bl	8009970 <__i2b>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b52:	4604      	mov	r4, r0
 8009b54:	6003      	str	r3, [r0, #0]
 8009b56:	f04f 0900 	mov.w	r9, #0
 8009b5a:	07eb      	lsls	r3, r5, #31
 8009b5c:	d50a      	bpl.n	8009b74 <__pow5mult+0x84>
 8009b5e:	4631      	mov	r1, r6
 8009b60:	4622      	mov	r2, r4
 8009b62:	4638      	mov	r0, r7
 8009b64:	f7ff ff1a 	bl	800999c <__multiply>
 8009b68:	4631      	mov	r1, r6
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	4638      	mov	r0, r7
 8009b6e:	f7ff fe4b 	bl	8009808 <_Bfree>
 8009b72:	4646      	mov	r6, r8
 8009b74:	106d      	asrs	r5, r5, #1
 8009b76:	d00b      	beq.n	8009b90 <__pow5mult+0xa0>
 8009b78:	6820      	ldr	r0, [r4, #0]
 8009b7a:	b938      	cbnz	r0, 8009b8c <__pow5mult+0x9c>
 8009b7c:	4622      	mov	r2, r4
 8009b7e:	4621      	mov	r1, r4
 8009b80:	4638      	mov	r0, r7
 8009b82:	f7ff ff0b 	bl	800999c <__multiply>
 8009b86:	6020      	str	r0, [r4, #0]
 8009b88:	f8c0 9000 	str.w	r9, [r0]
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	e7e4      	b.n	8009b5a <__pow5mult+0x6a>
 8009b90:	4630      	mov	r0, r6
 8009b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b96:	bf00      	nop
 8009b98:	0800a980 	.word	0x0800a980
 8009b9c:	0800a8a5 	.word	0x0800a8a5
 8009ba0:	0800a925 	.word	0x0800a925

08009ba4 <__lshift>:
 8009ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ba8:	460c      	mov	r4, r1
 8009baa:	6849      	ldr	r1, [r1, #4]
 8009bac:	6923      	ldr	r3, [r4, #16]
 8009bae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bb2:	68a3      	ldr	r3, [r4, #8]
 8009bb4:	4607      	mov	r7, r0
 8009bb6:	4691      	mov	r9, r2
 8009bb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bbc:	f108 0601 	add.w	r6, r8, #1
 8009bc0:	42b3      	cmp	r3, r6
 8009bc2:	db0b      	blt.n	8009bdc <__lshift+0x38>
 8009bc4:	4638      	mov	r0, r7
 8009bc6:	f7ff fddf 	bl	8009788 <_Balloc>
 8009bca:	4605      	mov	r5, r0
 8009bcc:	b948      	cbnz	r0, 8009be2 <__lshift+0x3e>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	4b28      	ldr	r3, [pc, #160]	@ (8009c74 <__lshift+0xd0>)
 8009bd2:	4829      	ldr	r0, [pc, #164]	@ (8009c78 <__lshift+0xd4>)
 8009bd4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009bd8:	f000 fbe8 	bl	800a3ac <__assert_func>
 8009bdc:	3101      	adds	r1, #1
 8009bde:	005b      	lsls	r3, r3, #1
 8009be0:	e7ee      	b.n	8009bc0 <__lshift+0x1c>
 8009be2:	2300      	movs	r3, #0
 8009be4:	f100 0114 	add.w	r1, r0, #20
 8009be8:	f100 0210 	add.w	r2, r0, #16
 8009bec:	4618      	mov	r0, r3
 8009bee:	4553      	cmp	r3, sl
 8009bf0:	db33      	blt.n	8009c5a <__lshift+0xb6>
 8009bf2:	6920      	ldr	r0, [r4, #16]
 8009bf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bf8:	f104 0314 	add.w	r3, r4, #20
 8009bfc:	f019 091f 	ands.w	r9, r9, #31
 8009c00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c08:	d02b      	beq.n	8009c62 <__lshift+0xbe>
 8009c0a:	f1c9 0e20 	rsb	lr, r9, #32
 8009c0e:	468a      	mov	sl, r1
 8009c10:	2200      	movs	r2, #0
 8009c12:	6818      	ldr	r0, [r3, #0]
 8009c14:	fa00 f009 	lsl.w	r0, r0, r9
 8009c18:	4310      	orrs	r0, r2
 8009c1a:	f84a 0b04 	str.w	r0, [sl], #4
 8009c1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c22:	459c      	cmp	ip, r3
 8009c24:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c28:	d8f3      	bhi.n	8009c12 <__lshift+0x6e>
 8009c2a:	ebac 0304 	sub.w	r3, ip, r4
 8009c2e:	3b15      	subs	r3, #21
 8009c30:	f023 0303 	bic.w	r3, r3, #3
 8009c34:	3304      	adds	r3, #4
 8009c36:	f104 0015 	add.w	r0, r4, #21
 8009c3a:	4584      	cmp	ip, r0
 8009c3c:	bf38      	it	cc
 8009c3e:	2304      	movcc	r3, #4
 8009c40:	50ca      	str	r2, [r1, r3]
 8009c42:	b10a      	cbz	r2, 8009c48 <__lshift+0xa4>
 8009c44:	f108 0602 	add.w	r6, r8, #2
 8009c48:	3e01      	subs	r6, #1
 8009c4a:	4638      	mov	r0, r7
 8009c4c:	612e      	str	r6, [r5, #16]
 8009c4e:	4621      	mov	r1, r4
 8009c50:	f7ff fdda 	bl	8009808 <_Bfree>
 8009c54:	4628      	mov	r0, r5
 8009c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c5e:	3301      	adds	r3, #1
 8009c60:	e7c5      	b.n	8009bee <__lshift+0x4a>
 8009c62:	3904      	subs	r1, #4
 8009c64:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c68:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c6c:	459c      	cmp	ip, r3
 8009c6e:	d8f9      	bhi.n	8009c64 <__lshift+0xc0>
 8009c70:	e7ea      	b.n	8009c48 <__lshift+0xa4>
 8009c72:	bf00      	nop
 8009c74:	0800a914 	.word	0x0800a914
 8009c78:	0800a925 	.word	0x0800a925

08009c7c <__mcmp>:
 8009c7c:	690a      	ldr	r2, [r1, #16]
 8009c7e:	4603      	mov	r3, r0
 8009c80:	6900      	ldr	r0, [r0, #16]
 8009c82:	1a80      	subs	r0, r0, r2
 8009c84:	b530      	push	{r4, r5, lr}
 8009c86:	d10e      	bne.n	8009ca6 <__mcmp+0x2a>
 8009c88:	3314      	adds	r3, #20
 8009c8a:	3114      	adds	r1, #20
 8009c8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c9c:	4295      	cmp	r5, r2
 8009c9e:	d003      	beq.n	8009ca8 <__mcmp+0x2c>
 8009ca0:	d205      	bcs.n	8009cae <__mcmp+0x32>
 8009ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca6:	bd30      	pop	{r4, r5, pc}
 8009ca8:	42a3      	cmp	r3, r4
 8009caa:	d3f3      	bcc.n	8009c94 <__mcmp+0x18>
 8009cac:	e7fb      	b.n	8009ca6 <__mcmp+0x2a>
 8009cae:	2001      	movs	r0, #1
 8009cb0:	e7f9      	b.n	8009ca6 <__mcmp+0x2a>
	...

08009cb4 <__mdiff>:
 8009cb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb8:	4689      	mov	r9, r1
 8009cba:	4606      	mov	r6, r0
 8009cbc:	4611      	mov	r1, r2
 8009cbe:	4648      	mov	r0, r9
 8009cc0:	4614      	mov	r4, r2
 8009cc2:	f7ff ffdb 	bl	8009c7c <__mcmp>
 8009cc6:	1e05      	subs	r5, r0, #0
 8009cc8:	d112      	bne.n	8009cf0 <__mdiff+0x3c>
 8009cca:	4629      	mov	r1, r5
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f7ff fd5b 	bl	8009788 <_Balloc>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	b928      	cbnz	r0, 8009ce2 <__mdiff+0x2e>
 8009cd6:	4b3f      	ldr	r3, [pc, #252]	@ (8009dd4 <__mdiff+0x120>)
 8009cd8:	f240 2137 	movw	r1, #567	@ 0x237
 8009cdc:	483e      	ldr	r0, [pc, #248]	@ (8009dd8 <__mdiff+0x124>)
 8009cde:	f000 fb65 	bl	800a3ac <__assert_func>
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ce8:	4610      	mov	r0, r2
 8009cea:	b003      	add	sp, #12
 8009cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf0:	bfbc      	itt	lt
 8009cf2:	464b      	movlt	r3, r9
 8009cf4:	46a1      	movlt	r9, r4
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009cfc:	bfba      	itte	lt
 8009cfe:	461c      	movlt	r4, r3
 8009d00:	2501      	movlt	r5, #1
 8009d02:	2500      	movge	r5, #0
 8009d04:	f7ff fd40 	bl	8009788 <_Balloc>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	b918      	cbnz	r0, 8009d14 <__mdiff+0x60>
 8009d0c:	4b31      	ldr	r3, [pc, #196]	@ (8009dd4 <__mdiff+0x120>)
 8009d0e:	f240 2145 	movw	r1, #581	@ 0x245
 8009d12:	e7e3      	b.n	8009cdc <__mdiff+0x28>
 8009d14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009d18:	6926      	ldr	r6, [r4, #16]
 8009d1a:	60c5      	str	r5, [r0, #12]
 8009d1c:	f109 0310 	add.w	r3, r9, #16
 8009d20:	f109 0514 	add.w	r5, r9, #20
 8009d24:	f104 0e14 	add.w	lr, r4, #20
 8009d28:	f100 0b14 	add.w	fp, r0, #20
 8009d2c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009d30:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009d34:	9301      	str	r3, [sp, #4]
 8009d36:	46d9      	mov	r9, fp
 8009d38:	f04f 0c00 	mov.w	ip, #0
 8009d3c:	9b01      	ldr	r3, [sp, #4]
 8009d3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009d42:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009d46:	9301      	str	r3, [sp, #4]
 8009d48:	fa1f f38a 	uxth.w	r3, sl
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	b283      	uxth	r3, r0
 8009d50:	1acb      	subs	r3, r1, r3
 8009d52:	0c00      	lsrs	r0, r0, #16
 8009d54:	4463      	add	r3, ip
 8009d56:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009d5a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009d64:	4576      	cmp	r6, lr
 8009d66:	f849 3b04 	str.w	r3, [r9], #4
 8009d6a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d6e:	d8e5      	bhi.n	8009d3c <__mdiff+0x88>
 8009d70:	1b33      	subs	r3, r6, r4
 8009d72:	3b15      	subs	r3, #21
 8009d74:	f023 0303 	bic.w	r3, r3, #3
 8009d78:	3415      	adds	r4, #21
 8009d7a:	3304      	adds	r3, #4
 8009d7c:	42a6      	cmp	r6, r4
 8009d7e:	bf38      	it	cc
 8009d80:	2304      	movcc	r3, #4
 8009d82:	441d      	add	r5, r3
 8009d84:	445b      	add	r3, fp
 8009d86:	461e      	mov	r6, r3
 8009d88:	462c      	mov	r4, r5
 8009d8a:	4544      	cmp	r4, r8
 8009d8c:	d30e      	bcc.n	8009dac <__mdiff+0xf8>
 8009d8e:	f108 0103 	add.w	r1, r8, #3
 8009d92:	1b49      	subs	r1, r1, r5
 8009d94:	f021 0103 	bic.w	r1, r1, #3
 8009d98:	3d03      	subs	r5, #3
 8009d9a:	45a8      	cmp	r8, r5
 8009d9c:	bf38      	it	cc
 8009d9e:	2100      	movcc	r1, #0
 8009da0:	440b      	add	r3, r1
 8009da2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009da6:	b191      	cbz	r1, 8009dce <__mdiff+0x11a>
 8009da8:	6117      	str	r7, [r2, #16]
 8009daa:	e79d      	b.n	8009ce8 <__mdiff+0x34>
 8009dac:	f854 1b04 	ldr.w	r1, [r4], #4
 8009db0:	46e6      	mov	lr, ip
 8009db2:	0c08      	lsrs	r0, r1, #16
 8009db4:	fa1c fc81 	uxtah	ip, ip, r1
 8009db8:	4471      	add	r1, lr
 8009dba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009dbe:	b289      	uxth	r1, r1
 8009dc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009dc4:	f846 1b04 	str.w	r1, [r6], #4
 8009dc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009dcc:	e7dd      	b.n	8009d8a <__mdiff+0xd6>
 8009dce:	3f01      	subs	r7, #1
 8009dd0:	e7e7      	b.n	8009da2 <__mdiff+0xee>
 8009dd2:	bf00      	nop
 8009dd4:	0800a914 	.word	0x0800a914
 8009dd8:	0800a925 	.word	0x0800a925

08009ddc <__d2b>:
 8009ddc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009de0:	460f      	mov	r7, r1
 8009de2:	2101      	movs	r1, #1
 8009de4:	ec59 8b10 	vmov	r8, r9, d0
 8009de8:	4616      	mov	r6, r2
 8009dea:	f7ff fccd 	bl	8009788 <_Balloc>
 8009dee:	4604      	mov	r4, r0
 8009df0:	b930      	cbnz	r0, 8009e00 <__d2b+0x24>
 8009df2:	4602      	mov	r2, r0
 8009df4:	4b23      	ldr	r3, [pc, #140]	@ (8009e84 <__d2b+0xa8>)
 8009df6:	4824      	ldr	r0, [pc, #144]	@ (8009e88 <__d2b+0xac>)
 8009df8:	f240 310f 	movw	r1, #783	@ 0x30f
 8009dfc:	f000 fad6 	bl	800a3ac <__assert_func>
 8009e00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e08:	b10d      	cbz	r5, 8009e0e <__d2b+0x32>
 8009e0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e0e:	9301      	str	r3, [sp, #4]
 8009e10:	f1b8 0300 	subs.w	r3, r8, #0
 8009e14:	d023      	beq.n	8009e5e <__d2b+0x82>
 8009e16:	4668      	mov	r0, sp
 8009e18:	9300      	str	r3, [sp, #0]
 8009e1a:	f7ff fd7c 	bl	8009916 <__lo0bits>
 8009e1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e22:	b1d0      	cbz	r0, 8009e5a <__d2b+0x7e>
 8009e24:	f1c0 0320 	rsb	r3, r0, #32
 8009e28:	fa02 f303 	lsl.w	r3, r2, r3
 8009e2c:	430b      	orrs	r3, r1
 8009e2e:	40c2      	lsrs	r2, r0
 8009e30:	6163      	str	r3, [r4, #20]
 8009e32:	9201      	str	r2, [sp, #4]
 8009e34:	9b01      	ldr	r3, [sp, #4]
 8009e36:	61a3      	str	r3, [r4, #24]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	bf0c      	ite	eq
 8009e3c:	2201      	moveq	r2, #1
 8009e3e:	2202      	movne	r2, #2
 8009e40:	6122      	str	r2, [r4, #16]
 8009e42:	b1a5      	cbz	r5, 8009e6e <__d2b+0x92>
 8009e44:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009e48:	4405      	add	r5, r0
 8009e4a:	603d      	str	r5, [r7, #0]
 8009e4c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009e50:	6030      	str	r0, [r6, #0]
 8009e52:	4620      	mov	r0, r4
 8009e54:	b003      	add	sp, #12
 8009e56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e5a:	6161      	str	r1, [r4, #20]
 8009e5c:	e7ea      	b.n	8009e34 <__d2b+0x58>
 8009e5e:	a801      	add	r0, sp, #4
 8009e60:	f7ff fd59 	bl	8009916 <__lo0bits>
 8009e64:	9b01      	ldr	r3, [sp, #4]
 8009e66:	6163      	str	r3, [r4, #20]
 8009e68:	3020      	adds	r0, #32
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	e7e8      	b.n	8009e40 <__d2b+0x64>
 8009e6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009e72:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009e76:	6038      	str	r0, [r7, #0]
 8009e78:	6918      	ldr	r0, [r3, #16]
 8009e7a:	f7ff fd2d 	bl	80098d8 <__hi0bits>
 8009e7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009e82:	e7e5      	b.n	8009e50 <__d2b+0x74>
 8009e84:	0800a914 	.word	0x0800a914
 8009e88:	0800a925 	.word	0x0800a925

08009e8c <__sfputc_r>:
 8009e8c:	6893      	ldr	r3, [r2, #8]
 8009e8e:	3b01      	subs	r3, #1
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	b410      	push	{r4}
 8009e94:	6093      	str	r3, [r2, #8]
 8009e96:	da08      	bge.n	8009eaa <__sfputc_r+0x1e>
 8009e98:	6994      	ldr	r4, [r2, #24]
 8009e9a:	42a3      	cmp	r3, r4
 8009e9c:	db01      	blt.n	8009ea2 <__sfputc_r+0x16>
 8009e9e:	290a      	cmp	r1, #10
 8009ea0:	d103      	bne.n	8009eaa <__sfputc_r+0x1e>
 8009ea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ea6:	f7fe bc0c 	b.w	80086c2 <__swbuf_r>
 8009eaa:	6813      	ldr	r3, [r2, #0]
 8009eac:	1c58      	adds	r0, r3, #1
 8009eae:	6010      	str	r0, [r2, #0]
 8009eb0:	7019      	strb	r1, [r3, #0]
 8009eb2:	4608      	mov	r0, r1
 8009eb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb8:	4770      	bx	lr

08009eba <__sfputs_r>:
 8009eba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ebc:	4606      	mov	r6, r0
 8009ebe:	460f      	mov	r7, r1
 8009ec0:	4614      	mov	r4, r2
 8009ec2:	18d5      	adds	r5, r2, r3
 8009ec4:	42ac      	cmp	r4, r5
 8009ec6:	d101      	bne.n	8009ecc <__sfputs_r+0x12>
 8009ec8:	2000      	movs	r0, #0
 8009eca:	e007      	b.n	8009edc <__sfputs_r+0x22>
 8009ecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ed0:	463a      	mov	r2, r7
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	f7ff ffda 	bl	8009e8c <__sfputc_r>
 8009ed8:	1c43      	adds	r3, r0, #1
 8009eda:	d1f3      	bne.n	8009ec4 <__sfputs_r+0xa>
 8009edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ee0 <_vfiprintf_r>:
 8009ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee4:	460d      	mov	r5, r1
 8009ee6:	b09d      	sub	sp, #116	@ 0x74
 8009ee8:	4614      	mov	r4, r2
 8009eea:	4698      	mov	r8, r3
 8009eec:	4606      	mov	r6, r0
 8009eee:	b118      	cbz	r0, 8009ef8 <_vfiprintf_r+0x18>
 8009ef0:	6a03      	ldr	r3, [r0, #32]
 8009ef2:	b90b      	cbnz	r3, 8009ef8 <_vfiprintf_r+0x18>
 8009ef4:	f7fe fafc 	bl	80084f0 <__sinit>
 8009ef8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009efa:	07d9      	lsls	r1, r3, #31
 8009efc:	d405      	bmi.n	8009f0a <_vfiprintf_r+0x2a>
 8009efe:	89ab      	ldrh	r3, [r5, #12]
 8009f00:	059a      	lsls	r2, r3, #22
 8009f02:	d402      	bmi.n	8009f0a <_vfiprintf_r+0x2a>
 8009f04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f06:	f7fe fcee 	bl	80088e6 <__retarget_lock_acquire_recursive>
 8009f0a:	89ab      	ldrh	r3, [r5, #12]
 8009f0c:	071b      	lsls	r3, r3, #28
 8009f0e:	d501      	bpl.n	8009f14 <_vfiprintf_r+0x34>
 8009f10:	692b      	ldr	r3, [r5, #16]
 8009f12:	b99b      	cbnz	r3, 8009f3c <_vfiprintf_r+0x5c>
 8009f14:	4629      	mov	r1, r5
 8009f16:	4630      	mov	r0, r6
 8009f18:	f7fe fc12 	bl	8008740 <__swsetup_r>
 8009f1c:	b170      	cbz	r0, 8009f3c <_vfiprintf_r+0x5c>
 8009f1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f20:	07dc      	lsls	r4, r3, #31
 8009f22:	d504      	bpl.n	8009f2e <_vfiprintf_r+0x4e>
 8009f24:	f04f 30ff 	mov.w	r0, #4294967295
 8009f28:	b01d      	add	sp, #116	@ 0x74
 8009f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2e:	89ab      	ldrh	r3, [r5, #12]
 8009f30:	0598      	lsls	r0, r3, #22
 8009f32:	d4f7      	bmi.n	8009f24 <_vfiprintf_r+0x44>
 8009f34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f36:	f7fe fcd7 	bl	80088e8 <__retarget_lock_release_recursive>
 8009f3a:	e7f3      	b.n	8009f24 <_vfiprintf_r+0x44>
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f40:	2320      	movs	r3, #32
 8009f42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f46:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f4a:	2330      	movs	r3, #48	@ 0x30
 8009f4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a0fc <_vfiprintf_r+0x21c>
 8009f50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f54:	f04f 0901 	mov.w	r9, #1
 8009f58:	4623      	mov	r3, r4
 8009f5a:	469a      	mov	sl, r3
 8009f5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f60:	b10a      	cbz	r2, 8009f66 <_vfiprintf_r+0x86>
 8009f62:	2a25      	cmp	r2, #37	@ 0x25
 8009f64:	d1f9      	bne.n	8009f5a <_vfiprintf_r+0x7a>
 8009f66:	ebba 0b04 	subs.w	fp, sl, r4
 8009f6a:	d00b      	beq.n	8009f84 <_vfiprintf_r+0xa4>
 8009f6c:	465b      	mov	r3, fp
 8009f6e:	4622      	mov	r2, r4
 8009f70:	4629      	mov	r1, r5
 8009f72:	4630      	mov	r0, r6
 8009f74:	f7ff ffa1 	bl	8009eba <__sfputs_r>
 8009f78:	3001      	adds	r0, #1
 8009f7a:	f000 80a7 	beq.w	800a0cc <_vfiprintf_r+0x1ec>
 8009f7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f80:	445a      	add	r2, fp
 8009f82:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f84:	f89a 3000 	ldrb.w	r3, [sl]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f000 809f 	beq.w	800a0cc <_vfiprintf_r+0x1ec>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	f04f 32ff 	mov.w	r2, #4294967295
 8009f94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f98:	f10a 0a01 	add.w	sl, sl, #1
 8009f9c:	9304      	str	r3, [sp, #16]
 8009f9e:	9307      	str	r3, [sp, #28]
 8009fa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fa4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fa6:	4654      	mov	r4, sl
 8009fa8:	2205      	movs	r2, #5
 8009faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fae:	4853      	ldr	r0, [pc, #332]	@ (800a0fc <_vfiprintf_r+0x21c>)
 8009fb0:	f7f6 f90e 	bl	80001d0 <memchr>
 8009fb4:	9a04      	ldr	r2, [sp, #16]
 8009fb6:	b9d8      	cbnz	r0, 8009ff0 <_vfiprintf_r+0x110>
 8009fb8:	06d1      	lsls	r1, r2, #27
 8009fba:	bf44      	itt	mi
 8009fbc:	2320      	movmi	r3, #32
 8009fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fc2:	0713      	lsls	r3, r2, #28
 8009fc4:	bf44      	itt	mi
 8009fc6:	232b      	movmi	r3, #43	@ 0x2b
 8009fc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8009fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fd2:	d015      	beq.n	800a000 <_vfiprintf_r+0x120>
 8009fd4:	9a07      	ldr	r2, [sp, #28]
 8009fd6:	4654      	mov	r4, sl
 8009fd8:	2000      	movs	r0, #0
 8009fda:	f04f 0c0a 	mov.w	ip, #10
 8009fde:	4621      	mov	r1, r4
 8009fe0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fe4:	3b30      	subs	r3, #48	@ 0x30
 8009fe6:	2b09      	cmp	r3, #9
 8009fe8:	d94b      	bls.n	800a082 <_vfiprintf_r+0x1a2>
 8009fea:	b1b0      	cbz	r0, 800a01a <_vfiprintf_r+0x13a>
 8009fec:	9207      	str	r2, [sp, #28]
 8009fee:	e014      	b.n	800a01a <_vfiprintf_r+0x13a>
 8009ff0:	eba0 0308 	sub.w	r3, r0, r8
 8009ff4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	9304      	str	r3, [sp, #16]
 8009ffc:	46a2      	mov	sl, r4
 8009ffe:	e7d2      	b.n	8009fa6 <_vfiprintf_r+0xc6>
 800a000:	9b03      	ldr	r3, [sp, #12]
 800a002:	1d19      	adds	r1, r3, #4
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	9103      	str	r1, [sp, #12]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	bfbb      	ittet	lt
 800a00c:	425b      	neglt	r3, r3
 800a00e:	f042 0202 	orrlt.w	r2, r2, #2
 800a012:	9307      	strge	r3, [sp, #28]
 800a014:	9307      	strlt	r3, [sp, #28]
 800a016:	bfb8      	it	lt
 800a018:	9204      	strlt	r2, [sp, #16]
 800a01a:	7823      	ldrb	r3, [r4, #0]
 800a01c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a01e:	d10a      	bne.n	800a036 <_vfiprintf_r+0x156>
 800a020:	7863      	ldrb	r3, [r4, #1]
 800a022:	2b2a      	cmp	r3, #42	@ 0x2a
 800a024:	d132      	bne.n	800a08c <_vfiprintf_r+0x1ac>
 800a026:	9b03      	ldr	r3, [sp, #12]
 800a028:	1d1a      	adds	r2, r3, #4
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	9203      	str	r2, [sp, #12]
 800a02e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a032:	3402      	adds	r4, #2
 800a034:	9305      	str	r3, [sp, #20]
 800a036:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a10c <_vfiprintf_r+0x22c>
 800a03a:	7821      	ldrb	r1, [r4, #0]
 800a03c:	2203      	movs	r2, #3
 800a03e:	4650      	mov	r0, sl
 800a040:	f7f6 f8c6 	bl	80001d0 <memchr>
 800a044:	b138      	cbz	r0, 800a056 <_vfiprintf_r+0x176>
 800a046:	9b04      	ldr	r3, [sp, #16]
 800a048:	eba0 000a 	sub.w	r0, r0, sl
 800a04c:	2240      	movs	r2, #64	@ 0x40
 800a04e:	4082      	lsls	r2, r0
 800a050:	4313      	orrs	r3, r2
 800a052:	3401      	adds	r4, #1
 800a054:	9304      	str	r3, [sp, #16]
 800a056:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a05a:	4829      	ldr	r0, [pc, #164]	@ (800a100 <_vfiprintf_r+0x220>)
 800a05c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a060:	2206      	movs	r2, #6
 800a062:	f7f6 f8b5 	bl	80001d0 <memchr>
 800a066:	2800      	cmp	r0, #0
 800a068:	d03f      	beq.n	800a0ea <_vfiprintf_r+0x20a>
 800a06a:	4b26      	ldr	r3, [pc, #152]	@ (800a104 <_vfiprintf_r+0x224>)
 800a06c:	bb1b      	cbnz	r3, 800a0b6 <_vfiprintf_r+0x1d6>
 800a06e:	9b03      	ldr	r3, [sp, #12]
 800a070:	3307      	adds	r3, #7
 800a072:	f023 0307 	bic.w	r3, r3, #7
 800a076:	3308      	adds	r3, #8
 800a078:	9303      	str	r3, [sp, #12]
 800a07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a07c:	443b      	add	r3, r7
 800a07e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a080:	e76a      	b.n	8009f58 <_vfiprintf_r+0x78>
 800a082:	fb0c 3202 	mla	r2, ip, r2, r3
 800a086:	460c      	mov	r4, r1
 800a088:	2001      	movs	r0, #1
 800a08a:	e7a8      	b.n	8009fde <_vfiprintf_r+0xfe>
 800a08c:	2300      	movs	r3, #0
 800a08e:	3401      	adds	r4, #1
 800a090:	9305      	str	r3, [sp, #20]
 800a092:	4619      	mov	r1, r3
 800a094:	f04f 0c0a 	mov.w	ip, #10
 800a098:	4620      	mov	r0, r4
 800a09a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a09e:	3a30      	subs	r2, #48	@ 0x30
 800a0a0:	2a09      	cmp	r2, #9
 800a0a2:	d903      	bls.n	800a0ac <_vfiprintf_r+0x1cc>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d0c6      	beq.n	800a036 <_vfiprintf_r+0x156>
 800a0a8:	9105      	str	r1, [sp, #20]
 800a0aa:	e7c4      	b.n	800a036 <_vfiprintf_r+0x156>
 800a0ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	e7f0      	b.n	800a098 <_vfiprintf_r+0x1b8>
 800a0b6:	ab03      	add	r3, sp, #12
 800a0b8:	9300      	str	r3, [sp, #0]
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	4b12      	ldr	r3, [pc, #72]	@ (800a108 <_vfiprintf_r+0x228>)
 800a0be:	a904      	add	r1, sp, #16
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f7fd fdd1 	bl	8007c68 <_printf_float>
 800a0c6:	4607      	mov	r7, r0
 800a0c8:	1c78      	adds	r0, r7, #1
 800a0ca:	d1d6      	bne.n	800a07a <_vfiprintf_r+0x19a>
 800a0cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0ce:	07d9      	lsls	r1, r3, #31
 800a0d0:	d405      	bmi.n	800a0de <_vfiprintf_r+0x1fe>
 800a0d2:	89ab      	ldrh	r3, [r5, #12]
 800a0d4:	059a      	lsls	r2, r3, #22
 800a0d6:	d402      	bmi.n	800a0de <_vfiprintf_r+0x1fe>
 800a0d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0da:	f7fe fc05 	bl	80088e8 <__retarget_lock_release_recursive>
 800a0de:	89ab      	ldrh	r3, [r5, #12]
 800a0e0:	065b      	lsls	r3, r3, #25
 800a0e2:	f53f af1f 	bmi.w	8009f24 <_vfiprintf_r+0x44>
 800a0e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0e8:	e71e      	b.n	8009f28 <_vfiprintf_r+0x48>
 800a0ea:	ab03      	add	r3, sp, #12
 800a0ec:	9300      	str	r3, [sp, #0]
 800a0ee:	462a      	mov	r2, r5
 800a0f0:	4b05      	ldr	r3, [pc, #20]	@ (800a108 <_vfiprintf_r+0x228>)
 800a0f2:	a904      	add	r1, sp, #16
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f7fe f84f 	bl	8008198 <_printf_i>
 800a0fa:	e7e4      	b.n	800a0c6 <_vfiprintf_r+0x1e6>
 800a0fc:	0800aa80 	.word	0x0800aa80
 800a100:	0800aa8a 	.word	0x0800aa8a
 800a104:	08007c69 	.word	0x08007c69
 800a108:	08009ebb 	.word	0x08009ebb
 800a10c:	0800aa86 	.word	0x0800aa86

0800a110 <__sflush_r>:
 800a110:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a118:	0716      	lsls	r6, r2, #28
 800a11a:	4605      	mov	r5, r0
 800a11c:	460c      	mov	r4, r1
 800a11e:	d454      	bmi.n	800a1ca <__sflush_r+0xba>
 800a120:	684b      	ldr	r3, [r1, #4]
 800a122:	2b00      	cmp	r3, #0
 800a124:	dc02      	bgt.n	800a12c <__sflush_r+0x1c>
 800a126:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a128:	2b00      	cmp	r3, #0
 800a12a:	dd48      	ble.n	800a1be <__sflush_r+0xae>
 800a12c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a12e:	2e00      	cmp	r6, #0
 800a130:	d045      	beq.n	800a1be <__sflush_r+0xae>
 800a132:	2300      	movs	r3, #0
 800a134:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a138:	682f      	ldr	r7, [r5, #0]
 800a13a:	6a21      	ldr	r1, [r4, #32]
 800a13c:	602b      	str	r3, [r5, #0]
 800a13e:	d030      	beq.n	800a1a2 <__sflush_r+0x92>
 800a140:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a142:	89a3      	ldrh	r3, [r4, #12]
 800a144:	0759      	lsls	r1, r3, #29
 800a146:	d505      	bpl.n	800a154 <__sflush_r+0x44>
 800a148:	6863      	ldr	r3, [r4, #4]
 800a14a:	1ad2      	subs	r2, r2, r3
 800a14c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a14e:	b10b      	cbz	r3, 800a154 <__sflush_r+0x44>
 800a150:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a152:	1ad2      	subs	r2, r2, r3
 800a154:	2300      	movs	r3, #0
 800a156:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a158:	6a21      	ldr	r1, [r4, #32]
 800a15a:	4628      	mov	r0, r5
 800a15c:	47b0      	blx	r6
 800a15e:	1c43      	adds	r3, r0, #1
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	d106      	bne.n	800a172 <__sflush_r+0x62>
 800a164:	6829      	ldr	r1, [r5, #0]
 800a166:	291d      	cmp	r1, #29
 800a168:	d82b      	bhi.n	800a1c2 <__sflush_r+0xb2>
 800a16a:	4a2a      	ldr	r2, [pc, #168]	@ (800a214 <__sflush_r+0x104>)
 800a16c:	410a      	asrs	r2, r1
 800a16e:	07d6      	lsls	r6, r2, #31
 800a170:	d427      	bmi.n	800a1c2 <__sflush_r+0xb2>
 800a172:	2200      	movs	r2, #0
 800a174:	6062      	str	r2, [r4, #4]
 800a176:	04d9      	lsls	r1, r3, #19
 800a178:	6922      	ldr	r2, [r4, #16]
 800a17a:	6022      	str	r2, [r4, #0]
 800a17c:	d504      	bpl.n	800a188 <__sflush_r+0x78>
 800a17e:	1c42      	adds	r2, r0, #1
 800a180:	d101      	bne.n	800a186 <__sflush_r+0x76>
 800a182:	682b      	ldr	r3, [r5, #0]
 800a184:	b903      	cbnz	r3, 800a188 <__sflush_r+0x78>
 800a186:	6560      	str	r0, [r4, #84]	@ 0x54
 800a188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a18a:	602f      	str	r7, [r5, #0]
 800a18c:	b1b9      	cbz	r1, 800a1be <__sflush_r+0xae>
 800a18e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a192:	4299      	cmp	r1, r3
 800a194:	d002      	beq.n	800a19c <__sflush_r+0x8c>
 800a196:	4628      	mov	r0, r5
 800a198:	f7ff f9f6 	bl	8009588 <_free_r>
 800a19c:	2300      	movs	r3, #0
 800a19e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1a0:	e00d      	b.n	800a1be <__sflush_r+0xae>
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	47b0      	blx	r6
 800a1a8:	4602      	mov	r2, r0
 800a1aa:	1c50      	adds	r0, r2, #1
 800a1ac:	d1c9      	bne.n	800a142 <__sflush_r+0x32>
 800a1ae:	682b      	ldr	r3, [r5, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d0c6      	beq.n	800a142 <__sflush_r+0x32>
 800a1b4:	2b1d      	cmp	r3, #29
 800a1b6:	d001      	beq.n	800a1bc <__sflush_r+0xac>
 800a1b8:	2b16      	cmp	r3, #22
 800a1ba:	d11e      	bne.n	800a1fa <__sflush_r+0xea>
 800a1bc:	602f      	str	r7, [r5, #0]
 800a1be:	2000      	movs	r0, #0
 800a1c0:	e022      	b.n	800a208 <__sflush_r+0xf8>
 800a1c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1c6:	b21b      	sxth	r3, r3
 800a1c8:	e01b      	b.n	800a202 <__sflush_r+0xf2>
 800a1ca:	690f      	ldr	r7, [r1, #16]
 800a1cc:	2f00      	cmp	r7, #0
 800a1ce:	d0f6      	beq.n	800a1be <__sflush_r+0xae>
 800a1d0:	0793      	lsls	r3, r2, #30
 800a1d2:	680e      	ldr	r6, [r1, #0]
 800a1d4:	bf08      	it	eq
 800a1d6:	694b      	ldreq	r3, [r1, #20]
 800a1d8:	600f      	str	r7, [r1, #0]
 800a1da:	bf18      	it	ne
 800a1dc:	2300      	movne	r3, #0
 800a1de:	eba6 0807 	sub.w	r8, r6, r7
 800a1e2:	608b      	str	r3, [r1, #8]
 800a1e4:	f1b8 0f00 	cmp.w	r8, #0
 800a1e8:	dde9      	ble.n	800a1be <__sflush_r+0xae>
 800a1ea:	6a21      	ldr	r1, [r4, #32]
 800a1ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a1ee:	4643      	mov	r3, r8
 800a1f0:	463a      	mov	r2, r7
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	47b0      	blx	r6
 800a1f6:	2800      	cmp	r0, #0
 800a1f8:	dc08      	bgt.n	800a20c <__sflush_r+0xfc>
 800a1fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a202:	81a3      	strh	r3, [r4, #12]
 800a204:	f04f 30ff 	mov.w	r0, #4294967295
 800a208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a20c:	4407      	add	r7, r0
 800a20e:	eba8 0800 	sub.w	r8, r8, r0
 800a212:	e7e7      	b.n	800a1e4 <__sflush_r+0xd4>
 800a214:	dfbffffe 	.word	0xdfbffffe

0800a218 <_fflush_r>:
 800a218:	b538      	push	{r3, r4, r5, lr}
 800a21a:	690b      	ldr	r3, [r1, #16]
 800a21c:	4605      	mov	r5, r0
 800a21e:	460c      	mov	r4, r1
 800a220:	b913      	cbnz	r3, 800a228 <_fflush_r+0x10>
 800a222:	2500      	movs	r5, #0
 800a224:	4628      	mov	r0, r5
 800a226:	bd38      	pop	{r3, r4, r5, pc}
 800a228:	b118      	cbz	r0, 800a232 <_fflush_r+0x1a>
 800a22a:	6a03      	ldr	r3, [r0, #32]
 800a22c:	b90b      	cbnz	r3, 800a232 <_fflush_r+0x1a>
 800a22e:	f7fe f95f 	bl	80084f0 <__sinit>
 800a232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d0f3      	beq.n	800a222 <_fflush_r+0xa>
 800a23a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a23c:	07d0      	lsls	r0, r2, #31
 800a23e:	d404      	bmi.n	800a24a <_fflush_r+0x32>
 800a240:	0599      	lsls	r1, r3, #22
 800a242:	d402      	bmi.n	800a24a <_fflush_r+0x32>
 800a244:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a246:	f7fe fb4e 	bl	80088e6 <__retarget_lock_acquire_recursive>
 800a24a:	4628      	mov	r0, r5
 800a24c:	4621      	mov	r1, r4
 800a24e:	f7ff ff5f 	bl	800a110 <__sflush_r>
 800a252:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a254:	07da      	lsls	r2, r3, #31
 800a256:	4605      	mov	r5, r0
 800a258:	d4e4      	bmi.n	800a224 <_fflush_r+0xc>
 800a25a:	89a3      	ldrh	r3, [r4, #12]
 800a25c:	059b      	lsls	r3, r3, #22
 800a25e:	d4e1      	bmi.n	800a224 <_fflush_r+0xc>
 800a260:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a262:	f7fe fb41 	bl	80088e8 <__retarget_lock_release_recursive>
 800a266:	e7dd      	b.n	800a224 <_fflush_r+0xc>

0800a268 <__swhatbuf_r>:
 800a268:	b570      	push	{r4, r5, r6, lr}
 800a26a:	460c      	mov	r4, r1
 800a26c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a270:	2900      	cmp	r1, #0
 800a272:	b096      	sub	sp, #88	@ 0x58
 800a274:	4615      	mov	r5, r2
 800a276:	461e      	mov	r6, r3
 800a278:	da0d      	bge.n	800a296 <__swhatbuf_r+0x2e>
 800a27a:	89a3      	ldrh	r3, [r4, #12]
 800a27c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a280:	f04f 0100 	mov.w	r1, #0
 800a284:	bf14      	ite	ne
 800a286:	2340      	movne	r3, #64	@ 0x40
 800a288:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a28c:	2000      	movs	r0, #0
 800a28e:	6031      	str	r1, [r6, #0]
 800a290:	602b      	str	r3, [r5, #0]
 800a292:	b016      	add	sp, #88	@ 0x58
 800a294:	bd70      	pop	{r4, r5, r6, pc}
 800a296:	466a      	mov	r2, sp
 800a298:	f000 f848 	bl	800a32c <_fstat_r>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	dbec      	blt.n	800a27a <__swhatbuf_r+0x12>
 800a2a0:	9901      	ldr	r1, [sp, #4]
 800a2a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a2a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2aa:	4259      	negs	r1, r3
 800a2ac:	4159      	adcs	r1, r3
 800a2ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2b2:	e7eb      	b.n	800a28c <__swhatbuf_r+0x24>

0800a2b4 <__smakebuf_r>:
 800a2b4:	898b      	ldrh	r3, [r1, #12]
 800a2b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2b8:	079d      	lsls	r5, r3, #30
 800a2ba:	4606      	mov	r6, r0
 800a2bc:	460c      	mov	r4, r1
 800a2be:	d507      	bpl.n	800a2d0 <__smakebuf_r+0x1c>
 800a2c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	6123      	str	r3, [r4, #16]
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	6163      	str	r3, [r4, #20]
 800a2cc:	b003      	add	sp, #12
 800a2ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2d0:	ab01      	add	r3, sp, #4
 800a2d2:	466a      	mov	r2, sp
 800a2d4:	f7ff ffc8 	bl	800a268 <__swhatbuf_r>
 800a2d8:	9f00      	ldr	r7, [sp, #0]
 800a2da:	4605      	mov	r5, r0
 800a2dc:	4639      	mov	r1, r7
 800a2de:	4630      	mov	r0, r6
 800a2e0:	f7ff f9c6 	bl	8009670 <_malloc_r>
 800a2e4:	b948      	cbnz	r0, 800a2fa <__smakebuf_r+0x46>
 800a2e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2ea:	059a      	lsls	r2, r3, #22
 800a2ec:	d4ee      	bmi.n	800a2cc <__smakebuf_r+0x18>
 800a2ee:	f023 0303 	bic.w	r3, r3, #3
 800a2f2:	f043 0302 	orr.w	r3, r3, #2
 800a2f6:	81a3      	strh	r3, [r4, #12]
 800a2f8:	e7e2      	b.n	800a2c0 <__smakebuf_r+0xc>
 800a2fa:	89a3      	ldrh	r3, [r4, #12]
 800a2fc:	6020      	str	r0, [r4, #0]
 800a2fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a302:	81a3      	strh	r3, [r4, #12]
 800a304:	9b01      	ldr	r3, [sp, #4]
 800a306:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a30a:	b15b      	cbz	r3, 800a324 <__smakebuf_r+0x70>
 800a30c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a310:	4630      	mov	r0, r6
 800a312:	f000 f81d 	bl	800a350 <_isatty_r>
 800a316:	b128      	cbz	r0, 800a324 <__smakebuf_r+0x70>
 800a318:	89a3      	ldrh	r3, [r4, #12]
 800a31a:	f023 0303 	bic.w	r3, r3, #3
 800a31e:	f043 0301 	orr.w	r3, r3, #1
 800a322:	81a3      	strh	r3, [r4, #12]
 800a324:	89a3      	ldrh	r3, [r4, #12]
 800a326:	431d      	orrs	r5, r3
 800a328:	81a5      	strh	r5, [r4, #12]
 800a32a:	e7cf      	b.n	800a2cc <__smakebuf_r+0x18>

0800a32c <_fstat_r>:
 800a32c:	b538      	push	{r3, r4, r5, lr}
 800a32e:	4d07      	ldr	r5, [pc, #28]	@ (800a34c <_fstat_r+0x20>)
 800a330:	2300      	movs	r3, #0
 800a332:	4604      	mov	r4, r0
 800a334:	4608      	mov	r0, r1
 800a336:	4611      	mov	r1, r2
 800a338:	602b      	str	r3, [r5, #0]
 800a33a:	f7f8 fd2b 	bl	8002d94 <_fstat>
 800a33e:	1c43      	adds	r3, r0, #1
 800a340:	d102      	bne.n	800a348 <_fstat_r+0x1c>
 800a342:	682b      	ldr	r3, [r5, #0]
 800a344:	b103      	cbz	r3, 800a348 <_fstat_r+0x1c>
 800a346:	6023      	str	r3, [r4, #0]
 800a348:	bd38      	pop	{r3, r4, r5, pc}
 800a34a:	bf00      	nop
 800a34c:	2000069c 	.word	0x2000069c

0800a350 <_isatty_r>:
 800a350:	b538      	push	{r3, r4, r5, lr}
 800a352:	4d06      	ldr	r5, [pc, #24]	@ (800a36c <_isatty_r+0x1c>)
 800a354:	2300      	movs	r3, #0
 800a356:	4604      	mov	r4, r0
 800a358:	4608      	mov	r0, r1
 800a35a:	602b      	str	r3, [r5, #0]
 800a35c:	f7f8 fd2a 	bl	8002db4 <_isatty>
 800a360:	1c43      	adds	r3, r0, #1
 800a362:	d102      	bne.n	800a36a <_isatty_r+0x1a>
 800a364:	682b      	ldr	r3, [r5, #0]
 800a366:	b103      	cbz	r3, 800a36a <_isatty_r+0x1a>
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	bd38      	pop	{r3, r4, r5, pc}
 800a36c:	2000069c 	.word	0x2000069c

0800a370 <_sbrk_r>:
 800a370:	b538      	push	{r3, r4, r5, lr}
 800a372:	4d06      	ldr	r5, [pc, #24]	@ (800a38c <_sbrk_r+0x1c>)
 800a374:	2300      	movs	r3, #0
 800a376:	4604      	mov	r4, r0
 800a378:	4608      	mov	r0, r1
 800a37a:	602b      	str	r3, [r5, #0]
 800a37c:	f7f8 fd32 	bl	8002de4 <_sbrk>
 800a380:	1c43      	adds	r3, r0, #1
 800a382:	d102      	bne.n	800a38a <_sbrk_r+0x1a>
 800a384:	682b      	ldr	r3, [r5, #0]
 800a386:	b103      	cbz	r3, 800a38a <_sbrk_r+0x1a>
 800a388:	6023      	str	r3, [r4, #0]
 800a38a:	bd38      	pop	{r3, r4, r5, pc}
 800a38c:	2000069c 	.word	0x2000069c

0800a390 <memcpy>:
 800a390:	440a      	add	r2, r1
 800a392:	4291      	cmp	r1, r2
 800a394:	f100 33ff 	add.w	r3, r0, #4294967295
 800a398:	d100      	bne.n	800a39c <memcpy+0xc>
 800a39a:	4770      	bx	lr
 800a39c:	b510      	push	{r4, lr}
 800a39e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3a6:	4291      	cmp	r1, r2
 800a3a8:	d1f9      	bne.n	800a39e <memcpy+0xe>
 800a3aa:	bd10      	pop	{r4, pc}

0800a3ac <__assert_func>:
 800a3ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3ae:	4614      	mov	r4, r2
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	4b09      	ldr	r3, [pc, #36]	@ (800a3d8 <__assert_func+0x2c>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4605      	mov	r5, r0
 800a3b8:	68d8      	ldr	r0, [r3, #12]
 800a3ba:	b954      	cbnz	r4, 800a3d2 <__assert_func+0x26>
 800a3bc:	4b07      	ldr	r3, [pc, #28]	@ (800a3dc <__assert_func+0x30>)
 800a3be:	461c      	mov	r4, r3
 800a3c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3c4:	9100      	str	r1, [sp, #0]
 800a3c6:	462b      	mov	r3, r5
 800a3c8:	4905      	ldr	r1, [pc, #20]	@ (800a3e0 <__assert_func+0x34>)
 800a3ca:	f000 f841 	bl	800a450 <fiprintf>
 800a3ce:	f000 f851 	bl	800a474 <abort>
 800a3d2:	4b04      	ldr	r3, [pc, #16]	@ (800a3e4 <__assert_func+0x38>)
 800a3d4:	e7f4      	b.n	800a3c0 <__assert_func+0x14>
 800a3d6:	bf00      	nop
 800a3d8:	20000018 	.word	0x20000018
 800a3dc:	0800aad6 	.word	0x0800aad6
 800a3e0:	0800aaa8 	.word	0x0800aaa8
 800a3e4:	0800aa9b 	.word	0x0800aa9b

0800a3e8 <_calloc_r>:
 800a3e8:	b570      	push	{r4, r5, r6, lr}
 800a3ea:	fba1 5402 	umull	r5, r4, r1, r2
 800a3ee:	b93c      	cbnz	r4, 800a400 <_calloc_r+0x18>
 800a3f0:	4629      	mov	r1, r5
 800a3f2:	f7ff f93d 	bl	8009670 <_malloc_r>
 800a3f6:	4606      	mov	r6, r0
 800a3f8:	b928      	cbnz	r0, 800a406 <_calloc_r+0x1e>
 800a3fa:	2600      	movs	r6, #0
 800a3fc:	4630      	mov	r0, r6
 800a3fe:	bd70      	pop	{r4, r5, r6, pc}
 800a400:	220c      	movs	r2, #12
 800a402:	6002      	str	r2, [r0, #0]
 800a404:	e7f9      	b.n	800a3fa <_calloc_r+0x12>
 800a406:	462a      	mov	r2, r5
 800a408:	4621      	mov	r1, r4
 800a40a:	f7fe f9ef 	bl	80087ec <memset>
 800a40e:	e7f5      	b.n	800a3fc <_calloc_r+0x14>

0800a410 <__ascii_mbtowc>:
 800a410:	b082      	sub	sp, #8
 800a412:	b901      	cbnz	r1, 800a416 <__ascii_mbtowc+0x6>
 800a414:	a901      	add	r1, sp, #4
 800a416:	b142      	cbz	r2, 800a42a <__ascii_mbtowc+0x1a>
 800a418:	b14b      	cbz	r3, 800a42e <__ascii_mbtowc+0x1e>
 800a41a:	7813      	ldrb	r3, [r2, #0]
 800a41c:	600b      	str	r3, [r1, #0]
 800a41e:	7812      	ldrb	r2, [r2, #0]
 800a420:	1e10      	subs	r0, r2, #0
 800a422:	bf18      	it	ne
 800a424:	2001      	movne	r0, #1
 800a426:	b002      	add	sp, #8
 800a428:	4770      	bx	lr
 800a42a:	4610      	mov	r0, r2
 800a42c:	e7fb      	b.n	800a426 <__ascii_mbtowc+0x16>
 800a42e:	f06f 0001 	mvn.w	r0, #1
 800a432:	e7f8      	b.n	800a426 <__ascii_mbtowc+0x16>

0800a434 <__ascii_wctomb>:
 800a434:	4603      	mov	r3, r0
 800a436:	4608      	mov	r0, r1
 800a438:	b141      	cbz	r1, 800a44c <__ascii_wctomb+0x18>
 800a43a:	2aff      	cmp	r2, #255	@ 0xff
 800a43c:	d904      	bls.n	800a448 <__ascii_wctomb+0x14>
 800a43e:	228a      	movs	r2, #138	@ 0x8a
 800a440:	601a      	str	r2, [r3, #0]
 800a442:	f04f 30ff 	mov.w	r0, #4294967295
 800a446:	4770      	bx	lr
 800a448:	700a      	strb	r2, [r1, #0]
 800a44a:	2001      	movs	r0, #1
 800a44c:	4770      	bx	lr
	...

0800a450 <fiprintf>:
 800a450:	b40e      	push	{r1, r2, r3}
 800a452:	b503      	push	{r0, r1, lr}
 800a454:	4601      	mov	r1, r0
 800a456:	ab03      	add	r3, sp, #12
 800a458:	4805      	ldr	r0, [pc, #20]	@ (800a470 <fiprintf+0x20>)
 800a45a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a45e:	6800      	ldr	r0, [r0, #0]
 800a460:	9301      	str	r3, [sp, #4]
 800a462:	f7ff fd3d 	bl	8009ee0 <_vfiprintf_r>
 800a466:	b002      	add	sp, #8
 800a468:	f85d eb04 	ldr.w	lr, [sp], #4
 800a46c:	b003      	add	sp, #12
 800a46e:	4770      	bx	lr
 800a470:	20000018 	.word	0x20000018

0800a474 <abort>:
 800a474:	b508      	push	{r3, lr}
 800a476:	2006      	movs	r0, #6
 800a478:	f000 f82c 	bl	800a4d4 <raise>
 800a47c:	2001      	movs	r0, #1
 800a47e:	f7f8 fc55 	bl	8002d2c <_exit>

0800a482 <_raise_r>:
 800a482:	291f      	cmp	r1, #31
 800a484:	b538      	push	{r3, r4, r5, lr}
 800a486:	4605      	mov	r5, r0
 800a488:	460c      	mov	r4, r1
 800a48a:	d904      	bls.n	800a496 <_raise_r+0x14>
 800a48c:	2316      	movs	r3, #22
 800a48e:	6003      	str	r3, [r0, #0]
 800a490:	f04f 30ff 	mov.w	r0, #4294967295
 800a494:	bd38      	pop	{r3, r4, r5, pc}
 800a496:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a498:	b112      	cbz	r2, 800a4a0 <_raise_r+0x1e>
 800a49a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a49e:	b94b      	cbnz	r3, 800a4b4 <_raise_r+0x32>
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	f000 f831 	bl	800a508 <_getpid_r>
 800a4a6:	4622      	mov	r2, r4
 800a4a8:	4601      	mov	r1, r0
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4b0:	f000 b818 	b.w	800a4e4 <_kill_r>
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d00a      	beq.n	800a4ce <_raise_r+0x4c>
 800a4b8:	1c59      	adds	r1, r3, #1
 800a4ba:	d103      	bne.n	800a4c4 <_raise_r+0x42>
 800a4bc:	2316      	movs	r3, #22
 800a4be:	6003      	str	r3, [r0, #0]
 800a4c0:	2001      	movs	r0, #1
 800a4c2:	e7e7      	b.n	800a494 <_raise_r+0x12>
 800a4c4:	2100      	movs	r1, #0
 800a4c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	4798      	blx	r3
 800a4ce:	2000      	movs	r0, #0
 800a4d0:	e7e0      	b.n	800a494 <_raise_r+0x12>
	...

0800a4d4 <raise>:
 800a4d4:	4b02      	ldr	r3, [pc, #8]	@ (800a4e0 <raise+0xc>)
 800a4d6:	4601      	mov	r1, r0
 800a4d8:	6818      	ldr	r0, [r3, #0]
 800a4da:	f7ff bfd2 	b.w	800a482 <_raise_r>
 800a4de:	bf00      	nop
 800a4e0:	20000018 	.word	0x20000018

0800a4e4 <_kill_r>:
 800a4e4:	b538      	push	{r3, r4, r5, lr}
 800a4e6:	4d07      	ldr	r5, [pc, #28]	@ (800a504 <_kill_r+0x20>)
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	4604      	mov	r4, r0
 800a4ec:	4608      	mov	r0, r1
 800a4ee:	4611      	mov	r1, r2
 800a4f0:	602b      	str	r3, [r5, #0]
 800a4f2:	f7f8 fc0b 	bl	8002d0c <_kill>
 800a4f6:	1c43      	adds	r3, r0, #1
 800a4f8:	d102      	bne.n	800a500 <_kill_r+0x1c>
 800a4fa:	682b      	ldr	r3, [r5, #0]
 800a4fc:	b103      	cbz	r3, 800a500 <_kill_r+0x1c>
 800a4fe:	6023      	str	r3, [r4, #0]
 800a500:	bd38      	pop	{r3, r4, r5, pc}
 800a502:	bf00      	nop
 800a504:	2000069c 	.word	0x2000069c

0800a508 <_getpid_r>:
 800a508:	f7f8 bbf8 	b.w	8002cfc <_getpid>

0800a50c <_init>:
 800a50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a50e:	bf00      	nop
 800a510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a512:	bc08      	pop	{r3}
 800a514:	469e      	mov	lr, r3
 800a516:	4770      	bx	lr

0800a518 <_fini>:
 800a518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51a:	bf00      	nop
 800a51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a51e:	bc08      	pop	{r3}
 800a520:	469e      	mov	lr, r3
 800a522:	4770      	bx	lr
