Timing Analyzer report for datatape
Wed Aug 19 00:09:28 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'
 13. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'
 20. Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 30. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 34. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 37. Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 46. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 50. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 53. Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; datatape                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.4%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   3.2%      ;
;     Processors 5-16        ;   2.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; ENET0_RX_CLK                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { ENET0_RX_CLK }                                     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 158.878 ; 6.29 MHz   ; 0.000 ; 79.439 ; 50.00      ; 850       ; 107         ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll2|altpll_component|auto_generated|pll1|inclk[0] ; { pll2|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 53.59 MHz  ; 53.59 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.82 MHz ; 141.82 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 185.53 MHz ; 185.53 MHz      ; ENET0_RX_CLK                                     ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -4.390  ; -636.032      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.408  ; -37.762       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 140.219 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.273 ; 0.000         ;
; ENET0_RX_CLK                                     ; 0.308 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -3.345 ; -10.035       ;
; ENET0_RX_CLK                                     ; -0.831 ; -2.493        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.342 ; 0.000         ;
; ENET0_RX_CLK                                     ; 1.369 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -345.370      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.700  ; 0.000         ;
; CLOCK_50                                         ; 9.813  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.147 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.390 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.310      ;
; -4.377 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.296      ;
; -4.366 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.286      ;
; -4.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.272      ;
; -4.346 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.279      ;
; -4.344 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.277      ;
; -4.322 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.255      ;
; -4.320 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.253      ;
; -4.279 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.192      ;
; -4.269 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.182      ;
; -4.266 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.178      ;
; -4.265 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.177      ;
; -4.235 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.161      ;
; -4.234 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.160      ;
; -4.233 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.159      ;
; -4.232 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.151      ;
; -4.232 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.158      ;
; -4.229 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.148      ;
; -4.221 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.141      ;
; -4.220 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.139      ;
; -4.217 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.136      ;
; -4.216 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.134      ;
; -4.212 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.145      ;
; -4.208 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.127      ;
; -4.205 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.124      ;
; -4.195 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.114      ;
; -4.192 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.118      ;
; -4.192 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.118      ;
; -4.192 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.118      ;
; -4.192 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.118      ;
; -4.192 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.118      ;
; -4.189 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.115      ;
; -4.189 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.115      ;
; -4.189 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.115      ;
; -4.189 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.115      ;
; -4.189 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.115      ;
; -4.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.121      ;
; -4.186 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.119      ;
; -4.185 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 5.117      ;
; -4.184 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.103      ;
; -4.184 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 5.117      ;
; -4.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 5.115      ;
; -4.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.108      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.100      ;
; -4.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.097      ;
; -4.177 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.095      ;
; -4.171 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.090      ;
; -4.160 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.079      ;
; -4.158 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.084      ;
; -4.154 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.073      ;
; -4.151 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.075      ;
; -4.151 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.075      ;
; -4.151 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.075      ;
; -4.151 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.075      ;
; -4.151 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.075      ;
; -4.151 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.075      ;
; -4.151 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.064      ;
; -4.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.072      ;
; -4.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.072      ;
; -4.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.072      ;
; -4.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.072      ;
; -4.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.072      ;
; -4.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 5.072      ;
; -4.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.061      ;
; -4.146 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 5.078      ;
; -4.144 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 5.076      ;
; -4.121 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.033      ;
; -4.121 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.034      ;
; -4.120 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.032      ;
; -4.118 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.030      ;
; -4.117 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.029      ;
; -4.110 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.029      ;
; -4.110 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.029      ;
; -4.110 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.029      ;
; -4.110 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.029      ;
; -4.110 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.029      ;
; -4.108 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.020      ;
; -4.101 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.027      ;
; -4.100 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.026      ;
; -4.099 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.020      ;
; -4.095 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.015      ;
; -4.092 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.013      ;
; -4.090 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.009      ;
; -4.090 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.009      ;
; -4.090 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.009      ;
; -4.090 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.009      ;
; -4.090 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.009      ;
; -4.088 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.008      ;
; -4.084 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 4.996      ;
; -4.077 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 4.989      ;
; -4.077 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.003      ;
; -4.075 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 4.988      ;
; -4.075 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.001      ;
; -4.073 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 4.985      ;
; -4.072 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.991      ;
; -4.071 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 4.983      ;
; -4.071 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.989      ;
; -4.071 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.990      ;
; -4.071 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 4.983      ;
; -4.070 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.989      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.408 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.813      ;
; -2.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.532     ; 0.793      ;
; -2.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.791      ;
; -2.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.791      ;
; -2.385 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.790      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.788      ;
; -2.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.788      ;
; -2.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.788      ;
; -2.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.788      ;
; -1.974 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                       ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 0.804      ;
; 0.949  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.967      ;
; 0.949  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.967      ;
; 1.028  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.897      ;
; 1.030  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.893      ;
; 1.038  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.885      ;
; 1.061  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 6.848      ;
; 1.061  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 6.848      ;
; 1.066  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.857      ;
; 1.074  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.849      ;
; 1.075  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.850      ;
; 1.081  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.844      ;
; 1.149  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.767      ;
; 1.149  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.767      ;
; 1.153  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 6.762      ;
; 1.153  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 6.762      ;
; 1.177  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.744      ;
; 1.177  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.744      ;
; 1.177  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.744      ;
; 1.177  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.744      ;
; 1.177  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.744      ;
; 1.177  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.744      ;
; 1.177  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.744      ;
; 1.185  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.736      ;
; 1.185  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.736      ;
; 1.185  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.736      ;
; 1.185  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.736      ;
; 1.185  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.736      ;
; 1.185  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.736      ;
; 1.185  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.736      ;
; 1.186  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.733      ;
; 1.186  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.733      ;
; 1.186  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.733      ;
; 1.188  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[13]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.735      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[14]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.725      ;
; 1.206  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 6.700      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.714      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.714      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.714      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.714      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.714      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.714      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.714      ;
; 1.210  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[25]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.715      ;
; 1.211  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 6.695      ;
; 1.219  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.700      ;
; 1.219  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.700      ;
; 1.219  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.700      ;
; 1.219  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.700      ;
; 1.229  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[16]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.696      ;
; 1.231  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.688      ;
; 1.231  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[10]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.688      ;
; 1.231  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[1]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.688      ;
; 1.231  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[11]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.688      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[38]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[20]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.237  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.685      ;
; 1.239  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.680      ;
; 1.239  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[10]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.680      ;
; 1.239  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[1]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.680      ;
; 1.239  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[11]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.680      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[9]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|m_ip_hdr_valid_reg                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.375      ; 7.128      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[38]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[20]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.245  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.677      ;
; 1.247  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.674      ;
; 1.247  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.674      ;
; 1.247  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.674      ;
; 1.247  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.674      ;
; 1.247  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.674      ;
; 1.247  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.674      ;
; 1.247  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.674      ;
; 1.255  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.666      ;
; 1.255  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.666      ;
; 1.255  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.666      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 140.219 ; video_out:out|pixel_count[3]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.572     ;
; 140.281 ; video_out:out|pixel_count[0]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 18.514     ;
; 140.304 ; video_out:out|pixel_count[12] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.487     ;
; 140.324 ; video_out:out|pixel_count[10] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.467     ;
; 140.354 ; video_out:out|pixel_count[11] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.437     ;
; 140.411 ; video_out:out|pixel_count[1]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.380     ;
; 140.455 ; video_out:out|pixel_count[14] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.336     ;
; 140.481 ; video_out:out|pixel_count[8]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.310     ;
; 140.568 ; video_out:out|pixel_count[2]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.223     ;
; 140.611 ; video_out:out|pixel_count[9]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.180     ;
; 140.615 ; video_out:out|pixel_count[13] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.176     ;
; 140.627 ; video_out:out|pixel_count[6]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.164     ;
; 140.632 ; video_out:out|pixel_count[15] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.159     ;
; 140.675 ; video_out:out|pixel_count[7]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.116     ;
; 140.760 ; video_out:out|pixel_count[5]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 18.031     ;
; 140.964 ; video_out:out|pixel_count[4]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 17.827     ;
; 142.144 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.651     ;
; 142.144 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.651     ;
; 142.144 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.651     ;
; 142.144 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.651     ;
; 142.144 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.651     ;
; 142.144 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.651     ;
; 142.206 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 16.593     ;
; 142.206 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 16.593     ;
; 142.206 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 16.593     ;
; 142.206 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 16.593     ;
; 142.206 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 16.593     ;
; 142.206 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 16.593     ;
; 142.219 ; video_out:out|pixel_count[3]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.089     ; 16.568     ;
; 142.229 ; video_out:out|pixel_count[12] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.566     ;
; 142.229 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.566     ;
; 142.229 ; video_out:out|pixel_count[12] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.566     ;
; 142.229 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.566     ;
; 142.229 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.566     ;
; 142.229 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.566     ;
; 142.249 ; video_out:out|pixel_count[10] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.546     ;
; 142.249 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.546     ;
; 142.249 ; video_out:out|pixel_count[10] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.546     ;
; 142.249 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.546     ;
; 142.249 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.546     ;
; 142.249 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.546     ;
; 142.279 ; video_out:out|pixel_count[11] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.516     ;
; 142.279 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.516     ;
; 142.279 ; video_out:out|pixel_count[11] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.516     ;
; 142.279 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.516     ;
; 142.279 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.516     ;
; 142.279 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.516     ;
; 142.281 ; video_out:out|pixel_count[0]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 16.510     ;
; 142.304 ; video_out:out|pixel_count[12] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.089     ; 16.483     ;
; 142.324 ; video_out:out|pixel_count[10] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.089     ; 16.463     ;
; 142.336 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.459     ;
; 142.336 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.459     ;
; 142.336 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.459     ;
; 142.336 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.459     ;
; 142.336 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.459     ;
; 142.336 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.459     ;
; 142.354 ; video_out:out|pixel_count[11] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.089     ; 16.433     ;
; 142.380 ; video_out:out|pixel_count[14] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.415     ;
; 142.380 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.415     ;
; 142.380 ; video_out:out|pixel_count[14] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.415     ;
; 142.380 ; video_out:out|pixel_count[14] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.415     ;
; 142.380 ; video_out:out|pixel_count[14] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.415     ;
; 142.380 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.415     ;
; 142.406 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.389     ;
; 142.406 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.389     ;
; 142.406 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.389     ;
; 142.406 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.389     ;
; 142.406 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.389     ;
; 142.406 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.389     ;
; 142.411 ; video_out:out|pixel_count[1]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.089     ; 16.376     ;
; 142.441 ; video_out:out|line_count[0]   ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 16.358     ;
; 142.455 ; video_out:out|pixel_count[14] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.089     ; 16.332     ;
; 142.481 ; video_out:out|pixel_count[8]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.089     ; 16.306     ;
; 142.493 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.302     ;
; 142.493 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.302     ;
; 142.493 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.302     ;
; 142.493 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.302     ;
; 142.493 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.302     ;
; 142.493 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.302     ;
; 142.536 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.259     ;
; 142.536 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.259     ;
; 142.536 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.259     ;
; 142.536 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.259     ;
; 142.536 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.259     ;
; 142.536 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.259     ;
; 142.540 ; video_out:out|pixel_count[13] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.255     ;
; 142.540 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.255     ;
; 142.540 ; video_out:out|pixel_count[13] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.255     ;
; 142.540 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.255     ;
; 142.540 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.255     ;
; 142.540 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.255     ;
; 142.552 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.243     ;
; 142.552 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.243     ;
; 142.552 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.243     ;
; 142.552 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.243     ;
; 142.552 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.243     ;
; 142.552 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.243     ;
; 142.557 ; video_out:out|pixel_count[15] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.238     ;
; 142.557 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.238     ;
; 142.557 ; video_out:out|pixel_count[15] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 16.238     ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.939      ;
; 0.323 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.003      ;
; 0.325 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.000      ;
; 0.326 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.006      ;
; 0.326 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.001      ;
; 0.329 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.004      ;
; 0.329 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.009      ;
; 0.330 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.005      ;
; 0.331 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.011      ;
; 0.333 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.009      ;
; 0.333 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.999      ;
; 0.334 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.014      ;
; 0.334 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.010      ;
; 0.334 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.010      ;
; 0.337 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.012      ;
; 0.338 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.018      ;
; 0.340 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.015      ;
; 0.341 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.024      ;
; 0.342 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.017      ;
; 0.342 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.022      ;
; 0.343 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.023      ;
; 0.343 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.023      ;
; 0.344 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.024      ;
; 0.344 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.019      ;
; 0.347 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.027      ;
; 0.348 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.011      ;
; 0.350 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.026      ;
; 0.351 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[45]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.026      ;
; 0.351 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.017      ;
; 0.356 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.036      ;
; 0.356 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.036      ;
; 0.358 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.033      ;
; 0.359 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.039      ;
; 0.363 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.029      ;
; 0.364 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.040      ;
; 0.368 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.043      ;
; 0.368 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.034      ;
; 0.369 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.049      ;
; 0.386 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[39]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.049      ;
; 0.386 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_HEADER                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_HEADER                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.390 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.066      ;
; 0.396 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.062      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                          ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                      ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                             ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.308 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 0.978      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.019      ;
; 0.366 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.029      ;
; 0.374 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.037      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.064      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.674      ;
; 0.429 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.697      ;
; 0.435 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.699      ;
; 0.438 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.703      ;
; 0.550 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.815      ;
; 0.583 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.253      ;
; 0.584 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.254      ;
; 0.586 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.095      ; 0.867      ;
; 0.591 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.856      ;
; 0.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.865      ;
; 0.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.865      ;
; 0.601 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.265      ;
; 0.602 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.868      ;
; 0.605 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.870      ;
; 0.612 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.268      ;
; 0.616 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.286      ;
; 0.633 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.902      ;
; 0.637 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.307      ;
; 0.647 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.303      ;
; 0.647 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.303      ;
; 0.647 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.310      ;
; 0.649 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.914      ;
; 0.651 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.313      ;
; 0.652 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.315      ;
; 0.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.319      ;
; 0.663 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.429      ; 1.315      ;
; 0.669 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.935      ;
; 0.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.328      ;
; 0.673 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.939      ;
; 0.673 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.938      ;
; 0.675 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.940      ;
; 0.680 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.350      ;
; 0.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.352      ;
; 0.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.947      ;
; 0.691 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.347      ;
; 0.692 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.429      ; 1.343      ;
; 0.699 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.964      ;
; 0.702 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 1.351      ;
; 0.703 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.359      ;
; 0.705 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.970      ;
; 0.706 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.362      ;
; 0.706 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.369      ;
; 0.710 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.373      ;
; 0.711 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.420      ; 1.353      ;
; 0.712 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 1.361      ;
; 0.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.369      ;
; 0.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.369      ;
; 0.715 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.385      ;
; 0.717 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 1.366      ;
; 0.717 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.387      ;
; 0.721 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.987      ;
; 0.728 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.993      ;
; 0.732 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.422      ; 1.376      ;
; 0.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 1.384      ;
; 0.739 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 1.004      ;
; 0.740 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.447      ; 1.409      ;
; 0.743 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.399      ;
; 0.752 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.016      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.421 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.426 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.692      ;
; 0.428 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.022      ;
; 0.431 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.026      ;
; 0.432 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.026      ;
; 0.432 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.438 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[9]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.036      ;
; 0.447 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.040      ;
; 0.447 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.040      ;
; 0.451 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.458 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.467 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[6]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.733      ;
; 0.474 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.068      ;
; 0.546 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.554 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.572 ; video_out:out|even_field.0                                                                                                                                      ; video_out:out|line_count[8]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.838      ;
; 0.575 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.581 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[0]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.847      ;
; 0.584 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.850      ;
; 0.594 ; video_out:out|pixel_count[15]                                                                                                                                   ; video_out:out|pixel_count[15]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.860      ;
; 0.601 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.609 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[8]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.616 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.882      ;
; 0.617 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.883      ;
; 0.628 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[7]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.894      ;
; 0.629 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[4]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.895      ;
; 0.631 ; video_out:out|line_count[13]                                                                                                                                    ; video_out:out|line_count[13]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.631 ; video_out:out|line_count[15]                                                                                                                                    ; video_out:out|line_count[15]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.632 ; video_out:out|line_count[11]                                                                                                                                    ; video_out:out|line_count[11]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.898      ;
; 0.632 ; video_out:out|line_count[5]                                                                                                                                     ; video_out:out|line_count[5]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.898      ;
; 0.633 ; video_out:out|line_count[1]                                                                                                                                     ; video_out:out|line_count[1]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.899      ;
; 0.634 ; video_out:out|line_count[9]                                                                                                                                     ; video_out:out|line_count[9]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; video_out:out|line_count[7]                                                                                                                                     ; video_out:out|line_count[7]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; video_out:out|line_count[6]                                                                                                                                     ; video_out:out|line_count[6]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; video_out:out|line_count[14]                                                                                                                                    ; video_out:out|line_count[14]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; video_out:out|line_count[2]                                                                                                                                     ; video_out:out|line_count[2]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; video_out:out|line_count[12]                                                                                                                                    ; video_out:out|line_count[12]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; video_out:out|line_count[10]                                                                                                                                    ; video_out:out|line_count[10]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; video_out:out|line_count[4]                                                                                                                                     ; video_out:out|line_count[4]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.641 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.234      ;
; 0.644 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[5]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.652 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[2]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.917      ;
; 0.658 ; video_out:out|pixel_count[2]                                                                                                                                    ; video_out:out|pixel_count[2]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; video_out:out|pixel_count[4]                                                                                                                                    ; video_out:out|pixel_count[4]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; video_out:out|pixel_count[5]                                                                                                                                    ; video_out:out|pixel_count[5]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; video_out:out|pixel_count[3]                                                                                                                                    ; video_out:out|pixel_count[3]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; video_out:out|pixel_count[10]                                                                                                                                   ; video_out:out|pixel_count[10]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.662 ; video_out:out|pixel_count[7]                                                                                                                                    ; video_out:out|pixel_count[7]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.665 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.668 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.681 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.947      ;
; 0.684 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.693 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.959      ;
; 0.736 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.758 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.351      ;
; 0.805 ; video_out:out|pixel_count[11]                                                                                                                                   ; video_out:out|pixel_count[11]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.806 ; video_out:out|pixel_count[6]                                                                                                                                    ; video_out:out|pixel_count[6]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.815 ; video_out:out|pixel_count[12]                                                                                                                                   ; video_out:out|pixel_count[12]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.821 ; video_out:out|pixel_count[8]                                                                                                                                    ; video_out:out|pixel_count[8]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 0.823 ; video_out:out|pixel_count[9]                                                                                                                                    ; video_out:out|pixel_count[9]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.089      ;
; 0.827 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.093      ;
; 0.830 ; video_out:out|pixel_count[14]                                                                                                                                   ; video_out:out|pixel_count[14]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.096      ;
; 0.831 ; video_out:out|pixel_count[13]                                                                                                                                   ; video_out:out|pixel_count[13]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.097      ;
; 0.831 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.098      ;
; 0.836 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.839 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[1]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.103      ;
; 0.842 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.852 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.118      ;
; 0.864 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.129      ;
; 0.884 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[3]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.149      ;
; 0.886 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.479      ;
; 0.888 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.154      ;
; 0.920 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.186      ;
; 0.949 ; video_out:out|line_count[13]                                                                                                                                    ; video_out:out|line_count[14]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.215      ;
; 0.950 ; video_out:out|line_count[5]                                                                                                                                     ; video_out:out|line_count[6]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.950 ; video_out:out|line_count[1]                                                                                                                                     ; video_out:out|line_count[2]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.950 ; video_out:out|line_count[11]                                                                                                                                    ; video_out:out|line_count[12]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.950 ; video_out:out|line_count[3]                                                                                                                                     ; video_out:out|line_count[4]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.951 ; video_out:out|line_count[9]                                                                                                                                     ; video_out:out|line_count[10]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.217      ;
; 0.961 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.228      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.345 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 1.750      ;
; -3.345 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 1.750      ;
; -3.345 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 1.750      ;
; 5.726  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.200      ;
; 6.183  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 1.735      ;
; 6.183  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 1.735      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.831 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 1.750      ;
; -0.831 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 1.750      ;
; -0.831 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 1.750      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.342 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.608      ;
; 1.342 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.608      ;
; 1.759 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.034      ;
; 3.246 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 1.634      ;
; 3.246 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 1.634      ;
; 3.246 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 1.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.369 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 1.634      ;
; 1.369 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 1.634      ;
; 1.369 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 1.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 58.99 MHz  ; 58.99 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 154.89 MHz ; 154.89 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 202.31 MHz ; 202.31 MHz      ; ENET0_RX_CLK                                     ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -3.943  ; -561.170      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.029  ; -31.760       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 141.925 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.288 ; 0.000         ;
; ENET0_RX_CLK                                     ; 0.316 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.879 ; -8.637        ;
; ENET0_RX_CLK                                     ; -0.654 ; -1.962        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.216 ; 0.000         ;
; ENET0_RX_CLK                                     ; 1.237 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -344.710      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.684  ; 0.000         ;
; CLOCK_50                                         ; 9.791  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.149 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.943 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.873      ;
; -3.918 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.848      ;
; -3.916 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.845      ;
; -3.891 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.820      ;
; -3.882 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.827      ;
; -3.881 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.826      ;
; -3.857 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.802      ;
; -3.856 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.801      ;
; -3.844 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.764      ;
; -3.817 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.736      ;
; -3.799 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.728      ;
; -3.796 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.716      ;
; -3.795 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.724      ;
; -3.783 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.718      ;
; -3.782 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.717      ;
; -3.781 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.726      ;
; -3.776 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.705      ;
; -3.774 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.703      ;
; -3.770 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.699      ;
; -3.769 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.688      ;
; -3.764 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.693      ;
; -3.764 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.692      ;
; -3.762 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.692      ;
; -3.758 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.687      ;
; -3.756 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.701      ;
; -3.755 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.683      ;
; -3.754 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.692      ;
; -3.751 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.680      ;
; -3.739 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.668      ;
; -3.737 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.664      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.664      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.670      ;
; -3.734 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.669      ;
; -3.733 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.662      ;
; -3.729 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.667      ;
; -3.728 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.655      ;
; -3.721 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.659      ;
; -3.721 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.659      ;
; -3.721 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.659      ;
; -3.721 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.659      ;
; -3.721 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.659      ;
; -3.703 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.056     ; 4.646      ;
; -3.702 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.056     ; 4.645      ;
; -3.701 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.646      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.054     ; 4.645      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.619      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.620      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.638      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.638      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.638      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.638      ;
; -3.700 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.061     ; 4.638      ;
; -3.696 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.615      ;
; -3.694 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.056     ; 4.637      ;
; -3.693 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.056     ; 4.636      ;
; -3.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.617      ;
; -3.677 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.596      ;
; -3.673 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.592      ;
; -3.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.609      ;
; -3.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.609      ;
; -3.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.609      ;
; -3.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.609      ;
; -3.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.609      ;
; -3.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.609      ;
; -3.669 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.594      ;
; -3.667 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.597      ;
; -3.665 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.584      ;
; -3.664 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.589      ;
; -3.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.592      ;
; -3.659 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.578      ;
; -3.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.593      ;
; -3.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.593      ;
; -3.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.593      ;
; -3.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.593      ;
; -3.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.593      ;
; -3.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.062     ; 4.593      ;
; -3.655 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.583      ;
; -3.652 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.571      ;
; -3.648 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.568      ;
; -3.648 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.567      ;
; -3.645 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.575      ;
; -3.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.569      ;
; -3.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.569      ;
; -3.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.569      ;
; -3.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.569      ;
; -3.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.569      ;
; -3.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.569      ;
; -3.639 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.574      ;
; -3.638 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.573      ;
; -3.637 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.557      ;
; -3.635 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.564      ;
; -3.634 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.569      ;
; -3.629 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.548      ;
; -3.622 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.550      ;
; -3.622 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.550      ;
; -3.622 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.550      ;
; -3.622 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.550      ;
; -3.622 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.550      ;
; -3.621 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.540      ;
; -3.620 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.547      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.029 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg                                ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.732      ;
; -2.009 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]                              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.234     ; 0.714      ;
; -2.009 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.235     ; 0.713      ;
; -2.008 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.235     ; 0.712      ;
; -2.008 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.711      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.235     ; 0.711      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]                              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.235     ; 0.711      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.235     ; 0.711      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.006 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.235     ; 0.710      ;
; -2.006 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.709      ;
; -2.005 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]                               ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.235     ; 0.709      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                                       ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.846     ; 0.724      ;
; 1.544  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.381      ;
; 1.544  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.381      ;
; 1.557  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.376      ;
; 1.579  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.352      ;
; 1.584  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.347      ;
; 1.593  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.340      ;
; 1.597  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.336      ;
; 1.639  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.281      ;
; 1.639  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.281      ;
; 1.640  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.291      ;
; 1.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.287      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[13]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.242      ;
; 1.696  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[14]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.235      ;
; 1.700  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.225      ;
; 1.700  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.225      ;
; 1.716  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.208      ;
; 1.716  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.208      ;
; 1.723  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.208      ;
; 1.723  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.208      ;
; 1.723  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.208      ;
; 1.723  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.208      ;
; 1.723  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.208      ;
; 1.723  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.208      ;
; 1.723  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.208      ;
; 1.729  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[16]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.204      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.184      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.184      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.184      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.184      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.184      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.184      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.184      ;
; 1.750  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.179      ;
; 1.750  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.179      ;
; 1.750  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.179      ;
; 1.750  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.179      ;
; 1.750  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.179      ;
; 1.750  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.179      ;
; 1.750  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.179      ;
; 1.759  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.172      ;
; 1.759  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.172      ;
; 1.759  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.172      ;
; 1.759  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.172      ;
; 1.759  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.172      ;
; 1.759  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.172      ;
; 1.759  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.172      ;
; 1.761  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[25]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.172      ;
; 1.763  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.168      ;
; 1.763  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.168      ;
; 1.763  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.168      ;
; 1.763  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.168      ;
; 1.763  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.168      ;
; 1.763  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.168      ;
; 1.763  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.168      ;
; 1.771  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.158      ;
; 1.771  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[10]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.158      ;
; 1.771  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[1]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.158      ;
; 1.771  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[11]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.158      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[38]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[20]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.781  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.153      ;
; 1.791  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.137      ;
; 1.791  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.137      ;
; 1.791  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.137      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[37]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[16]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[13]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[25]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[9]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[3]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.140      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.134      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[10]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.134      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[1]                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.134      ;
; 1.793  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10]                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[11]                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.134      ;
; 1.795  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 6.121      ;
; 1.797  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 6.119      ;
; 1.798  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.129      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 141.925 ; video_out:out|pixel_count[3]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.876     ;
; 141.933 ; video_out:out|pixel_count[0]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 16.872     ;
; 142.000 ; video_out:out|pixel_count[12] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.801     ;
; 142.012 ; video_out:out|pixel_count[10] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.789     ;
; 142.041 ; video_out:out|pixel_count[11] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.760     ;
; 142.091 ; video_out:out|pixel_count[1]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.710     ;
; 142.107 ; video_out:out|pixel_count[8]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.694     ;
; 142.127 ; video_out:out|pixel_count[14] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.674     ;
; 142.235 ; video_out:out|pixel_count[2]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.566     ;
; 142.268 ; video_out:out|pixel_count[13] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.533     ;
; 142.270 ; video_out:out|pixel_count[9]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.531     ;
; 142.282 ; video_out:out|pixel_count[7]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.519     ;
; 142.290 ; video_out:out|pixel_count[6]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.511     ;
; 142.294 ; video_out:out|pixel_count[15] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.507     ;
; 142.404 ; video_out:out|pixel_count[5]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.397     ;
; 142.546 ; video_out:out|pixel_count[4]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.076     ; 16.255     ;
; 143.770 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 15.035     ;
; 143.770 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 15.035     ;
; 143.770 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 15.035     ;
; 143.770 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 15.035     ;
; 143.770 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 15.035     ;
; 143.770 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 15.035     ;
; 143.778 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 15.031     ;
; 143.778 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 15.031     ;
; 143.778 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 15.031     ;
; 143.778 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 15.031     ;
; 143.778 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 15.031     ;
; 143.778 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 15.031     ;
; 143.806 ; video_out:out|pixel_count[3]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.990     ;
; 143.814 ; video_out:out|pixel_count[0]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.077     ; 14.986     ;
; 143.845 ; video_out:out|pixel_count[12] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.960     ;
; 143.845 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.960     ;
; 143.845 ; video_out:out|pixel_count[12] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.960     ;
; 143.845 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.960     ;
; 143.845 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.960     ;
; 143.845 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.960     ;
; 143.857 ; video_out:out|pixel_count[10] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.948     ;
; 143.857 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.948     ;
; 143.857 ; video_out:out|pixel_count[10] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.948     ;
; 143.857 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.948     ;
; 143.857 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.948     ;
; 143.857 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.948     ;
; 143.859 ; video_out:out|line_count[0]   ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 14.950     ;
; 143.881 ; video_out:out|pixel_count[12] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.915     ;
; 143.886 ; video_out:out|pixel_count[11] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.919     ;
; 143.886 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.919     ;
; 143.886 ; video_out:out|pixel_count[11] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.919     ;
; 143.886 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.919     ;
; 143.886 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.919     ;
; 143.886 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.919     ;
; 143.893 ; video_out:out|pixel_count[10] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.903     ;
; 143.922 ; video_out:out|pixel_count[11] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.874     ;
; 143.936 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.869     ;
; 143.936 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.869     ;
; 143.936 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.869     ;
; 143.936 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.869     ;
; 143.936 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.869     ;
; 143.936 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.869     ;
; 143.952 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.853     ;
; 143.952 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.853     ;
; 143.952 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.853     ;
; 143.952 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.853     ;
; 143.952 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.853     ;
; 143.952 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.853     ;
; 143.972 ; video_out:out|pixel_count[1]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.824     ;
; 143.972 ; video_out:out|pixel_count[14] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.833     ;
; 143.972 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.833     ;
; 143.972 ; video_out:out|pixel_count[14] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.833     ;
; 143.972 ; video_out:out|pixel_count[14] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.833     ;
; 143.972 ; video_out:out|pixel_count[14] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.833     ;
; 143.972 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.833     ;
; 143.988 ; video_out:out|pixel_count[8]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.808     ;
; 144.008 ; video_out:out|pixel_count[14] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.788     ;
; 144.080 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.725     ;
; 144.080 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.725     ;
; 144.080 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.725     ;
; 144.080 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.725     ;
; 144.080 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.725     ;
; 144.080 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.725     ;
; 144.113 ; video_out:out|pixel_count[13] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.692     ;
; 144.113 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.692     ;
; 144.113 ; video_out:out|pixel_count[13] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.692     ;
; 144.113 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.692     ;
; 144.113 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.692     ;
; 144.113 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.692     ;
; 144.115 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.690     ;
; 144.115 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.690     ;
; 144.115 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.690     ;
; 144.115 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.690     ;
; 144.115 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.690     ;
; 144.115 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.690     ;
; 144.116 ; video_out:out|pixel_count[2]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.081     ; 14.680     ;
; 144.127 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.678     ;
; 144.127 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.678     ;
; 144.127 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.678     ;
; 144.127 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.678     ;
; 144.127 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.678     ;
; 144.127 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.678     ;
; 144.135 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.670     ;
; 144.135 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 14.670     ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.288 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.886      ;
; 0.330 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.939      ;
; 0.332 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.945      ;
; 0.334 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.942      ;
; 0.335 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.943      ;
; 0.336 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.948      ;
; 0.336 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.944      ;
; 0.336 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.944      ;
; 0.336 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.949      ;
; 0.337 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.945      ;
; 0.337 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.950      ;
; 0.337 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.950      ;
; 0.338 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.946      ;
; 0.338 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_HEADER                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_HEADER                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.947      ;
; 0.339 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.341 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.950      ;
; 0.341 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.950      ;
; 0.342 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.955      ;
; 0.343 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.955      ;
; 0.344 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.957      ;
; 0.344 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.942      ;
; 0.345 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.953      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.955      ;
; 0.347 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.961      ;
; 0.348 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.961      ;
; 0.349 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.962      ;
; 0.352 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.964      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                          ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[45]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.962      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                      ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                             ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_payload_axis_tvalid_reg                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|m_ip_payload_axis_tvalid_reg                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|temp_m_ip_payload_axis_tvalid_reg                                                       ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.316 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 0.920      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.361 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 0.957      ;
; 0.366 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.608      ;
; 0.371 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 0.967      ;
; 0.379 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 0.974      ;
; 0.388 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.631      ;
; 0.397 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.640      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.642      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 1.001      ;
; 0.499 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.741      ;
; 0.535 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.792      ;
; 0.547 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.788      ;
; 0.548 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.794      ;
; 0.564 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.168      ;
; 0.571 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.175      ;
; 0.574 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 1.170      ;
; 0.586 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 1.176      ;
; 0.588 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.192      ;
; 0.589 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.834      ;
; 0.593 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.836      ;
; 0.607 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.849      ;
; 0.612 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.854      ;
; 0.613 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.217      ;
; 0.615 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.857      ;
; 0.617 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.859      ;
; 0.620 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.862      ;
; 0.623 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 1.213      ;
; 0.624 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 1.220      ;
; 0.624 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.866      ;
; 0.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 1.219      ;
; 0.633 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 1.228      ;
; 0.634 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 1.229      ;
; 0.636 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.878      ;
; 0.637 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.879      ;
; 0.638 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 1.234      ;
; 0.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.382      ; 1.224      ;
; 0.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.386      ; 1.240      ;
; 0.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.260      ;
; 0.658 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.262      ;
; 0.660 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.902      ;
; 0.663 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 1.251      ;
; 0.668 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.382      ; 1.251      ;
; 0.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.914      ;
; 0.674 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.916      ;
; 0.680 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 1.270      ;
; 0.680 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 1.276      ;
; 0.681 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 1.271      ;
; 0.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.379      ; 1.262      ;
; 0.684 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 1.274      ;
; 0.686 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.379      ; 1.266      ;
; 0.689 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.394      ; 1.284      ;
; 0.689 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.293      ;
; 0.690 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 1.278      ;
; 0.690 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.403      ; 1.294      ;
; 0.693 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.373      ; 1.267      ;
; 0.694 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.936      ;
; 0.696 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.380      ; 1.277      ;
; 0.699 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.940      ;
; 0.706 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.379      ; 1.286      ;
; 0.707 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.374      ; 1.282      ;
; 0.712 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.954      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.381 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.385 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.627      ;
; 0.397 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.405 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[9]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.410 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.652      ;
; 0.415 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.657      ;
; 0.426 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 0.955      ;
; 0.429 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 0.958      ;
; 0.430 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 0.959      ;
; 0.431 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[6]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.673      ;
; 0.438 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 0.966      ;
; 0.440 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 0.968      ;
; 0.440 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 0.968      ;
; 0.472 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.001      ;
; 0.496 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.502 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.518 ; video_out:out|even_field.0                                                                                                                                      ; video_out:out|line_count[8]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.760      ;
; 0.521 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.763      ;
; 0.527 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[0]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.769      ;
; 0.530 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.772      ;
; 0.548 ; video_out:out|pixel_count[15]                                                                                                                                   ; video_out:out|pixel_count[15]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.557 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[8]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.799      ;
; 0.568 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.574 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[7]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.816      ;
; 0.575 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[4]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.817      ;
; 0.577 ; video_out:out|line_count[13]                                                                                                                                    ; video_out:out|line_count[13]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.819      ;
; 0.577 ; video_out:out|line_count[15]                                                                                                                                    ; video_out:out|line_count[15]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.819      ;
; 0.578 ; video_out:out|line_count[11]                                                                                                                                    ; video_out:out|line_count[11]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.578 ; video_out:out|line_count[5]                                                                                                                                     ; video_out:out|line_count[5]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.579 ; video_out:out|line_count[6]                                                                                                                                     ; video_out:out|line_count[6]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.821      ;
; 0.580 ; video_out:out|line_count[1]                                                                                                                                     ; video_out:out|line_count[1]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; video_out:out|line_count[9]                                                                                                                                     ; video_out:out|line_count[9]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; video_out:out|line_count[14]                                                                                                                                    ; video_out:out|line_count[14]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; video_out:out|line_count[7]                                                                                                                                     ; video_out:out|line_count[7]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; video_out:out|line_count[2]                                                                                                                                     ; video_out:out|line_count[2]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; video_out:out|line_count[12]                                                                                                                                    ; video_out:out|line_count[12]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; video_out:out|line_count[10]                                                                                                                                    ; video_out:out|line_count[10]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; video_out:out|line_count[4]                                                                                                                                     ; video_out:out|line_count[4]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.589 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.592 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[5]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.834      ;
; 0.599 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 1.127      ;
; 0.601 ; video_out:out|pixel_count[5]                                                                                                                                    ; video_out:out|pixel_count[5]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; video_out:out|pixel_count[3]                                                                                                                                    ; video_out:out|pixel_count[3]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.603 ; video_out:out|pixel_count[2]                                                                                                                                    ; video_out:out|pixel_count[2]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; video_out:out|pixel_count[4]                                                                                                                                    ; video_out:out|pixel_count[4]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; video_out:out|pixel_count[10]                                                                                                                                   ; video_out:out|pixel_count[10]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; video_out:out|pixel_count[7]                                                                                                                                    ; video_out:out|pixel_count[7]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.609 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.614 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[2]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.855      ;
; 0.622 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.864      ;
; 0.629 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.871      ;
; 0.635 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.877      ;
; 0.671 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.704 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 1.232      ;
; 0.746 ; video_out:out|pixel_count[11]                                                                                                                                   ; video_out:out|pixel_count[11]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.751 ; video_out:out|pixel_count[6]                                                                                                                                    ; video_out:out|pixel_count[6]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.993      ;
; 0.756 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[1]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.996      ;
; 0.757 ; video_out:out|pixel_count[12]                                                                                                                                   ; video_out:out|pixel_count[12]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.999      ;
; 0.762 ; video_out:out|pixel_count[8]                                                                                                                                    ; video_out:out|pixel_count[8]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.004      ;
; 0.764 ; video_out:out|pixel_count[9]                                                                                                                                    ; video_out:out|pixel_count[9]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.006      ;
; 0.766 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.008      ;
; 0.770 ; video_out:out|pixel_count[14]                                                                                                                                   ; video_out:out|pixel_count[14]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.012      ;
; 0.770 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.013      ;
; 0.772 ; video_out:out|pixel_count[13]                                                                                                                                   ; video_out:out|pixel_count[13]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.014      ;
; 0.774 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.017      ;
; 0.784 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.027      ;
; 0.789 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[3]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.030      ;
; 0.789 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.031      ;
; 0.801 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.042      ;
; 0.821 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 1.349      ;
; 0.824 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.066      ;
; 0.840 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.082      ;
; 0.863 ; video_out:out|line_count[13]                                                                                                                                    ; video_out:out|line_count[14]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.105      ;
; 0.864 ; video_out:out|line_count[5]                                                                                                                                     ; video_out:out|line_count[6]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.864 ; video_out:out|line_count[11]                                                                                                                                    ; video_out:out|line_count[12]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.867 ; video_out:out|line_count[1]                                                                                                                                     ; video_out:out|line_count[2]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.867 ; video_out:out|line_count[3]                                                                                                                                     ; video_out:out|line_count[4]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.867 ; video_out:out|line_count[6]                                                                                                                                     ; video_out:out|line_count[7]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.868 ; video_out:out|line_count[9]                                                                                                                                     ; video_out:out|line_count[10]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.110      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.879 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 1.582      ;
; -2.879 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 1.582      ;
; -2.879 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 1.582      ;
; 5.922  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 2.013      ;
; 6.360  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.567      ;
; 6.360  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 1.567      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.654 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 1.582      ;
; -0.654 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 1.582      ;
; -0.654 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 1.582      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.216 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.216 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.586 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 2.881 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 1.479      ;
; 2.881 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 1.479      ;
; 2.881 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 1.479      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.237 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 1.479      ;
; 1.237 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 1.479      ;
; 1.237 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 1.479      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -1.679  ; -201.756      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -0.879  ; -13.671       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 149.705 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.099 ; 0.000         ;
; ENET0_RX_CLK                                     ; 0.109 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -1.330 ; -3.990        ;
; ENET0_RX_CLK                                     ; 0.109  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.647 ; 0.000         ;
; ENET0_RX_CLK                                     ; 0.662 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -268.429      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.758  ; 0.000         ;
; CLOCK_50                                         ; 9.400  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.193 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.679 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.626      ;
; -1.674 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.621      ;
; -1.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.617      ;
; -1.654 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.615      ;
; -1.651 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.612      ;
; -1.649 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.610      ;
; -1.638 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.586      ;
; -1.633 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.581      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.571      ;
; -1.626 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.566      ;
; -1.611 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.558      ;
; -1.608 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.555      ;
; -1.608 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.562      ;
; -1.607 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.554      ;
; -1.606 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.560      ;
; -1.606 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.553      ;
; -1.603 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.557      ;
; -1.602 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.549      ;
; -1.601 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.555      ;
; -1.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.560      ;
; -1.594 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.555      ;
; -1.590 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.531      ;
; -1.589 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.535      ;
; -1.585 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.531      ;
; -1.585 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.546      ;
; -1.585 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.526      ;
; -1.584 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.530      ;
; -1.583 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.544      ;
; -1.581 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.527      ;
; -1.576 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.530      ;
; -1.576 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.522      ;
; -1.574 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.520      ;
; -1.571 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.525      ;
; -1.569 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.515      ;
; -1.567 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.515      ;
; -1.563 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.503      ;
; -1.562 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.027     ; 2.522      ;
; -1.560 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.027     ; 2.520      ;
; -1.559 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.499      ;
; -1.558 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.498      ;
; -1.554 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.494      ;
; -1.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.505      ;
; -1.550 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.496      ;
; -1.546 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.500      ;
; -1.545 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.493      ;
; -1.544 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.491      ;
; -1.544 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.039     ; 2.492      ;
; -1.541 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.480      ;
; -1.540 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.487      ;
; -1.536 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.483      ;
; -1.536 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.475      ;
; -1.533 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.472      ;
; -1.532 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.479      ;
; -1.532 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.472      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.482      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.482      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.482      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.482      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.482      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.489      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.475      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.467      ;
; -1.527 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.027     ; 2.487      ;
; -1.526 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.465      ;
; -1.525 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.027     ; 2.485      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.477      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.477      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.477      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.477      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.477      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.470      ;
; -1.522 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.484      ;
; -1.521 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.048     ; 2.460      ;
; -1.521 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.483      ;
; -1.520 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.482      ;
; -1.519 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.025     ; 2.481      ;
; -1.518 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.464      ;
; -1.518 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.047     ; 2.458      ;
; -1.517 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.463      ;
; -1.513 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.459      ;
; -1.512 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.464      ;
; -1.512 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.464      ;
; -1.512 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.464      ;
; -1.512 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.464      ;
; -1.512 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.464      ;
; -1.512 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.464      ;
; -1.510 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.046     ; 2.451      ;
; -1.510 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.456      ;
; -1.509 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.470      ;
; -1.509 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.463      ;
; -1.509 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.456      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.026     ; 2.468      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.033     ; 2.461      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.459      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.459      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.459      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.459      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.459      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.035     ; 2.459      ;
; -1.506 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.453      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.879 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg   ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.420     ; 0.386      ;
; -0.868 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12] ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.418     ; 0.377      ;
; -0.868 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10] ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.376      ;
; -0.867 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.375      ;
; -0.866 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.374      ;
; -0.866 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg           ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.374      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11] ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.864 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.372      ;
; -0.864 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.372      ;
; -0.674 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                          ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.218     ; 0.383      ;
; 4.456  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.486      ;
; 4.456  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.486      ;
; 4.463  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.488      ;
; 4.463  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.488      ;
; 4.513  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.440      ;
; 4.515  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 3.425      ;
; 4.515  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 3.425      ;
; 4.535  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.418      ;
; 4.535  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[30] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.418      ;
; 4.536  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[8]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.415      ;
; 4.538  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[10] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.413      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.539  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.410      ;
; 4.554  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[25] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[29]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.399      ;
; 4.558  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.384      ;
; 4.558  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.384      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[10]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[1]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[11]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[10]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[1]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[11]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.381      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[38]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[20]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[12]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[38]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[20]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.568  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.383      ;
; 4.577  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.369      ;
; 4.577  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.369      ;
; 4.577  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[37]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[16]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[13]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[25]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[9]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[3]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[37]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[16]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[13]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[25]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[9]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.581  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[5]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[3]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 3.369      ;
; 4.589  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.356      ;
; 4.589  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.356      ;
; 4.589  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.356      ;
; 4.589  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.356      ;
; 4.589  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.362      ;
; 4.589  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[8]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.362      ;
; 4.589  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[26]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.362      ;
; 4.589  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[12]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.362      ;
; 4.589  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[27]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.362      ;
; 4.589  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.362      ;
; 4.589  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[24] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[7]                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.362      ;
; 4.607  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 3.334      ;
; 4.607  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 3.334      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 149.705 ; video_out:out|pixel_count[3]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 9.113      ;
; 149.744 ; video_out:out|pixel_count[12] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 9.074      ;
; 149.757 ; video_out:out|pixel_count[10] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 9.061      ;
; 149.769 ; video_out:out|pixel_count[11] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 9.049      ;
; 149.796 ; video_out:out|pixel_count[1]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 9.022      ;
; 149.804 ; video_out:out|pixel_count[0]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.040     ; 9.021      ;
; 149.827 ; video_out:out|pixel_count[14] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.991      ;
; 149.872 ; video_out:out|pixel_count[2]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.946      ;
; 149.885 ; video_out:out|pixel_count[8]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.933      ;
; 149.894 ; video_out:out|pixel_count[6]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.924      ;
; 149.897 ; video_out:out|pixel_count[9]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.921      ;
; 149.901 ; video_out:out|pixel_count[15] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.917      ;
; 149.907 ; video_out:out|pixel_count[13] ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.911      ;
; 149.971 ; video_out:out|pixel_count[5]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.847      ;
; 149.974 ; video_out:out|pixel_count[7]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.844      ;
; 150.110 ; video_out:out|pixel_count[4]  ; video_out:out|sync[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.047     ; 8.708      ;
; 150.620 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.202      ;
; 150.620 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.202      ;
; 150.620 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.202      ;
; 150.620 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.202      ;
; 150.620 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.202      ;
; 150.620 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.202      ;
; 150.646 ; video_out:out|pixel_count[3]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.052     ; 8.167      ;
; 150.659 ; video_out:out|pixel_count[12] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.163      ;
; 150.659 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.163      ;
; 150.659 ; video_out:out|pixel_count[12] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.163      ;
; 150.659 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.163      ;
; 150.659 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.163      ;
; 150.659 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.163      ;
; 150.672 ; video_out:out|pixel_count[10] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.150      ;
; 150.672 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.150      ;
; 150.672 ; video_out:out|pixel_count[10] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.150      ;
; 150.672 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.150      ;
; 150.672 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.150      ;
; 150.672 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.150      ;
; 150.684 ; video_out:out|pixel_count[11] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.138      ;
; 150.684 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.138      ;
; 150.684 ; video_out:out|pixel_count[11] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.138      ;
; 150.684 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.138      ;
; 150.684 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.138      ;
; 150.684 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.138      ;
; 150.685 ; video_out:out|pixel_count[12] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.052     ; 8.128      ;
; 150.698 ; video_out:out|pixel_count[10] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.052     ; 8.115      ;
; 150.710 ; video_out:out|pixel_count[11] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.052     ; 8.103      ;
; 150.711 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.111      ;
; 150.711 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.111      ;
; 150.711 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.111      ;
; 150.711 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.111      ;
; 150.711 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.111      ;
; 150.711 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.111      ;
; 150.719 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.036     ; 8.110      ;
; 150.719 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.036     ; 8.110      ;
; 150.719 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.036     ; 8.110      ;
; 150.719 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.036     ; 8.110      ;
; 150.719 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.036     ; 8.110      ;
; 150.719 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.036     ; 8.110      ;
; 150.737 ; video_out:out|pixel_count[1]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.052     ; 8.076      ;
; 150.742 ; video_out:out|pixel_count[14] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.080      ;
; 150.742 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.080      ;
; 150.742 ; video_out:out|pixel_count[14] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.080      ;
; 150.742 ; video_out:out|pixel_count[14] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.080      ;
; 150.742 ; video_out:out|pixel_count[14] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.080      ;
; 150.742 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.080      ;
; 150.745 ; video_out:out|pixel_count[0]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.045     ; 8.075      ;
; 150.768 ; video_out:out|pixel_count[14] ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.052     ; 8.045      ;
; 150.787 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.035      ;
; 150.787 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.035      ;
; 150.787 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.035      ;
; 150.787 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.035      ;
; 150.787 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.035      ;
; 150.787 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.035      ;
; 150.800 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.022      ;
; 150.800 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.022      ;
; 150.800 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.022      ;
; 150.800 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.022      ;
; 150.800 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.022      ;
; 150.800 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.022      ;
; 150.809 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.013      ;
; 150.809 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.013      ;
; 150.809 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.013      ;
; 150.809 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.013      ;
; 150.809 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.013      ;
; 150.809 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.013      ;
; 150.812 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.010      ;
; 150.812 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.010      ;
; 150.812 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.010      ;
; 150.812 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.010      ;
; 150.812 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.010      ;
; 150.812 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.010      ;
; 150.813 ; video_out:out|pixel_count[2]  ; video_out:out|fifor_acknowledge[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.052     ; 8.000      ;
; 150.816 ; video_out:out|pixel_count[15] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.006      ;
; 150.816 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.006      ;
; 150.816 ; video_out:out|pixel_count[15] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.006      ;
; 150.816 ; video_out:out|pixel_count[15] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.006      ;
; 150.816 ; video_out:out|pixel_count[15] ; video_out:out|video_out[4]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.006      ;
; 150.816 ; video_out:out|pixel_count[15] ; video_out:out|video_out[5]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.006      ;
; 150.822 ; video_out:out|pixel_count[13] ; video_out:out|video_out[0]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.000      ;
; 150.822 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.000      ;
; 150.822 ; video_out:out|pixel_count[13] ; video_out:out|video_out[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.000      ;
; 150.822 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 8.000      ;
+---------+-------------------------------+------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.099 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.432      ;
; 0.122 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.468      ;
; 0.124 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.457      ;
; 0.125 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.470      ;
; 0.125 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.466      ;
; 0.125 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.471      ;
; 0.125 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.471      ;
; 0.126 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.467      ;
; 0.126 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.474      ;
; 0.127 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.128 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.469      ;
; 0.128 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.469      ;
; 0.129 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.474      ;
; 0.130 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.476      ;
; 0.130 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.131 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.477      ;
; 0.132 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.132 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.132 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.133 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.134 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[45]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.475      ;
; 0.134 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.480      ;
; 0.134 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.480      ;
; 0.135 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.481      ;
; 0.135 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.481      ;
; 0.136 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.481      ;
; 0.137 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.482      ;
; 0.139 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.480      ;
; 0.139 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.480      ;
; 0.141 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.486      ;
; 0.142 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.483      ;
; 0.143 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.488      ;
; 0.143 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.484      ;
; 0.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.152 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.485      ;
; 0.153 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.494      ;
; 0.158 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[39]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.167 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.499      ;
; 0.175 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_HEADER                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_HEADER                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                          ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                      ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[6]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                             ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.109 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.447      ;
; 0.148 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.479      ;
; 0.154 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.485      ;
; 0.157 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.487      ;
; 0.166 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.497      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.320      ;
; 0.251 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.376      ;
; 0.253 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.228      ; 0.585      ;
; 0.254 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.592      ;
; 0.254 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.592      ;
; 0.255 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.379      ;
; 0.257 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.595      ;
; 0.257 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.048      ; 0.389      ;
; 0.261 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.220      ; 0.589      ;
; 0.265 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.274 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.400      ;
; 0.276 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.233      ; 0.613      ;
; 0.276 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.401      ;
; 0.280 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.228      ; 0.612      ;
; 0.286 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.220      ; 0.610      ;
; 0.294 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.419      ;
; 0.296 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.219      ; 0.620      ;
; 0.297 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.421      ;
; 0.298 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.628      ;
; 0.299 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.630      ;
; 0.299 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.629      ;
; 0.301 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.234      ; 0.639      ;
; 0.303 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.219      ; 0.626      ;
; 0.304 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.233      ; 0.642      ;
; 0.307 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.433      ;
; 0.309 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.220      ; 0.633      ;
; 0.311 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.210      ; 0.626      ;
; 0.314 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.219      ; 0.637      ;
; 0.315 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.219      ; 0.638      ;
; 0.315 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.646      ;
; 0.318 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.213      ; 0.635      ;
; 0.319 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.444      ;
; 0.322 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.213      ; 0.639      ;
; 0.323 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.219      ; 0.646      ;
; 0.324 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.219      ; 0.647      ;
; 0.325 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.210      ; 0.639      ;
; 0.325 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.233      ; 0.662      ;
; 0.325 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.233      ; 0.662      ;
; 0.325 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.450      ;
; 0.325 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.449      ;
; 0.329 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.213      ; 0.646      ;
; 0.331 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.661      ;
; 0.331 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.455      ;
; 0.334 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.232      ; 0.670      ;
; 0.334 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.457      ;
; 0.336 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.461      ;
; 0.337 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.461      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.212      ; 0.654      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.205      ; 0.647      ;
; 0.343 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.467      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.182 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.482      ;
; 0.194 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[9]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.483      ;
; 0.195 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.484      ;
; 0.198 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.487      ;
; 0.202 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.491      ;
; 0.203 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.492      ;
; 0.206 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.210 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.210 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[6]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.214 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.503      ;
; 0.250 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.254 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.262 ; video_out:out|pixel_count[15]                                                                                                                                   ; video_out:out|pixel_count[15]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; video_out:out|even_field.0                                                                                                                                      ; video_out:out|line_count[8]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[8]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.270 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[0]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.395      ;
; 0.273 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.276 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.401      ;
; 0.277 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[7]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.402      ;
; 0.279 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[4]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.403      ;
; 0.282 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[5]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.406      ;
; 0.282 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.406      ;
; 0.283 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.407      ;
; 0.286 ; video_out:out|line_count[13]                                                                                                                                    ; video_out:out|line_count[13]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.411      ;
; 0.286 ; video_out:out|line_count[15]                                                                                                                                    ; video_out:out|line_count[15]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.411      ;
; 0.287 ; video_out:out|line_count[11]                                                                                                                                    ; video_out:out|line_count[11]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.412      ;
; 0.287 ; video_out:out|line_count[5]                                                                                                                                     ; video_out:out|line_count[5]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.412      ;
; 0.287 ; video_out:out|line_count[1]                                                                                                                                     ; video_out:out|line_count[1]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.412      ;
; 0.288 ; video_out:out|line_count[14]                                                                                                                                    ; video_out:out|line_count[14]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; video_out:out|line_count[9]                                                                                                                                     ; video_out:out|line_count[9]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; video_out:out|line_count[7]                                                                                                                                     ; video_out:out|line_count[7]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; video_out:out|line_count[6]                                                                                                                                     ; video_out:out|line_count[6]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; video_out:out|line_count[12]                                                                                                                                    ; video_out:out|line_count[12]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; video_out:out|line_count[10]                                                                                                                                    ; video_out:out|line_count[10]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; video_out:out|line_count[4]                                                                                                                                     ; video_out:out|line_count[4]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; video_out:out|line_count[2]                                                                                                                                     ; video_out:out|line_count[2]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[2]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.301 ; video_out:out|pixel_count[2]                                                                                                                                    ; video_out:out|pixel_count[2]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; video_out:out|pixel_count[4]                                                                                                                                    ; video_out:out|pixel_count[4]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; video_out:out|pixel_count[5]                                                                                                                                    ; video_out:out|pixel_count[5]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; video_out:out|pixel_count[3]                                                                                                                                    ; video_out:out|pixel_count[3]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; video_out:out|pixel_count[7]                                                                                                                                    ; video_out:out|pixel_count[7]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; video_out:out|pixel_count[10]                                                                                                                                   ; video_out:out|pixel_count[10]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.312 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.437      ;
; 0.315 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.604      ;
; 0.317 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.442      ;
; 0.319 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.444      ;
; 0.340 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.464      ;
; 0.346 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.635      ;
; 0.362 ; video_out:out|pixel_count[11]                                                                                                                                   ; video_out:out|pixel_count[11]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.487      ;
; 0.362 ; video_out:out|pixel_count[6]                                                                                                                                    ; video_out:out|pixel_count[6]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.487      ;
; 0.366 ; video_out:out|pixel_count[12]                                                                                                                                   ; video_out:out|pixel_count[12]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.491      ;
; 0.368 ; video_out:out|pixel_count[8]                                                                                                                                    ; video_out:out|pixel_count[8]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; video_out:out|pixel_count[9]                                                                                                                                    ; video_out:out|pixel_count[9]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.494      ;
; 0.371 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[1]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.494      ;
; 0.372 ; video_out:out|pixel_count[14]                                                                                                                                   ; video_out:out|pixel_count[14]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.497      ;
; 0.373 ; video_out:out|pixel_count[13]                                                                                                                                   ; video_out:out|pixel_count[13]                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.498      ;
; 0.373 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.374 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.499      ;
; 0.376 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.501      ;
; 0.379 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.504      ;
; 0.383 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.507      ;
; 0.389 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|rdptr_g[3]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.513      ;
; 0.393 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.517      ;
; 0.398 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.523      ;
; 0.408 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|altsyncram_t121:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.697      ;
; 0.420 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.544      ;
; 0.435 ; video_out:out|line_count[13]                                                                                                                                    ; video_out:out|line_count[14]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.560      ;
; 0.436 ; video_out:out|line_count[5]                                                                                                                                     ; video_out:out|line_count[6]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.561      ;
; 0.436 ; video_out:out|line_count[11]                                                                                                                                    ; video_out:out|line_count[12]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.561      ;
; 0.436 ; video_out:out|line_count[1]                                                                                                                                     ; video_out:out|line_count[2]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.561      ;
; 0.437 ; video_out:out|line_count[9]                                                                                                                                     ; video_out:out|line_count[10]                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; video_out:out|line_count[3]                                                                                                                                     ; video_out:out|line_count[4]                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.445 ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; video_out:out|video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.570      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.330 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.838      ;
; -1.330 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.838      ;
; -1.330 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.838      ;
; 6.893  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 1.061      ;
; 7.109  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 0.836      ;
; 7.109  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 0.836      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.109 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 0.838      ;
; 0.109 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 0.838      ;
; 0.109 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 0.838      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.647 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.773      ;
; 0.647 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.773      ;
; 0.880 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.015      ;
; 1.677 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 0.786      ;
; 1.677 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 0.786      ;
; 1.677 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.085     ; 0.786      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.786      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.786      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.786      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -4.390   ; 0.099 ; -3.345   ; 0.647   ; -3.000              ;
;  CLOCK_50                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  ENET0_RX_CLK                                     ; -4.390   ; 0.109 ; -0.831   ; 0.662   ; -3.000              ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 140.219  ; 0.182 ; N/A      ; N/A     ; 79.147              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.408   ; 0.099 ; -3.345   ; 0.647   ; 3.684               ;
; Design-wide TNS                                   ; -673.794 ; 0.0   ; -12.528  ; 0.0     ; -345.37             ;
;  CLOCK_50                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ENET0_RX_CLK                                     ; -636.032 ; 0.000 ; -2.493   ; 0.000   ; -345.370            ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; -37.762  ; 0.000 ; -10.035  ; 0.000   ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 12603    ; 5        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                     ; 16       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2165987  ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 94521    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 12603    ; 5        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                     ; 16       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2165987  ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 94521    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 3        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 3        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 243   ; 243  ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; Base      ; Constrained ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_SYNC_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_SYNC_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 19 00:09:25 2020
Info: Command: quartus_sta datatape -c datatape
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4cg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_b09:dffpipe16|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Critical Warning (332012): Synopsys Design Constraints File file not found: 'datatape.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 850 -multiply_by 107 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ENET0_RX_CLK ENET0_RX_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.390            -636.032 ENET0_RX_CLK 
    Info (332119):    -2.408             -37.762 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   140.219               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.273               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.308               0.000 ENET0_RX_CLK 
    Info (332119):     0.403               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.345             -10.035 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.831              -2.493 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 1.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.342               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.369               0.000 ENET0_RX_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -345.370 ENET0_RX_CLK 
    Info (332119):     3.700               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.813               0.000 CLOCK_50 
    Info (332119):    79.147               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.943            -561.170 ENET0_RX_CLK 
    Info (332119):    -2.029             -31.760 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   141.925               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.316               0.000 ENET0_RX_CLK 
    Info (332119):     0.355               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.879              -8.637 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.654              -1.962 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 1.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.216               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.237               0.000 ENET0_RX_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -344.710 ENET0_RX_CLK 
    Info (332119):     3.684               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.791               0.000 CLOCK_50 
    Info (332119):    79.149               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.679            -201.756 ENET0_RX_CLK 
    Info (332119):    -0.879             -13.671 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   149.705               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.109               0.000 ENET0_RX_CLK 
    Info (332119):     0.182               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.330              -3.990 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.109               0.000 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 0.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.647               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.662               0.000 ENET0_RX_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -268.429 ENET0_RX_CLK 
    Info (332119):     3.758               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    79.193               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 728 megabytes
    Info: Processing ended: Wed Aug 19 00:09:28 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


