$date
	Thu May  2 15:22:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alarmHex_tb $end
$var wire 1 ! ring $end
$var reg 2 " alarm_mode [1:0] $end
$var reg 1 # clk $end
$var reg 16 $ in_time [15:0] $end
$var reg 1 % rst $end
$var reg 16 & set_time [15:0] $end
$scope module dut $end
$var wire 2 ' alarm_mode [1:0] $end
$var wire 1 # clk $end
$var wire 16 ( in_time [15:0] $end
$var wire 1 % rst $end
$var wire 16 ) set_time [15:0] $end
$var reg 1 ! ring $end
$var reg 16 * time_alarm [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b100000000 )
b1001000000000 (
b0 '
b100000000 &
1%
b1001000000000 $
0#
b0 "
0!
$end
#5000
1#
#10000
0#
0%
#15000
1#
#20000
0#
b1001000001001 &
b1001000001001 )
b11 "
b11 '
#25000
b1001000001001 *
1#
#30000
0#
b1001000000001 $
b1001000000001 (
b0 "
b0 '
#35000
1#
#40000
0#
b1001000000010 $
b1001000000010 (
#45000
1#
#50000
0#
b1001000000011 $
b1001000000011 (
#55000
1#
#60000
0#
b1001000000100 $
b1001000000100 (
#65000
1#
#70000
0#
b1001000000101 $
b1001000000101 (
#75000
1#
#80000
0#
b1001000000110 $
b1001000000110 (
#85000
1#
#90000
0#
b1001000000111 $
b1001000000111 (
#95000
1#
#100000
0#
b1001000001000 $
b1001000001000 (
#105000
1#
#110000
0#
b1001000001001 $
b1001000001001 (
#115000
1!
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
