#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 10 19:34:24 2019
# Process ID: 20161
# Current directory: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/flute/tcm/flute
# Command line: vivado flute.xpr
# Log file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/flute/tcm/flute/vivado.log
# Journal file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/flute/tcm/flute/vivado.jou
#-----------------------------------------------------------
start_gui
open_project flute.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/flute/tcm/flute/flute.srcs/sources_1/bd/flute/flute.bd}
delete_bd_objs [get_bd_intf_nets orcaLmbProcessor/piccolo_AC32IMU_0_dmem_master] [get_bd_intf_nets orcaLmbProcessor/piccolo_AC32IMU_0_imem_master] [get_bd_intf_nets orcaLmbProcessor/axi_clock_converter_0_M_AXI] [get_bd_cells orcaLmbProcessor/piccolo]
startgroup
create_bd_cell -type ip -vlnv user.org:user:flute:1.0 orcaLmbProcessor/flute_0
endgroup
set_property location {3.5 1080 223} [get_bd_cells orcaLmbProcessor/flute_0]
connect_bd_intf_net [get_bd_intf_pins orcaLmbProcessor/flute_0/cpu_dmem_master] [get_bd_intf_pins orcaLmbProcessor/procXbar/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins orcaLmbProcessor/flute_0/cpu_imem_master] [get_bd_intf_pins orcaLmbProcessor/procXbar/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins orcaLmbProcessor/flute_0/cpu_slave] [get_bd_intf_pins orcaLmbProcessor/psClockConv/M_AXI]
connect_bd_net [get_bd_pins orcaLmbProcessor/riscv_clk] [get_bd_pins orcaLmbProcessor/flute_0/CLK]
connect_bd_net [get_bd_pins orcaLmbProcessor/riscv_clk] [get_bd_pins orcaLmbProcessor/flute_0/EN_cpu_reset_server_request_put]
delete_bd_objs [get_bd_nets orcaLmbProcessor/subprocessorClk]
connect_bd_net [get_bd_pins orcaLmbProcessor/flute_0/CLK] [get_bd_pins orcaLmbProcessor/psClockConv/m_axi_aclk]
undo
undo
undo
connect_bd_net [get_bd_pins orcaLmbProcessor/flute_0/RST_N] [get_bd_pins orcaLmbProcessor/riscvReset/peripheral_aresetn]
assign_bd_address [get_bd_addr_segs {orcaLmbProcessor/flute_0/cpu_slave/reg0 }]
assign_bd_address [get_bd_addr_segs {orcaLmbProcessor/procBramController/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {psInterruptController/S_AXI/Reg }]
set_property range 4K [get_bd_addr_segs {orcaLmbProcessor/flute_0/cpu_dmem_master/SEG_procBramController_Mem0}]
set_property range 4K [get_bd_addr_segs {orcaLmbProcessor/flute_0/cpu_imem_master/SEG_procBramController_Mem0}]
set_property offset 0x0000000000000000 [get_bd_addr_segs {orcaLmbProcessor/flute_0/cpu_dmem_master/SEG_procBramController_Mem0}]
set_property offset 0x0000000000000000 [get_bd_addr_segs {orcaLmbProcessor/flute_0/cpu_imem_master/SEG_procBramController_Mem0}]
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_flute_0_reg0}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name flute_v1_0_project -directory /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/flute/tcm/flute/flute.tmp/flute_v1_0_project /home/iavendano/RISC-V-On-PYNQ/ip/fluterv64_tut/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name flute_v1_0_project -directory /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/flute/tcm/flute/flute.tmp/flute_v1_0_project /home/iavendano/RISC-V-On-PYNQ/ip/fluterv64_tut/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/iavendano/RISC-V-On-PYNQ/ip/fluterv64_tut/src {/home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/BRAM2.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/RegFileLoad.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/SizedFIFO0.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/RegFile.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/FIFO1.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/FIFO2.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/SizedFIFO.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/main.v /home/iavendano/RISC-V-On-PYNQ/Flute/src_bsc_lib_RTL/FIFOL1.v}
close_project
