// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Fri Apr 26 20:02:51 2024
// Host        : DESKTOP-32F9FGL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top ODIN_design_ODIN_0_0 -prefix
//               ODIN_design_ODIN_0_0_ ODIN_design_ODIN_0_0_sim_netlist.v
// Design      : ODIN_design_ODIN_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module ODIN_design_ODIN_0_0_ODIN
   (AEROUT_REQ_reg,
    AEROUT_ADDR,
    MISO,
    AERIN_ACK,
    AERIN_ADDR,
    AEROUT_ACK,
    CLK,
    SCK,
    RST,
    MOSI,
    AERIN_REQ);
  output AEROUT_REQ_reg;
  output [7:0]AEROUT_ADDR;
  output MISO;
  output AERIN_ACK;
  input [16:0]AERIN_ADDR;
  input AEROUT_ACK;
  input CLK;
  input SCK;
  input RST;
  input MOSI;
  input AERIN_REQ;

  wire AERIN_ACK;
  wire [16:0]AERIN_ADDR;
  wire AERIN_REQ;
  wire AERIN_REQ_sync;
  wire AEROUT_ACK;
  wire [7:0]AEROUT_ADDR;
  wire AEROUT_ADDR119_in;
  wire AEROUT_CTRL_BUSY;
  wire AEROUT_REQ_reg;
  wire CLK;
  wire CTRL_AEROUT_POP_NEUR;
  wire [7:0]CTRL_NEURMEM_ADDR;
  wire CTRL_NEURMEM_CS;
  wire CTRL_NEURMEM_WE;
  wire [4:2]CTRL_NEUR_VIRTS;
  wire [1:0]CTRL_OP_CODE;
  wire [7:0]CTRL_PROG_DATA;
  wire CTRL_PROG_EVENT;
  wire CTRL_READBACK_EVENT;
  wire [6:6]CTRL_SCHED_EVENT_IN;
  wire [4:0]CTRL_SCHED_VIRTS;
  wire [14:0]CTRL_SPI_ADDR;
  wire [12:0]CTRL_SYNARRAY_ADDR;
  wire CTRL_SYNARRAY_CS;
  wire MISO;
  wire MOSI;
  wire [6:2]NEUR_EVENT_OUT;
  wire [127:0]NEUR_STATE;
  wire [14:0]NEUR_STATE_MONITOR;
  wire [255:0]NEUR_V_DOWN;
  wire [255:0]NEUR_V_UP;
  wire RST;
  wire RST_sync;
  wire RST_sync_int;
  wire [12:0]SCHED_DATA_OUT;
  wire SCHED_EMPTY;
  wire SCHED_FULL;
  wire SCK;
  wire SPI_AER_SRC_CTRL_nNEUR;
  wire [17:0]SPI_BURST_TIMEREF;
  wire SPI_GATE_ACTIVITY;
  wire SPI_GATE_ACTIVITY_sync;
  wire [7:0]SPI_MONITOR_NEUR_ADDR;
  wire [6:0]SPI_MONITOR_SYN_ADDR;
  wire SPI_OPEN_LOOP;
  wire SPI_OPEN_LOOP_sync;
  wire SPI_OUT_AER_MONITOR_EN;
  wire SPI_PROPAGATE_UNMAPPED_SYN;
  wire SPI_SDSP_ON_SYN_STIM;
  wire [255:0]SPI_SYN_SIGN;
  wire SPI_UPDATE_UNMAPPED_SYN;
  wire [31:0]SYNARRAY_RDATA;
  wire [31:0]SYNARRAY_WDATA;
  wire SYN_SIGN;
  wire aer_out_0_n_10;
  wire aer_out_0_n_2;
  wire aer_out_0_n_3;
  wire aer_out_0_n_5;
  wire aer_out_0_n_6;
  wire aer_out_0_n_7;
  wire aer_out_0_n_8;
  wire aer_out_0_n_9;
  wire controller_0_n_10;
  wire controller_0_n_100;
  wire controller_0_n_101;
  wire controller_0_n_102;
  wire controller_0_n_103;
  wire controller_0_n_104;
  wire controller_0_n_105;
  wire controller_0_n_106;
  wire controller_0_n_107;
  wire controller_0_n_108;
  wire controller_0_n_109;
  wire controller_0_n_11;
  wire controller_0_n_110;
  wire controller_0_n_111;
  wire controller_0_n_112;
  wire controller_0_n_113;
  wire controller_0_n_114;
  wire controller_0_n_115;
  wire controller_0_n_116;
  wire controller_0_n_117;
  wire controller_0_n_118;
  wire controller_0_n_119;
  wire controller_0_n_12;
  wire controller_0_n_120;
  wire controller_0_n_121;
  wire controller_0_n_122;
  wire controller_0_n_123;
  wire controller_0_n_124;
  wire controller_0_n_125;
  wire controller_0_n_126;
  wire controller_0_n_127;
  wire controller_0_n_128;
  wire controller_0_n_129;
  wire controller_0_n_13;
  wire controller_0_n_130;
  wire controller_0_n_131;
  wire controller_0_n_132;
  wire controller_0_n_133;
  wire controller_0_n_134;
  wire controller_0_n_135;
  wire controller_0_n_136;
  wire controller_0_n_137;
  wire controller_0_n_138;
  wire controller_0_n_139;
  wire controller_0_n_14;
  wire controller_0_n_140;
  wire controller_0_n_141;
  wire controller_0_n_142;
  wire controller_0_n_143;
  wire controller_0_n_144;
  wire controller_0_n_145;
  wire controller_0_n_146;
  wire controller_0_n_147;
  wire controller_0_n_148;
  wire controller_0_n_149;
  wire controller_0_n_15;
  wire controller_0_n_150;
  wire controller_0_n_151;
  wire controller_0_n_152;
  wire controller_0_n_153;
  wire controller_0_n_154;
  wire controller_0_n_155;
  wire controller_0_n_156;
  wire controller_0_n_157;
  wire controller_0_n_158;
  wire controller_0_n_159;
  wire controller_0_n_16;
  wire controller_0_n_160;
  wire controller_0_n_161;
  wire controller_0_n_162;
  wire controller_0_n_163;
  wire controller_0_n_164;
  wire controller_0_n_165;
  wire controller_0_n_166;
  wire controller_0_n_167;
  wire controller_0_n_168;
  wire controller_0_n_169;
  wire controller_0_n_17;
  wire controller_0_n_170;
  wire controller_0_n_171;
  wire controller_0_n_172;
  wire controller_0_n_173;
  wire controller_0_n_174;
  wire controller_0_n_175;
  wire controller_0_n_176;
  wire controller_0_n_177;
  wire controller_0_n_178;
  wire controller_0_n_179;
  wire controller_0_n_18;
  wire controller_0_n_180;
  wire controller_0_n_181;
  wire controller_0_n_182;
  wire controller_0_n_183;
  wire controller_0_n_184;
  wire controller_0_n_185;
  wire controller_0_n_186;
  wire controller_0_n_187;
  wire controller_0_n_188;
  wire controller_0_n_189;
  wire controller_0_n_19;
  wire controller_0_n_190;
  wire controller_0_n_191;
  wire controller_0_n_192;
  wire controller_0_n_193;
  wire controller_0_n_194;
  wire controller_0_n_195;
  wire controller_0_n_196;
  wire controller_0_n_197;
  wire controller_0_n_198;
  wire controller_0_n_199;
  wire controller_0_n_2;
  wire controller_0_n_20;
  wire controller_0_n_200;
  wire controller_0_n_201;
  wire controller_0_n_202;
  wire controller_0_n_203;
  wire controller_0_n_204;
  wire controller_0_n_205;
  wire controller_0_n_206;
  wire controller_0_n_207;
  wire controller_0_n_208;
  wire controller_0_n_209;
  wire controller_0_n_21;
  wire controller_0_n_210;
  wire controller_0_n_211;
  wire controller_0_n_212;
  wire controller_0_n_213;
  wire controller_0_n_214;
  wire controller_0_n_215;
  wire controller_0_n_216;
  wire controller_0_n_217;
  wire controller_0_n_218;
  wire controller_0_n_219;
  wire controller_0_n_22;
  wire controller_0_n_220;
  wire controller_0_n_221;
  wire controller_0_n_222;
  wire controller_0_n_223;
  wire controller_0_n_224;
  wire controller_0_n_225;
  wire controller_0_n_226;
  wire controller_0_n_227;
  wire controller_0_n_228;
  wire controller_0_n_229;
  wire controller_0_n_23;
  wire controller_0_n_230;
  wire controller_0_n_231;
  wire controller_0_n_232;
  wire controller_0_n_233;
  wire controller_0_n_234;
  wire controller_0_n_235;
  wire controller_0_n_236;
  wire controller_0_n_237;
  wire controller_0_n_238;
  wire controller_0_n_239;
  wire controller_0_n_24;
  wire controller_0_n_240;
  wire controller_0_n_241;
  wire controller_0_n_242;
  wire controller_0_n_243;
  wire controller_0_n_244;
  wire controller_0_n_245;
  wire controller_0_n_246;
  wire controller_0_n_247;
  wire controller_0_n_248;
  wire controller_0_n_249;
  wire controller_0_n_25;
  wire controller_0_n_250;
  wire controller_0_n_251;
  wire controller_0_n_252;
  wire controller_0_n_253;
  wire controller_0_n_254;
  wire controller_0_n_255;
  wire controller_0_n_256;
  wire controller_0_n_257;
  wire controller_0_n_258;
  wire controller_0_n_259;
  wire controller_0_n_26;
  wire controller_0_n_260;
  wire controller_0_n_261;
  wire controller_0_n_262;
  wire controller_0_n_263;
  wire controller_0_n_264;
  wire controller_0_n_265;
  wire controller_0_n_266;
  wire controller_0_n_267;
  wire controller_0_n_268;
  wire controller_0_n_269;
  wire controller_0_n_27;
  wire controller_0_n_270;
  wire controller_0_n_271;
  wire controller_0_n_272;
  wire controller_0_n_273;
  wire controller_0_n_274;
  wire controller_0_n_275;
  wire controller_0_n_276;
  wire controller_0_n_277;
  wire controller_0_n_278;
  wire controller_0_n_279;
  wire controller_0_n_28;
  wire controller_0_n_280;
  wire controller_0_n_281;
  wire controller_0_n_282;
  wire controller_0_n_283;
  wire controller_0_n_284;
  wire controller_0_n_285;
  wire controller_0_n_286;
  wire controller_0_n_287;
  wire controller_0_n_288;
  wire controller_0_n_289;
  wire controller_0_n_29;
  wire controller_0_n_290;
  wire controller_0_n_291;
  wire controller_0_n_292;
  wire controller_0_n_293;
  wire controller_0_n_294;
  wire controller_0_n_295;
  wire controller_0_n_296;
  wire controller_0_n_297;
  wire controller_0_n_298;
  wire controller_0_n_299;
  wire controller_0_n_30;
  wire controller_0_n_300;
  wire controller_0_n_301;
  wire controller_0_n_302;
  wire controller_0_n_303;
  wire controller_0_n_304;
  wire controller_0_n_305;
  wire controller_0_n_306;
  wire controller_0_n_307;
  wire controller_0_n_308;
  wire controller_0_n_309;
  wire controller_0_n_31;
  wire controller_0_n_310;
  wire controller_0_n_311;
  wire controller_0_n_312;
  wire controller_0_n_313;
  wire controller_0_n_314;
  wire controller_0_n_315;
  wire controller_0_n_316;
  wire controller_0_n_317;
  wire controller_0_n_318;
  wire controller_0_n_319;
  wire controller_0_n_32;
  wire controller_0_n_320;
  wire controller_0_n_321;
  wire controller_0_n_322;
  wire controller_0_n_323;
  wire controller_0_n_324;
  wire controller_0_n_325;
  wire controller_0_n_326;
  wire controller_0_n_327;
  wire controller_0_n_328;
  wire controller_0_n_329;
  wire controller_0_n_33;
  wire controller_0_n_330;
  wire controller_0_n_331;
  wire controller_0_n_332;
  wire controller_0_n_333;
  wire controller_0_n_334;
  wire controller_0_n_335;
  wire controller_0_n_336;
  wire controller_0_n_337;
  wire controller_0_n_338;
  wire controller_0_n_339;
  wire controller_0_n_34;
  wire controller_0_n_340;
  wire controller_0_n_341;
  wire controller_0_n_342;
  wire controller_0_n_343;
  wire controller_0_n_344;
  wire controller_0_n_345;
  wire controller_0_n_346;
  wire controller_0_n_347;
  wire controller_0_n_348;
  wire controller_0_n_349;
  wire controller_0_n_35;
  wire controller_0_n_350;
  wire controller_0_n_351;
  wire controller_0_n_352;
  wire controller_0_n_353;
  wire controller_0_n_354;
  wire controller_0_n_355;
  wire controller_0_n_356;
  wire controller_0_n_357;
  wire controller_0_n_358;
  wire controller_0_n_359;
  wire controller_0_n_36;
  wire controller_0_n_360;
  wire controller_0_n_361;
  wire controller_0_n_362;
  wire controller_0_n_363;
  wire controller_0_n_364;
  wire controller_0_n_365;
  wire controller_0_n_366;
  wire controller_0_n_367;
  wire controller_0_n_368;
  wire controller_0_n_369;
  wire controller_0_n_37;
  wire controller_0_n_370;
  wire controller_0_n_371;
  wire controller_0_n_372;
  wire controller_0_n_373;
  wire controller_0_n_374;
  wire controller_0_n_375;
  wire controller_0_n_376;
  wire controller_0_n_377;
  wire controller_0_n_378;
  wire controller_0_n_379;
  wire controller_0_n_38;
  wire controller_0_n_380;
  wire controller_0_n_381;
  wire controller_0_n_382;
  wire controller_0_n_383;
  wire controller_0_n_384;
  wire controller_0_n_385;
  wire controller_0_n_386;
  wire controller_0_n_387;
  wire controller_0_n_388;
  wire controller_0_n_389;
  wire controller_0_n_39;
  wire controller_0_n_390;
  wire controller_0_n_391;
  wire controller_0_n_392;
  wire controller_0_n_393;
  wire controller_0_n_394;
  wire controller_0_n_395;
  wire controller_0_n_396;
  wire controller_0_n_397;
  wire controller_0_n_398;
  wire controller_0_n_399;
  wire controller_0_n_40;
  wire controller_0_n_400;
  wire controller_0_n_401;
  wire controller_0_n_402;
  wire controller_0_n_403;
  wire controller_0_n_404;
  wire controller_0_n_405;
  wire controller_0_n_406;
  wire controller_0_n_407;
  wire controller_0_n_408;
  wire controller_0_n_409;
  wire controller_0_n_41;
  wire controller_0_n_410;
  wire controller_0_n_411;
  wire controller_0_n_412;
  wire controller_0_n_413;
  wire controller_0_n_414;
  wire controller_0_n_415;
  wire controller_0_n_416;
  wire controller_0_n_417;
  wire controller_0_n_418;
  wire controller_0_n_419;
  wire controller_0_n_42;
  wire controller_0_n_420;
  wire controller_0_n_421;
  wire controller_0_n_422;
  wire controller_0_n_423;
  wire controller_0_n_424;
  wire controller_0_n_425;
  wire controller_0_n_426;
  wire controller_0_n_427;
  wire controller_0_n_428;
  wire controller_0_n_429;
  wire controller_0_n_43;
  wire controller_0_n_430;
  wire controller_0_n_431;
  wire controller_0_n_432;
  wire controller_0_n_433;
  wire controller_0_n_434;
  wire controller_0_n_435;
  wire controller_0_n_436;
  wire controller_0_n_437;
  wire controller_0_n_438;
  wire controller_0_n_439;
  wire controller_0_n_440;
  wire controller_0_n_441;
  wire controller_0_n_442;
  wire controller_0_n_443;
  wire controller_0_n_444;
  wire controller_0_n_445;
  wire controller_0_n_446;
  wire controller_0_n_447;
  wire controller_0_n_448;
  wire controller_0_n_449;
  wire controller_0_n_450;
  wire controller_0_n_451;
  wire controller_0_n_452;
  wire controller_0_n_453;
  wire controller_0_n_454;
  wire controller_0_n_455;
  wire controller_0_n_456;
  wire controller_0_n_457;
  wire controller_0_n_458;
  wire controller_0_n_459;
  wire controller_0_n_460;
  wire controller_0_n_461;
  wire controller_0_n_462;
  wire controller_0_n_463;
  wire controller_0_n_464;
  wire controller_0_n_465;
  wire controller_0_n_466;
  wire controller_0_n_467;
  wire controller_0_n_468;
  wire controller_0_n_469;
  wire controller_0_n_470;
  wire controller_0_n_471;
  wire controller_0_n_472;
  wire controller_0_n_473;
  wire controller_0_n_474;
  wire controller_0_n_475;
  wire controller_0_n_476;
  wire controller_0_n_477;
  wire controller_0_n_478;
  wire controller_0_n_479;
  wire controller_0_n_480;
  wire controller_0_n_481;
  wire controller_0_n_482;
  wire controller_0_n_483;
  wire controller_0_n_484;
  wire controller_0_n_485;
  wire controller_0_n_486;
  wire controller_0_n_487;
  wire controller_0_n_488;
  wire controller_0_n_489;
  wire controller_0_n_49;
  wire controller_0_n_490;
  wire controller_0_n_491;
  wire controller_0_n_492;
  wire controller_0_n_493;
  wire controller_0_n_494;
  wire controller_0_n_495;
  wire controller_0_n_496;
  wire controller_0_n_497;
  wire controller_0_n_498;
  wire controller_0_n_499;
  wire controller_0_n_5;
  wire controller_0_n_50;
  wire controller_0_n_500;
  wire controller_0_n_501;
  wire controller_0_n_502;
  wire controller_0_n_503;
  wire controller_0_n_504;
  wire controller_0_n_505;
  wire controller_0_n_506;
  wire controller_0_n_507;
  wire controller_0_n_508;
  wire controller_0_n_509;
  wire controller_0_n_51;
  wire controller_0_n_510;
  wire controller_0_n_511;
  wire controller_0_n_512;
  wire controller_0_n_513;
  wire controller_0_n_514;
  wire controller_0_n_515;
  wire controller_0_n_516;
  wire controller_0_n_517;
  wire controller_0_n_518;
  wire controller_0_n_519;
  wire controller_0_n_52;
  wire controller_0_n_520;
  wire controller_0_n_521;
  wire controller_0_n_522;
  wire controller_0_n_523;
  wire controller_0_n_524;
  wire controller_0_n_525;
  wire controller_0_n_526;
  wire controller_0_n_527;
  wire controller_0_n_528;
  wire controller_0_n_529;
  wire controller_0_n_53;
  wire controller_0_n_530;
  wire controller_0_n_531;
  wire controller_0_n_532;
  wire controller_0_n_533;
  wire controller_0_n_534;
  wire controller_0_n_535;
  wire controller_0_n_536;
  wire controller_0_n_537;
  wire controller_0_n_538;
  wire controller_0_n_539;
  wire controller_0_n_540;
  wire controller_0_n_541;
  wire controller_0_n_542;
  wire controller_0_n_543;
  wire controller_0_n_544;
  wire controller_0_n_545;
  wire controller_0_n_546;
  wire controller_0_n_547;
  wire controller_0_n_548;
  wire controller_0_n_549;
  wire controller_0_n_550;
  wire controller_0_n_551;
  wire controller_0_n_552;
  wire controller_0_n_553;
  wire controller_0_n_554;
  wire controller_0_n_555;
  wire controller_0_n_556;
  wire controller_0_n_557;
  wire controller_0_n_558;
  wire controller_0_n_559;
  wire controller_0_n_560;
  wire controller_0_n_569;
  wire controller_0_n_570;
  wire controller_0_n_571;
  wire controller_0_n_572;
  wire controller_0_n_573;
  wire controller_0_n_574;
  wire controller_0_n_575;
  wire controller_0_n_576;
  wire controller_0_n_577;
  wire controller_0_n_578;
  wire controller_0_n_579;
  wire controller_0_n_580;
  wire controller_0_n_581;
  wire controller_0_n_582;
  wire controller_0_n_583;
  wire controller_0_n_584;
  wire controller_0_n_585;
  wire controller_0_n_586;
  wire controller_0_n_587;
  wire controller_0_n_588;
  wire controller_0_n_589;
  wire controller_0_n_590;
  wire controller_0_n_591;
  wire controller_0_n_592;
  wire controller_0_n_593;
  wire controller_0_n_594;
  wire controller_0_n_595;
  wire controller_0_n_596;
  wire controller_0_n_597;
  wire controller_0_n_598;
  wire controller_0_n_599;
  wire controller_0_n_6;
  wire controller_0_n_600;
  wire controller_0_n_601;
  wire controller_0_n_602;
  wire controller_0_n_603;
  wire controller_0_n_604;
  wire controller_0_n_605;
  wire controller_0_n_606;
  wire controller_0_n_607;
  wire controller_0_n_608;
  wire controller_0_n_609;
  wire controller_0_n_613;
  wire controller_0_n_622;
  wire controller_0_n_623;
  wire controller_0_n_624;
  wire controller_0_n_642;
  wire controller_0_n_643;
  wire controller_0_n_652;
  wire controller_0_n_653;
  wire controller_0_n_654;
  wire controller_0_n_655;
  wire controller_0_n_656;
  wire controller_0_n_657;
  wire controller_0_n_658;
  wire controller_0_n_659;
  wire controller_0_n_660;
  wire controller_0_n_661;
  wire controller_0_n_662;
  wire controller_0_n_663;
  wire controller_0_n_664;
  wire controller_0_n_665;
  wire controller_0_n_666;
  wire controller_0_n_667;
  wire controller_0_n_668;
  wire controller_0_n_669;
  wire controller_0_n_670;
  wire controller_0_n_671;
  wire controller_0_n_672;
  wire controller_0_n_673;
  wire controller_0_n_674;
  wire controller_0_n_675;
  wire controller_0_n_676;
  wire controller_0_n_677;
  wire controller_0_n_678;
  wire controller_0_n_679;
  wire controller_0_n_680;
  wire controller_0_n_681;
  wire controller_0_n_682;
  wire controller_0_n_683;
  wire controller_0_n_684;
  wire controller_0_n_685;
  wire controller_0_n_686;
  wire controller_0_n_697;
  wire controller_0_n_699;
  wire controller_0_n_7;
  wire controller_0_n_700;
  wire controller_0_n_701;
  wire controller_0_n_702;
  wire controller_0_n_703;
  wire controller_0_n_704;
  wire controller_0_n_705;
  wire controller_0_n_706;
  wire controller_0_n_707;
  wire controller_0_n_708;
  wire controller_0_n_709;
  wire controller_0_n_79;
  wire controller_0_n_8;
  wire controller_0_n_80;
  wire controller_0_n_81;
  wire controller_0_n_82;
  wire controller_0_n_83;
  wire controller_0_n_84;
  wire controller_0_n_85;
  wire controller_0_n_86;
  wire controller_0_n_87;
  wire controller_0_n_88;
  wire controller_0_n_89;
  wire controller_0_n_9;
  wire controller_0_n_90;
  wire controller_0_n_91;
  wire controller_0_n_92;
  wire controller_0_n_93;
  wire controller_0_n_94;
  wire controller_0_n_95;
  wire controller_0_n_96;
  wire controller_0_n_97;
  wire controller_0_n_98;
  wire controller_0_n_99;
  wire [4:0]in38;
  wire \izh_neuron_0/event_inh ;
  wire [10:3]\izh_neuron_0/state_inacc_next0 ;
  wire neuron_core_0_n_0;
  wire neuron_core_0_n_1;
  wire neuron_core_0_n_2;
  wire neuron_core_0_n_3;
  wire neuron_core_0_n_4;
  wire neuron_core_0_n_5;
  wire neuron_core_0_n_520;
  wire neuron_core_0_n_521;
  wire neuron_core_0_n_522;
  wire neuron_core_0_n_523;
  wire neuron_core_0_n_524;
  wire neuron_core_0_n_525;
  wire neuron_core_0_n_526;
  wire neuron_core_0_n_527;
  wire neuron_core_0_n_528;
  wire neuron_core_0_n_529;
  wire neuron_core_0_n_530;
  wire neuron_core_0_n_531;
  wire neuron_core_0_n_536;
  wire neuron_core_0_n_537;
  wire neuron_core_0_n_538;
  wire neuron_core_0_n_539;
  wire neuron_core_0_n_540;
  wire neuron_core_0_n_541;
  wire neuron_core_0_n_542;
  wire neuron_core_0_n_543;
  wire neuron_core_0_n_544;
  wire neuron_core_0_n_545;
  wire neuron_core_0_n_546;
  wire neuron_core_0_n_547;
  wire neuron_core_0_n_548;
  wire neuron_core_0_n_549;
  wire neuron_core_0_n_550;
  wire neuron_core_0_n_551;
  wire neuron_core_0_n_552;
  wire neuron_core_0_n_553;
  wire neuron_core_0_n_554;
  wire neuron_core_0_n_555;
  wire neuron_core_0_n_556;
  wire neuron_core_0_n_557;
  wire neuron_core_0_n_558;
  wire neuron_core_0_n_559;
  wire neuron_core_0_n_560;
  wire neuron_core_0_n_561;
  wire neuron_core_0_n_562;
  wire neuron_core_0_n_563;
  wire neuron_core_0_n_564;
  wire neuron_core_0_n_565;
  wire neuron_core_0_n_566;
  wire neuron_core_0_n_6;
  wire neuron_core_0_n_679;
  wire neuron_core_0_n_680;
  wire neuron_core_0_n_681;
  wire neuron_core_0_n_682;
  wire neuron_core_0_n_683;
  wire neuron_core_0_n_684;
  wire neuron_core_0_n_685;
  wire neuron_core_0_n_686;
  wire neuron_core_0_n_687;
  wire neuron_core_0_n_688;
  wire neuron_core_0_n_689;
  wire neuron_core_0_n_690;
  wire neuron_core_0_n_691;
  wire neuron_core_0_n_692;
  wire neuron_core_0_n_693;
  wire neuron_core_0_n_694;
  wire neuron_core_0_n_695;
  wire neuron_core_0_n_696;
  wire neuron_core_0_n_7;
  wire neuron_core_0_n_705;
  wire neuron_core_0_n_706;
  wire neuron_core_0_n_707;
  wire neuron_core_0_n_708;
  wire neuron_core_0_n_709;
  wire neuron_core_0_n_710;
  wire neuron_core_0_n_711;
  wire neuron_core_0_n_712;
  wire neuron_core_0_n_713;
  wire neuron_core_0_n_714;
  wire neuron_core_0_n_715;
  wire neuron_core_0_n_716;
  wire neuron_core_0_n_718;
  wire neuron_core_0_n_719;
  wire neuron_core_0_n_720;
  wire neuron_core_0_n_721;
  wire neuron_core_0_n_722;
  wire neuron_core_0_n_723;
  wire neuron_core_0_n_724;
  wire neuron_core_0_n_725;
  wire neuron_core_0_n_726;
  wire neuron_core_0_n_727;
  wire neuron_core_0_n_728;
  wire neuron_core_0_n_729;
  wire neuron_core_0_n_730;
  wire neuron_core_0_n_731;
  wire neuron_core_0_n_732;
  wire neuron_core_0_n_733;
  wire neuron_core_0_n_734;
  wire neuron_core_0_n_735;
  wire neuron_core_0_n_736;
  wire neuron_core_0_n_737;
  wire neuron_core_0_n_738;
  wire neuron_core_0_n_739;
  wire neuron_core_0_n_740;
  wire neuron_core_0_n_741;
  wire neuron_core_0_n_742;
  wire neuron_core_0_n_743;
  wire neuron_core_0_n_744;
  wire neuron_core_0_n_745;
  wire neuron_core_0_n_746;
  wire neuron_core_0_n_747;
  wire neuron_core_0_n_748;
  wire neuron_core_0_n_749;
  wire neuron_core_0_n_750;
  wire neuron_core_0_n_751;
  wire neuron_core_0_n_752;
  wire neuron_core_0_n_753;
  wire neuron_core_0_n_754;
  wire neuron_core_0_n_755;
  wire neuron_core_0_n_756;
  wire neuron_core_0_n_757;
  wire neuron_core_0_n_758;
  wire neuron_core_0_n_759;
  wire neuron_core_0_n_760;
  wire neuron_core_0_n_761;
  wire neuron_core_0_n_762;
  wire neuron_core_0_n_763;
  wire neuron_core_0_n_764;
  wire neuron_core_0_n_765;
  wire neuron_core_0_n_766;
  wire neuron_core_0_n_767;
  wire neuron_core_0_n_768;
  wire neuron_core_0_n_769;
  wire neuron_core_0_n_770;
  wire neuron_core_0_n_771;
  wire neuron_core_0_n_772;
  wire neuron_core_0_n_773;
  wire neuron_core_0_n_774;
  wire neuron_core_0_n_775;
  wire neuron_core_0_n_776;
  wire neuron_core_0_n_777;
  wire neuron_core_0_n_778;
  wire neuron_core_0_n_779;
  wire neuron_core_0_n_780;
  wire neuron_core_0_n_781;
  wire neuron_core_0_n_782;
  wire neuron_core_0_n_783;
  wire neuron_core_0_n_784;
  wire neuron_core_0_n_785;
  wire neuron_core_0_n_786;
  wire neuron_core_0_n_787;
  wire neuron_core_0_n_788;
  wire neuron_core_0_n_789;
  wire neuron_core_0_n_790;
  wire neuron_core_0_n_791;
  wire neuron_core_0_n_792;
  wire neuron_core_0_n_793;
  wire neuron_core_0_n_794;
  wire neuron_core_0_n_795;
  wire neuron_core_0_n_796;
  wire neuron_core_0_n_797;
  wire neuron_core_0_n_798;
  wire neuron_core_0_n_799;
  wire neuron_core_0_n_800;
  wire neuron_core_0_n_801;
  wire neuron_core_0_n_802;
  wire neuron_core_0_n_803;
  wire neuron_core_0_n_804;
  wire neuron_core_0_n_805;
  wire neuron_core_0_n_806;
  wire neuron_core_0_n_807;
  wire neuron_core_0_n_808;
  wire neuron_core_0_n_809;
  wire neuron_core_0_n_810;
  wire neuron_core_0_n_811;
  wire neuron_core_0_n_812;
  wire neuron_core_0_n_813;
  wire neuron_core_0_n_814;
  wire neuron_core_0_n_815;
  wire neuron_core_0_n_816;
  wire neuron_core_0_n_817;
  wire neuron_core_0_n_818;
  wire neuron_core_0_n_819;
  wire neuron_core_0_n_820;
  wire neuron_core_0_n_821;
  wire neuron_core_0_n_822;
  wire neuron_core_0_n_823;
  wire neuron_core_0_n_824;
  wire neuron_core_0_n_825;
  wire neuron_core_0_n_826;
  wire neuron_core_0_n_827;
  wire neuron_core_0_n_828;
  wire neuron_core_0_n_829;
  wire neuron_core_0_n_830;
  wire neuron_core_0_n_831;
  wire neuron_core_0_n_832;
  wire neuron_core_0_n_833;
  wire neuron_core_0_n_834;
  wire neuron_core_0_n_835;
  wire neuron_core_0_n_836;
  wire neuron_core_0_n_837;
  wire neuron_core_0_n_838;
  wire neuron_core_0_n_839;
  wire neuron_core_0_n_840;
  wire neuron_core_0_n_841;
  wire neuron_core_0_n_842;
  wire neuron_core_0_n_843;
  wire neuron_core_0_n_844;
  wire neuron_core_0_n_845;
  wire neuron_core_0_n_846;
  wire neuron_core_0_n_847;
  wire neuron_core_0_n_848;
  wire neuron_core_0_n_849;
  wire neuron_core_0_n_850;
  wire neuron_core_0_n_851;
  wire neuron_core_0_n_852;
  wire neuron_core_0_n_853;
  wire neuron_core_0_n_854;
  wire neuron_core_0_n_855;
  wire neuron_core_0_n_856;
  wire neuron_core_0_n_857;
  wire neuron_core_0_n_858;
  wire neuron_core_0_n_859;
  wire neuron_core_0_n_860;
  wire neuron_core_0_n_861;
  wire neuron_core_0_n_862;
  wire neuron_core_0_n_863;
  wire neuron_core_0_n_864;
  wire neuron_core_0_n_865;
  wire neuron_core_0_n_866;
  wire neuron_core_0_n_867;
  wire neuron_core_0_n_868;
  wire neuron_core_0_n_869;
  wire neuron_core_0_n_870;
  wire neuron_core_0_n_871;
  wire neuron_core_0_n_872;
  wire neuron_core_0_n_873;
  wire neuron_core_0_n_874;
  wire neuron_core_0_n_875;
  wire neuron_core_0_n_876;
  wire neuron_core_0_n_877;
  wire neuron_core_0_n_878;
  wire neuron_core_0_n_879;
  wire neuron_core_0_n_880;
  wire neuron_core_0_n_881;
  wire neuron_core_0_n_882;
  wire neuron_core_0_n_883;
  wire neuron_core_0_n_884;
  wire neuron_core_0_n_885;
  wire neuron_core_0_n_886;
  wire neuron_core_0_n_887;
  wire neuron_core_0_n_888;
  wire neuron_core_0_n_889;
  wire neuron_core_0_n_890;
  wire neuron_core_0_n_891;
  wire neuron_core_0_n_892;
  wire neuron_core_0_n_893;
  wire neuron_core_0_n_894;
  wire neuron_core_0_n_895;
  wire neuron_core_0_n_896;
  wire neuron_core_0_n_897;
  wire neuron_core_0_n_898;
  wire neuron_core_0_n_899;
  wire neuron_core_0_n_900;
  wire neuron_core_0_n_901;
  wire neuron_core_0_n_902;
  wire neuron_core_0_n_903;
  wire neuron_core_0_n_904;
  wire neuron_core_0_n_905;
  wire neuron_core_0_n_906;
  wire neuron_core_0_n_907;
  wire neuron_core_0_n_908;
  wire neuron_core_0_n_909;
  wire neuron_core_0_n_910;
  wire neuron_core_0_n_911;
  wire neuron_core_0_n_912;
  wire neuron_core_0_n_913;
  wire neuron_core_0_n_914;
  wire neuron_core_0_n_915;
  wire neuron_core_0_n_916;
  wire neuron_core_0_n_917;
  wire neuron_core_0_n_918;
  wire neuron_core_0_n_919;
  wire neuron_core_0_n_920;
  wire neuron_core_0_n_921;
  wire neuron_core_0_n_922;
  wire neuron_core_0_n_923;
  wire neuron_core_0_n_924;
  wire neuron_core_0_n_925;
  wire neuron_core_0_n_926;
  wire neuron_core_0_n_927;
  wire neuron_core_0_n_928;
  wire neuron_core_0_n_929;
  wire neuron_core_0_n_930;
  wire neuron_core_0_n_931;
  wire neuron_core_0_n_932;
  wire neuron_core_0_n_933;
  wire neuron_core_0_n_934;
  wire neuron_core_0_n_935;
  wire neuron_core_0_n_936;
  wire neuron_core_0_n_937;
  wire neuron_core_0_n_938;
  wire neuron_core_0_n_939;
  wire neuron_core_0_n_940;
  wire neuron_core_0_n_941;
  wire neuron_core_0_n_942;
  wire neuron_core_0_n_951;
  wire neuron_core_0_n_952;
  wire neuron_core_0_n_953;
  wire neuron_core_0_n_954;
  wire neuron_core_0_n_955;
  wire neuron_core_0_n_956;
  wire neuron_core_0_n_957;
  wire [127:0]neuron_data;
  wire neuron_state_event;
  wire [4:4]neuron_state_monitor_samp;
  wire [0:0]p_0_in;
  wire [7:0]p_1_in;
  wire p_26_in;
  wire [19:18]priority_cnt_reg;
  wire rst_activity;
  wire rst_priority;
  wire scheduler_0_n_10;
  wire scheduler_0_n_100;
  wire scheduler_0_n_101;
  wire scheduler_0_n_102;
  wire scheduler_0_n_103;
  wire scheduler_0_n_104;
  wire scheduler_0_n_105;
  wire scheduler_0_n_11;
  wire scheduler_0_n_12;
  wire scheduler_0_n_13;
  wire scheduler_0_n_14;
  wire scheduler_0_n_15;
  wire scheduler_0_n_16;
  wire scheduler_0_n_17;
  wire scheduler_0_n_18;
  wire scheduler_0_n_19;
  wire scheduler_0_n_20;
  wire scheduler_0_n_21;
  wire scheduler_0_n_22;
  wire scheduler_0_n_23;
  wire scheduler_0_n_24;
  wire scheduler_0_n_25;
  wire scheduler_0_n_26;
  wire scheduler_0_n_27;
  wire scheduler_0_n_28;
  wire scheduler_0_n_29;
  wire scheduler_0_n_3;
  wire scheduler_0_n_30;
  wire scheduler_0_n_31;
  wire scheduler_0_n_32;
  wire scheduler_0_n_33;
  wire scheduler_0_n_34;
  wire scheduler_0_n_35;
  wire scheduler_0_n_36;
  wire scheduler_0_n_37;
  wire scheduler_0_n_38;
  wire scheduler_0_n_39;
  wire scheduler_0_n_4;
  wire scheduler_0_n_40;
  wire scheduler_0_n_41;
  wire scheduler_0_n_42;
  wire scheduler_0_n_43;
  wire scheduler_0_n_44;
  wire scheduler_0_n_45;
  wire scheduler_0_n_46;
  wire scheduler_0_n_47;
  wire scheduler_0_n_48;
  wire scheduler_0_n_49;
  wire scheduler_0_n_5;
  wire scheduler_0_n_50;
  wire scheduler_0_n_51;
  wire scheduler_0_n_52;
  wire scheduler_0_n_53;
  wire scheduler_0_n_54;
  wire scheduler_0_n_55;
  wire scheduler_0_n_56;
  wire scheduler_0_n_57;
  wire scheduler_0_n_58;
  wire scheduler_0_n_59;
  wire scheduler_0_n_6;
  wire scheduler_0_n_60;
  wire scheduler_0_n_61;
  wire scheduler_0_n_62;
  wire scheduler_0_n_7;
  wire scheduler_0_n_77;
  wire scheduler_0_n_78;
  wire scheduler_0_n_79;
  wire scheduler_0_n_8;
  wire scheduler_0_n_80;
  wire scheduler_0_n_81;
  wire scheduler_0_n_82;
  wire scheduler_0_n_83;
  wire scheduler_0_n_84;
  wire scheduler_0_n_85;
  wire scheduler_0_n_86;
  wire scheduler_0_n_88;
  wire scheduler_0_n_9;
  wire scheduler_0_n_90;
  wire scheduler_0_n_91;
  wire scheduler_0_n_92;
  wire scheduler_0_n_93;
  wire scheduler_0_n_94;
  wire scheduler_0_n_95;
  wire scheduler_0_n_96;
  wire scheduler_0_n_97;
  wire scheduler_0_n_98;
  wire scheduler_0_n_99;
  wire spi_slave_0_n_100;
  wire spi_slave_0_n_101;
  wire spi_slave_0_n_102;
  wire spi_slave_0_n_103;
  wire spi_slave_0_n_104;
  wire spi_slave_0_n_105;
  wire spi_slave_0_n_106;
  wire spi_slave_0_n_107;
  wire spi_slave_0_n_184;
  wire spi_slave_0_n_185;
  wire spi_slave_0_n_186;
  wire spi_slave_0_n_187;
  wire spi_slave_0_n_188;
  wire spi_slave_0_n_189;
  wire spi_slave_0_n_190;
  wire spi_slave_0_n_191;
  wire spi_slave_0_n_192;
  wire spi_slave_0_n_193;
  wire spi_slave_0_n_194;
  wire spi_slave_0_n_195;
  wire spi_slave_0_n_196;
  wire spi_slave_0_n_197;
  wire spi_slave_0_n_198;
  wire spi_slave_0_n_199;
  wire spi_slave_0_n_200;
  wire spi_slave_0_n_201;
  wire spi_slave_0_n_202;
  wire spi_slave_0_n_203;
  wire spi_slave_0_n_204;
  wire spi_slave_0_n_205;
  wire spi_slave_0_n_206;
  wire spi_slave_0_n_207;
  wire spi_slave_0_n_208;
  wire spi_slave_0_n_209;
  wire spi_slave_0_n_210;
  wire spi_slave_0_n_211;
  wire spi_slave_0_n_212;
  wire spi_slave_0_n_213;
  wire spi_slave_0_n_214;
  wire spi_slave_0_n_215;
  wire spi_slave_0_n_216;
  wire spi_slave_0_n_217;
  wire spi_slave_0_n_218;
  wire spi_slave_0_n_219;
  wire spi_slave_0_n_220;
  wire spi_slave_0_n_221;
  wire spi_slave_0_n_222;
  wire spi_slave_0_n_223;
  wire spi_slave_0_n_224;
  wire spi_slave_0_n_225;
  wire spi_slave_0_n_226;
  wire spi_slave_0_n_227;
  wire spi_slave_0_n_228;
  wire spi_slave_0_n_229;
  wire spi_slave_0_n_230;
  wire spi_slave_0_n_231;
  wire spi_slave_0_n_232;
  wire spi_slave_0_n_233;
  wire spi_slave_0_n_234;
  wire spi_slave_0_n_235;
  wire spi_slave_0_n_35;
  wire spi_slave_0_n_52;
  wire spi_slave_0_n_53;
  wire spi_slave_0_n_54;
  wire spi_slave_0_n_55;
  wire spi_slave_0_n_75;
  wire spi_slave_0_n_84;
  wire spi_slave_0_n_85;
  wire spi_slave_0_n_86;
  wire spi_slave_0_n_87;
  wire spi_slave_0_n_88;
  wire spi_slave_0_n_89;
  wire spi_slave_0_n_9;
  wire spi_slave_0_n_90;
  wire spi_slave_0_n_91;
  wire spi_slave_0_n_92;
  wire spi_slave_0_n_93;
  wire spi_slave_0_n_94;
  wire spi_slave_0_n_95;
  wire spi_slave_0_n_96;
  wire spi_slave_0_n_97;
  wire spi_slave_0_n_98;
  wire spi_slave_0_n_99;
  wire [1:1]syn_weight;
  wire synapse_state_event;
  wire synapse_state_event_cond;
  wire synaptic_core_0_n_0;
  wire synaptic_core_0_n_33;
  wire synaptic_core_0_n_34;
  wire synaptic_core_0_n_35;
  wire synaptic_core_0_n_36;
  wire synaptic_core_0_n_37;
  wire synaptic_core_0_n_38;
  wire synaptic_core_0_n_39;
  wire synaptic_core_0_n_40;
  wire synaptic_core_0_n_41;
  wire synaptic_core_0_n_43;
  wire synaptic_core_0_n_44;
  wire synaptic_core_0_n_45;
  wire synaptic_core_0_n_46;
  wire synaptic_core_0_n_48;
  wire synaptic_core_0_n_49;

  FDRE RST_sync_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RST),
        .Q(RST_sync_int),
        .R(1'b0));
  FDRE RST_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RST_sync_int),
        .Q(RST_sync),
        .R(1'b0));
  ODIN_design_ODIN_0_0_aer_out aer_out_0
       (.AEROUT_ACK(AEROUT_ACK),
        .AEROUT_ADDR(AEROUT_ADDR),
        .AEROUT_ADDR119_in(AEROUT_ADDR119_in),
        .\AEROUT_ADDR_reg[7]_0 (neuron_core_0_n_718),
        .\AEROUT_ADDR_reg[7]_1 (p_1_in),
        .AEROUT_CTRL_BUSY(AEROUT_CTRL_BUSY),
        .AEROUT_REQ_reg_0(AEROUT_REQ_reg),
        .AR(rst_activity),
        .CLK(CLK),
        .D({controller_0_n_622,controller_0_n_623,controller_0_n_624,spi_slave_0_n_35}),
        .SPI_OUT_AER_MONITOR_EN(SPI_OUT_AER_MONITOR_EN),
        .do_neuron0_transfer_reg_0(controller_0_n_2),
        .do_neuron1_transfer_reg_0(aer_out_0_n_2),
        .neuron_state_event(neuron_state_event),
        .\neuron_state_monitor_samp_reg[0]_0 (aer_out_0_n_5),
        .\neuron_state_monitor_samp_reg[1]_0 (aer_out_0_n_6),
        .\neuron_state_monitor_samp_reg[2]_0 (aer_out_0_n_7),
        .\neuron_state_monitor_samp_reg[3]_0 (aer_out_0_n_8),
        .\neuron_state_monitor_samp_reg[3]_1 (NEUR_STATE_MONITOR[3:0]),
        .\neuron_state_monitor_samp_reg[4]_0 (neuron_state_monitor_samp),
        .\neuron_state_monitor_samp_reg[4]_1 (neuron_core_0_n_716),
        .\neuron_state_monitor_samp_reg[5]_0 (aer_out_0_n_10),
        .\neuron_state_monitor_samp_reg[5]_1 (neuron_core_0_n_715),
        .\neuron_state_monitor_samp_reg[6]_0 (aer_out_0_n_9),
        .\neuron_state_monitor_samp_reg[6]_1 (neuron_core_0_n_714),
        .\neuron_state_monitor_samp_reg[7]_0 (aer_out_0_n_3),
        .\neuron_state_monitor_samp_reg[7]_1 (neuron_core_0_n_713),
        .synapse_state_event(synapse_state_event),
        .synapse_state_event_cond(synapse_state_event_cond));
  ODIN_design_ODIN_0_0_controller controller_0
       (.AERIN_ACK(AERIN_ACK),
        .AERIN_ADDR(AERIN_ADDR),
        .\AERIN_ADDR[15] ({controller_0_n_678,controller_0_n_679,controller_0_n_680,controller_0_n_681,controller_0_n_682,controller_0_n_683,controller_0_n_684,controller_0_n_685}),
        .AERIN_ADDR_4_sp_1(controller_0_n_52),
        .AERIN_ADDR_8_sp_1(controller_0_n_708),
        .AERIN_REQ(AERIN_REQ),
        .AERIN_REQ_sync(AERIN_REQ_sync),
        .AERIN_REQ_sync_reg_0(controller_0_n_53),
        .\AEROUT_ADDR[7]_i_4 (spi_slave_0_n_53),
        .\AEROUT_ADDR[7]_i_4_0 ({NEUR_STATE[127],NEUR_STATE[100],NEUR_STATE[95:94],NEUR_STATE[91:90],NEUR_STATE[0]}),
        .\AEROUT_ADDR_reg[0] (spi_slave_0_n_35),
        .\AEROUT_ADDR_reg[0]_0 (aer_out_0_n_5),
        .\AEROUT_ADDR_reg[1] (aer_out_0_n_6),
        .\AEROUT_ADDR_reg[2] (neuron_core_0_n_939),
        .\AEROUT_ADDR_reg[2]_0 (neuron_core_0_n_951),
        .\AEROUT_ADDR_reg[2]_1 (aer_out_0_n_7),
        .\AEROUT_ADDR_reg[3] (neuron_core_0_n_940),
        .\AEROUT_ADDR_reg[3]_0 (neuron_core_0_n_706),
        .\AEROUT_ADDR_reg[3]_1 (aer_out_0_n_8),
        .\AEROUT_ADDR_reg[4] (neuron_core_0_n_705),
        .\AEROUT_ADDR_reg[4]_0 (neuron_core_0_n_941),
        .\AEROUT_ADDR_reg[4]_1 (neuron_state_monitor_samp),
        .\AEROUT_ADDR_reg[4]_2 (aer_out_0_n_2),
        .\AEROUT_ADDR_reg[5] (aer_out_0_n_10),
        .\AEROUT_ADDR_reg[5]_0 (scheduler_0_n_77),
        .\AEROUT_ADDR_reg[6] (AEROUT_REQ_reg),
        .\AEROUT_ADDR_reg[6]_0 (aer_out_0_n_9),
        .\AEROUT_ADDR_reg[6]_1 (scheduler_0_n_78),
        .AEROUT_CTRL_BUSY(AEROUT_CTRL_BUSY),
        .AEROUT_REQ_reg(controller_0_n_2),
        .AR(rst_activity),
        .CLK(CLK),
        .CTRL_AEROUT_POP_NEUR(CTRL_AEROUT_POP_NEUR),
        .CTRL_NEURMEM_ADDR(CTRL_NEURMEM_ADDR),
        .CTRL_NEURMEM_CS(CTRL_NEURMEM_CS),
        .CTRL_NEURMEM_WE(CTRL_NEURMEM_WE),
        .CTRL_OP_CODE(CTRL_OP_CODE),
        .CTRL_PROG_DATA(CTRL_PROG_DATA[4:3]),
        .CTRL_PROG_EVENT(CTRL_PROG_EVENT),
        .CTRL_READBACK_EVENT(CTRL_READBACK_EVENT),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .CTRL_SCHED_VIRTS(CTRL_SCHED_VIRTS),
        .CTRL_SPI_ADDR(CTRL_SPI_ADDR[12:0]),
        .CTRL_SYNARRAY_ADDR(CTRL_SYNARRAY_ADDR),
        .CTRL_SYNARRAY_CS(CTRL_SYNARRAY_CS),
        .D({SYNARRAY_WDATA[31:29],SYNARRAY_WDATA[27:25],SYNARRAY_WDATA[23:21],SYNARRAY_WDATA[19:17],SYNARRAY_WDATA[15:13],SYNARRAY_WDATA[11:9],SYNARRAY_WDATA[7:5],SYNARRAY_WDATA[3:1]}),
        .DI(controller_0_n_697),
        .E(scheduler_0_n_22),
        .\FSM_sequential_state[2]_i_6_0 (scheduler_0_n_86),
        .\FSM_sequential_state_reg[0]_0 (controller_0_n_5),
        .\FSM_sequential_state_reg[0]_1 (controller_0_n_6),
        .\FSM_sequential_state_reg[0]_10 (controller_0_n_686),
        .\FSM_sequential_state_reg[0]_11 (controller_0_n_699),
        .\FSM_sequential_state_reg[0]_12 (controller_0_n_700),
        .\FSM_sequential_state_reg[0]_13 (controller_0_n_701),
        .\FSM_sequential_state_reg[0]_14 (controller_0_n_702),
        .\FSM_sequential_state_reg[0]_15 (controller_0_n_703),
        .\FSM_sequential_state_reg[0]_16 (controller_0_n_704),
        .\FSM_sequential_state_reg[0]_17 (controller_0_n_705),
        .\FSM_sequential_state_reg[0]_18 (controller_0_n_706),
        .\FSM_sequential_state_reg[0]_19 (controller_0_n_707),
        .\FSM_sequential_state_reg[0]_2 (controller_0_n_609),
        .\FSM_sequential_state_reg[0]_20 (scheduler_0_n_88),
        .\FSM_sequential_state_reg[0]_3 (CTRL_NEUR_VIRTS),
        .\FSM_sequential_state_reg[0]_4 (controller_0_n_670),
        .\FSM_sequential_state_reg[0]_5 (controller_0_n_671),
        .\FSM_sequential_state_reg[0]_6 (controller_0_n_672),
        .\FSM_sequential_state_reg[0]_7 (controller_0_n_673),
        .\FSM_sequential_state_reg[0]_8 (controller_0_n_674),
        .\FSM_sequential_state_reg[0]_9 (controller_0_n_676),
        .\FSM_sequential_state_reg[1]_0 (controller_0_n_43),
        .\FSM_sequential_state_reg[1]_1 (controller_0_n_608),
        .\FSM_sequential_state_reg[1]_2 (controller_0_n_613),
        .\FSM_sequential_state_reg[1]_3 (controller_0_n_642),
        .\FSM_sequential_state_reg[1]_4 (controller_0_n_709),
        .\FSM_sequential_state_reg[1]_5 (scheduler_0_n_85),
        .\FSM_sequential_state_reg[2]_0 (controller_0_n_7),
        .\FSM_sequential_state_reg[2]_1 (controller_0_n_8),
        .\FSM_sequential_state_reg[2]_10 (controller_0_n_17),
        .\FSM_sequential_state_reg[2]_11 (controller_0_n_18),
        .\FSM_sequential_state_reg[2]_12 (controller_0_n_19),
        .\FSM_sequential_state_reg[2]_13 (controller_0_n_20),
        .\FSM_sequential_state_reg[2]_14 (controller_0_n_21),
        .\FSM_sequential_state_reg[2]_15 (controller_0_n_22),
        .\FSM_sequential_state_reg[2]_16 (controller_0_n_23),
        .\FSM_sequential_state_reg[2]_17 (controller_0_n_24),
        .\FSM_sequential_state_reg[2]_18 (controller_0_n_25),
        .\FSM_sequential_state_reg[2]_19 (controller_0_n_26),
        .\FSM_sequential_state_reg[2]_2 (controller_0_n_9),
        .\FSM_sequential_state_reg[2]_20 (controller_0_n_27),
        .\FSM_sequential_state_reg[2]_21 (controller_0_n_28),
        .\FSM_sequential_state_reg[2]_22 (controller_0_n_29),
        .\FSM_sequential_state_reg[2]_23 (controller_0_n_30),
        .\FSM_sequential_state_reg[2]_24 (controller_0_n_31),
        .\FSM_sequential_state_reg[2]_25 (controller_0_n_32),
        .\FSM_sequential_state_reg[2]_26 (controller_0_n_33),
        .\FSM_sequential_state_reg[2]_27 (controller_0_n_34),
        .\FSM_sequential_state_reg[2]_28 (controller_0_n_35),
        .\FSM_sequential_state_reg[2]_29 (controller_0_n_36),
        .\FSM_sequential_state_reg[2]_3 (controller_0_n_10),
        .\FSM_sequential_state_reg[2]_30 (controller_0_n_37),
        .\FSM_sequential_state_reg[2]_31 (controller_0_n_38),
        .\FSM_sequential_state_reg[2]_32 (controller_0_n_643),
        .\FSM_sequential_state_reg[2]_33 (controller_0_n_675),
        .\FSM_sequential_state_reg[2]_34 (controller_0_n_677),
        .\FSM_sequential_state_reg[2]_4 (controller_0_n_11),
        .\FSM_sequential_state_reg[2]_5 (controller_0_n_12),
        .\FSM_sequential_state_reg[2]_6 (controller_0_n_13),
        .\FSM_sequential_state_reg[2]_7 (controller_0_n_14),
        .\FSM_sequential_state_reg[2]_8 (controller_0_n_15),
        .\FSM_sequential_state_reg[2]_9 (controller_0_n_16),
        .\FSM_sequential_state_reg[3]_0 (controller_0_n_663),
        .\FSM_sequential_state_reg[3]_1 (controller_0_n_664),
        .\FSM_sequential_state_reg[3]_2 (controller_0_n_665),
        .\FSM_sequential_state_reg[3]_3 (controller_0_n_666),
        .\FSM_sequential_state_reg[3]_4 (controller_0_n_667),
        .\FSM_sequential_state_reg[3]_5 (controller_0_n_668),
        .\FSM_sequential_state_reg[3]_6 (scheduler_0_n_90),
        .NEUR_EVENT_OUT({NEUR_EVENT_OUT[5],NEUR_EVENT_OUT[3:2]}),
        .NEUR_STATE_MONITOR({NEUR_STATE_MONITOR[14:13],NEUR_STATE_MONITOR[9:8]}),
        .NEUR_V_DOWN(NEUR_V_DOWN),
        .NEUR_V_UP(NEUR_V_UP),
        .O({neuron_core_0_n_5,neuron_core_0_n_6,neuron_core_0_n_7}),
        .Q({in38,controller_0_n_49,controller_0_n_50,controller_0_n_51}),
        .Qr(SYNARRAY_RDATA),
        .RST_sync(RST_sync),
        .S(spi_slave_0_n_9),
        .SCHED_DATA_OUT(SCHED_DATA_OUT),
        .SCHED_EMPTY(SCHED_EMPTY),
        .SCHED_FULL(SCHED_FULL),
        .SPI_AER_SRC_CTRL_nNEUR(SPI_AER_SRC_CTRL_nNEUR),
        .SPI_GATE_ACTIVITY(SPI_GATE_ACTIVITY),
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_GATE_ACTIVITY_sync_reg_0(controller_0_n_39),
        .SPI_GATE_ACTIVITY_sync_reg_1(controller_0_n_41),
        .SPI_GATE_ACTIVITY_sync_reg_2(controller_0_n_42),
        .SPI_GATE_ACTIVITY_sync_reg_3({neuron_data[123:122],neuron_data[111:109],neuron_data[104],neuron_data[100],neuron_data[91:90],neuron_data[88]}),
        .SPI_MONITOR_NEUR_ADDR(SPI_MONITOR_NEUR_ADDR),
        .\SPI_MONITOR_NEUR_ADDR_reg[2] ({controller_0_n_622,controller_0_n_623,controller_0_n_624}),
        .SPI_MONITOR_SYN_ADDR(SPI_MONITOR_SYN_ADDR),
        .SPI_OUT_AER_MONITOR_EN(SPI_OUT_AER_MONITOR_EN),
        .SPI_OUT_AER_MONITOR_EN_reg(p_1_in[6:0]),
        .SPI_SDSP_ON_SYN_STIM(SPI_SDSP_ON_SYN_STIM),
        .SPI_UPDATE_UNMAPPED_SYN(SPI_UPDATE_UNMAPPED_SYN),
        .SRAM_reg_0(controller_0_n_40),
        .SRAM_reg_0_0(controller_0_n_85),
        .SRAM_reg_0_1(spi_slave_0_n_87),
        .SRAM_reg_0_2(scheduler_0_n_84),
        .SRAM_reg_0_3(scheduler_0_n_82),
        .SRAM_reg_0_4(scheduler_0_n_80),
        .SRAM_reg_0_5(scheduler_0_n_79),
        .SRAM_reg_0_6(scheduler_0_n_81),
        .SRAM_reg_0_7(scheduler_0_n_83),
        .SRAM_reg_0_8(spi_slave_0_n_95),
        .SRAM_reg_0_9(spi_slave_0_n_91),
        .SRAM_reg_0_i_44_0(spi_slave_0_n_54),
        .SRAM_reg_0_i_44_1(neuron_core_0_n_902),
        .SRAM_reg_0_i_44_2(neuron_core_0_n_903),
        .SRAM_reg_0_i_44_3(neuron_core_0_n_933),
        .SRAM_reg_0_i_44_4(neuron_core_0_n_932),
        .SRAM_reg_1(controller_0_n_84),
        .SRAM_reg_1_0(neuron_core_0_n_942),
        .SRAM_reg_1_1(neuron_core_0_n_955),
        .SRAM_reg_1_10(spi_slave_0_n_234),
        .SRAM_reg_1_11(neuron_core_0_n_937),
        .SRAM_reg_1_12(spi_slave_0_n_235),
        .SRAM_reg_1_13(neuron_core_0_n_692),
        .SRAM_reg_1_14(spi_slave_0_n_213),
        .SRAM_reg_1_15(spi_slave_0_n_190),
        .SRAM_reg_1_16(spi_slave_0_n_189),
        .SRAM_reg_1_17(neuron_core_0_n_952),
        .SRAM_reg_1_18(spi_slave_0_n_228),
        .SRAM_reg_1_19(neuron_core_0_n_953),
        .SRAM_reg_1_2(spi_slave_0_n_99),
        .SRAM_reg_1_20(spi_slave_0_n_194),
        .SRAM_reg_1_21(neuron_core_0_n_954),
        .SRAM_reg_1_22(spi_slave_0_n_195),
        .SRAM_reg_1_3(spi_slave_0_n_107),
        .SRAM_reg_1_4(spi_slave_0_n_103),
        .SRAM_reg_1_5(neuron_core_0_n_934),
        .SRAM_reg_1_6(spi_slave_0_n_187),
        .SRAM_reg_1_7(neuron_core_0_n_935),
        .SRAM_reg_1_8(spi_slave_0_n_233),
        .SRAM_reg_1_9(neuron_core_0_n_936),
        .SRAM_reg_1_i_321({neuron_core_0_n_1,neuron_core_0_n_2,neuron_core_0_n_3,neuron_core_0_n_4}),
        .SRAM_reg_1_i_323(neuron_core_0_n_0),
        .SRAM_reg_1_i_8_0(neuron_core_0_n_904),
        .SRAM_reg_1_i_8_1(neuron_core_0_n_905),
        .SRAM_reg_1_i_8_2(neuron_core_0_n_931),
        .SRAM_reg_1_i_8_3(neuron_core_0_n_930),
        .SRAM_reg_2(controller_0_n_83),
        .SRAM_reg_2_0(spi_slave_0_n_86),
        .SRAM_reg_2_1(spi_slave_0_n_94),
        .SRAM_reg_2_2(spi_slave_0_n_90),
        .SRAM_reg_2_i_8_0(spi_slave_0_n_55),
        .SRAM_reg_2_i_8_1(neuron_core_0_n_906),
        .SRAM_reg_2_i_8_2(neuron_core_0_n_907),
        .SRAM_reg_2_i_8_3(neuron_core_0_n_929),
        .SRAM_reg_2_i_8_4(neuron_core_0_n_928),
        .SRAM_reg_3(controller_0_n_82),
        .SRAM_reg_3_0(spi_slave_0_n_98),
        .SRAM_reg_3_1(spi_slave_0_n_106),
        .SRAM_reg_3_2(spi_slave_0_n_102),
        .SRAM_reg_3_i_8_0(spi_slave_0_n_52),
        .SRAM_reg_3_i_8_1(neuron_core_0_n_908),
        .SRAM_reg_3_i_8_2(neuron_core_0_n_909),
        .SRAM_reg_3_i_8_3(neuron_core_0_n_927),
        .SRAM_reg_3_i_8_4(neuron_core_0_n_926),
        .SRAM_reg_4(controller_0_n_81),
        .SRAM_reg_4_0(spi_slave_0_n_85),
        .SRAM_reg_4_1(spi_slave_0_n_93),
        .SRAM_reg_4_2(spi_slave_0_n_89),
        .SRAM_reg_4_i_8_0(neuron_core_0_n_910),
        .SRAM_reg_4_i_8_1(neuron_core_0_n_911),
        .SRAM_reg_4_i_8_2(neuron_core_0_n_925),
        .SRAM_reg_4_i_8_3(neuron_core_0_n_924),
        .SRAM_reg_5(controller_0_n_80),
        .SRAM_reg_5_0(spi_slave_0_n_97),
        .SRAM_reg_5_1(spi_slave_0_n_105),
        .SRAM_reg_5_2(spi_slave_0_n_101),
        .SRAM_reg_5_i_8_0(neuron_core_0_n_912),
        .SRAM_reg_5_i_8_1(neuron_core_0_n_913),
        .SRAM_reg_5_i_8_2(neuron_core_0_n_923),
        .SRAM_reg_5_i_8_3(neuron_core_0_n_922),
        .SRAM_reg_6(controller_0_n_79),
        .SRAM_reg_6_0(spi_slave_0_n_84),
        .SRAM_reg_6_1(spi_slave_0_n_92),
        .SRAM_reg_6_2(spi_slave_0_n_88),
        .SRAM_reg_6_i_8_0(neuron_core_0_n_914),
        .SRAM_reg_6_i_8_1(neuron_core_0_n_915),
        .SRAM_reg_6_i_8_2(neuron_core_0_n_921),
        .SRAM_reg_6_i_8_3(neuron_core_0_n_920),
        .SRAM_reg_7(p_0_in),
        .SRAM_reg_7_0(spi_slave_0_n_96),
        .SRAM_reg_7_1(spi_slave_0_n_104),
        .SRAM_reg_7_2(spi_slave_0_n_100),
        .SRAM_reg_7_i_8_0(neuron_core_0_n_916),
        .SRAM_reg_7_i_8_1(neuron_core_0_n_917),
        .SRAM_reg_7_i_8_2(neuron_core_0_n_919),
        .SRAM_reg_7_i_8_3(neuron_core_0_n_918),
        .SYN_SIGN(SYN_SIGN),
        .WE(controller_0_n_669),
        .WEA(controller_0_n_662),
        .data_in({controller_0_n_654,controller_0_n_655,controller_0_n_656,controller_0_n_657,controller_0_n_658,controller_0_n_659,controller_0_n_660,controller_0_n_661}),
        .empty_i_11__31(neuron_core_0_n_550),
        .empty_i_17__5(neuron_core_0_n_531),
        .empty_i_32__2(neuron_core_0_n_544),
        .event_inh(\izh_neuron_0/event_inh ),
        .\genblk1[0].mem_reg[0][12] (scheduler_0_n_53),
        .\genblk1[10].mem_reg[10][12] (scheduler_0_n_43),
        .\genblk1[11].mem_reg[11][12] (scheduler_0_n_42),
        .\genblk1[12].mem_reg[12][12] (scheduler_0_n_41),
        .\genblk1[13].mem_reg[13][12] (scheduler_0_n_40),
        .\genblk1[14].mem_reg[14][12] (scheduler_0_n_39),
        .\genblk1[15].mem_reg[15][12] (scheduler_0_n_38),
        .\genblk1[16].mem_reg[16][12] (scheduler_0_n_37),
        .\genblk1[17].mem_reg[17][12] (scheduler_0_n_36),
        .\genblk1[18].mem_reg[18][12] (scheduler_0_n_35),
        .\genblk1[19].mem_reg[19][12] (scheduler_0_n_34),
        .\genblk1[1].mem_reg[1][12] (scheduler_0_n_52),
        .\genblk1[20].mem_reg[20][12] (scheduler_0_n_33),
        .\genblk1[21].mem_reg[21][12] (scheduler_0_n_32),
        .\genblk1[22].mem_reg[22][12] (scheduler_0_n_31),
        .\genblk1[23].mem_reg[23][12] (scheduler_0_n_30),
        .\genblk1[24].mem_reg[24][12] (scheduler_0_n_29),
        .\genblk1[25].mem_reg[25][12] (scheduler_0_n_28),
        .\genblk1[26].mem_reg[26][12] (scheduler_0_n_27),
        .\genblk1[27].mem_reg[27][12] (scheduler_0_n_26),
        .\genblk1[28].mem_reg[28][12] (scheduler_0_n_25),
        .\genblk1[29].mem_reg[29][12] (scheduler_0_n_24),
        .\genblk1[2].mem_reg[2][12] (scheduler_0_n_51),
        .\genblk1[30].mem_reg[30][12] (scheduler_0_n_23),
        .\genblk1[3].mem[3][8]_i_11__1 (neuron_core_0_n_547),
        .\genblk1[3].mem[3][8]_i_18 (neuron_core_0_n_526),
        .\genblk1[3].mem[3][8]_i_58 (neuron_core_0_n_530),
        .\genblk1[3].mem[3][8]_i_7__21 (neuron_core_0_n_795),
        .\genblk1[3].mem_reg[3][12] (scheduler_0_n_50),
        .\genblk1[4].mem_reg[4][12] (scheduler_0_n_49),
        .\genblk1[5].mem_reg[5][12] (scheduler_0_n_48),
        .\genblk1[6].mem_reg[6][12] (scheduler_0_n_47),
        .\genblk1[7].mem_reg[7][12] (scheduler_0_n_46),
        .\genblk1[8].mem_reg[8][12] (scheduler_0_n_45),
        .\genblk1[9].mem_reg[9][12] (scheduler_0_n_44),
        .\genblk2[0].NEUR_V_DOWN_reg[0] (controller_0_n_577),
        .\genblk2[0].NEUR_V_UP_reg[0] (controller_0_n_576),
        .\genblk2[100].NEUR_V_DOWN_reg[100] (controller_0_n_385),
        .\genblk2[100].NEUR_V_UP_reg[100] (controller_0_n_384),
        .\genblk2[101].NEUR_V_DOWN_reg[101] (controller_0_n_387),
        .\genblk2[101].NEUR_V_UP_reg[101] (controller_0_n_386),
        .\genblk2[102].NEUR_V_DOWN_reg[102] (controller_0_n_389),
        .\genblk2[102].NEUR_V_UP_reg[102] (controller_0_n_388),
        .\genblk2[103].NEUR_V_DOWN_reg[103] (controller_0_n_391),
        .\genblk2[103].NEUR_V_UP_reg[103] (controller_0_n_390),
        .\genblk2[104].NEUR_V_DOWN_reg[104] (controller_0_n_393),
        .\genblk2[104].NEUR_V_UP_reg[104] (controller_0_n_392),
        .\genblk2[105].NEUR_V_DOWN_reg[105] (controller_0_n_395),
        .\genblk2[105].NEUR_V_UP_reg[105] (controller_0_n_394),
        .\genblk2[106].NEUR_V_DOWN_reg[106] (controller_0_n_397),
        .\genblk2[106].NEUR_V_UP_reg[106] (controller_0_n_396),
        .\genblk2[107].NEUR_V_DOWN_reg[107] (controller_0_n_399),
        .\genblk2[107].NEUR_V_UP_reg[107] (controller_0_n_398),
        .\genblk2[108].NEUR_V_DOWN_reg[108] (controller_0_n_401),
        .\genblk2[108].NEUR_V_UP_reg[108] (controller_0_n_400),
        .\genblk2[109].NEUR_V_DOWN_reg[109] (controller_0_n_403),
        .\genblk2[109].NEUR_V_UP_reg[109] (controller_0_n_402),
        .\genblk2[10].NEUR_V_DOWN_reg[10] (controller_0_n_597),
        .\genblk2[10].NEUR_V_UP_reg[10] (controller_0_n_596),
        .\genblk2[110].NEUR_V_DOWN_reg[110] (controller_0_n_405),
        .\genblk2[110].NEUR_V_UP_reg[110] (controller_0_n_404),
        .\genblk2[111].NEUR_V_DOWN_reg[111] (controller_0_n_407),
        .\genblk2[111].NEUR_V_UP_reg[111] (controller_0_n_406),
        .\genblk2[112].NEUR_V_DOWN_reg[112] (controller_0_n_345),
        .\genblk2[112].NEUR_V_UP_reg[112] (controller_0_n_344),
        .\genblk2[113].NEUR_V_DOWN_reg[113] (controller_0_n_347),
        .\genblk2[113].NEUR_V_UP_reg[113] (controller_0_n_346),
        .\genblk2[114].NEUR_V_DOWN_reg[114] (controller_0_n_349),
        .\genblk2[114].NEUR_V_UP_reg[114] (controller_0_n_348),
        .\genblk2[115].NEUR_V_DOWN_reg[115] (controller_0_n_351),
        .\genblk2[115].NEUR_V_UP_reg[115] (controller_0_n_350),
        .\genblk2[116].NEUR_V_DOWN_reg[116] (controller_0_n_353),
        .\genblk2[116].NEUR_V_UP_reg[116] (controller_0_n_352),
        .\genblk2[117].NEUR_V_DOWN_reg[117] (controller_0_n_355),
        .\genblk2[117].NEUR_V_UP_reg[117] (controller_0_n_354),
        .\genblk2[118].NEUR_V_DOWN_reg[118] (controller_0_n_357),
        .\genblk2[118].NEUR_V_UP_reg[118] (controller_0_n_356),
        .\genblk2[119].NEUR_V_DOWN_reg[119] (controller_0_n_359),
        .\genblk2[119].NEUR_V_UP_reg[119] (controller_0_n_358),
        .\genblk2[11].NEUR_V_DOWN_reg[11] (controller_0_n_599),
        .\genblk2[11].NEUR_V_UP_reg[11] (controller_0_n_598),
        .\genblk2[120].NEUR_V_DOWN_reg[120] (controller_0_n_361),
        .\genblk2[120].NEUR_V_UP_reg[120] (controller_0_n_360),
        .\genblk2[121].NEUR_V_DOWN_reg[121] (controller_0_n_363),
        .\genblk2[121].NEUR_V_UP_reg[121] (controller_0_n_362),
        .\genblk2[122].NEUR_V_DOWN_reg[122] (controller_0_n_365),
        .\genblk2[122].NEUR_V_UP_reg[122] (controller_0_n_364),
        .\genblk2[123].NEUR_V_DOWN_reg[123] (controller_0_n_367),
        .\genblk2[123].NEUR_V_UP_reg[123] (controller_0_n_366),
        .\genblk2[124].NEUR_V_DOWN_reg[124] (controller_0_n_369),
        .\genblk2[124].NEUR_V_UP_reg[124] (controller_0_n_368),
        .\genblk2[125].NEUR_V_DOWN_reg[125] (controller_0_n_371),
        .\genblk2[125].NEUR_V_UP_reg[125] (controller_0_n_370),
        .\genblk2[126].NEUR_V_DOWN_reg[126] (controller_0_n_373),
        .\genblk2[126].NEUR_V_UP_reg[126] (controller_0_n_372),
        .\genblk2[127].NEUR_V_DOWN_reg[127] (controller_0_n_375),
        .\genblk2[127].NEUR_V_UP_reg[127] (controller_0_n_374),
        .\genblk2[128].NEUR_V_DOWN_reg[128] (controller_0_n_313),
        .\genblk2[128].NEUR_V_UP_reg[128] (controller_0_n_312),
        .\genblk2[129].NEUR_V_DOWN_reg[129] (controller_0_n_315),
        .\genblk2[129].NEUR_V_UP_reg[129] (controller_0_n_314),
        .\genblk2[12].NEUR_V_DOWN_reg[12] (controller_0_n_601),
        .\genblk2[12].NEUR_V_UP_reg[12] (controller_0_n_600),
        .\genblk2[130].NEUR_V_DOWN_reg[130] (controller_0_n_317),
        .\genblk2[130].NEUR_V_UP_reg[130] (controller_0_n_316),
        .\genblk2[131].NEUR_V_DOWN_reg[131] (controller_0_n_319),
        .\genblk2[131].NEUR_V_UP_reg[131] (controller_0_n_318),
        .\genblk2[132].NEUR_V_DOWN_reg[132] (controller_0_n_321),
        .\genblk2[132].NEUR_V_UP_reg[132] (controller_0_n_320),
        .\genblk2[133].NEUR_V_DOWN_reg[133] (controller_0_n_323),
        .\genblk2[133].NEUR_V_UP_reg[133] (controller_0_n_322),
        .\genblk2[134].NEUR_V_DOWN_reg[134] (controller_0_n_325),
        .\genblk2[134].NEUR_V_UP_reg[134] (controller_0_n_324),
        .\genblk2[135].NEUR_V_DOWN_reg[135] (controller_0_n_327),
        .\genblk2[135].NEUR_V_UP_reg[135] (controller_0_n_326),
        .\genblk2[136].NEUR_V_DOWN_reg[136] (controller_0_n_329),
        .\genblk2[136].NEUR_V_UP_reg[136] (controller_0_n_328),
        .\genblk2[137].NEUR_V_DOWN_reg[137] (controller_0_n_331),
        .\genblk2[137].NEUR_V_UP_reg[137] (controller_0_n_330),
        .\genblk2[138].NEUR_V_DOWN_reg[138] (controller_0_n_333),
        .\genblk2[138].NEUR_V_UP_reg[138] (controller_0_n_332),
        .\genblk2[139].NEUR_V_DOWN_reg[139] (controller_0_n_335),
        .\genblk2[139].NEUR_V_UP_reg[139] (controller_0_n_334),
        .\genblk2[13].NEUR_V_DOWN_reg[13] (controller_0_n_603),
        .\genblk2[13].NEUR_V_UP_reg[13] (controller_0_n_602),
        .\genblk2[140].NEUR_V_DOWN_reg[140] (controller_0_n_337),
        .\genblk2[140].NEUR_V_UP_reg[140] (controller_0_n_336),
        .\genblk2[141].NEUR_V_DOWN_reg[141] (controller_0_n_339),
        .\genblk2[141].NEUR_V_UP_reg[141] (controller_0_n_338),
        .\genblk2[142].NEUR_V_DOWN_reg[142] (controller_0_n_341),
        .\genblk2[142].NEUR_V_UP_reg[142] (controller_0_n_340),
        .\genblk2[143].NEUR_V_DOWN_reg[143] (controller_0_n_343),
        .\genblk2[143].NEUR_V_UP_reg[143] (controller_0_n_342),
        .\genblk2[144].NEUR_V_DOWN_reg[144] (controller_0_n_281),
        .\genblk2[144].NEUR_V_UP_reg[144] (controller_0_n_280),
        .\genblk2[145].NEUR_V_DOWN_reg[145] (controller_0_n_283),
        .\genblk2[145].NEUR_V_UP_reg[145] (controller_0_n_282),
        .\genblk2[146].NEUR_V_DOWN_reg[146] (controller_0_n_285),
        .\genblk2[146].NEUR_V_UP_reg[146] (controller_0_n_284),
        .\genblk2[147].NEUR_V_DOWN_reg[147] (controller_0_n_287),
        .\genblk2[147].NEUR_V_UP_reg[147] (controller_0_n_286),
        .\genblk2[148].NEUR_V_DOWN_reg[148] (controller_0_n_289),
        .\genblk2[148].NEUR_V_UP_reg[148] (controller_0_n_288),
        .\genblk2[149].NEUR_V_DOWN_reg[149] (controller_0_n_291),
        .\genblk2[149].NEUR_V_UP_reg[149] (controller_0_n_290),
        .\genblk2[14].NEUR_V_DOWN_reg[14] (controller_0_n_605),
        .\genblk2[14].NEUR_V_UP_reg[14] (controller_0_n_604),
        .\genblk2[150].NEUR_V_DOWN_reg[150] (controller_0_n_293),
        .\genblk2[150].NEUR_V_UP_reg[150] (controller_0_n_292),
        .\genblk2[151].NEUR_V_DOWN_reg[151] (controller_0_n_295),
        .\genblk2[151].NEUR_V_UP_reg[151] (controller_0_n_294),
        .\genblk2[152].NEUR_V_DOWN_reg[152] (controller_0_n_297),
        .\genblk2[152].NEUR_V_UP_reg[152] (controller_0_n_296),
        .\genblk2[153].NEUR_V_DOWN_reg[153] (controller_0_n_299),
        .\genblk2[153].NEUR_V_UP_reg[153] (controller_0_n_298),
        .\genblk2[154].NEUR_V_DOWN_reg[154] (controller_0_n_301),
        .\genblk2[154].NEUR_V_UP_reg[154] (controller_0_n_300),
        .\genblk2[155].NEUR_V_DOWN_reg[155] (controller_0_n_303),
        .\genblk2[155].NEUR_V_UP_reg[155] (controller_0_n_302),
        .\genblk2[156].NEUR_V_DOWN_reg[156] (controller_0_n_305),
        .\genblk2[156].NEUR_V_UP_reg[156] (controller_0_n_304),
        .\genblk2[157].NEUR_V_DOWN_reg[157] (controller_0_n_307),
        .\genblk2[157].NEUR_V_UP_reg[157] (controller_0_n_306),
        .\genblk2[158].NEUR_V_DOWN_reg[158] (controller_0_n_309),
        .\genblk2[158].NEUR_V_UP_reg[158] (controller_0_n_308),
        .\genblk2[159].NEUR_V_DOWN_reg[159] (controller_0_n_311),
        .\genblk2[159].NEUR_V_UP_reg[159] (controller_0_n_310),
        .\genblk2[15].NEUR_V_DOWN_reg[15] (controller_0_n_607),
        .\genblk2[15].NEUR_V_UP_reg[15] (controller_0_n_606),
        .\genblk2[160].NEUR_V_DOWN_reg[160] (controller_0_n_249),
        .\genblk2[160].NEUR_V_UP_reg[160] (controller_0_n_248),
        .\genblk2[161].NEUR_V_DOWN_reg[161] (controller_0_n_251),
        .\genblk2[161].NEUR_V_UP_reg[161] (controller_0_n_250),
        .\genblk2[162].NEUR_V_DOWN_reg[162] (controller_0_n_253),
        .\genblk2[162].NEUR_V_UP_reg[162] (controller_0_n_252),
        .\genblk2[163].NEUR_V_DOWN_reg[163] (controller_0_n_255),
        .\genblk2[163].NEUR_V_UP_reg[163] (controller_0_n_254),
        .\genblk2[164].NEUR_V_DOWN_reg[164] (controller_0_n_257),
        .\genblk2[164].NEUR_V_UP_reg[164] (controller_0_n_256),
        .\genblk2[165].NEUR_V_DOWN_reg[165] (controller_0_n_259),
        .\genblk2[165].NEUR_V_UP_reg[165] (controller_0_n_258),
        .\genblk2[166].NEUR_V_DOWN_reg[166] (controller_0_n_261),
        .\genblk2[166].NEUR_V_UP_reg[166] (controller_0_n_260),
        .\genblk2[167].NEUR_V_DOWN_reg[167] (controller_0_n_263),
        .\genblk2[167].NEUR_V_UP_reg[167] (controller_0_n_262),
        .\genblk2[168].NEUR_V_DOWN_reg[168] (controller_0_n_265),
        .\genblk2[168].NEUR_V_UP_reg[168] (controller_0_n_264),
        .\genblk2[169].NEUR_V_DOWN_reg[169] (controller_0_n_267),
        .\genblk2[169].NEUR_V_UP_reg[169] (controller_0_n_266),
        .\genblk2[16].NEUR_V_DOWN_reg[16] (controller_0_n_537),
        .\genblk2[16].NEUR_V_UP_reg[16] (controller_0_n_536),
        .\genblk2[170].NEUR_V_DOWN_reg[170] (controller_0_n_269),
        .\genblk2[170].NEUR_V_UP_reg[170] (controller_0_n_268),
        .\genblk2[171].NEUR_V_DOWN_reg[171] (controller_0_n_271),
        .\genblk2[171].NEUR_V_UP_reg[171] (controller_0_n_270),
        .\genblk2[172].NEUR_V_DOWN_reg[172] (controller_0_n_273),
        .\genblk2[172].NEUR_V_UP_reg[172] (controller_0_n_272),
        .\genblk2[173].NEUR_V_DOWN_reg[173] (controller_0_n_275),
        .\genblk2[173].NEUR_V_UP_reg[173] (controller_0_n_274),
        .\genblk2[174].NEUR_V_DOWN_reg[174] (controller_0_n_277),
        .\genblk2[174].NEUR_V_UP_reg[174] (controller_0_n_276),
        .\genblk2[175].NEUR_V_DOWN_reg[175] (controller_0_n_279),
        .\genblk2[175].NEUR_V_UP_reg[175] (controller_0_n_278),
        .\genblk2[176].NEUR_V_DOWN_reg[176] (controller_0_n_217),
        .\genblk2[176].NEUR_V_UP_reg[176] (controller_0_n_216),
        .\genblk2[177].NEUR_V_DOWN_reg[177] (controller_0_n_219),
        .\genblk2[177].NEUR_V_UP_reg[177] (controller_0_n_218),
        .\genblk2[178].NEUR_V_DOWN_reg[178] (controller_0_n_221),
        .\genblk2[178].NEUR_V_UP_reg[178] (controller_0_n_220),
        .\genblk2[179].NEUR_V_DOWN_reg[179] (controller_0_n_223),
        .\genblk2[179].NEUR_V_UP_reg[179] (controller_0_n_222),
        .\genblk2[17].NEUR_V_DOWN_reg[17] (controller_0_n_539),
        .\genblk2[17].NEUR_V_UP_reg[17] (controller_0_n_538),
        .\genblk2[180].NEUR_V_DOWN_reg[180] (controller_0_n_225),
        .\genblk2[180].NEUR_V_UP_reg[180] (controller_0_n_224),
        .\genblk2[181].NEUR_V_DOWN_reg[181] (controller_0_n_227),
        .\genblk2[181].NEUR_V_UP_reg[181] (controller_0_n_226),
        .\genblk2[182].NEUR_V_DOWN_reg[182] (controller_0_n_229),
        .\genblk2[182].NEUR_V_UP_reg[182] (controller_0_n_228),
        .\genblk2[183].NEUR_V_DOWN_reg[183] (controller_0_n_231),
        .\genblk2[183].NEUR_V_UP_reg[183] (controller_0_n_230),
        .\genblk2[184].NEUR_V_DOWN_reg[184] (controller_0_n_233),
        .\genblk2[184].NEUR_V_UP_reg[184] (controller_0_n_232),
        .\genblk2[185].NEUR_V_DOWN_reg[185] (controller_0_n_235),
        .\genblk2[185].NEUR_V_UP_reg[185] (controller_0_n_234),
        .\genblk2[186].NEUR_V_DOWN_reg[186] (controller_0_n_237),
        .\genblk2[186].NEUR_V_UP_reg[186] (controller_0_n_236),
        .\genblk2[187].NEUR_V_DOWN_reg[187] (controller_0_n_239),
        .\genblk2[187].NEUR_V_UP_reg[187] (controller_0_n_238),
        .\genblk2[188].NEUR_V_DOWN_reg[188] (controller_0_n_241),
        .\genblk2[188].NEUR_V_UP_reg[188] (controller_0_n_240),
        .\genblk2[189].NEUR_V_DOWN_reg[189] (controller_0_n_243),
        .\genblk2[189].NEUR_V_UP_reg[189] (controller_0_n_242),
        .\genblk2[18].NEUR_V_DOWN_reg[18] (controller_0_n_541),
        .\genblk2[18].NEUR_V_UP_reg[18] (controller_0_n_540),
        .\genblk2[190].NEUR_V_DOWN_reg[190] (controller_0_n_245),
        .\genblk2[190].NEUR_V_UP_reg[190] (controller_0_n_244),
        .\genblk2[191].NEUR_V_DOWN_reg[191] (controller_0_n_247),
        .\genblk2[191].NEUR_V_UP_reg[191] (controller_0_n_246),
        .\genblk2[192].NEUR_V_DOWN_reg[192] (controller_0_n_185),
        .\genblk2[192].NEUR_V_UP_reg[192] (controller_0_n_184),
        .\genblk2[193].NEUR_V_DOWN_reg[193] (controller_0_n_187),
        .\genblk2[193].NEUR_V_UP_reg[193] (controller_0_n_186),
        .\genblk2[194].NEUR_V_DOWN_reg[194] (controller_0_n_189),
        .\genblk2[194].NEUR_V_UP_reg[194] (controller_0_n_188),
        .\genblk2[195].NEUR_V_DOWN_reg[195] (controller_0_n_191),
        .\genblk2[195].NEUR_V_UP_reg[195] (controller_0_n_190),
        .\genblk2[196].NEUR_V_DOWN_reg[196] (controller_0_n_193),
        .\genblk2[196].NEUR_V_UP_reg[196] (controller_0_n_192),
        .\genblk2[197].NEUR_V_DOWN_reg[197] (controller_0_n_195),
        .\genblk2[197].NEUR_V_UP_reg[197] (controller_0_n_194),
        .\genblk2[198].NEUR_V_DOWN_reg[198] (controller_0_n_197),
        .\genblk2[198].NEUR_V_UP_reg[198] (controller_0_n_196),
        .\genblk2[199].NEUR_V_DOWN_reg[199] (controller_0_n_199),
        .\genblk2[199].NEUR_V_UP_reg[199] (controller_0_n_198),
        .\genblk2[19].NEUR_V_DOWN_reg[19] (controller_0_n_543),
        .\genblk2[19].NEUR_V_UP_reg[19] (controller_0_n_542),
        .\genblk2[1].NEUR_V_DOWN_reg[1] (controller_0_n_579),
        .\genblk2[1].NEUR_V_UP_reg[1] (controller_0_n_578),
        .\genblk2[200].NEUR_V_DOWN_reg[200] (controller_0_n_201),
        .\genblk2[200].NEUR_V_UP_reg[200] (controller_0_n_200),
        .\genblk2[201].NEUR_V_DOWN_reg[201] (controller_0_n_203),
        .\genblk2[201].NEUR_V_UP_reg[201] (controller_0_n_202),
        .\genblk2[202].NEUR_V_DOWN_reg[202] (controller_0_n_205),
        .\genblk2[202].NEUR_V_UP_reg[202] (controller_0_n_204),
        .\genblk2[203].NEUR_V_DOWN_reg[203] (controller_0_n_207),
        .\genblk2[203].NEUR_V_UP_reg[203] (controller_0_n_206),
        .\genblk2[204].NEUR_V_DOWN_reg[204] (controller_0_n_209),
        .\genblk2[204].NEUR_V_UP_reg[204] (controller_0_n_208),
        .\genblk2[205].NEUR_V_DOWN_reg[205] (controller_0_n_211),
        .\genblk2[205].NEUR_V_UP_reg[205] (controller_0_n_210),
        .\genblk2[206].NEUR_V_DOWN_reg[206] (controller_0_n_213),
        .\genblk2[206].NEUR_V_UP_reg[206] (controller_0_n_212),
        .\genblk2[207].NEUR_V_DOWN_reg[207] (controller_0_n_215),
        .\genblk2[207].NEUR_V_UP_reg[207] (controller_0_n_214),
        .\genblk2[208].NEUR_V_DOWN_reg[208] (controller_0_n_153),
        .\genblk2[208].NEUR_V_UP_reg[208] (controller_0_n_152),
        .\genblk2[209].NEUR_V_DOWN_reg[209] (controller_0_n_155),
        .\genblk2[209].NEUR_V_UP_reg[209] (controller_0_n_154),
        .\genblk2[20].NEUR_V_DOWN_reg[20] (controller_0_n_545),
        .\genblk2[20].NEUR_V_UP_reg[20] (controller_0_n_544),
        .\genblk2[210].NEUR_V_DOWN_reg[210] (controller_0_n_157),
        .\genblk2[210].NEUR_V_UP_reg[210] (controller_0_n_156),
        .\genblk2[211].NEUR_V_DOWN_reg[211] (controller_0_n_159),
        .\genblk2[211].NEUR_V_UP_reg[211] (controller_0_n_158),
        .\genblk2[212].NEUR_V_DOWN_reg[212] (controller_0_n_161),
        .\genblk2[212].NEUR_V_UP_reg[212] (controller_0_n_160),
        .\genblk2[213].NEUR_V_DOWN_reg[213] (controller_0_n_163),
        .\genblk2[213].NEUR_V_UP_reg[213] (controller_0_n_162),
        .\genblk2[214].NEUR_V_DOWN_reg[214] (controller_0_n_165),
        .\genblk2[214].NEUR_V_UP_reg[214] (controller_0_n_164),
        .\genblk2[215].NEUR_V_DOWN_reg[215] (controller_0_n_167),
        .\genblk2[215].NEUR_V_UP_reg[215] (controller_0_n_166),
        .\genblk2[216].NEUR_V_DOWN_reg[216] (controller_0_n_169),
        .\genblk2[216].NEUR_V_UP_reg[216] (controller_0_n_168),
        .\genblk2[217].NEUR_V_DOWN_reg[217] (controller_0_n_171),
        .\genblk2[217].NEUR_V_UP_reg[217] (controller_0_n_170),
        .\genblk2[218].NEUR_V_DOWN_reg[218] (controller_0_n_173),
        .\genblk2[218].NEUR_V_UP_reg[218] (controller_0_n_172),
        .\genblk2[219].NEUR_V_DOWN_reg[219] (controller_0_n_175),
        .\genblk2[219].NEUR_V_UP_reg[219] (controller_0_n_174),
        .\genblk2[21].NEUR_V_DOWN_reg[21] (controller_0_n_547),
        .\genblk2[21].NEUR_V_UP_reg[21] (controller_0_n_546),
        .\genblk2[220].NEUR_V_DOWN_reg[220] (controller_0_n_177),
        .\genblk2[220].NEUR_V_UP_reg[220] (controller_0_n_176),
        .\genblk2[221].NEUR_V_DOWN_reg[221] (controller_0_n_179),
        .\genblk2[221].NEUR_V_UP_reg[221] (controller_0_n_178),
        .\genblk2[222].NEUR_V_DOWN_reg[222] (controller_0_n_181),
        .\genblk2[222].NEUR_V_UP_reg[222] (controller_0_n_180),
        .\genblk2[223].NEUR_V_DOWN_reg[223] (controller_0_n_183),
        .\genblk2[223].NEUR_V_UP_reg[223] (controller_0_n_182),
        .\genblk2[224].NEUR_V_DOWN_reg[224] (controller_0_n_121),
        .\genblk2[224].NEUR_V_UP_reg[224] (controller_0_n_120),
        .\genblk2[225].NEUR_V_DOWN_reg[225] (controller_0_n_123),
        .\genblk2[225].NEUR_V_UP_reg[225] (controller_0_n_122),
        .\genblk2[226].NEUR_V_DOWN_reg[226] (controller_0_n_125),
        .\genblk2[226].NEUR_V_UP_reg[226] (controller_0_n_124),
        .\genblk2[227].NEUR_V_DOWN_reg[227] (controller_0_n_127),
        .\genblk2[227].NEUR_V_UP_reg[227] (controller_0_n_126),
        .\genblk2[228].NEUR_V_DOWN_reg[228] (controller_0_n_129),
        .\genblk2[228].NEUR_V_UP_reg[228] (controller_0_n_128),
        .\genblk2[229].NEUR_V_DOWN_reg[229] (controller_0_n_131),
        .\genblk2[229].NEUR_V_UP_reg[229] (controller_0_n_130),
        .\genblk2[22].NEUR_V_DOWN_reg[22] (controller_0_n_549),
        .\genblk2[22].NEUR_V_UP_reg[22] (controller_0_n_548),
        .\genblk2[230].NEUR_V_DOWN_reg[230] (controller_0_n_133),
        .\genblk2[230].NEUR_V_UP_reg[230] (controller_0_n_132),
        .\genblk2[231].NEUR_V_DOWN_reg[231] (controller_0_n_135),
        .\genblk2[231].NEUR_V_UP_reg[231] (controller_0_n_134),
        .\genblk2[232].NEUR_V_DOWN_reg[232] (controller_0_n_137),
        .\genblk2[232].NEUR_V_UP_reg[232] (controller_0_n_136),
        .\genblk2[233].NEUR_V_DOWN_reg[233] (controller_0_n_139),
        .\genblk2[233].NEUR_V_UP_reg[233] (controller_0_n_138),
        .\genblk2[234].NEUR_V_DOWN_reg[234] (controller_0_n_141),
        .\genblk2[234].NEUR_V_UP_reg[234] (controller_0_n_140),
        .\genblk2[235].NEUR_V_DOWN_reg[235] (controller_0_n_143),
        .\genblk2[235].NEUR_V_UP_reg[235] (controller_0_n_142),
        .\genblk2[236].NEUR_V_DOWN_reg[236] (controller_0_n_145),
        .\genblk2[236].NEUR_V_UP_reg[236] (controller_0_n_144),
        .\genblk2[237].NEUR_V_DOWN_reg[237] (controller_0_n_147),
        .\genblk2[237].NEUR_V_UP_reg[237] (controller_0_n_146),
        .\genblk2[238].NEUR_V_DOWN_reg[238] (controller_0_n_149),
        .\genblk2[238].NEUR_V_UP_reg[238] (controller_0_n_148),
        .\genblk2[239].NEUR_V_DOWN_reg[239] (controller_0_n_151),
        .\genblk2[239].NEUR_V_UP_reg[239] (controller_0_n_150),
        .\genblk2[23].NEUR_V_DOWN_reg[23] (controller_0_n_551),
        .\genblk2[23].NEUR_V_UP_reg[23] (controller_0_n_550),
        .\genblk2[240].NEUR_V_DOWN_reg[240] (controller_0_n_87),
        .\genblk2[240].NEUR_V_UP_reg[240] (controller_0_n_86),
        .\genblk2[241].NEUR_V_DOWN_reg[241] (controller_0_n_91),
        .\genblk2[241].NEUR_V_UP_reg[241] (controller_0_n_90),
        .\genblk2[242].NEUR_V_DOWN_reg[242] (controller_0_n_93),
        .\genblk2[242].NEUR_V_UP_reg[242] (controller_0_n_92),
        .\genblk2[243].NEUR_V_DOWN_reg[243] (controller_0_n_95),
        .\genblk2[243].NEUR_V_DOWN_reg[243]_0 (neuron_core_0_n_957),
        .\genblk2[243].NEUR_V_UP_reg[243] (controller_0_n_94),
        .\genblk2[243].NEUR_V_UP_reg[243]_0 (neuron_core_0_n_956),
        .\genblk2[244].NEUR_V_DOWN_reg[244] (controller_0_n_97),
        .\genblk2[244].NEUR_V_UP_reg[244] (controller_0_n_96),
        .\genblk2[245].NEUR_V_DOWN_reg[245] (controller_0_n_99),
        .\genblk2[245].NEUR_V_UP_reg[245] (controller_0_n_98),
        .\genblk2[246].NEUR_V_DOWN_reg[246] (controller_0_n_101),
        .\genblk2[246].NEUR_V_UP_reg[246] (controller_0_n_100),
        .\genblk2[247].NEUR_V_DOWN_reg[247] (controller_0_n_103),
        .\genblk2[247].NEUR_V_UP_reg[247] (controller_0_n_102),
        .\genblk2[248].NEUR_V_DOWN_reg[248] (controller_0_n_105),
        .\genblk2[248].NEUR_V_UP_reg[248] (controller_0_n_104),
        .\genblk2[249].NEUR_V_DOWN_reg[249] (controller_0_n_107),
        .\genblk2[249].NEUR_V_UP_reg[249] (controller_0_n_106),
        .\genblk2[24].NEUR_V_DOWN_reg[24] (controller_0_n_553),
        .\genblk2[24].NEUR_V_UP_reg[24] (controller_0_n_552),
        .\genblk2[250].NEUR_V_DOWN_reg[250] (controller_0_n_109),
        .\genblk2[250].NEUR_V_UP_reg[250] (controller_0_n_108),
        .\genblk2[251].NEUR_V_DOWN_reg[251] (controller_0_n_111),
        .\genblk2[251].NEUR_V_UP_reg[251] (controller_0_n_110),
        .\genblk2[252].NEUR_V_DOWN_reg[252] (controller_0_n_113),
        .\genblk2[252].NEUR_V_UP_reg[252] (controller_0_n_112),
        .\genblk2[253].NEUR_V_DOWN_reg[253] (controller_0_n_115),
        .\genblk2[253].NEUR_V_UP_reg[253] (controller_0_n_114),
        .\genblk2[254].NEUR_V_DOWN_reg[254] (controller_0_n_117),
        .\genblk2[254].NEUR_V_UP_reg[254] (controller_0_n_116),
        .\genblk2[255].NEUR_V_DOWN_reg[255] (controller_0_n_119),
        .\genblk2[255].NEUR_V_UP_reg[255] (controller_0_n_118),
        .\genblk2[25].NEUR_V_DOWN_reg[25] (controller_0_n_555),
        .\genblk2[25].NEUR_V_UP_reg[25] (controller_0_n_554),
        .\genblk2[26].NEUR_V_DOWN_reg[26] (controller_0_n_557),
        .\genblk2[26].NEUR_V_UP_reg[26] (controller_0_n_556),
        .\genblk2[27].NEUR_V_DOWN_reg[27] (controller_0_n_559),
        .\genblk2[27].NEUR_V_UP_reg[27] (controller_0_n_558),
        .\genblk2[28].NEUR_V_DOWN_reg[28] (controller_0_n_569),
        .\genblk2[28].NEUR_V_UP_reg[28] (controller_0_n_560),
        .\genblk2[29].NEUR_V_DOWN_reg[29] (controller_0_n_571),
        .\genblk2[29].NEUR_V_UP_reg[29] (controller_0_n_570),
        .\genblk2[2].NEUR_V_DOWN_reg[2] (controller_0_n_581),
        .\genblk2[2].NEUR_V_UP_reg[2] (controller_0_n_580),
        .\genblk2[30].NEUR_V_DOWN_reg[30] (controller_0_n_573),
        .\genblk2[30].NEUR_V_UP_reg[30] (controller_0_n_572),
        .\genblk2[31].NEUR_V_DOWN_reg[31] (controller_0_n_575),
        .\genblk2[31].NEUR_V_UP_reg[31] (controller_0_n_574),
        .\genblk2[32].NEUR_V_DOWN_reg[32] (controller_0_n_505),
        .\genblk2[32].NEUR_V_UP_reg[32] (controller_0_n_504),
        .\genblk2[33].NEUR_V_DOWN_reg[33] (controller_0_n_507),
        .\genblk2[33].NEUR_V_UP_reg[33] (controller_0_n_506),
        .\genblk2[34].NEUR_V_DOWN_reg[34] (controller_0_n_509),
        .\genblk2[34].NEUR_V_UP_reg[34] (controller_0_n_508),
        .\genblk2[35].NEUR_V_DOWN_reg[35] (controller_0_n_511),
        .\genblk2[35].NEUR_V_UP_reg[35] (controller_0_n_510),
        .\genblk2[36].NEUR_V_DOWN_reg[36] (controller_0_n_513),
        .\genblk2[36].NEUR_V_UP_reg[36] (controller_0_n_512),
        .\genblk2[37].NEUR_V_DOWN_reg[37] (controller_0_n_515),
        .\genblk2[37].NEUR_V_UP_reg[37] (controller_0_n_514),
        .\genblk2[38].NEUR_V_DOWN_reg[38] (controller_0_n_517),
        .\genblk2[38].NEUR_V_UP_reg[38] (controller_0_n_516),
        .\genblk2[39].NEUR_V_DOWN_reg[39] (controller_0_n_519),
        .\genblk2[39].NEUR_V_UP_reg[39] (controller_0_n_518),
        .\genblk2[3].NEUR_V_DOWN_reg[3] (controller_0_n_583),
        .\genblk2[3].NEUR_V_UP_reg[3] (controller_0_n_582),
        .\genblk2[40].NEUR_V_DOWN_reg[40] (controller_0_n_521),
        .\genblk2[40].NEUR_V_UP_reg[40] (controller_0_n_520),
        .\genblk2[41].NEUR_V_DOWN_reg[41] (controller_0_n_523),
        .\genblk2[41].NEUR_V_UP_reg[41] (controller_0_n_522),
        .\genblk2[42].NEUR_V_DOWN_reg[42] (controller_0_n_525),
        .\genblk2[42].NEUR_V_UP_reg[42] (controller_0_n_524),
        .\genblk2[43].NEUR_V_DOWN_reg[43] (controller_0_n_527),
        .\genblk2[43].NEUR_V_UP_reg[43] (controller_0_n_526),
        .\genblk2[44].NEUR_V_DOWN_reg[44] (controller_0_n_529),
        .\genblk2[44].NEUR_V_UP_reg[44] (controller_0_n_528),
        .\genblk2[45].NEUR_V_DOWN_reg[45] (controller_0_n_531),
        .\genblk2[45].NEUR_V_UP_reg[45] (controller_0_n_530),
        .\genblk2[46].NEUR_V_DOWN_reg[46] (controller_0_n_533),
        .\genblk2[46].NEUR_V_UP_reg[46] (controller_0_n_532),
        .\genblk2[47].NEUR_V_DOWN_reg[47] (controller_0_n_535),
        .\genblk2[47].NEUR_V_UP_reg[47] (controller_0_n_534),
        .\genblk2[48].NEUR_V_DOWN_reg[48] (controller_0_n_473),
        .\genblk2[48].NEUR_V_UP_reg[48] (controller_0_n_472),
        .\genblk2[49].NEUR_V_DOWN_reg[49] (controller_0_n_475),
        .\genblk2[49].NEUR_V_UP_reg[49] (controller_0_n_474),
        .\genblk2[4].NEUR_V_DOWN_reg[4] (controller_0_n_585),
        .\genblk2[4].NEUR_V_UP_reg[4] (controller_0_n_584),
        .\genblk2[50].NEUR_V_DOWN_reg[50] (controller_0_n_477),
        .\genblk2[50].NEUR_V_UP_reg[50] (controller_0_n_476),
        .\genblk2[51].NEUR_V_DOWN_reg[51] (controller_0_n_479),
        .\genblk2[51].NEUR_V_UP_reg[51] (controller_0_n_478),
        .\genblk2[52].NEUR_V_DOWN_reg[52] (controller_0_n_481),
        .\genblk2[52].NEUR_V_UP_reg[52] (controller_0_n_480),
        .\genblk2[53].NEUR_V_DOWN_reg[53] (controller_0_n_483),
        .\genblk2[53].NEUR_V_UP_reg[53] (controller_0_n_482),
        .\genblk2[54].NEUR_V_DOWN_reg[54] (controller_0_n_485),
        .\genblk2[54].NEUR_V_UP_reg[54] (controller_0_n_484),
        .\genblk2[55].NEUR_V_DOWN_reg[55] (controller_0_n_487),
        .\genblk2[55].NEUR_V_UP_reg[55] (controller_0_n_486),
        .\genblk2[56].NEUR_V_DOWN_reg[56] (controller_0_n_489),
        .\genblk2[56].NEUR_V_UP_reg[56] (controller_0_n_488),
        .\genblk2[57].NEUR_V_DOWN_reg[57] (controller_0_n_491),
        .\genblk2[57].NEUR_V_UP_reg[57] (controller_0_n_490),
        .\genblk2[58].NEUR_V_DOWN_reg[58] (controller_0_n_493),
        .\genblk2[58].NEUR_V_UP_reg[58] (controller_0_n_492),
        .\genblk2[59].NEUR_V_DOWN_reg[59] (controller_0_n_495),
        .\genblk2[59].NEUR_V_UP_reg[59] (controller_0_n_494),
        .\genblk2[5].NEUR_V_DOWN_reg[5] (controller_0_n_587),
        .\genblk2[5].NEUR_V_UP_reg[5] (controller_0_n_586),
        .\genblk2[60].NEUR_V_DOWN_reg[60] (controller_0_n_497),
        .\genblk2[60].NEUR_V_UP_reg[60] (controller_0_n_496),
        .\genblk2[61].NEUR_V_DOWN_reg[61] (controller_0_n_499),
        .\genblk2[61].NEUR_V_UP_reg[61] (controller_0_n_498),
        .\genblk2[62].NEUR_V_DOWN_reg[62] (controller_0_n_501),
        .\genblk2[62].NEUR_V_UP_reg[62] (controller_0_n_500),
        .\genblk2[63].NEUR_V_DOWN_reg[63] (controller_0_n_503),
        .\genblk2[63].NEUR_V_UP_reg[63] (controller_0_n_502),
        .\genblk2[64].NEUR_V_DOWN_reg[64] (controller_0_n_441),
        .\genblk2[64].NEUR_V_UP_reg[64] (controller_0_n_440),
        .\genblk2[65].NEUR_V_DOWN_reg[65] (controller_0_n_443),
        .\genblk2[65].NEUR_V_UP_reg[65] (controller_0_n_442),
        .\genblk2[66].NEUR_V_DOWN_reg[66] (controller_0_n_445),
        .\genblk2[66].NEUR_V_UP_reg[66] (controller_0_n_444),
        .\genblk2[67].NEUR_V_DOWN_reg[67] (controller_0_n_447),
        .\genblk2[67].NEUR_V_UP_reg[67] (controller_0_n_446),
        .\genblk2[68].NEUR_V_DOWN_reg[68] (controller_0_n_449),
        .\genblk2[68].NEUR_V_UP_reg[68] (controller_0_n_448),
        .\genblk2[69].NEUR_V_DOWN_reg[69] (controller_0_n_451),
        .\genblk2[69].NEUR_V_UP_reg[69] (controller_0_n_450),
        .\genblk2[6].NEUR_V_DOWN_reg[6] (controller_0_n_589),
        .\genblk2[6].NEUR_V_UP_reg[6] (controller_0_n_588),
        .\genblk2[70].NEUR_V_DOWN_reg[70] (controller_0_n_453),
        .\genblk2[70].NEUR_V_UP_reg[70] (controller_0_n_452),
        .\genblk2[71].NEUR_V_DOWN_reg[71] (controller_0_n_455),
        .\genblk2[71].NEUR_V_UP_reg[71] (controller_0_n_454),
        .\genblk2[72].NEUR_V_DOWN_reg[72] (controller_0_n_457),
        .\genblk2[72].NEUR_V_UP_reg[72] (controller_0_n_456),
        .\genblk2[73].NEUR_V_DOWN_reg[73] (controller_0_n_459),
        .\genblk2[73].NEUR_V_UP_reg[73] (controller_0_n_458),
        .\genblk2[74].NEUR_V_DOWN_reg[74] (controller_0_n_461),
        .\genblk2[74].NEUR_V_UP_reg[74] (controller_0_n_460),
        .\genblk2[75].NEUR_V_DOWN_reg[75] (controller_0_n_463),
        .\genblk2[75].NEUR_V_UP_reg[75] (controller_0_n_462),
        .\genblk2[76].NEUR_V_DOWN_reg[76] (controller_0_n_465),
        .\genblk2[76].NEUR_V_UP_reg[76] (controller_0_n_464),
        .\genblk2[77].NEUR_V_DOWN_reg[77] (controller_0_n_467),
        .\genblk2[77].NEUR_V_UP_reg[77] (controller_0_n_466),
        .\genblk2[78].NEUR_V_DOWN_reg[78] (controller_0_n_469),
        .\genblk2[78].NEUR_V_UP_reg[78] (controller_0_n_468),
        .\genblk2[79].NEUR_V_DOWN_reg[79] (controller_0_n_471),
        .\genblk2[79].NEUR_V_UP_reg[79] (controller_0_n_470),
        .\genblk2[7].NEUR_V_DOWN_reg[7] (controller_0_n_591),
        .\genblk2[7].NEUR_V_UP_reg[7] (controller_0_n_590),
        .\genblk2[80].NEUR_V_DOWN_reg[80] (controller_0_n_409),
        .\genblk2[80].NEUR_V_UP_reg[80] (controller_0_n_408),
        .\genblk2[81].NEUR_V_DOWN_reg[81] (controller_0_n_411),
        .\genblk2[81].NEUR_V_UP_reg[81] (controller_0_n_410),
        .\genblk2[82].NEUR_V_DOWN_reg[82] (controller_0_n_413),
        .\genblk2[82].NEUR_V_UP_reg[82] (controller_0_n_412),
        .\genblk2[83].NEUR_V_DOWN_reg[83] (controller_0_n_415),
        .\genblk2[83].NEUR_V_UP_reg[83] (controller_0_n_414),
        .\genblk2[84].NEUR_V_DOWN_reg[84] (controller_0_n_417),
        .\genblk2[84].NEUR_V_UP_reg[84] (controller_0_n_416),
        .\genblk2[85].NEUR_V_DOWN_reg[85] (controller_0_n_419),
        .\genblk2[85].NEUR_V_UP_reg[85] (controller_0_n_418),
        .\genblk2[86].NEUR_V_DOWN_reg[86] (controller_0_n_421),
        .\genblk2[86].NEUR_V_UP_reg[86] (controller_0_n_420),
        .\genblk2[87].NEUR_V_DOWN_reg[87] (controller_0_n_423),
        .\genblk2[87].NEUR_V_UP_reg[87] (controller_0_n_422),
        .\genblk2[88].NEUR_V_DOWN_reg[88] (controller_0_n_425),
        .\genblk2[88].NEUR_V_UP_reg[88] (controller_0_n_424),
        .\genblk2[89].NEUR_V_DOWN_reg[89] (controller_0_n_427),
        .\genblk2[89].NEUR_V_UP_reg[89] (controller_0_n_426),
        .\genblk2[8].NEUR_V_DOWN_reg[8] (controller_0_n_593),
        .\genblk2[8].NEUR_V_UP_reg[8] (controller_0_n_592),
        .\genblk2[90].NEUR_V_DOWN_reg[90] (controller_0_n_429),
        .\genblk2[90].NEUR_V_UP_reg[90] (controller_0_n_428),
        .\genblk2[91].NEUR_V_DOWN_reg[91] (controller_0_n_431),
        .\genblk2[91].NEUR_V_UP_reg[91] (controller_0_n_430),
        .\genblk2[92].NEUR_V_DOWN_reg[92] (controller_0_n_433),
        .\genblk2[92].NEUR_V_UP_reg[92] (controller_0_n_432),
        .\genblk2[93].NEUR_V_DOWN_reg[93] (controller_0_n_435),
        .\genblk2[93].NEUR_V_UP_reg[93] (controller_0_n_434),
        .\genblk2[94].NEUR_V_DOWN_reg[94] (controller_0_n_437),
        .\genblk2[94].NEUR_V_UP_reg[94] (controller_0_n_436),
        .\genblk2[95].NEUR_V_DOWN_reg[95] (controller_0_n_439),
        .\genblk2[95].NEUR_V_UP_reg[95] (controller_0_n_438),
        .\genblk2[96].NEUR_V_DOWN_reg[96] (controller_0_n_377),
        .\genblk2[96].NEUR_V_UP_reg[96] (controller_0_n_376),
        .\genblk2[97].NEUR_V_DOWN_reg[97] (controller_0_n_379),
        .\genblk2[97].NEUR_V_UP_reg[97] (controller_0_n_378),
        .\genblk2[98].NEUR_V_DOWN_reg[98] (controller_0_n_381),
        .\genblk2[98].NEUR_V_UP_reg[98] (controller_0_n_380),
        .\genblk2[99].NEUR_V_DOWN_reg[99] (controller_0_n_383),
        .\genblk2[99].NEUR_V_UP_reg[99] (controller_0_n_382),
        .\genblk2[9].NEUR_V_DOWN_reg[9] (controller_0_n_595),
        .\genblk2[9].NEUR_V_UP_reg[9] (controller_0_n_594),
        .\neur_cnt_reg[4]_0 (controller_0_n_89),
        .\neur_cnt_reg[4]_1 (controller_0_n_653),
        .\neur_cnt_reg[5]_0 (controller_0_n_88),
        .\neur_cnt_reg[7]_0 (controller_0_n_652),
        .neuron_state_event(neuron_state_event),
        .\neuron_state_monitor_samp[0]_i_4 (synaptic_core_0_n_48),
        .\neuron_state_monitor_samp[0]_i_4_0 (synaptic_core_0_n_49),
        .p_26_in(p_26_in),
        .state_inacc_next0(\izh_neuron_0/state_inacc_next0 ),
        .synapse_state_event(synapse_state_event),
        .synapse_state_event_cond(synapse_state_event_cond));
  ODIN_design_ODIN_0_0_neuron_core neuron_core_0
       (.ADDRARDADDR({CTRL_NEURMEM_ADDR[7:6],controller_0_n_88,controller_0_n_89,CTRL_NEURMEM_ADDR[3:0]}),
        .\AERIN_ADDR[6] (neuron_core_0_n_902),
        .\AERIN_ADDR[6]_0 (neuron_core_0_n_903),
        .\AERIN_ADDR[6]_1 (neuron_core_0_n_904),
        .\AERIN_ADDR[6]_10 (neuron_core_0_n_913),
        .\AERIN_ADDR[6]_11 (neuron_core_0_n_914),
        .\AERIN_ADDR[6]_12 (neuron_core_0_n_915),
        .\AERIN_ADDR[6]_13 (neuron_core_0_n_916),
        .\AERIN_ADDR[6]_14 (neuron_core_0_n_917),
        .\AERIN_ADDR[6]_15 (neuron_core_0_n_918),
        .\AERIN_ADDR[6]_16 (neuron_core_0_n_919),
        .\AERIN_ADDR[6]_17 (neuron_core_0_n_920),
        .\AERIN_ADDR[6]_18 (neuron_core_0_n_921),
        .\AERIN_ADDR[6]_19 (neuron_core_0_n_922),
        .\AERIN_ADDR[6]_2 (neuron_core_0_n_905),
        .\AERIN_ADDR[6]_20 (neuron_core_0_n_923),
        .\AERIN_ADDR[6]_21 (neuron_core_0_n_924),
        .\AERIN_ADDR[6]_22 (neuron_core_0_n_925),
        .\AERIN_ADDR[6]_23 (neuron_core_0_n_926),
        .\AERIN_ADDR[6]_24 (neuron_core_0_n_927),
        .\AERIN_ADDR[6]_25 (neuron_core_0_n_928),
        .\AERIN_ADDR[6]_26 (neuron_core_0_n_929),
        .\AERIN_ADDR[6]_27 (neuron_core_0_n_930),
        .\AERIN_ADDR[6]_28 (neuron_core_0_n_931),
        .\AERIN_ADDR[6]_29 (neuron_core_0_n_932),
        .\AERIN_ADDR[6]_3 (neuron_core_0_n_906),
        .\AERIN_ADDR[6]_30 (neuron_core_0_n_933),
        .\AERIN_ADDR[6]_4 (neuron_core_0_n_907),
        .\AERIN_ADDR[6]_5 (neuron_core_0_n_908),
        .\AERIN_ADDR[6]_6 (neuron_core_0_n_909),
        .\AERIN_ADDR[6]_7 (neuron_core_0_n_910),
        .\AERIN_ADDR[6]_8 (neuron_core_0_n_911),
        .\AERIN_ADDR[6]_9 (neuron_core_0_n_912),
        .AEROUT_ADDR119_in(AEROUT_ADDR119_in),
        .\AEROUT_ADDR_reg[0] (controller_0_n_686),
        .CLK(CLK),
        .CTRL_AEROUT_POP_NEUR(CTRL_AEROUT_POP_NEUR),
        .CTRL_NEURMEM_CS(CTRL_NEURMEM_CS),
        .CTRL_NEURMEM_WE(CTRL_NEURMEM_WE),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .\CTRL_SPI_ADDR_reg[9] (neuron_core_0_n_719),
        .\CTRL_SPI_ADDR_reg[9]_0 (neuron_core_0_n_720),
        .\CTRL_SPI_ADDR_reg[9]_1 (neuron_core_0_n_721),
        .\CTRL_SPI_ADDR_reg[9]_2 (neuron_core_0_n_722),
        .\CTRL_SPI_ADDR_reg[9]_3 (neuron_core_0_n_723),
        .\CTRL_SPI_ADDR_reg[9]_4 (neuron_core_0_n_724),
        .\CTRL_SPI_ADDR_reg[9]_5 (neuron_core_0_n_725),
        .\CTRL_SPI_ADDR_reg[9]_6 (neuron_core_0_n_726),
        .CTRL_SYNARRAY_ADDR(CTRL_SYNARRAY_ADDR[3:0]),
        .D({neuron_data[127:122],neuron_data[111:109],neuron_data[104],neuron_data[102:100],neuron_data[91:90],neuron_data[88],neuron_data[69:0]}),
        .DI(controller_0_n_697),
        .\FSM_sequential_state_reg[0] (neuron_core_0_n_522),
        .\FSM_sequential_state_reg[0]_0 (neuron_core_0_n_524),
        .\FSM_sequential_state_reg[0]_1 (neuron_core_0_n_525),
        .\FSM_sequential_state_reg[0]_2 (neuron_core_0_n_542),
        .\FSM_sequential_state_reg[0]_3 (neuron_core_0_n_551),
        .\FSM_sequential_state_reg[0]_4 (neuron_core_0_n_554),
        .\FSM_sequential_state_reg[0]_5 (neuron_core_0_n_791),
        .\FSM_sequential_state_reg[0]_6 (neuron_core_0_n_813),
        .\FSM_sequential_state_reg[0]_7 (neuron_core_0_n_847),
        .\FSM_sequential_state_reg[0]_8 (neuron_core_0_n_861),
        .NEUR_STATE_MONITOR({NEUR_STATE_MONITOR[14:13],NEUR_STATE_MONITOR[9:8],NEUR_STATE_MONITOR[3:0]}),
        .NEUR_V_DOWN(NEUR_V_DOWN),
        .NEUR_V_UP(NEUR_V_UP),
        .O({neuron_core_0_n_5,neuron_core_0_n_6,neuron_core_0_n_7}),
        .Q({scheduler_0_n_3,scheduler_0_n_4,scheduler_0_n_5,scheduler_0_n_6,scheduler_0_n_7,scheduler_0_n_8}),
        .Qr({NEUR_STATE[127:120],NEUR_STATE[115:114],NEUR_STATE[111:104],NEUR_STATE[102:99],NEUR_STATE[95:88],NEUR_STATE[86],NEUR_STATE[80:0]}),
        .RST_sync_reg(neuron_core_0_n_520),
        .S(synaptic_core_0_n_44),
        .SPI_AER_SRC_CTRL_nNEUR(SPI_AER_SRC_CTRL_nNEUR),
        .SPI_AER_SRC_CTRL_nNEUR_reg(neuron_core_0_n_718),
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_GATE_ACTIVITY_sync_reg(neuron_core_0_n_938),
        .SPI_OPEN_LOOP_sync(SPI_OPEN_LOOP_sync),
        .SPI_OPEN_LOOP_sync_reg(neuron_core_0_n_521),
        .SPI_OPEN_LOOP_sync_reg_0(neuron_core_0_n_523),
        .SPI_OPEN_LOOP_sync_reg_1(neuron_core_0_n_527),
        .SPI_OPEN_LOOP_sync_reg_10(neuron_core_0_n_787),
        .SPI_OPEN_LOOP_sync_reg_11(neuron_core_0_n_798),
        .SPI_OPEN_LOOP_sync_reg_12(neuron_core_0_n_805),
        .SPI_OPEN_LOOP_sync_reg_13(neuron_core_0_n_820),
        .SPI_OPEN_LOOP_sync_reg_14(neuron_core_0_n_829),
        .SPI_OPEN_LOOP_sync_reg_15(neuron_core_0_n_834),
        .SPI_OPEN_LOOP_sync_reg_16(neuron_core_0_n_844),
        .SPI_OPEN_LOOP_sync_reg_17(neuron_core_0_n_859),
        .SPI_OPEN_LOOP_sync_reg_18(neuron_core_0_n_863),
        .SPI_OPEN_LOOP_sync_reg_19(neuron_core_0_n_868),
        .SPI_OPEN_LOOP_sync_reg_2(neuron_core_0_n_529),
        .SPI_OPEN_LOOP_sync_reg_20(neuron_core_0_n_870),
        .SPI_OPEN_LOOP_sync_reg_21(neuron_core_0_n_872),
        .SPI_OPEN_LOOP_sync_reg_22(neuron_core_0_n_881),
        .SPI_OPEN_LOOP_sync_reg_23(neuron_core_0_n_893),
        .SPI_OPEN_LOOP_sync_reg_24(neuron_core_0_n_894),
        .SPI_OPEN_LOOP_sync_reg_25(neuron_core_0_n_895),
        .SPI_OPEN_LOOP_sync_reg_26(neuron_core_0_n_896),
        .SPI_OPEN_LOOP_sync_reg_27(neuron_core_0_n_897),
        .SPI_OPEN_LOOP_sync_reg_28(neuron_core_0_n_898),
        .SPI_OPEN_LOOP_sync_reg_29(neuron_core_0_n_900),
        .SPI_OPEN_LOOP_sync_reg_3(neuron_core_0_n_687),
        .SPI_OPEN_LOOP_sync_reg_30(neuron_core_0_n_901),
        .SPI_OPEN_LOOP_sync_reg_4(neuron_core_0_n_688),
        .SPI_OPEN_LOOP_sync_reg_5(neuron_core_0_n_690),
        .SPI_OPEN_LOOP_sync_reg_6(neuron_core_0_n_695),
        .SPI_OPEN_LOOP_sync_reg_7(neuron_core_0_n_750),
        .SPI_OPEN_LOOP_sync_reg_8(neuron_core_0_n_767),
        .SPI_OPEN_LOOP_sync_reg_9(neuron_core_0_n_783),
        .SRAM_reg_0(neuron_core_0_n_526),
        .SRAM_reg_0_0(neuron_core_0_n_530),
        .SRAM_reg_0_1(neuron_core_0_n_531),
        .SRAM_reg_0_10(neuron_core_0_n_549),
        .SRAM_reg_0_11(neuron_core_0_n_550),
        .SRAM_reg_0_12(neuron_core_0_n_552),
        .SRAM_reg_0_13(neuron_core_0_n_553),
        .SRAM_reg_0_14(neuron_core_0_n_556),
        .SRAM_reg_0_15(neuron_core_0_n_558),
        .SRAM_reg_0_16(neuron_core_0_n_560),
        .SRAM_reg_0_17(neuron_core_0_n_563),
        .SRAM_reg_0_18(neuron_core_0_n_565),
        .SRAM_reg_0_19(neuron_core_0_n_566),
        .SRAM_reg_0_2({NEUR_EVENT_OUT[6:5],NEUR_EVENT_OUT[3:2]}),
        .SRAM_reg_0_20(neuron_core_0_n_679),
        .SRAM_reg_0_21(neuron_core_0_n_680),
        .SRAM_reg_0_22(neuron_core_0_n_682),
        .SRAM_reg_0_23(neuron_core_0_n_683),
        .SRAM_reg_0_24(neuron_core_0_n_686),
        .SRAM_reg_0_25(neuron_core_0_n_707),
        .SRAM_reg_0_26(neuron_core_0_n_710),
        .SRAM_reg_0_27(neuron_core_0_n_713),
        .SRAM_reg_0_28(neuron_core_0_n_714),
        .SRAM_reg_0_29(neuron_core_0_n_715),
        .SRAM_reg_0_3(neuron_core_0_n_537),
        .SRAM_reg_0_30(neuron_core_0_n_716),
        .SRAM_reg_0_31(neuron_core_0_n_786),
        .SRAM_reg_0_32(neuron_core_0_n_789),
        .SRAM_reg_0_33(neuron_core_0_n_795),
        .SRAM_reg_0_34(neuron_core_0_n_797),
        .SRAM_reg_0_35(neuron_core_0_n_821),
        .SRAM_reg_0_36(neuron_core_0_n_830),
        .SRAM_reg_0_37(neuron_core_0_n_851),
        .SRAM_reg_0_38(neuron_core_0_n_864),
        .SRAM_reg_0_39(neuron_core_0_n_877),
        .SRAM_reg_0_4(neuron_core_0_n_539),
        .SRAM_reg_0_40(neuron_core_0_n_878),
        .SRAM_reg_0_41(neuron_core_0_n_885),
        .SRAM_reg_0_42(neuron_core_0_n_890),
        .SRAM_reg_0_43(neuron_core_0_n_934),
        .SRAM_reg_0_44(neuron_core_0_n_936),
        .SRAM_reg_0_45(neuron_core_0_n_937),
        .SRAM_reg_0_46(neuron_core_0_n_939),
        .SRAM_reg_0_47(neuron_core_0_n_940),
        .SRAM_reg_0_48(neuron_core_0_n_942),
        .SRAM_reg_0_49(neuron_core_0_n_953),
        .SRAM_reg_0_5(neuron_core_0_n_543),
        .SRAM_reg_0_50(neuron_core_0_n_955),
        .SRAM_reg_0_51(neuron_core_0_n_956),
        .SRAM_reg_0_52(neuron_core_0_n_957),
        .SRAM_reg_0_53(spi_slave_0_n_219),
        .SRAM_reg_0_54(spi_slave_0_n_218),
        .SRAM_reg_0_6(neuron_core_0_n_544),
        .SRAM_reg_0_7(neuron_core_0_n_546),
        .SRAM_reg_0_8(neuron_core_0_n_547),
        .SRAM_reg_0_9(neuron_core_0_n_548),
        .SRAM_reg_0_i_94__0(controller_0_n_709),
        .SRAM_reg_0_i_94__0_0(syn_weight),
        .SRAM_reg_1(neuron_core_0_n_0),
        .SRAM_reg_1_0({neuron_core_0_n_1,neuron_core_0_n_2,neuron_core_0_n_3,neuron_core_0_n_4}),
        .SRAM_reg_1_1(neuron_core_0_n_684),
        .SRAM_reg_1_10(neuron_core_0_n_951),
        .SRAM_reg_1_11(neuron_core_0_n_952),
        .SRAM_reg_1_12(neuron_core_0_n_954),
        .SRAM_reg_1_13(controller_0_n_608),
        .SRAM_reg_1_14(spi_slave_0_n_202),
        .SRAM_reg_1_15(CTRL_PROG_DATA),
        .SRAM_reg_1_16(spi_slave_0_n_225),
        .SRAM_reg_1_17(spi_slave_0_n_220),
        .SRAM_reg_1_18(spi_slave_0_n_224),
        .SRAM_reg_1_19(spi_slave_0_n_222),
        .SRAM_reg_1_2(neuron_core_0_n_692),
        .SRAM_reg_1_20(spi_slave_0_n_223),
        .SRAM_reg_1_21(spi_slave_0_n_221),
        .SRAM_reg_1_22(spi_slave_0_n_208),
        .SRAM_reg_1_23(spi_slave_0_n_206),
        .SRAM_reg_1_24(spi_slave_0_n_230),
        .SRAM_reg_1_25(controller_0_n_40),
        .SRAM_reg_1_26(spi_slave_0_n_211),
        .SRAM_reg_1_27(spi_slave_0_n_215),
        .SRAM_reg_1_28(spi_slave_0_n_216),
        .SRAM_reg_1_29(spi_slave_0_n_207),
        .SRAM_reg_1_3(neuron_core_0_n_696),
        .SRAM_reg_1_30(spi_slave_0_n_209),
        .SRAM_reg_1_31(spi_slave_0_n_232),
        .SRAM_reg_1_32(spi_slave_0_n_231),
        .SRAM_reg_1_33(spi_slave_0_n_200),
        .SRAM_reg_1_34(spi_slave_0_n_201),
        .SRAM_reg_1_35(spi_slave_0_n_214),
        .SRAM_reg_1_36(spi_slave_0_n_212),
        .SRAM_reg_1_37(spi_slave_0_n_210),
        .SRAM_reg_1_38(spi_slave_0_n_185),
        .SRAM_reg_1_39(controller_0_n_39),
        .SRAM_reg_1_4(neuron_core_0_n_705),
        .SRAM_reg_1_40(spi_slave_0_n_184),
        .SRAM_reg_1_41(spi_slave_0_n_205),
        .SRAM_reg_1_42(spi_slave_0_n_186),
        .SRAM_reg_1_43(controller_0_n_708),
        .SRAM_reg_1_44(spi_slave_0_n_227),
        .SRAM_reg_1_45(spi_slave_0_n_204),
        .SRAM_reg_1_46(spi_slave_0_n_226),
        .SRAM_reg_1_47(spi_slave_0_n_217),
        .SRAM_reg_1_48(spi_slave_0_n_188),
        .SRAM_reg_1_49(spi_slave_0_n_191),
        .SRAM_reg_1_5(neuron_core_0_n_706),
        .SRAM_reg_1_50(spi_slave_0_n_229),
        .SRAM_reg_1_51(controller_0_n_41),
        .SRAM_reg_1_52(spi_slave_0_n_203),
        .SRAM_reg_1_53(spi_slave_0_n_193),
        .SRAM_reg_1_54(spi_slave_0_n_192),
        .SRAM_reg_1_55(controller_0_n_42),
        .SRAM_reg_1_56(spi_slave_0_n_198),
        .SRAM_reg_1_57(spi_slave_0_n_199),
        .SRAM_reg_1_58(spi_slave_0_n_197),
        .SRAM_reg_1_59(spi_slave_0_n_196),
        .SRAM_reg_1_6(neuron_core_0_n_708),
        .SRAM_reg_1_7(neuron_core_0_n_935),
        .SRAM_reg_1_8(neuron_core_0_n_941),
        .SRAM_reg_1_9(\izh_neuron_0/state_inacc_next0 ),
        .SRAM_reg_1_i_130(scheduler_0_n_92),
        .SRAM_reg_1_i_130_0(controller_0_n_43),
        .SRAM_reg_1_i_130_1(controller_0_n_652),
        .SRAM_reg_1_i_130_2(scheduler_0_n_91),
        .SRAM_reg_1_i_249(controller_0_n_701),
        .SRAM_reg_1_i_249_0(controller_0_n_700),
        .SRAM_reg_1_i_249_1(controller_0_n_703),
        .SRAM_reg_1_i_249_2(controller_0_n_702),
        .SRAM_reg_1_i_250(controller_0_n_705),
        .SRAM_reg_1_i_250_0(controller_0_n_704),
        .SRAM_reg_1_i_250_1(controller_0_n_706),
        .SRAM_reg_1_i_250_2(controller_0_n_707),
        .empty_i_10__19(controller_0_n_671),
        .empty_i_10__4(controller_0_n_5),
        .empty_i_11__11(scheduler_0_n_95),
        .empty_i_14__1(scheduler_0_n_101),
        .empty_i_17__1(scheduler_0_n_54),
        .empty_i_3__30(scheduler_0_n_12),
        .empty_i_5__14(scheduler_0_n_20),
        .empty_i_5__15(scheduler_0_n_55),
        .empty_i_5__48(scheduler_0_n_21),
        .empty_i_5__7(scheduler_0_n_19),
        .empty_i_5__7_0(scheduler_0_n_16),
        .empty_i_6__13(scheduler_0_n_14),
        .empty_i_6__15(scheduler_0_n_99),
        .empty_i_6__24(scheduler_0_n_58),
        .empty_i_6__29(scheduler_0_n_57),
        .empty_i_6__36(controller_0_n_6),
        .empty_i_7__17(controller_0_n_670),
        .empty_i_7__36(scheduler_0_n_104),
        .empty_i_7__36_0(scheduler_0_n_96),
        .empty_i_7__37(scheduler_0_n_103),
        .empty_i_7__5(scheduler_0_n_15),
        .empty_i_9__23(scheduler_0_n_100),
        .empty_i_9__23_0(scheduler_0_n_13),
        .empty_i_9__24(scheduler_0_n_56),
        .event_inh(\izh_neuron_0/event_inh ),
        .\fill_cnt[4]_i_3__21 (scheduler_0_n_98),
        .\fill_cnt[4]_i_3__25 (scheduler_0_n_94),
        .\fill_cnt[4]_i_3__41 (scheduler_0_n_18),
        .\fill_cnt[4]_i_3__41_0 (scheduler_0_n_17),
        .\fill_cnt[4]_i_4__24 (scheduler_0_n_102),
        .\fill_cnt[4]_i_8__0 (controller_0_n_677),
        .\genblk1[0].mem_reg[0][8] (scheduler_0_n_10),
        .\genblk1[0].mem_reg[0][8]_0 (scheduler_0_n_11),
        .\genblk1[0].mem_reg[0][8]_1 (scheduler_0_n_9),
        .\genblk1[0].mem_reg[0][8]_2 (scheduler_0_n_62),
        .\genblk1[0].mem_reg[0][8]_3 (scheduler_0_n_60),
        .\genblk1[0].mem_reg[0][8]_4 (scheduler_0_n_59),
        .\genblk1[3].mem[3][8]_i_10__0 (controller_0_n_672),
        .\genblk1[3].mem[3][8]_i_13__0 (neuron_core_0_n_794),
        .\genblk1[3].mem[3][8]_i_25 (controller_0_n_675),
        .\genblk1[3].mem[3][8]_i_36 (controller_0_n_676),
        .\genblk1[3].mem[3][8]_i_4__18 (scheduler_0_n_97),
        .\genblk1[3].mem[3][8]_i_4__38 (scheduler_0_n_105),
        .\genblk1[3].mem[3][8]_i_5__33 (controller_0_n_674),
        .\genblk1[3].mem[3][8]_i_5__6 (scheduler_0_n_93),
        .\genblk1[3].mem[3][8]_i_5__6_0 (scheduler_0_n_61),
        .\genblk1[3].mem[3][8]_i_8__28 (controller_0_n_673),
        .\genblk2[0].NEUR_V_DOWN_reg[0]_0 (controller_0_n_577),
        .\genblk2[0].NEUR_V_UP_reg[0]_0 (controller_0_n_576),
        .\genblk2[100].NEUR_V_DOWN_reg[100]_0 (controller_0_n_385),
        .\genblk2[100].NEUR_V_UP_reg[100]_0 (controller_0_n_384),
        .\genblk2[101].NEUR_V_DOWN_reg[101]_0 (controller_0_n_387),
        .\genblk2[101].NEUR_V_UP_reg[101]_0 (controller_0_n_386),
        .\genblk2[102].NEUR_V_DOWN_reg[102]_0 (controller_0_n_389),
        .\genblk2[102].NEUR_V_UP_reg[102]_0 (controller_0_n_388),
        .\genblk2[103].NEUR_V_DOWN_reg[103]_0 (controller_0_n_391),
        .\genblk2[103].NEUR_V_UP_reg[103]_0 (controller_0_n_390),
        .\genblk2[104].NEUR_V_DOWN_reg[104]_0 (controller_0_n_393),
        .\genblk2[104].NEUR_V_UP_reg[104]_0 (controller_0_n_392),
        .\genblk2[105].NEUR_V_DOWN_reg[105]_0 (controller_0_n_395),
        .\genblk2[105].NEUR_V_UP_reg[105]_0 (controller_0_n_394),
        .\genblk2[106].NEUR_V_DOWN_reg[106]_0 (controller_0_n_397),
        .\genblk2[106].NEUR_V_UP_reg[106]_0 (controller_0_n_396),
        .\genblk2[107].NEUR_V_DOWN_reg[107]_0 (controller_0_n_399),
        .\genblk2[107].NEUR_V_UP_reg[107]_0 (controller_0_n_398),
        .\genblk2[108].NEUR_V_DOWN_reg[108]_0 (controller_0_n_401),
        .\genblk2[108].NEUR_V_UP_reg[108]_0 (controller_0_n_400),
        .\genblk2[109].NEUR_V_DOWN_reg[109]_0 (controller_0_n_403),
        .\genblk2[109].NEUR_V_UP_reg[109]_0 (controller_0_n_402),
        .\genblk2[10].NEUR_V_DOWN_reg[10]_0 (controller_0_n_597),
        .\genblk2[10].NEUR_V_UP_reg[10]_0 (controller_0_n_596),
        .\genblk2[110].NEUR_V_DOWN_reg[110]_0 (controller_0_n_405),
        .\genblk2[110].NEUR_V_UP_reg[110]_0 (controller_0_n_404),
        .\genblk2[111].NEUR_V_DOWN_reg[111]_0 (controller_0_n_407),
        .\genblk2[111].NEUR_V_UP_reg[111]_0 (controller_0_n_406),
        .\genblk2[112].NEUR_V_DOWN_reg[112]_0 (controller_0_n_345),
        .\genblk2[112].NEUR_V_UP_reg[112]_0 (controller_0_n_344),
        .\genblk2[113].NEUR_V_DOWN_reg[113]_0 (controller_0_n_347),
        .\genblk2[113].NEUR_V_UP_reg[113]_0 (controller_0_n_346),
        .\genblk2[114].NEUR_V_DOWN_reg[114]_0 (controller_0_n_349),
        .\genblk2[114].NEUR_V_UP_reg[114]_0 (controller_0_n_348),
        .\genblk2[115].NEUR_V_DOWN_reg[115]_0 (controller_0_n_351),
        .\genblk2[115].NEUR_V_UP_reg[115]_0 (controller_0_n_350),
        .\genblk2[116].NEUR_V_DOWN_reg[116]_0 (controller_0_n_353),
        .\genblk2[116].NEUR_V_UP_reg[116]_0 (controller_0_n_352),
        .\genblk2[117].NEUR_V_DOWN_reg[117]_0 (controller_0_n_355),
        .\genblk2[117].NEUR_V_UP_reg[117]_0 (controller_0_n_354),
        .\genblk2[118].NEUR_V_DOWN_reg[118]_0 (controller_0_n_357),
        .\genblk2[118].NEUR_V_UP_reg[118]_0 (controller_0_n_356),
        .\genblk2[119].NEUR_V_DOWN_reg[119]_0 (controller_0_n_359),
        .\genblk2[119].NEUR_V_UP_reg[119]_0 (controller_0_n_358),
        .\genblk2[11].NEUR_V_DOWN_reg[11]_0 (controller_0_n_599),
        .\genblk2[11].NEUR_V_UP_reg[11]_0 (controller_0_n_598),
        .\genblk2[120].NEUR_V_DOWN_reg[120]_0 (controller_0_n_361),
        .\genblk2[120].NEUR_V_UP_reg[120]_0 (controller_0_n_360),
        .\genblk2[121].NEUR_V_DOWN_reg[121]_0 (controller_0_n_363),
        .\genblk2[121].NEUR_V_UP_reg[121]_0 (controller_0_n_362),
        .\genblk2[122].NEUR_V_DOWN_reg[122]_0 (controller_0_n_365),
        .\genblk2[122].NEUR_V_UP_reg[122]_0 (controller_0_n_364),
        .\genblk2[123].NEUR_V_DOWN_reg[123]_0 (controller_0_n_367),
        .\genblk2[123].NEUR_V_UP_reg[123]_0 (controller_0_n_366),
        .\genblk2[124].NEUR_V_DOWN_reg[124]_0 (controller_0_n_369),
        .\genblk2[124].NEUR_V_UP_reg[124]_0 (controller_0_n_368),
        .\genblk2[125].NEUR_V_DOWN_reg[125]_0 (controller_0_n_371),
        .\genblk2[125].NEUR_V_UP_reg[125]_0 (controller_0_n_370),
        .\genblk2[126].NEUR_V_DOWN_reg[126]_0 (controller_0_n_373),
        .\genblk2[126].NEUR_V_UP_reg[126]_0 (controller_0_n_372),
        .\genblk2[127].NEUR_V_DOWN_reg[127]_0 (controller_0_n_375),
        .\genblk2[127].NEUR_V_UP_reg[127]_0 (controller_0_n_374),
        .\genblk2[128].NEUR_V_DOWN_reg[128]_0 (controller_0_n_313),
        .\genblk2[128].NEUR_V_UP_reg[128]_0 (controller_0_n_312),
        .\genblk2[129].NEUR_V_DOWN_reg[129]_0 (controller_0_n_315),
        .\genblk2[129].NEUR_V_UP_reg[129]_0 (controller_0_n_314),
        .\genblk2[12].NEUR_V_DOWN_reg[12]_0 (controller_0_n_601),
        .\genblk2[12].NEUR_V_UP_reg[12]_0 (controller_0_n_600),
        .\genblk2[130].NEUR_V_DOWN_reg[130]_0 (controller_0_n_317),
        .\genblk2[130].NEUR_V_UP_reg[130]_0 (controller_0_n_316),
        .\genblk2[131].NEUR_V_DOWN_reg[131]_0 (controller_0_n_319),
        .\genblk2[131].NEUR_V_UP_reg[131]_0 (controller_0_n_318),
        .\genblk2[132].NEUR_V_DOWN_reg[132]_0 (controller_0_n_321),
        .\genblk2[132].NEUR_V_UP_reg[132]_0 (controller_0_n_320),
        .\genblk2[133].NEUR_V_DOWN_reg[133]_0 (controller_0_n_323),
        .\genblk2[133].NEUR_V_UP_reg[133]_0 (controller_0_n_322),
        .\genblk2[134].NEUR_V_DOWN_reg[134]_0 (controller_0_n_325),
        .\genblk2[134].NEUR_V_UP_reg[134]_0 (controller_0_n_324),
        .\genblk2[135].NEUR_V_DOWN_reg[135]_0 (controller_0_n_327),
        .\genblk2[135].NEUR_V_UP_reg[135]_0 (controller_0_n_326),
        .\genblk2[136].NEUR_V_DOWN_reg[136]_0 (controller_0_n_329),
        .\genblk2[136].NEUR_V_UP_reg[136]_0 (controller_0_n_328),
        .\genblk2[137].NEUR_V_DOWN_reg[137]_0 (controller_0_n_331),
        .\genblk2[137].NEUR_V_UP_reg[137]_0 (controller_0_n_330),
        .\genblk2[138].NEUR_V_DOWN_reg[138]_0 (controller_0_n_333),
        .\genblk2[138].NEUR_V_UP_reg[138]_0 (controller_0_n_332),
        .\genblk2[139].NEUR_V_DOWN_reg[139]_0 (controller_0_n_335),
        .\genblk2[139].NEUR_V_UP_reg[139]_0 (controller_0_n_334),
        .\genblk2[13].NEUR_V_DOWN_reg[13]_0 (controller_0_n_603),
        .\genblk2[13].NEUR_V_UP_reg[13]_0 (controller_0_n_602),
        .\genblk2[140].NEUR_V_DOWN_reg[140]_0 (controller_0_n_337),
        .\genblk2[140].NEUR_V_UP_reg[140]_0 (controller_0_n_336),
        .\genblk2[141].NEUR_V_DOWN_reg[141]_0 (controller_0_n_339),
        .\genblk2[141].NEUR_V_UP_reg[141]_0 (controller_0_n_338),
        .\genblk2[142].NEUR_V_DOWN_reg[142]_0 (controller_0_n_341),
        .\genblk2[142].NEUR_V_UP_reg[142]_0 (controller_0_n_340),
        .\genblk2[143].NEUR_V_DOWN_reg[143]_0 (controller_0_n_343),
        .\genblk2[143].NEUR_V_UP_reg[143]_0 (controller_0_n_342),
        .\genblk2[144].NEUR_V_DOWN_reg[144]_0 (controller_0_n_281),
        .\genblk2[144].NEUR_V_UP_reg[144]_0 (controller_0_n_280),
        .\genblk2[145].NEUR_V_DOWN_reg[145]_0 (controller_0_n_283),
        .\genblk2[145].NEUR_V_UP_reg[145]_0 (controller_0_n_282),
        .\genblk2[146].NEUR_V_DOWN_reg[146]_0 (controller_0_n_285),
        .\genblk2[146].NEUR_V_UP_reg[146]_0 (controller_0_n_284),
        .\genblk2[147].NEUR_V_DOWN_reg[147]_0 (controller_0_n_287),
        .\genblk2[147].NEUR_V_UP_reg[147]_0 (controller_0_n_286),
        .\genblk2[148].NEUR_V_DOWN_reg[148]_0 (controller_0_n_289),
        .\genblk2[148].NEUR_V_UP_reg[148]_0 (controller_0_n_288),
        .\genblk2[149].NEUR_V_DOWN_reg[149]_0 (controller_0_n_291),
        .\genblk2[149].NEUR_V_UP_reg[149]_0 (controller_0_n_290),
        .\genblk2[14].NEUR_V_DOWN_reg[14]_0 (controller_0_n_605),
        .\genblk2[14].NEUR_V_UP_reg[14]_0 (controller_0_n_604),
        .\genblk2[150].NEUR_V_DOWN_reg[150]_0 (controller_0_n_293),
        .\genblk2[150].NEUR_V_UP_reg[150]_0 (controller_0_n_292),
        .\genblk2[151].NEUR_V_DOWN_reg[151]_0 (controller_0_n_295),
        .\genblk2[151].NEUR_V_UP_reg[151]_0 (controller_0_n_294),
        .\genblk2[152].NEUR_V_DOWN_reg[152]_0 (controller_0_n_297),
        .\genblk2[152].NEUR_V_UP_reg[152]_0 (controller_0_n_296),
        .\genblk2[153].NEUR_V_DOWN_reg[153]_0 (controller_0_n_299),
        .\genblk2[153].NEUR_V_UP_reg[153]_0 (controller_0_n_298),
        .\genblk2[154].NEUR_V_DOWN_reg[154]_0 (controller_0_n_301),
        .\genblk2[154].NEUR_V_UP_reg[154]_0 (controller_0_n_300),
        .\genblk2[155].NEUR_V_DOWN_reg[155]_0 (controller_0_n_303),
        .\genblk2[155].NEUR_V_UP_reg[155]_0 (controller_0_n_302),
        .\genblk2[156].NEUR_V_DOWN_reg[156]_0 (controller_0_n_305),
        .\genblk2[156].NEUR_V_UP_reg[156]_0 (controller_0_n_304),
        .\genblk2[157].NEUR_V_DOWN_reg[157]_0 (controller_0_n_307),
        .\genblk2[157].NEUR_V_UP_reg[157]_0 (controller_0_n_306),
        .\genblk2[158].NEUR_V_DOWN_reg[158]_0 (controller_0_n_309),
        .\genblk2[158].NEUR_V_UP_reg[158]_0 (controller_0_n_308),
        .\genblk2[159].NEUR_V_DOWN_reg[159]_0 (controller_0_n_311),
        .\genblk2[159].NEUR_V_UP_reg[159]_0 (controller_0_n_310),
        .\genblk2[15].NEUR_V_DOWN_reg[15]_0 (controller_0_n_607),
        .\genblk2[15].NEUR_V_UP_reg[15]_0 (controller_0_n_606),
        .\genblk2[160].NEUR_V_DOWN_reg[160]_0 (controller_0_n_249),
        .\genblk2[160].NEUR_V_UP_reg[160]_0 (controller_0_n_248),
        .\genblk2[161].NEUR_V_DOWN_reg[161]_0 (controller_0_n_251),
        .\genblk2[161].NEUR_V_UP_reg[161]_0 (controller_0_n_250),
        .\genblk2[162].NEUR_V_DOWN_reg[162]_0 (controller_0_n_253),
        .\genblk2[162].NEUR_V_UP_reg[162]_0 (controller_0_n_252),
        .\genblk2[163].NEUR_V_DOWN_reg[163]_0 (controller_0_n_255),
        .\genblk2[163].NEUR_V_UP_reg[163]_0 (controller_0_n_254),
        .\genblk2[164].NEUR_V_DOWN_reg[164]_0 (controller_0_n_257),
        .\genblk2[164].NEUR_V_UP_reg[164]_0 (controller_0_n_256),
        .\genblk2[165].NEUR_V_DOWN_reg[165]_0 (controller_0_n_259),
        .\genblk2[165].NEUR_V_UP_reg[165]_0 (controller_0_n_258),
        .\genblk2[166].NEUR_V_DOWN_reg[166]_0 (controller_0_n_261),
        .\genblk2[166].NEUR_V_UP_reg[166]_0 (controller_0_n_260),
        .\genblk2[167].NEUR_V_DOWN_reg[167]_0 (controller_0_n_263),
        .\genblk2[167].NEUR_V_UP_reg[167]_0 (controller_0_n_262),
        .\genblk2[168].NEUR_V_DOWN_reg[168]_0 (controller_0_n_265),
        .\genblk2[168].NEUR_V_UP_reg[168]_0 (controller_0_n_264),
        .\genblk2[169].NEUR_V_DOWN_reg[169]_0 (controller_0_n_267),
        .\genblk2[169].NEUR_V_UP_reg[169]_0 (controller_0_n_266),
        .\genblk2[16].NEUR_V_DOWN_reg[16]_0 (controller_0_n_537),
        .\genblk2[16].NEUR_V_UP_reg[16]_0 (controller_0_n_536),
        .\genblk2[170].NEUR_V_DOWN_reg[170]_0 (controller_0_n_269),
        .\genblk2[170].NEUR_V_UP_reg[170]_0 (controller_0_n_268),
        .\genblk2[171].NEUR_V_DOWN_reg[171]_0 (controller_0_n_271),
        .\genblk2[171].NEUR_V_UP_reg[171]_0 (controller_0_n_270),
        .\genblk2[172].NEUR_V_DOWN_reg[172]_0 (controller_0_n_273),
        .\genblk2[172].NEUR_V_UP_reg[172]_0 (controller_0_n_272),
        .\genblk2[173].NEUR_V_DOWN_reg[173]_0 (controller_0_n_275),
        .\genblk2[173].NEUR_V_UP_reg[173]_0 (controller_0_n_274),
        .\genblk2[174].NEUR_V_DOWN_reg[174]_0 (controller_0_n_277),
        .\genblk2[174].NEUR_V_UP_reg[174]_0 (controller_0_n_276),
        .\genblk2[175].NEUR_V_DOWN_reg[175]_0 (controller_0_n_279),
        .\genblk2[175].NEUR_V_UP_reg[175]_0 (controller_0_n_278),
        .\genblk2[176].NEUR_V_DOWN_reg[176]_0 (controller_0_n_217),
        .\genblk2[176].NEUR_V_UP_reg[176]_0 (controller_0_n_216),
        .\genblk2[177].NEUR_V_DOWN_reg[177]_0 (controller_0_n_219),
        .\genblk2[177].NEUR_V_UP_reg[177]_0 (controller_0_n_218),
        .\genblk2[178].NEUR_V_DOWN_reg[178]_0 (controller_0_n_221),
        .\genblk2[178].NEUR_V_UP_reg[178]_0 (controller_0_n_220),
        .\genblk2[179].NEUR_V_DOWN_reg[179]_0 (controller_0_n_223),
        .\genblk2[179].NEUR_V_UP_reg[179]_0 (controller_0_n_222),
        .\genblk2[17].NEUR_V_DOWN_reg[17]_0 (controller_0_n_539),
        .\genblk2[17].NEUR_V_UP_reg[17]_0 (controller_0_n_538),
        .\genblk2[180].NEUR_V_DOWN_reg[180]_0 (controller_0_n_225),
        .\genblk2[180].NEUR_V_UP_reg[180]_0 (controller_0_n_224),
        .\genblk2[181].NEUR_V_DOWN_reg[181]_0 (controller_0_n_227),
        .\genblk2[181].NEUR_V_UP_reg[181]_0 (controller_0_n_226),
        .\genblk2[182].NEUR_V_DOWN_reg[182]_0 (controller_0_n_229),
        .\genblk2[182].NEUR_V_UP_reg[182]_0 (controller_0_n_228),
        .\genblk2[183].NEUR_V_DOWN_reg[183]_0 (controller_0_n_231),
        .\genblk2[183].NEUR_V_UP_reg[183]_0 (controller_0_n_230),
        .\genblk2[184].NEUR_V_DOWN_reg[184]_0 (controller_0_n_233),
        .\genblk2[184].NEUR_V_UP_reg[184]_0 (controller_0_n_232),
        .\genblk2[185].NEUR_V_DOWN_reg[185]_0 (controller_0_n_235),
        .\genblk2[185].NEUR_V_UP_reg[185]_0 (controller_0_n_234),
        .\genblk2[186].NEUR_V_DOWN_reg[186]_0 (controller_0_n_237),
        .\genblk2[186].NEUR_V_UP_reg[186]_0 (controller_0_n_236),
        .\genblk2[187].NEUR_V_DOWN_reg[187]_0 (controller_0_n_239),
        .\genblk2[187].NEUR_V_UP_reg[187]_0 (controller_0_n_238),
        .\genblk2[188].NEUR_V_DOWN_reg[188]_0 (controller_0_n_241),
        .\genblk2[188].NEUR_V_UP_reg[188]_0 (controller_0_n_240),
        .\genblk2[189].NEUR_V_DOWN_reg[189]_0 (controller_0_n_243),
        .\genblk2[189].NEUR_V_UP_reg[189]_0 (controller_0_n_242),
        .\genblk2[18].NEUR_V_DOWN_reg[18]_0 (controller_0_n_541),
        .\genblk2[18].NEUR_V_UP_reg[18]_0 (controller_0_n_540),
        .\genblk2[190].NEUR_V_DOWN_reg[190]_0 (controller_0_n_245),
        .\genblk2[190].NEUR_V_UP_reg[190]_0 (controller_0_n_244),
        .\genblk2[191].NEUR_V_DOWN_reg[191]_0 (controller_0_n_247),
        .\genblk2[191].NEUR_V_UP_reg[191]_0 (controller_0_n_246),
        .\genblk2[192].NEUR_V_DOWN_reg[192]_0 (controller_0_n_185),
        .\genblk2[192].NEUR_V_UP_reg[192]_0 (controller_0_n_184),
        .\genblk2[193].NEUR_V_DOWN_reg[193]_0 (controller_0_n_187),
        .\genblk2[193].NEUR_V_UP_reg[193]_0 (controller_0_n_186),
        .\genblk2[194].NEUR_V_DOWN_reg[194]_0 (controller_0_n_189),
        .\genblk2[194].NEUR_V_UP_reg[194]_0 (controller_0_n_188),
        .\genblk2[195].NEUR_V_DOWN_reg[195]_0 (controller_0_n_191),
        .\genblk2[195].NEUR_V_UP_reg[195]_0 (controller_0_n_190),
        .\genblk2[196].NEUR_V_DOWN_reg[196]_0 (controller_0_n_193),
        .\genblk2[196].NEUR_V_UP_reg[196]_0 (controller_0_n_192),
        .\genblk2[197].NEUR_V_DOWN_reg[197]_0 (controller_0_n_195),
        .\genblk2[197].NEUR_V_UP_reg[197]_0 (controller_0_n_194),
        .\genblk2[198].NEUR_V_DOWN_reg[198]_0 (controller_0_n_197),
        .\genblk2[198].NEUR_V_UP_reg[198]_0 (controller_0_n_196),
        .\genblk2[199].NEUR_V_DOWN_reg[199]_0 (controller_0_n_199),
        .\genblk2[199].NEUR_V_UP_reg[199]_0 (controller_0_n_198),
        .\genblk2[19].NEUR_V_DOWN_reg[19]_0 (controller_0_n_543),
        .\genblk2[19].NEUR_V_UP_reg[19]_0 (controller_0_n_542),
        .\genblk2[1].NEUR_V_DOWN_reg[1]_0 (controller_0_n_579),
        .\genblk2[1].NEUR_V_UP_reg[1]_0 (controller_0_n_578),
        .\genblk2[200].NEUR_V_DOWN_reg[200]_0 (controller_0_n_201),
        .\genblk2[200].NEUR_V_UP_reg[200]_0 (controller_0_n_200),
        .\genblk2[201].NEUR_V_DOWN_reg[201]_0 (controller_0_n_203),
        .\genblk2[201].NEUR_V_UP_reg[201]_0 (controller_0_n_202),
        .\genblk2[202].NEUR_V_DOWN_reg[202]_0 (controller_0_n_205),
        .\genblk2[202].NEUR_V_UP_reg[202]_0 (controller_0_n_204),
        .\genblk2[203].NEUR_V_DOWN_reg[203]_0 (controller_0_n_207),
        .\genblk2[203].NEUR_V_UP_reg[203]_0 (controller_0_n_206),
        .\genblk2[204].NEUR_V_DOWN_reg[204]_0 (controller_0_n_209),
        .\genblk2[204].NEUR_V_UP_reg[204]_0 (controller_0_n_208),
        .\genblk2[205].NEUR_V_DOWN_reg[205]_0 (controller_0_n_211),
        .\genblk2[205].NEUR_V_UP_reg[205]_0 (controller_0_n_210),
        .\genblk2[206].NEUR_V_DOWN_reg[206]_0 (controller_0_n_213),
        .\genblk2[206].NEUR_V_UP_reg[206]_0 (controller_0_n_212),
        .\genblk2[207].NEUR_V_DOWN_reg[207]_0 (controller_0_n_215),
        .\genblk2[207].NEUR_V_UP_reg[207]_0 (controller_0_n_214),
        .\genblk2[208].NEUR_V_DOWN_reg[208]_0 (controller_0_n_153),
        .\genblk2[208].NEUR_V_UP_reg[208]_0 (controller_0_n_152),
        .\genblk2[209].NEUR_V_DOWN_reg[209]_0 (controller_0_n_155),
        .\genblk2[209].NEUR_V_UP_reg[209]_0 (controller_0_n_154),
        .\genblk2[20].NEUR_V_DOWN_reg[20]_0 (controller_0_n_545),
        .\genblk2[20].NEUR_V_UP_reg[20]_0 (controller_0_n_544),
        .\genblk2[210].NEUR_V_DOWN_reg[210]_0 (controller_0_n_157),
        .\genblk2[210].NEUR_V_UP_reg[210]_0 (controller_0_n_156),
        .\genblk2[211].NEUR_V_DOWN_reg[211]_0 (controller_0_n_159),
        .\genblk2[211].NEUR_V_UP_reg[211]_0 (controller_0_n_158),
        .\genblk2[212].NEUR_V_DOWN_reg[212]_0 (controller_0_n_161),
        .\genblk2[212].NEUR_V_UP_reg[212]_0 (controller_0_n_160),
        .\genblk2[213].NEUR_V_DOWN_reg[213]_0 (controller_0_n_163),
        .\genblk2[213].NEUR_V_UP_reg[213]_0 (controller_0_n_162),
        .\genblk2[214].NEUR_V_DOWN_reg[214]_0 (controller_0_n_165),
        .\genblk2[214].NEUR_V_UP_reg[214]_0 (controller_0_n_164),
        .\genblk2[215].NEUR_V_DOWN_reg[215]_0 (controller_0_n_167),
        .\genblk2[215].NEUR_V_UP_reg[215]_0 (controller_0_n_166),
        .\genblk2[216].NEUR_V_DOWN_reg[216]_0 (controller_0_n_169),
        .\genblk2[216].NEUR_V_UP_reg[216]_0 (controller_0_n_168),
        .\genblk2[217].NEUR_V_DOWN_reg[217]_0 (controller_0_n_171),
        .\genblk2[217].NEUR_V_UP_reg[217]_0 (controller_0_n_170),
        .\genblk2[218].NEUR_V_DOWN_reg[218]_0 (controller_0_n_173),
        .\genblk2[218].NEUR_V_UP_reg[218]_0 (controller_0_n_172),
        .\genblk2[219].NEUR_V_DOWN_reg[219]_0 (controller_0_n_175),
        .\genblk2[219].NEUR_V_UP_reg[219]_0 (controller_0_n_174),
        .\genblk2[21].NEUR_V_DOWN_reg[21]_0 (controller_0_n_547),
        .\genblk2[21].NEUR_V_UP_reg[21]_0 (controller_0_n_546),
        .\genblk2[220].NEUR_V_DOWN_reg[220]_0 (controller_0_n_177),
        .\genblk2[220].NEUR_V_UP_reg[220]_0 (controller_0_n_176),
        .\genblk2[221].NEUR_V_DOWN_reg[221]_0 (controller_0_n_179),
        .\genblk2[221].NEUR_V_UP_reg[221]_0 (controller_0_n_178),
        .\genblk2[222].NEUR_V_DOWN_reg[222]_0 (controller_0_n_181),
        .\genblk2[222].NEUR_V_UP_reg[222]_0 (controller_0_n_180),
        .\genblk2[223].NEUR_V_DOWN_reg[223]_0 (controller_0_n_183),
        .\genblk2[223].NEUR_V_UP_reg[223]_0 (controller_0_n_182),
        .\genblk2[224].NEUR_V_DOWN_reg[224]_0 (controller_0_n_121),
        .\genblk2[224].NEUR_V_UP_reg[224]_0 (controller_0_n_120),
        .\genblk2[225].NEUR_V_DOWN_reg[225]_0 (controller_0_n_123),
        .\genblk2[225].NEUR_V_UP_reg[225]_0 (controller_0_n_122),
        .\genblk2[226].NEUR_V_DOWN_reg[226]_0 (controller_0_n_125),
        .\genblk2[226].NEUR_V_UP_reg[226]_0 (controller_0_n_124),
        .\genblk2[227].NEUR_V_DOWN_reg[227]_0 (controller_0_n_127),
        .\genblk2[227].NEUR_V_UP_reg[227]_0 (controller_0_n_126),
        .\genblk2[228].NEUR_V_DOWN_reg[228]_0 (controller_0_n_129),
        .\genblk2[228].NEUR_V_UP_reg[228]_0 (controller_0_n_128),
        .\genblk2[229].NEUR_V_DOWN_reg[229]_0 (controller_0_n_131),
        .\genblk2[229].NEUR_V_UP_reg[229]_0 (controller_0_n_130),
        .\genblk2[22].NEUR_V_DOWN_reg[22]_0 (controller_0_n_549),
        .\genblk2[22].NEUR_V_UP_reg[22]_0 (controller_0_n_548),
        .\genblk2[230].NEUR_V_DOWN_reg[230]_0 (controller_0_n_133),
        .\genblk2[230].NEUR_V_UP_reg[230]_0 (controller_0_n_132),
        .\genblk2[231].NEUR_V_DOWN_reg[231]_0 (controller_0_n_135),
        .\genblk2[231].NEUR_V_UP_reg[231]_0 (controller_0_n_134),
        .\genblk2[232].NEUR_V_DOWN_reg[232]_0 (controller_0_n_137),
        .\genblk2[232].NEUR_V_UP_reg[232]_0 (controller_0_n_136),
        .\genblk2[233].NEUR_V_DOWN_reg[233]_0 (controller_0_n_139),
        .\genblk2[233].NEUR_V_UP_reg[233]_0 (controller_0_n_138),
        .\genblk2[234].NEUR_V_DOWN_reg[234]_0 (controller_0_n_141),
        .\genblk2[234].NEUR_V_UP_reg[234]_0 (controller_0_n_140),
        .\genblk2[235].NEUR_V_DOWN_reg[235]_0 (controller_0_n_143),
        .\genblk2[235].NEUR_V_UP_reg[235]_0 (controller_0_n_142),
        .\genblk2[236].NEUR_V_DOWN_reg[236]_0 (controller_0_n_145),
        .\genblk2[236].NEUR_V_UP_reg[236]_0 (controller_0_n_144),
        .\genblk2[237].NEUR_V_DOWN_reg[237]_0 (controller_0_n_147),
        .\genblk2[237].NEUR_V_UP_reg[237]_0 (controller_0_n_146),
        .\genblk2[238].NEUR_V_DOWN_reg[238]_0 (controller_0_n_149),
        .\genblk2[238].NEUR_V_UP_reg[238]_0 (controller_0_n_148),
        .\genblk2[239].NEUR_V_DOWN_reg[239]_0 (controller_0_n_151),
        .\genblk2[239].NEUR_V_UP_reg[239]_0 (controller_0_n_150),
        .\genblk2[23].NEUR_V_DOWN_reg[23]_0 (controller_0_n_551),
        .\genblk2[23].NEUR_V_UP_reg[23]_0 (controller_0_n_550),
        .\genblk2[240].NEUR_V_DOWN_reg[240]_0 (controller_0_n_87),
        .\genblk2[240].NEUR_V_UP_reg[240]_0 (controller_0_n_86),
        .\genblk2[241].NEUR_V_DOWN_reg[241]_0 (controller_0_n_91),
        .\genblk2[241].NEUR_V_UP_reg[241]_0 (controller_0_n_90),
        .\genblk2[242].NEUR_V_DOWN_reg[242]_0 (controller_0_n_93),
        .\genblk2[242].NEUR_V_UP_reg[242]_0 (controller_0_n_92),
        .\genblk2[243].NEUR_V_DOWN_reg[243]_0 (controller_0_n_95),
        .\genblk2[243].NEUR_V_UP_reg[243]_0 (controller_0_n_94),
        .\genblk2[244].NEUR_V_DOWN_reg[244]_0 (controller_0_n_97),
        .\genblk2[244].NEUR_V_UP_reg[244]_0 (controller_0_n_96),
        .\genblk2[245].NEUR_V_DOWN_reg[245]_0 (controller_0_n_99),
        .\genblk2[245].NEUR_V_UP_reg[245]_0 (controller_0_n_98),
        .\genblk2[246].NEUR_V_DOWN_reg[246]_0 (controller_0_n_101),
        .\genblk2[246].NEUR_V_UP_reg[246]_0 (controller_0_n_100),
        .\genblk2[247].NEUR_V_DOWN_reg[247]_0 (controller_0_n_103),
        .\genblk2[247].NEUR_V_UP_reg[247]_0 (controller_0_n_102),
        .\genblk2[248].NEUR_V_DOWN_reg[248]_0 (controller_0_n_105),
        .\genblk2[248].NEUR_V_UP_reg[248]_0 (controller_0_n_104),
        .\genblk2[249].NEUR_V_DOWN_reg[249]_0 (controller_0_n_107),
        .\genblk2[249].NEUR_V_UP_reg[249]_0 (controller_0_n_106),
        .\genblk2[24].NEUR_V_DOWN_reg[24]_0 (controller_0_n_553),
        .\genblk2[24].NEUR_V_UP_reg[24]_0 (controller_0_n_552),
        .\genblk2[250].NEUR_V_DOWN_reg[250]_0 (controller_0_n_109),
        .\genblk2[250].NEUR_V_UP_reg[250]_0 (controller_0_n_108),
        .\genblk2[251].NEUR_V_DOWN_reg[251]_0 (controller_0_n_111),
        .\genblk2[251].NEUR_V_UP_reg[251]_0 (controller_0_n_110),
        .\genblk2[252].NEUR_V_DOWN_reg[252]_0 (controller_0_n_113),
        .\genblk2[252].NEUR_V_UP_reg[252]_0 (controller_0_n_112),
        .\genblk2[253].NEUR_V_DOWN_reg[253]_0 (controller_0_n_115),
        .\genblk2[253].NEUR_V_UP_reg[253]_0 (controller_0_n_114),
        .\genblk2[254].NEUR_V_DOWN_reg[254]_0 (controller_0_n_117),
        .\genblk2[254].NEUR_V_UP_reg[254]_0 (controller_0_n_116),
        .\genblk2[255].NEUR_V_DOWN_reg[255]_0 (controller_0_n_119),
        .\genblk2[255].NEUR_V_UP_reg[255]_0 (controller_0_n_118),
        .\genblk2[25].NEUR_V_DOWN_reg[25]_0 (controller_0_n_555),
        .\genblk2[25].NEUR_V_UP_reg[25]_0 (controller_0_n_554),
        .\genblk2[26].NEUR_V_DOWN_reg[26]_0 (controller_0_n_557),
        .\genblk2[26].NEUR_V_UP_reg[26]_0 (controller_0_n_556),
        .\genblk2[27].NEUR_V_DOWN_reg[27]_0 (controller_0_n_559),
        .\genblk2[27].NEUR_V_UP_reg[27]_0 (controller_0_n_558),
        .\genblk2[28].NEUR_V_DOWN_reg[28]_0 (controller_0_n_569),
        .\genblk2[28].NEUR_V_UP_reg[28]_0 (controller_0_n_560),
        .\genblk2[29].NEUR_V_DOWN_reg[29]_0 (controller_0_n_571),
        .\genblk2[29].NEUR_V_UP_reg[29]_0 (controller_0_n_570),
        .\genblk2[2].NEUR_V_DOWN_reg[2]_0 (controller_0_n_581),
        .\genblk2[2].NEUR_V_UP_reg[2]_0 (controller_0_n_580),
        .\genblk2[30].NEUR_V_DOWN_reg[30]_0 (controller_0_n_573),
        .\genblk2[30].NEUR_V_UP_reg[30]_0 (controller_0_n_572),
        .\genblk2[31].NEUR_V_DOWN_reg[31]_0 (controller_0_n_575),
        .\genblk2[31].NEUR_V_UP_reg[31]_0 (controller_0_n_574),
        .\genblk2[32].NEUR_V_DOWN_reg[32]_0 (controller_0_n_505),
        .\genblk2[32].NEUR_V_UP_reg[32]_0 (controller_0_n_504),
        .\genblk2[33].NEUR_V_DOWN_reg[33]_0 (controller_0_n_507),
        .\genblk2[33].NEUR_V_UP_reg[33]_0 (controller_0_n_506),
        .\genblk2[34].NEUR_V_DOWN_reg[34]_0 (controller_0_n_509),
        .\genblk2[34].NEUR_V_UP_reg[34]_0 (controller_0_n_508),
        .\genblk2[35].NEUR_V_DOWN_reg[35]_0 (controller_0_n_511),
        .\genblk2[35].NEUR_V_UP_reg[35]_0 (controller_0_n_510),
        .\genblk2[36].NEUR_V_DOWN_reg[36]_0 (controller_0_n_513),
        .\genblk2[36].NEUR_V_UP_reg[36]_0 (controller_0_n_512),
        .\genblk2[37].NEUR_V_DOWN_reg[37]_0 (controller_0_n_515),
        .\genblk2[37].NEUR_V_UP_reg[37]_0 (controller_0_n_514),
        .\genblk2[38].NEUR_V_DOWN_reg[38]_0 (controller_0_n_517),
        .\genblk2[38].NEUR_V_UP_reg[38]_0 (controller_0_n_516),
        .\genblk2[39].NEUR_V_DOWN_reg[39]_0 (controller_0_n_519),
        .\genblk2[39].NEUR_V_UP_reg[39]_0 (controller_0_n_518),
        .\genblk2[3].NEUR_V_DOWN_reg[3]_0 (controller_0_n_583),
        .\genblk2[3].NEUR_V_UP_reg[3]_0 (controller_0_n_582),
        .\genblk2[40].NEUR_V_DOWN_reg[40]_0 (controller_0_n_521),
        .\genblk2[40].NEUR_V_UP_reg[40]_0 (controller_0_n_520),
        .\genblk2[41].NEUR_V_DOWN_reg[41]_0 (controller_0_n_523),
        .\genblk2[41].NEUR_V_UP_reg[41]_0 (controller_0_n_522),
        .\genblk2[42].NEUR_V_DOWN_reg[42]_0 (controller_0_n_525),
        .\genblk2[42].NEUR_V_UP_reg[42]_0 (controller_0_n_524),
        .\genblk2[43].NEUR_V_DOWN_reg[43]_0 (controller_0_n_527),
        .\genblk2[43].NEUR_V_UP_reg[43]_0 (controller_0_n_526),
        .\genblk2[44].NEUR_V_DOWN_reg[44]_0 (controller_0_n_529),
        .\genblk2[44].NEUR_V_UP_reg[44]_0 (controller_0_n_528),
        .\genblk2[45].NEUR_V_DOWN_reg[45]_0 (controller_0_n_531),
        .\genblk2[45].NEUR_V_UP_reg[45]_0 (controller_0_n_530),
        .\genblk2[46].NEUR_V_DOWN_reg[46]_0 (controller_0_n_533),
        .\genblk2[46].NEUR_V_UP_reg[46]_0 (controller_0_n_532),
        .\genblk2[47].NEUR_V_DOWN_reg[47]_0 (controller_0_n_535),
        .\genblk2[47].NEUR_V_UP_reg[47]_0 (controller_0_n_534),
        .\genblk2[48].NEUR_V_DOWN_reg[48]_0 (controller_0_n_473),
        .\genblk2[48].NEUR_V_UP_reg[48]_0 (controller_0_n_472),
        .\genblk2[49].NEUR_V_DOWN_reg[49]_0 (controller_0_n_475),
        .\genblk2[49].NEUR_V_UP_reg[49]_0 (controller_0_n_474),
        .\genblk2[4].NEUR_V_DOWN_reg[4]_0 (controller_0_n_585),
        .\genblk2[4].NEUR_V_UP_reg[4]_0 (controller_0_n_584),
        .\genblk2[50].NEUR_V_DOWN_reg[50]_0 (controller_0_n_477),
        .\genblk2[50].NEUR_V_UP_reg[50]_0 (controller_0_n_476),
        .\genblk2[51].NEUR_V_DOWN_reg[51]_0 (controller_0_n_479),
        .\genblk2[51].NEUR_V_UP_reg[51]_0 (controller_0_n_478),
        .\genblk2[52].NEUR_V_DOWN_reg[52]_0 (controller_0_n_481),
        .\genblk2[52].NEUR_V_UP_reg[52]_0 (controller_0_n_480),
        .\genblk2[53].NEUR_V_DOWN_reg[53]_0 (controller_0_n_483),
        .\genblk2[53].NEUR_V_UP_reg[53]_0 (controller_0_n_482),
        .\genblk2[54].NEUR_V_DOWN_reg[54]_0 (controller_0_n_485),
        .\genblk2[54].NEUR_V_UP_reg[54]_0 (controller_0_n_484),
        .\genblk2[55].NEUR_V_DOWN_reg[55]_0 (controller_0_n_487),
        .\genblk2[55].NEUR_V_UP_reg[55]_0 (controller_0_n_486),
        .\genblk2[56].NEUR_V_DOWN_reg[56]_0 (controller_0_n_489),
        .\genblk2[56].NEUR_V_UP_reg[56]_0 (controller_0_n_488),
        .\genblk2[57].NEUR_V_DOWN_reg[57]_0 (controller_0_n_491),
        .\genblk2[57].NEUR_V_UP_reg[57]_0 (controller_0_n_490),
        .\genblk2[58].NEUR_V_DOWN_reg[58]_0 (controller_0_n_493),
        .\genblk2[58].NEUR_V_UP_reg[58]_0 (controller_0_n_492),
        .\genblk2[59].NEUR_V_DOWN_reg[59]_0 (controller_0_n_495),
        .\genblk2[59].NEUR_V_UP_reg[59]_0 (controller_0_n_494),
        .\genblk2[5].NEUR_V_DOWN_reg[5]_0 (controller_0_n_587),
        .\genblk2[5].NEUR_V_UP_reg[5]_0 (controller_0_n_586),
        .\genblk2[60].NEUR_V_DOWN_reg[60]_0 (controller_0_n_497),
        .\genblk2[60].NEUR_V_UP_reg[60]_0 (controller_0_n_496),
        .\genblk2[61].NEUR_V_DOWN_reg[61]_0 (controller_0_n_499),
        .\genblk2[61].NEUR_V_UP_reg[61]_0 (controller_0_n_498),
        .\genblk2[62].NEUR_V_DOWN_reg[62]_0 (controller_0_n_501),
        .\genblk2[62].NEUR_V_UP_reg[62]_0 (controller_0_n_500),
        .\genblk2[63].NEUR_V_DOWN_reg[63]_0 (controller_0_n_503),
        .\genblk2[63].NEUR_V_UP_reg[63]_0 (controller_0_n_502),
        .\genblk2[64].NEUR_V_DOWN_reg[64]_0 (controller_0_n_441),
        .\genblk2[64].NEUR_V_UP_reg[64]_0 (controller_0_n_440),
        .\genblk2[65].NEUR_V_DOWN_reg[65]_0 (controller_0_n_443),
        .\genblk2[65].NEUR_V_UP_reg[65]_0 (controller_0_n_442),
        .\genblk2[66].NEUR_V_DOWN_reg[66]_0 (controller_0_n_445),
        .\genblk2[66].NEUR_V_UP_reg[66]_0 (controller_0_n_444),
        .\genblk2[67].NEUR_V_DOWN_reg[67]_0 (controller_0_n_447),
        .\genblk2[67].NEUR_V_UP_reg[67]_0 (controller_0_n_446),
        .\genblk2[68].NEUR_V_DOWN_reg[68]_0 (controller_0_n_449),
        .\genblk2[68].NEUR_V_UP_reg[68]_0 (controller_0_n_448),
        .\genblk2[69].NEUR_V_DOWN_reg[69]_0 (controller_0_n_451),
        .\genblk2[69].NEUR_V_UP_reg[69]_0 (controller_0_n_450),
        .\genblk2[6].NEUR_V_DOWN_reg[6]_0 (controller_0_n_589),
        .\genblk2[6].NEUR_V_UP_reg[6]_0 (controller_0_n_588),
        .\genblk2[70].NEUR_V_DOWN_reg[70]_0 (controller_0_n_453),
        .\genblk2[70].NEUR_V_UP_reg[70]_0 (controller_0_n_452),
        .\genblk2[71].NEUR_V_DOWN_reg[71]_0 (controller_0_n_455),
        .\genblk2[71].NEUR_V_UP_reg[71]_0 (controller_0_n_454),
        .\genblk2[72].NEUR_V_DOWN_reg[72]_0 (controller_0_n_457),
        .\genblk2[72].NEUR_V_UP_reg[72]_0 (controller_0_n_456),
        .\genblk2[73].NEUR_V_DOWN_reg[73]_0 (controller_0_n_459),
        .\genblk2[73].NEUR_V_UP_reg[73]_0 (controller_0_n_458),
        .\genblk2[74].NEUR_V_DOWN_reg[74]_0 (controller_0_n_461),
        .\genblk2[74].NEUR_V_UP_reg[74]_0 (controller_0_n_460),
        .\genblk2[75].NEUR_V_DOWN_reg[75]_0 (controller_0_n_463),
        .\genblk2[75].NEUR_V_UP_reg[75]_0 (controller_0_n_462),
        .\genblk2[76].NEUR_V_DOWN_reg[76]_0 (controller_0_n_465),
        .\genblk2[76].NEUR_V_UP_reg[76]_0 (controller_0_n_464),
        .\genblk2[77].NEUR_V_DOWN_reg[77]_0 (controller_0_n_467),
        .\genblk2[77].NEUR_V_UP_reg[77]_0 (controller_0_n_466),
        .\genblk2[78].NEUR_V_DOWN_reg[78]_0 (controller_0_n_469),
        .\genblk2[78].NEUR_V_UP_reg[78]_0 (controller_0_n_468),
        .\genblk2[79].NEUR_V_DOWN_reg[79]_0 (controller_0_n_471),
        .\genblk2[79].NEUR_V_UP_reg[79]_0 (controller_0_n_470),
        .\genblk2[7].NEUR_V_DOWN_reg[7]_0 (controller_0_n_591),
        .\genblk2[7].NEUR_V_UP_reg[7]_0 (controller_0_n_590),
        .\genblk2[80].NEUR_V_DOWN_reg[80]_0 (controller_0_n_409),
        .\genblk2[80].NEUR_V_UP_reg[80]_0 (controller_0_n_408),
        .\genblk2[81].NEUR_V_DOWN_reg[81]_0 (controller_0_n_411),
        .\genblk2[81].NEUR_V_UP_reg[81]_0 (controller_0_n_410),
        .\genblk2[82].NEUR_V_DOWN_reg[82]_0 (controller_0_n_413),
        .\genblk2[82].NEUR_V_UP_reg[82]_0 (controller_0_n_412),
        .\genblk2[83].NEUR_V_DOWN_reg[83]_0 (controller_0_n_415),
        .\genblk2[83].NEUR_V_UP_reg[83]_0 (controller_0_n_414),
        .\genblk2[84].NEUR_V_DOWN_reg[84]_0 (controller_0_n_417),
        .\genblk2[84].NEUR_V_UP_reg[84]_0 (controller_0_n_416),
        .\genblk2[85].NEUR_V_DOWN_reg[85]_0 (controller_0_n_419),
        .\genblk2[85].NEUR_V_UP_reg[85]_0 (controller_0_n_418),
        .\genblk2[86].NEUR_V_DOWN_reg[86]_0 (controller_0_n_421),
        .\genblk2[86].NEUR_V_UP_reg[86]_0 (controller_0_n_420),
        .\genblk2[87].NEUR_V_DOWN_reg[87]_0 (controller_0_n_423),
        .\genblk2[87].NEUR_V_UP_reg[87]_0 (controller_0_n_422),
        .\genblk2[88].NEUR_V_DOWN_reg[88]_0 (controller_0_n_425),
        .\genblk2[88].NEUR_V_UP_reg[88]_0 (controller_0_n_424),
        .\genblk2[89].NEUR_V_DOWN_reg[89]_0 (controller_0_n_427),
        .\genblk2[89].NEUR_V_UP_reg[89]_0 (controller_0_n_426),
        .\genblk2[8].NEUR_V_DOWN_reg[8]_0 (controller_0_n_593),
        .\genblk2[8].NEUR_V_UP_reg[8]_0 (controller_0_n_592),
        .\genblk2[90].NEUR_V_DOWN_reg[90]_0 (controller_0_n_429),
        .\genblk2[90].NEUR_V_UP_reg[90]_0 (controller_0_n_428),
        .\genblk2[91].NEUR_V_DOWN_reg[91]_0 (controller_0_n_431),
        .\genblk2[91].NEUR_V_UP_reg[91]_0 (controller_0_n_430),
        .\genblk2[92].NEUR_V_DOWN_reg[92]_0 (controller_0_n_433),
        .\genblk2[92].NEUR_V_UP_reg[92]_0 (controller_0_n_432),
        .\genblk2[93].NEUR_V_DOWN_reg[93]_0 (controller_0_n_435),
        .\genblk2[93].NEUR_V_UP_reg[93]_0 (controller_0_n_434),
        .\genblk2[94].NEUR_V_DOWN_reg[94]_0 (controller_0_n_437),
        .\genblk2[94].NEUR_V_UP_reg[94]_0 (controller_0_n_436),
        .\genblk2[95].NEUR_V_DOWN_reg[95]_0 (controller_0_n_439),
        .\genblk2[95].NEUR_V_UP_reg[95]_0 (controller_0_n_438),
        .\genblk2[96].NEUR_V_DOWN_reg[96]_0 (controller_0_n_377),
        .\genblk2[96].NEUR_V_UP_reg[96]_0 (controller_0_n_376),
        .\genblk2[97].NEUR_V_DOWN_reg[97]_0 (controller_0_n_379),
        .\genblk2[97].NEUR_V_UP_reg[97]_0 (controller_0_n_378),
        .\genblk2[98].NEUR_V_DOWN_reg[98]_0 (controller_0_n_381),
        .\genblk2[98].NEUR_V_UP_reg[98]_0 (controller_0_n_380),
        .\genblk2[99].NEUR_V_DOWN_reg[99]_0 (controller_0_n_383),
        .\genblk2[99].NEUR_V_UP_reg[99]_0 (controller_0_n_382),
        .\genblk2[9].NEUR_V_DOWN_reg[9]_0 (controller_0_n_595),
        .\genblk2[9].NEUR_V_UP_reg[9]_0 (controller_0_n_594),
        .\neuron_state_monitor_samp[0]_i_2 (controller_0_n_613),
        .\neuron_state_monitor_samp[0]_i_2_0 (controller_0_n_699),
        .\neuron_state_monitor_samp[2]_i_5 ({synaptic_core_0_n_45,synaptic_core_0_n_46}),
        .p_26_in(p_26_in),
        .\priority_reg[0] (neuron_core_0_n_758),
        .\priority_reg[1]_rep (neuron_core_0_n_727),
        .\priority_reg[1]_rep_0 (neuron_core_0_n_729),
        .\priority_reg[1]_rep_1 (neuron_core_0_n_733),
        .\priority_reg[1]_rep_10 (neuron_core_0_n_770),
        .\priority_reg[1]_rep_11 (neuron_core_0_n_772),
        .\priority_reg[1]_rep_12 (neuron_core_0_n_773),
        .\priority_reg[1]_rep_13 (neuron_core_0_n_775),
        .\priority_reg[1]_rep_14 (neuron_core_0_n_776),
        .\priority_reg[1]_rep_15 (neuron_core_0_n_807),
        .\priority_reg[1]_rep_16 (neuron_core_0_n_808),
        .\priority_reg[1]_rep_17 (neuron_core_0_n_810),
        .\priority_reg[1]_rep_18 (neuron_core_0_n_823),
        .\priority_reg[1]_rep_19 (neuron_core_0_n_824),
        .\priority_reg[1]_rep_2 (neuron_core_0_n_735),
        .\priority_reg[1]_rep_20 (neuron_core_0_n_826),
        .\priority_reg[1]_rep_3 (neuron_core_0_n_737),
        .\priority_reg[1]_rep_4 (neuron_core_0_n_745),
        .\priority_reg[1]_rep_5 (neuron_core_0_n_748),
        .\priority_reg[1]_rep_6 (neuron_core_0_n_755),
        .\priority_reg[1]_rep_7 (neuron_core_0_n_762),
        .\priority_reg[1]_rep_8 (neuron_core_0_n_764),
        .\priority_reg[1]_rep_9 (neuron_core_0_n_768),
        .\priority_reg[1]_rep__1 (neuron_core_0_n_884),
        .\priority_reg[2]_rep (neuron_core_0_n_730),
        .\priority_reg[2]_rep_0 (neuron_core_0_n_731),
        .\priority_reg[2]_rep_1 (neuron_core_0_n_734),
        .\priority_reg[2]_rep_10 (neuron_core_0_n_800),
        .\priority_reg[2]_rep_11 (neuron_core_0_n_801),
        .\priority_reg[2]_rep_12 (neuron_core_0_n_803),
        .\priority_reg[2]_rep_13 (neuron_core_0_n_804),
        .\priority_reg[2]_rep_14 (neuron_core_0_n_809),
        .\priority_reg[2]_rep_15 (neuron_core_0_n_825),
        .\priority_reg[2]_rep_2 (neuron_core_0_n_749),
        .\priority_reg[2]_rep_3 (neuron_core_0_n_752),
        .\priority_reg[2]_rep_4 (neuron_core_0_n_754),
        .\priority_reg[2]_rep_5 (neuron_core_0_n_756),
        .\priority_reg[2]_rep_6 (neuron_core_0_n_777),
        .\priority_reg[2]_rep_7 (neuron_core_0_n_779),
        .\priority_reg[2]_rep_8 (neuron_core_0_n_781),
        .\priority_reg[2]_rep_9 (neuron_core_0_n_796),
        .\priority_reg[2]_rep__0 (neuron_core_0_n_743),
        .\priority_reg[2]_rep__0_0 (neuron_core_0_n_790),
        .\priority_reg[2]_rep__0_1 (neuron_core_0_n_793),
        .\priority_reg[2]_rep__1 (neuron_core_0_n_759),
        .\priority_reg[2]_rep__1_0 (neuron_core_0_n_760),
        .\priority_reg[2]_rep__1_1 (neuron_core_0_n_838),
        .\priority_reg[2]_rep__1_2 (neuron_core_0_n_841),
        .\priority_reg[3] (neuron_core_0_n_536),
        .\priority_reg[3]_0 (neuron_core_0_n_541),
        .\priority_reg[3]_1 (neuron_core_0_n_555),
        .\priority_reg[3]_10 (neuron_core_0_n_771),
        .\priority_reg[3]_11 (neuron_core_0_n_774),
        .\priority_reg[3]_12 (neuron_core_0_n_802),
        .\priority_reg[3]_13 (neuron_core_0_n_817),
        .\priority_reg[3]_14 (neuron_core_0_n_819),
        .\priority_reg[3]_15 (neuron_core_0_n_822),
        .\priority_reg[3]_16 (neuron_core_0_n_828),
        .\priority_reg[3]_17 (neuron_core_0_n_833),
        .\priority_reg[3]_18 (neuron_core_0_n_836),
        .\priority_reg[3]_19 (neuron_core_0_n_843),
        .\priority_reg[3]_2 (neuron_core_0_n_689),
        .\priority_reg[3]_20 (neuron_core_0_n_845),
        .\priority_reg[3]_21 (neuron_core_0_n_846),
        .\priority_reg[3]_22 (neuron_core_0_n_848),
        .\priority_reg[3]_23 (neuron_core_0_n_855),
        .\priority_reg[3]_24 (neuron_core_0_n_873),
        .\priority_reg[3]_25 (neuron_core_0_n_882),
        .\priority_reg[3]_26 (neuron_core_0_n_886),
        .\priority_reg[3]_27 (neuron_core_0_n_887),
        .\priority_reg[3]_28 (neuron_core_0_n_888),
        .\priority_reg[3]_29 (neuron_core_0_n_889),
        .\priority_reg[3]_3 (neuron_core_0_n_736),
        .\priority_reg[3]_30 (neuron_core_0_n_892),
        .\priority_reg[3]_31 (neuron_core_0_n_899),
        .\priority_reg[3]_4 (neuron_core_0_n_738),
        .\priority_reg[3]_5 (neuron_core_0_n_739),
        .\priority_reg[3]_6 (neuron_core_0_n_744),
        .\priority_reg[3]_7 (neuron_core_0_n_751),
        .\priority_reg[3]_8 (neuron_core_0_n_753),
        .\priority_reg[3]_9 (neuron_core_0_n_766),
        .\priority_reg[4] (neuron_core_0_n_538),
        .\priority_reg[4]_0 (neuron_core_0_n_540),
        .\priority_reg[4]_1 (neuron_core_0_n_545),
        .\priority_reg[4]_10 (neuron_core_0_n_740),
        .\priority_reg[4]_11 (neuron_core_0_n_741),
        .\priority_reg[4]_12 (neuron_core_0_n_747),
        .\priority_reg[4]_13 (neuron_core_0_n_757),
        .\priority_reg[4]_14 (neuron_core_0_n_763),
        .\priority_reg[4]_15 (neuron_core_0_n_765),
        .\priority_reg[4]_16 (neuron_core_0_n_769),
        .\priority_reg[4]_17 (neuron_core_0_n_778),
        .\priority_reg[4]_18 (neuron_core_0_n_782),
        .\priority_reg[4]_19 (neuron_core_0_n_788),
        .\priority_reg[4]_2 (neuron_core_0_n_557),
        .\priority_reg[4]_20 (neuron_core_0_n_811),
        .\priority_reg[4]_21 (neuron_core_0_n_815),
        .\priority_reg[4]_22 (neuron_core_0_n_816),
        .\priority_reg[4]_23 (neuron_core_0_n_837),
        .\priority_reg[4]_24 (neuron_core_0_n_840),
        .\priority_reg[4]_25 (neuron_core_0_n_842),
        .\priority_reg[4]_26 (neuron_core_0_n_854),
        .\priority_reg[4]_27 (neuron_core_0_n_856),
        .\priority_reg[4]_28 (neuron_core_0_n_857),
        .\priority_reg[4]_29 (neuron_core_0_n_858),
        .\priority_reg[4]_3 (neuron_core_0_n_559),
        .\priority_reg[4]_30 (neuron_core_0_n_871),
        .\priority_reg[4]_31 (neuron_core_0_n_874),
        .\priority_reg[4]_32 (neuron_core_0_n_875),
        .\priority_reg[4]_33 (neuron_core_0_n_879),
        .\priority_reg[4]_34 (neuron_core_0_n_880),
        .\priority_reg[4]_35 (neuron_core_0_n_891),
        .\priority_reg[4]_4 (neuron_core_0_n_681),
        .\priority_reg[4]_5 (neuron_core_0_n_685),
        .\priority_reg[4]_6 (neuron_core_0_n_711),
        .\priority_reg[4]_7 (neuron_core_0_n_712),
        .\priority_reg[4]_8 (neuron_core_0_n_728),
        .\priority_reg[4]_9 (neuron_core_0_n_732),
        .\priority_reg[5] (neuron_core_0_n_528),
        .\priority_reg[5]_0 (neuron_core_0_n_561),
        .\priority_reg[5]_1 (neuron_core_0_n_562),
        .\priority_reg[5]_10 (neuron_core_0_n_780),
        .\priority_reg[5]_11 (neuron_core_0_n_784),
        .\priority_reg[5]_12 (neuron_core_0_n_785),
        .\priority_reg[5]_13 (neuron_core_0_n_792),
        .\priority_reg[5]_14 (neuron_core_0_n_799),
        .\priority_reg[5]_15 (neuron_core_0_n_806),
        .\priority_reg[5]_16 (neuron_core_0_n_812),
        .\priority_reg[5]_17 (neuron_core_0_n_814),
        .\priority_reg[5]_18 (neuron_core_0_n_818),
        .\priority_reg[5]_19 (neuron_core_0_n_827),
        .\priority_reg[5]_2 (neuron_core_0_n_564),
        .\priority_reg[5]_20 (neuron_core_0_n_831),
        .\priority_reg[5]_21 (neuron_core_0_n_832),
        .\priority_reg[5]_22 (neuron_core_0_n_835),
        .\priority_reg[5]_23 (neuron_core_0_n_839),
        .\priority_reg[5]_24 (neuron_core_0_n_849),
        .\priority_reg[5]_25 (neuron_core_0_n_850),
        .\priority_reg[5]_26 (neuron_core_0_n_852),
        .\priority_reg[5]_27 (neuron_core_0_n_853),
        .\priority_reg[5]_28 (neuron_core_0_n_860),
        .\priority_reg[5]_29 (neuron_core_0_n_862),
        .\priority_reg[5]_3 (neuron_core_0_n_691),
        .\priority_reg[5]_30 (neuron_core_0_n_865),
        .\priority_reg[5]_31 (neuron_core_0_n_866),
        .\priority_reg[5]_32 (neuron_core_0_n_867),
        .\priority_reg[5]_33 (neuron_core_0_n_869),
        .\priority_reg[5]_34 (neuron_core_0_n_876),
        .\priority_reg[5]_35 (neuron_core_0_n_883),
        .\priority_reg[5]_4 (neuron_core_0_n_693),
        .\priority_reg[5]_5 (neuron_core_0_n_694),
        .\priority_reg[5]_6 (neuron_core_0_n_709),
        .\priority_reg[5]_7 (neuron_core_0_n_742),
        .\priority_reg[5]_8 (neuron_core_0_n_746),
        .\priority_reg[5]_9 (neuron_core_0_n_761),
        .rst_priority(rst_priority),
        .\spi_shift_reg_out[12]_i_3 (CTRL_SPI_ADDR[11:8]),
        .state_inacc_next0_carry(synaptic_core_0_n_40),
        .state_inacc_next0_carry_0(synaptic_core_0_n_41),
        .state_inacc_next0_carry_1(synaptic_core_0_n_43));
  ODIN_design_ODIN_0_0_scheduler scheduler_0
       (.ADDRARDADDR({CTRL_NEURMEM_ADDR[7:6],controller_0_n_88,CTRL_NEURMEM_ADDR[3:0]}),
        .AERIN_ADDR(AERIN_ADDR[16:10]),
        .\AERIN_ADDR[10] (scheduler_0_n_79),
        .\AERIN_ADDR[11] (scheduler_0_n_80),
        .\AERIN_ADDR[12] (scheduler_0_n_81),
        .\AERIN_ADDR[13] (scheduler_0_n_82),
        .\AERIN_ADDR[14] (scheduler_0_n_83),
        .\AERIN_ADDR[15] (scheduler_0_n_84),
        .AERIN_REQ_sync(AERIN_REQ_sync),
        .AERIN_REQ_sync_reg(scheduler_0_n_85),
        .AERIN_REQ_sync_reg_0(scheduler_0_n_88),
        .CLK(CLK),
        .CTRL_AEROUT_POP_NEUR(CTRL_AEROUT_POP_NEUR),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .CTRL_SCHED_VIRTS(CTRL_SCHED_VIRTS),
        .D(CTRL_NEURMEM_ADDR[5:4]),
        .E(scheduler_0_n_22),
        .\FSM_sequential_state[1]_i_5 (controller_0_n_52),
        .\FSM_sequential_state[1]_i_5_0 (controller_0_n_53),
        .Q({scheduler_0_n_3,scheduler_0_n_4,scheduler_0_n_5,scheduler_0_n_6,scheduler_0_n_7,scheduler_0_n_8}),
        .RST_sync(RST_sync),
        .S(spi_slave_0_n_75),
        .SCHED_DATA_OUT(SCHED_DATA_OUT),
        .SCHED_EMPTY(SCHED_EMPTY),
        .SCHED_FULL(SCHED_FULL),
        .SPI_AER_SRC_CTRL_nNEUR(SPI_AER_SRC_CTRL_nNEUR),
        .SPI_AER_SRC_CTRL_nNEUR_reg(scheduler_0_n_77),
        .SPI_AER_SRC_CTRL_nNEUR_reg_0(scheduler_0_n_78),
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_GATE_ACTIVITY_sync_reg(scheduler_0_n_90),
        .SPI_OPEN_LOOP(SPI_OPEN_LOOP),
        .SPI_OPEN_LOOP_sync(SPI_OPEN_LOOP_sync),
        .SPI_OPEN_LOOP_sync_reg_0(scheduler_0_n_15),
        .SPI_OPEN_LOOP_sync_reg_1(scheduler_0_n_102),
        .SRAM_reg_0(controller_0_n_643),
        .SRAM_reg_1_i_215(controller_0_n_653),
        .SRAM_reg_1_i_282({in38[4:2],in38[0],controller_0_n_49,controller_0_n_50,controller_0_n_51}),
        .empty_i_11__18(neuron_core_0_n_556),
        .empty_i_12__6(neuron_core_0_n_830),
        .empty_i_12__8(neuron_core_0_n_847),
        .empty_i_14__1(neuron_core_0_n_829),
        .empty_i_14__1_0(neuron_core_0_n_881),
        .empty_i_3__1(neuron_core_0_n_819),
        .empty_i_3__14(neuron_core_0_n_811),
        .empty_i_3__14_0(neuron_core_0_n_799),
        .empty_i_3__15(neuron_core_0_n_742),
        .empty_i_3__15_0(neuron_core_0_n_853),
        .empty_i_3__15_1(neuron_core_0_n_852),
        .empty_i_3__15_2(neuron_core_0_n_741),
        .empty_i_3__15_3(neuron_core_0_n_740),
        .empty_i_3__20(neuron_core_0_n_743),
        .empty_i_3__20_0(neuron_core_0_n_749),
        .empty_i_3__20_1(neuron_core_0_n_747),
        .empty_i_3__20_2(neuron_core_0_n_536),
        .empty_i_3__22(neuron_core_0_n_744),
        .empty_i_3__23(neuron_core_0_n_825),
        .empty_i_3__29(neuron_core_0_n_558),
        .empty_i_3__3(neuron_core_0_n_836),
        .empty_i_3__30(neuron_core_0_n_685),
        .empty_i_3__31(neuron_core_0_n_804),
        .empty_i_3__31_0(neuron_core_0_n_855),
        .empty_i_3__31_1(neuron_core_0_n_846),
        .empty_i_3__31_2(neuron_core_0_n_543),
        .empty_i_3__31_3(neuron_core_0_n_880),
        .empty_i_3__39(neuron_core_0_n_751),
        .empty_i_3__41(neuron_core_0_n_800),
        .empty_i_3__43(neuron_core_0_n_753),
        .empty_i_3__43_0(neuron_core_0_n_754),
        .empty_i_3__46(neuron_core_0_n_841),
        .empty_i_3__51(neuron_core_0_n_761),
        .empty_i_3__6(neuron_core_0_n_838),
        .empty_i_3__7(neuron_core_0_n_728),
        .empty_i_3__9(neuron_core_0_n_817),
        .empty_i_4__56(neuron_core_0_n_814),
        .empty_i_4__56_0(neuron_core_0_n_833),
        .empty_i_5__10(neuron_core_0_n_805),
        .empty_i_5__10_0(neuron_core_0_n_798),
        .empty_i_5__10_1(neuron_core_0_n_537),
        .empty_i_5__10_2(neuron_core_0_n_894),
        .empty_i_5__11(neuron_core_0_n_822),
        .empty_i_5__13(neuron_core_0_n_763),
        .empty_i_5__15(neuron_core_0_n_850),
        .empty_i_5__15_0(neuron_core_0_n_732),
        .empty_i_5__24(neuron_core_0_n_821),
        .empty_i_5__24_0(neuron_core_0_n_684),
        .empty_i_5__30(neuron_core_0_n_797),
        .empty_i_5__30_0(neuron_core_0_n_813),
        .empty_i_5__31(neuron_core_0_n_555),
        .empty_i_5__31_0(neuron_core_0_n_809),
        .empty_i_5__37(neuron_core_0_n_690),
        .empty_i_5__38(neuron_core_0_n_539),
        .empty_i_5__38_0(neuron_core_0_n_856),
        .empty_i_5__41(neuron_core_0_n_893),
        .empty_i_5__48(neuron_core_0_n_899),
        .empty_i_5__55(neuron_core_0_n_689),
        .empty_i_5__7(neuron_core_0_n_812),
        .empty_i_6__14(neuron_core_0_n_541),
        .empty_i_6__18(neuron_core_0_n_815),
        .empty_i_6__18_0(neuron_core_0_n_681),
        .empty_i_6__21(neuron_core_0_n_858),
        .empty_i_6__21_0(neuron_core_0_n_538),
        .empty_i_6__25(neuron_core_0_n_840),
        .empty_i_6__25_0(neuron_core_0_n_839),
        .empty_i_6__25_1(neuron_core_0_n_837),
        .empty_i_6__28(neuron_core_0_n_860),
        .empty_i_6__31(neuron_core_0_n_818),
        .empty_i_6__42(neuron_core_0_n_897),
        .empty_i_6__43(neuron_core_0_n_898),
        .empty_i_6__44(neuron_core_0_n_885),
        .empty_i_6__44_0(neuron_core_0_n_562),
        .empty_i_6__48(neuron_core_0_n_890),
        .empty_i_7__19(neuron_core_0_n_828),
        .empty_i_7__19_0(neuron_core_0_n_857),
        .empty_i_7__19_1(neuron_core_0_n_842),
        .empty_i_7__24(neuron_core_0_n_827),
        .empty_i_7__30(neuron_core_0_n_520),
        .empty_i_7__30_0(neuron_core_0_n_861),
        .empty_i_7__32(neuron_core_0_n_565),
        .empty_i_7__32_0(neuron_core_0_n_883),
        .empty_i_7__32_1(neuron_core_0_n_560),
        .empty_i_7__6(neuron_core_0_n_522),
        .empty_i_8__24(neuron_core_0_n_835),
        .empty_i_8__26(neuron_core_0_n_683),
        .empty_i_8__26_0(neuron_core_0_n_832),
        .empty_i_8__26_1(neuron_core_0_n_691),
        .empty_i_8__30(NEUR_EVENT_OUT[6]),
        .empty_i_8__30_0(neuron_core_0_n_864),
        .empty_i_8__30_1(neuron_core_0_n_545),
        .empty_i_8__31(neuron_core_0_n_542),
        .empty_i_8__34(neuron_core_0_n_566),
        .empty_i_8__34_0(neuron_core_0_n_849),
        .empty_i_8__34_1(neuron_core_0_n_887),
        .empty_i_8__36(neuron_core_0_n_686),
        .empty_i_9__23(neuron_core_0_n_862),
        .empty_i_9__26(neuron_core_0_n_863),
        .\fill_cnt[4]_i_3__10 (neuron_core_0_n_886),
        .\fill_cnt[4]_i_3__11 (neuron_core_0_n_848),
        .\fill_cnt[4]_i_3__20 (neuron_core_0_n_824),
        .\fill_cnt[4]_i_3__21 (neuron_core_0_n_557),
        .\fill_cnt[4]_i_3__23 (neuron_core_0_n_854),
        .\fill_cnt[4]_i_3__26 (neuron_core_0_n_884),
        .\fill_cnt[4]_i_3__30 (neuron_core_0_n_760),
        .\fill_cnt[4]_i_3__32 (neuron_core_0_n_746),
        .\fill_cnt[4]_i_3__33 (neuron_core_0_n_807),
        .\fill_cnt[4]_i_3__38 (neuron_core_0_n_801),
        .\fill_cnt[4]_i_3__39 (neuron_core_0_n_803),
        .\fill_cnt[4]_i_3__40 (neuron_core_0_n_823),
        .\fill_cnt[4]_i_3__40_0 (neuron_core_0_n_810),
        .\fill_cnt[4]_i_3__41 (neuron_core_0_n_738),
        .\fill_cnt[4]_i_3__45 (neuron_core_0_n_757),
        .\fill_cnt[4]_i_3__47 (neuron_core_0_n_748),
        .\fill_cnt[4]_i_3__48 (neuron_core_0_n_816),
        .\fill_cnt[4]_i_3__5 (neuron_core_0_n_826),
        .\fill_cnt[4]_i_3__52 (neuron_core_0_n_759),
        .\fill_cnt[4]_i_3__52_0 (neuron_core_0_n_888),
        .\fill_cnt[4]_i_3__53 (neuron_core_0_n_802),
        .\fill_cnt[4]_i_3__54 (neuron_core_0_n_745),
        .\fill_cnt[4]_i_3__55 (neuron_core_0_n_808),
        .\fill_cnt[4]_i_3__55_0 (neuron_core_0_n_831),
        .\fill_cnt[4]_i_3__9 (neuron_core_0_n_882),
        .\fill_cnt[4]_i_4__13 (neuron_core_0_n_843),
        .\fill_cnt[4]_i_4__23 (neuron_core_0_n_892),
        .\fill_cnt[4]_i_4__28 (neuron_core_0_n_688),
        .\fill_cnt[4]_i_4__4 (neuron_core_0_n_851),
        .\fill_cnt[4]_i_4__4_0 (neuron_core_0_n_559),
        .\fill_cnt[4]_i_4__7 (neuron_core_0_n_891),
        .\fill_cnt[4]_i_4__9 (neuron_core_0_n_540),
        .\fill_cnt[4]_i_5__10 (neuron_core_0_n_682),
        .\fill_cnt[4]_i_5__3 (neuron_core_0_n_820),
        .\fill_cnt[4]_i_5__3_0 (neuron_core_0_n_901),
        .\fill_cnt[4]_i_5__3_1 (neuron_core_0_n_844),
        .\fill_cnt[4]_i_5__5 (neuron_core_0_n_750),
        .\fill_cnt[4]_i_5__7 (neuron_core_0_n_859),
        .\fill_cnt_reg[0] (neuron_core_0_n_521),
        .\fill_cnt_reg[2] (scheduler_0_n_86),
        .\fill_cnt_reg[4] (neuron_core_0_n_727),
        .\fill_cnt_reg[4]_0 (neuron_core_0_n_739),
        .\fill_cnt_reg[4]_1 (neuron_core_0_n_758),
        .\fill_cnt_reg[4]_2 (neuron_core_0_n_729),
        .\genblk1[0].mem_reg[0][12] (controller_0_n_38),
        .\genblk1[0].mem_reg[0][8] (neuron_core_0_n_786),
        .\genblk1[0].mem_reg[0][8]_0 (neuron_core_0_n_561),
        .\genblk1[0].mem_reg[0][8]_1 (neuron_core_0_n_780),
        .\genblk1[0].mem_reg[0][8]_10 (neuron_core_0_n_769),
        .\genblk1[0].mem_reg[0][8]_11 (neuron_core_0_n_770),
        .\genblk1[0].mem_reg[0][8]_12 (neuron_core_0_n_772),
        .\genblk1[0].mem_reg[0][8]_13 (neuron_core_0_n_773),
        .\genblk1[0].mem_reg[0][8]_14 (neuron_core_0_n_711),
        .\genblk1[0].mem_reg[0][8]_15 (neuron_core_0_n_774),
        .\genblk1[0].mem_reg[0][8]_16 (neuron_core_0_n_771),
        .\genblk1[0].mem_reg[0][8]_17 (neuron_core_0_n_775),
        .\genblk1[0].mem_reg[0][8]_18 (neuron_core_0_n_776),
        .\genblk1[0].mem_reg[0][8]_19 (neuron_core_0_n_693),
        .\genblk1[0].mem_reg[0][8]_2 (neuron_core_0_n_794),
        .\genblk1[0].mem_reg[0][8]_20 (neuron_core_0_n_709),
        .\genblk1[0].mem_reg[0][8]_21 (neuron_core_0_n_777),
        .\genblk1[0].mem_reg[0][8]_22 (neuron_core_0_n_779),
        .\genblk1[0].mem_reg[0][8]_23 (neuron_core_0_n_781),
        .\genblk1[0].mem_reg[0][8]_24 (neuron_core_0_n_694),
        .\genblk1[0].mem_reg[0][8]_25 (neuron_core_0_n_784),
        .\genblk1[0].mem_reg[0][8]_26 (neuron_core_0_n_793),
        .\genblk1[0].mem_reg[0][8]_27 (neuron_core_0_n_765),
        .\genblk1[0].mem_reg[0][8]_28 (neuron_core_0_n_787),
        .\genblk1[0].mem_reg[0][8]_29 (neuron_core_0_n_873),
        .\genblk1[0].mem_reg[0][8]_3 (neuron_core_0_n_896),
        .\genblk1[0].mem_reg[0][8]_30 (neuron_core_0_n_790),
        .\genblk1[0].mem_reg[0][8]_31 (neuron_core_0_n_895),
        .\genblk1[0].mem_reg[0][8]_4 (neuron_core_0_n_687),
        .\genblk1[0].mem_reg[0][8]_5 (neuron_core_0_n_764),
        .\genblk1[0].mem_reg[0][8]_6 (neuron_core_0_n_766),
        .\genblk1[0].mem_reg[0][8]_7 (neuron_core_0_n_548),
        .\genblk1[0].mem_reg[0][8]_8 (neuron_core_0_n_768),
        .\genblk1[0].mem_reg[0][8]_9 (neuron_core_0_n_712),
        .\genblk1[10].mem_reg[10][12] (controller_0_n_28),
        .\genblk1[11].mem_reg[11][12] (controller_0_n_27),
        .\genblk1[12].mem_reg[12][12] (controller_0_n_26),
        .\genblk1[13].mem_reg[13][12] (controller_0_n_25),
        .\genblk1[14].mem_reg[14][12] (controller_0_n_24),
        .\genblk1[15].mem_reg[15][12] (controller_0_n_23),
        .\genblk1[16].mem_reg[16][12] (controller_0_n_22),
        .\genblk1[17].mem_reg[17][12] (controller_0_n_21),
        .\genblk1[18].mem_reg[18][12] (controller_0_n_20),
        .\genblk1[19].mem_reg[19][12] (controller_0_n_19),
        .\genblk1[1].mem_reg[1][12] (controller_0_n_37),
        .\genblk1[1].mem_reg[1][7] ({controller_0_n_654,controller_0_n_655,controller_0_n_656,controller_0_n_657,controller_0_n_658,controller_0_n_659,controller_0_n_660,controller_0_n_661}),
        .\genblk1[20].mem_reg[20][12] (controller_0_n_18),
        .\genblk1[21].mem_reg[21][12] (controller_0_n_17),
        .\genblk1[22].mem_reg[22][12] (controller_0_n_16),
        .\genblk1[23].mem_reg[23][12] (controller_0_n_15),
        .\genblk1[24].mem_reg[24][12] (controller_0_n_14),
        .\genblk1[25].mem_reg[25][12] (controller_0_n_13),
        .\genblk1[26].mem_reg[26][12] (controller_0_n_12),
        .\genblk1[27].mem_reg[27][12] (controller_0_n_11),
        .\genblk1[28].mem_reg[28][12] (controller_0_n_10),
        .\genblk1[29].mem_reg[29][12] (controller_0_n_9),
        .\genblk1[2].mem_reg[2][12] (controller_0_n_36),
        .\genblk1[30].mem_reg[30][12] (controller_0_n_8),
        .\genblk1[31].mem_reg[31][12] (controller_0_n_7),
        .\genblk1[31].mem_reg[31][7] ({controller_0_n_678,controller_0_n_679,controller_0_n_680,controller_0_n_681,controller_0_n_682,controller_0_n_683,controller_0_n_684,controller_0_n_685}),
        .\genblk1[3].mem[3][8]_i_10 (neuron_core_0_n_549),
        .\genblk1[3].mem[3][8]_i_10_0 (neuron_core_0_n_680),
        .\genblk1[3].mem[3][8]_i_11__6 (neuron_core_0_n_868),
        .\genblk1[3].mem[3][8]_i_14 (neuron_core_0_n_679),
        .\genblk1[3].mem[3][8]_i_14_0 (neuron_core_0_n_710),
        .\genblk1[3].mem[3][8]_i_3 (neuron_core_0_n_782),
        .\genblk1[3].mem[3][8]_i_3_0 (neuron_core_0_n_866),
        .\genblk1[3].mem[3][8]_i_3__11 (neuron_core_0_n_867),
        .\genblk1[3].mem[3][8]_i_3__15 (neuron_core_0_n_527),
        .\genblk1[3].mem[3][8]_i_3__15_0 (neuron_core_0_n_789),
        .\genblk1[3].mem[3][8]_i_3__15_1 (neuron_core_0_n_767),
        .\genblk1[3].mem[3][8]_i_3__18 (neuron_core_0_n_788),
        .\genblk1[3].mem[3][8]_i_3__22 (neuron_core_0_n_889),
        .\genblk1[3].mem[3][8]_i_3__28 (neuron_core_0_n_791),
        .\genblk1[3].mem[3][8]_i_3__28_0 (neuron_core_0_n_546),
        .\genblk1[3].mem[3][8]_i_3__28_1 (neuron_core_0_n_834),
        .\genblk1[3].mem[3][8]_i_3__30 (neuron_core_0_n_875),
        .\genblk1[3].mem[3][8]_i_3__30_0 (neuron_core_0_n_879),
        .\genblk1[3].mem[3][8]_i_3__6 (neuron_core_0_n_778),
        .\genblk1[3].mem[3][8]_i_4__1 (neuron_core_0_n_785),
        .\genblk1[3].mem[3][8]_i_4__10 (neuron_core_0_n_806),
        .\genblk1[3].mem[3][8]_i_4__12 (neuron_core_0_n_529),
        .\genblk1[3].mem[3][8]_i_4__15 (neuron_core_0_n_874),
        .\genblk1[3].mem[3][8]_i_4__22 (neuron_core_0_n_871),
        .\genblk1[3].mem[3][8]_i_4__22_0 (neuron_core_0_n_792),
        .\genblk1[3].mem[3][8]_i_4__27 (neuron_core_0_n_878),
        .\genblk1[3].mem[3][8]_i_4__3 (neuron_core_0_n_869),
        .\genblk1[3].mem[3][8]_i_4__49 (neuron_core_0_n_563),
        .\genblk1[3].mem[3][8]_i_5__0 (neuron_core_0_n_564),
        .\genblk1[3].mem[3][8]_i_5__14 (neuron_core_0_n_528),
        .\genblk1[3].mem[3][8]_i_5__16 (neuron_core_0_n_876),
        .\genblk1[3].mem[3][8]_i_5__4 (neuron_core_0_n_525),
        .\genblk1[3].mem[3][8]_i_5__52 (neuron_core_0_n_877),
        .\genblk1[3].mem[3][8]_i_5__9 (neuron_core_0_n_552),
        .\genblk1[3].mem[3][8]_i_6__15 (neuron_core_0_n_553),
        .\genblk1[3].mem[3][8]_i_6__24 (neuron_core_0_n_900),
        .\genblk1[3].mem[3][8]_i_6__25 (neuron_core_0_n_695),
        .\genblk1[3].mem[3][8]_i_6__25_0 (neuron_core_0_n_696),
        .\genblk1[3].mem[3][8]_i_7 (neuron_core_0_n_523),
        .\genblk1[3].mem[3][8]_i_7__0 (neuron_core_0_n_551),
        .\genblk1[3].mem[3][8]_i_7__1 (neuron_core_0_n_524),
        .\genblk1[3].mem[3][8]_i_7__1_0 (neuron_core_0_n_783),
        .\genblk1[3].mem[3][8]_i_7__1_1 (neuron_core_0_n_865),
        .\genblk1[3].mem[3][8]_i_8__12 (neuron_core_0_n_870),
        .\genblk1[3].mem[3][8]_i_8__16 (neuron_core_0_n_554),
        .\genblk1[3].mem[3][8]_i_8__16_0 (neuron_core_0_n_872),
        .\genblk1[3].mem_reg[3][12] (controller_0_n_35),
        .\genblk1[4].mem_reg[4][12] (controller_0_n_34),
        .\genblk1[5].mem_reg[5][12] (controller_0_n_33),
        .\genblk1[6].mem_reg[6][12] (controller_0_n_32),
        .\genblk1[7].mem_reg[7][12] (controller_0_n_31),
        .\genblk1[8].mem_reg[8][12] (controller_0_n_30),
        .\genblk1[9].mem_reg[9][12] (controller_0_n_29),
        .\neur_cnt_reg[2] (scheduler_0_n_91),
        .\neur_cnt_reg[5] (scheduler_0_n_92),
        .\neuron_state_monitor_samp[3]_i_3 (SPI_MONITOR_NEUR_ADDR),
        .p_26_in(p_26_in),
        .\priority_cnt_reg[19]_0 (priority_cnt_reg),
        .\priority_reg[1]_rep_0 (scheduler_0_n_10),
        .\priority_reg[1]_rep__0_0 (scheduler_0_n_12),
        .\priority_reg[1]_rep__1_0 (scheduler_0_n_21),
        .\priority_reg[2]_rep_0 (scheduler_0_n_54),
        .\priority_reg[2]_rep_1 (scheduler_0_n_55),
        .\priority_reg[2]_rep__0_0 (scheduler_0_n_11),
        .\priority_reg[2]_rep__0_1 (scheduler_0_n_13),
        .\priority_reg[2]_rep__0_2 (scheduler_0_n_17),
        .\priority_reg[2]_rep__0_3 (scheduler_0_n_105),
        .\priority_reg[2]_rep__1_0 (scheduler_0_n_9),
        .\priority_reg[2]_rep__1_1 (scheduler_0_n_94),
        .\priority_reg[2]_rep__1_2 (SPI_BURST_TIMEREF),
        .\priority_reg[3]_0 (scheduler_0_n_14),
        .\priority_reg[3]_1 (scheduler_0_n_18),
        .\priority_reg[3]_2 (scheduler_0_n_56),
        .\priority_reg[3]_3 (scheduler_0_n_58),
        .\priority_reg[3]_4 (scheduler_0_n_99),
        .\priority_reg[3]_5 (scheduler_0_n_101),
        .\priority_reg[4]_0 (scheduler_0_n_19),
        .\priority_reg[4]_1 (scheduler_0_n_57),
        .\priority_reg[4]_2 (scheduler_0_n_61),
        .\priority_reg[4]_3 (scheduler_0_n_93),
        .\priority_reg[4]_4 (scheduler_0_n_97),
        .\priority_reg[4]_5 (scheduler_0_n_100),
        .\priority_reg[5]_0 (scheduler_0_n_16),
        .\priority_reg[5]_1 (scheduler_0_n_20),
        .\priority_reg[5]_2 (scheduler_0_n_59),
        .\priority_reg[5]_3 (scheduler_0_n_60),
        .\priority_reg[5]_4 (scheduler_0_n_62),
        .\priority_reg[5]_5 (scheduler_0_n_95),
        .\priority_reg[5]_6 (scheduler_0_n_96),
        .\priority_reg[5]_7 (scheduler_0_n_98),
        .\priority_reg[5]_8 (scheduler_0_n_103),
        .\priority_reg[5]_9 (scheduler_0_n_104),
        .\read_ptr_reg[4] (controller_0_n_642),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0] (neuron_core_0_n_733),
        .\write_ptr_reg[0]_0 (neuron_core_0_n_756),
        .\write_ptr_reg[0]_1 (neuron_core_0_n_735),
        .\write_ptr_reg[0]_10 (neuron_core_0_n_845),
        .\write_ptr_reg[0]_11 (neuron_core_0_n_762),
        .\write_ptr_reg[0]_2 (neuron_core_0_n_755),
        .\write_ptr_reg[0]_3 (neuron_core_0_n_734),
        .\write_ptr_reg[0]_4 (neuron_core_0_n_752),
        .\write_ptr_reg[0]_5 (neuron_core_0_n_737),
        .\write_ptr_reg[0]_6 (neuron_core_0_n_731),
        .\write_ptr_reg[0]_7 (neuron_core_0_n_730),
        .\write_ptr_reg[0]_8 (neuron_core_0_n_796),
        .\write_ptr_reg[0]_9 (neuron_core_0_n_736),
        .\write_ptr_reg[2] (scheduler_0_n_23),
        .\write_ptr_reg[2]_0 (scheduler_0_n_24),
        .\write_ptr_reg[2]_1 (scheduler_0_n_25),
        .\write_ptr_reg[2]_10 (scheduler_0_n_34),
        .\write_ptr_reg[2]_11 (scheduler_0_n_35),
        .\write_ptr_reg[2]_12 (scheduler_0_n_36),
        .\write_ptr_reg[2]_13 (scheduler_0_n_37),
        .\write_ptr_reg[2]_14 (scheduler_0_n_38),
        .\write_ptr_reg[2]_15 (scheduler_0_n_39),
        .\write_ptr_reg[2]_16 (scheduler_0_n_40),
        .\write_ptr_reg[2]_17 (scheduler_0_n_41),
        .\write_ptr_reg[2]_18 (scheduler_0_n_42),
        .\write_ptr_reg[2]_19 (scheduler_0_n_43),
        .\write_ptr_reg[2]_2 (scheduler_0_n_26),
        .\write_ptr_reg[2]_20 (scheduler_0_n_44),
        .\write_ptr_reg[2]_21 (scheduler_0_n_45),
        .\write_ptr_reg[2]_22 (scheduler_0_n_46),
        .\write_ptr_reg[2]_23 (scheduler_0_n_47),
        .\write_ptr_reg[2]_24 (scheduler_0_n_48),
        .\write_ptr_reg[2]_25 (scheduler_0_n_49),
        .\write_ptr_reg[2]_26 (scheduler_0_n_50),
        .\write_ptr_reg[2]_27 (scheduler_0_n_51),
        .\write_ptr_reg[2]_28 (scheduler_0_n_52),
        .\write_ptr_reg[2]_29 (scheduler_0_n_53),
        .\write_ptr_reg[2]_3 (scheduler_0_n_27),
        .\write_ptr_reg[2]_4 (scheduler_0_n_28),
        .\write_ptr_reg[2]_5 (scheduler_0_n_29),
        .\write_ptr_reg[2]_6 (scheduler_0_n_30),
        .\write_ptr_reg[2]_7 (scheduler_0_n_31),
        .\write_ptr_reg[2]_8 (scheduler_0_n_32),
        .\write_ptr_reg[2]_9 (scheduler_0_n_33));
  ODIN_design_ODIN_0_0_spi_slave spi_slave_0
       (.AERIN_ADDR(AERIN_ADDR[1:0]),
        .\AERIN_ADDR[1]_0 (spi_slave_0_n_55),
        .AERIN_ADDR_1_sp_1(spi_slave_0_n_54),
        .\AEROUT_ADDR[7]_i_8 ({in38,controller_0_n_49,controller_0_n_50,controller_0_n_51}),
        .\AEROUT_ADDR_reg[7] (aer_out_0_n_3),
        .CTRL_NEURMEM_ADDR(CTRL_NEURMEM_ADDR[7]),
        .\CTRL_OP_CODE_reg[1]_0 (CTRL_OP_CODE),
        .\CTRL_PROG_DATA_reg[0]_0 (spi_slave_0_n_220),
        .\CTRL_PROG_DATA_reg[10]_0 (spi_slave_0_n_208),
        .\CTRL_PROG_DATA_reg[10]_1 (spi_slave_0_n_209),
        .\CTRL_PROG_DATA_reg[11]_0 (spi_slave_0_n_210),
        .\CTRL_PROG_DATA_reg[12]_0 (spi_slave_0_n_200),
        .\CTRL_PROG_DATA_reg[12]_1 (spi_slave_0_n_212),
        .\CTRL_PROG_DATA_reg[12]_2 (spi_slave_0_n_213),
        .\CTRL_PROG_DATA_reg[13]_0 (spi_slave_0_n_201),
        .\CTRL_PROG_DATA_reg[13]_1 (spi_slave_0_n_214),
        .\CTRL_PROG_DATA_reg[14]_0 (spi_slave_0_n_202),
        .\CTRL_PROG_DATA_reg[14]_1 (spi_slave_0_n_218),
        .\CTRL_PROG_DATA_reg[15]_0 (spi_slave_0_n_203),
        .\CTRL_PROG_DATA_reg[15]_1 (spi_slave_0_n_216),
        .\CTRL_PROG_DATA_reg[15]_2 (spi_slave_0_n_217),
        .\CTRL_PROG_DATA_reg[15]_3 (spi_slave_0_n_219),
        .\CTRL_PROG_DATA_reg[1]_0 (spi_slave_0_n_84),
        .\CTRL_PROG_DATA_reg[1]_1 (spi_slave_0_n_85),
        .\CTRL_PROG_DATA_reg[1]_2 (spi_slave_0_n_86),
        .\CTRL_PROG_DATA_reg[1]_3 (spi_slave_0_n_87),
        .\CTRL_PROG_DATA_reg[1]_4 (spi_slave_0_n_221),
        .\CTRL_PROG_DATA_reg[1]_5 (spi_slave_0_n_229),
        .\CTRL_PROG_DATA_reg[2]_0 (spi_slave_0_n_88),
        .\CTRL_PROG_DATA_reg[2]_1 (spi_slave_0_n_89),
        .\CTRL_PROG_DATA_reg[2]_2 (spi_slave_0_n_90),
        .\CTRL_PROG_DATA_reg[2]_3 (spi_slave_0_n_91),
        .\CTRL_PROG_DATA_reg[2]_4 (spi_slave_0_n_198),
        .\CTRL_PROG_DATA_reg[2]_5 (spi_slave_0_n_222),
        .\CTRL_PROG_DATA_reg[3]_0 (spi_slave_0_n_92),
        .\CTRL_PROG_DATA_reg[3]_1 (spi_slave_0_n_93),
        .\CTRL_PROG_DATA_reg[3]_2 (spi_slave_0_n_94),
        .\CTRL_PROG_DATA_reg[3]_3 (spi_slave_0_n_95),
        .\CTRL_PROG_DATA_reg[3]_4 (spi_slave_0_n_199),
        .\CTRL_PROG_DATA_reg[3]_5 (spi_slave_0_n_211),
        .\CTRL_PROG_DATA_reg[3]_6 (spi_slave_0_n_223),
        .\CTRL_PROG_DATA_reg[4]_0 (spi_slave_0_n_224),
        .\CTRL_PROG_DATA_reg[4]_1 (spi_slave_0_n_232),
        .\CTRL_PROG_DATA_reg[5]_0 (spi_slave_0_n_96),
        .\CTRL_PROG_DATA_reg[5]_1 (spi_slave_0_n_97),
        .\CTRL_PROG_DATA_reg[5]_2 (spi_slave_0_n_98),
        .\CTRL_PROG_DATA_reg[5]_3 (spi_slave_0_n_99),
        .\CTRL_PROG_DATA_reg[5]_4 (spi_slave_0_n_225),
        .\CTRL_PROG_DATA_reg[5]_5 (spi_slave_0_n_233),
        .\CTRL_PROG_DATA_reg[6]_0 (spi_slave_0_n_100),
        .\CTRL_PROG_DATA_reg[6]_1 (spi_slave_0_n_101),
        .\CTRL_PROG_DATA_reg[6]_2 (spi_slave_0_n_102),
        .\CTRL_PROG_DATA_reg[6]_3 (spi_slave_0_n_103),
        .\CTRL_PROG_DATA_reg[6]_4 (spi_slave_0_n_234),
        .\CTRL_PROG_DATA_reg[7]_0 (CTRL_PROG_DATA),
        .\CTRL_PROG_DATA_reg[7]_1 (spi_slave_0_n_104),
        .\CTRL_PROG_DATA_reg[7]_2 (spi_slave_0_n_105),
        .\CTRL_PROG_DATA_reg[7]_3 (spi_slave_0_n_106),
        .\CTRL_PROG_DATA_reg[7]_4 (spi_slave_0_n_107),
        .\CTRL_PROG_DATA_reg[7]_5 (spi_slave_0_n_227),
        .\CTRL_PROG_DATA_reg[7]_6 (spi_slave_0_n_235),
        .\CTRL_PROG_DATA_reg[8]_0 (spi_slave_0_n_196),
        .\CTRL_PROG_DATA_reg[8]_1 (spi_slave_0_n_205),
        .\CTRL_PROG_DATA_reg[9]_0 (spi_slave_0_n_197),
        .\CTRL_PROG_DATA_reg[9]_1 (spi_slave_0_n_206),
        .\CTRL_PROG_DATA_reg[9]_2 (spi_slave_0_n_207),
        .CTRL_PROG_EVENT(CTRL_PROG_EVENT),
        .CTRL_READBACK_EVENT(CTRL_READBACK_EVENT),
        .\CTRL_SPI_ADDR_reg[10]_0 (spi_slave_0_n_190),
        .\CTRL_SPI_ADDR_reg[14]_0 (CTRL_SPI_ADDR),
        .CTRL_SYNARRAY_ADDR(CTRL_SYNARRAY_ADDR[12]),
        .D({SYNARRAY_WDATA[28],SYNARRAY_WDATA[24],SYNARRAY_WDATA[20],SYNARRAY_WDATA[16],SYNARRAY_WDATA[12],SYNARRAY_WDATA[8],SYNARRAY_WDATA[4],SYNARRAY_WDATA[0]}),
        .MISO(MISO),
        .MOSI(MOSI),
        .Q(SPI_MONITOR_SYN_ADDR),
        .Qr(SYNARRAY_RDATA),
        .RST(RST),
        .RST_sync(RST_sync),
        .S(spi_slave_0_n_9),
        .SCHED_DATA_OUT(SCHED_DATA_OUT[7]),
        .SCK(SCK),
        .SPI_AER_SRC_CTRL_nNEUR(SPI_AER_SRC_CTRL_nNEUR),
        .\SPI_BURST_TIMEREF_reg[17]_0 (SPI_BURST_TIMEREF),
        .\SPI_BURST_TIMEREF_reg[19]_0 (spi_slave_0_n_75),
        .SPI_GATE_ACTIVITY(SPI_GATE_ACTIVITY),
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_GATE_ACTIVITY_sync_reg(spi_slave_0_n_184),
        .SPI_GATE_ACTIVITY_sync_reg_0(spi_slave_0_n_185),
        .SPI_GATE_ACTIVITY_sync_reg_1(spi_slave_0_n_186),
        .\SPI_MONITOR_NEUR_ADDR_reg[2]_0 (spi_slave_0_n_35),
        .\SPI_MONITOR_NEUR_ADDR_reg[7]_0 (SPI_MONITOR_NEUR_ADDR),
        .SPI_OPEN_LOOP(SPI_OPEN_LOOP),
        .SPI_OPEN_LOOP_sync(SPI_OPEN_LOOP_sync),
        .SPI_OUT_AER_MONITOR_EN(SPI_OUT_AER_MONITOR_EN),
        .SPI_OUT_AER_MONITOR_EN_reg_0(p_1_in[7]),
        .SPI_PROPAGATE_UNMAPPED_SYN(SPI_PROPAGATE_UNMAPPED_SYN),
        .SPI_SDSP_ON_SYN_STIM(SPI_SDSP_ON_SYN_STIM),
        .SPI_SDSP_ON_SYN_STIM_reg_0(spi_slave_0_n_52),
        .SPI_SYN_SIGN(SPI_SYN_SIGN),
        .SPI_UPDATE_UNMAPPED_SYN(SPI_UPDATE_UNMAPPED_SYN),
        .SRAM_reg_0(controller_0_n_85),
        .SRAM_reg_1({neuron_data[127:124],neuron_data[102:101],neuron_data[69:0]}),
        .SRAM_reg_1_0(spi_slave_0_n_187),
        .SRAM_reg_1_1(spi_slave_0_n_188),
        .SRAM_reg_1_10(spi_slave_0_n_226),
        .SRAM_reg_1_11(spi_slave_0_n_228),
        .SRAM_reg_1_12(spi_slave_0_n_230),
        .SRAM_reg_1_13(spi_slave_0_n_231),
        .SRAM_reg_1_14(controller_0_n_84),
        .SRAM_reg_1_15({NEUR_STATE[127:120],NEUR_STATE[115:114],NEUR_STATE[111:104],NEUR_STATE[102:99],NEUR_STATE[95:92],NEUR_STATE[90:88],NEUR_STATE[86],NEUR_STATE[80:0]}),
        .SRAM_reg_1_16(neuron_core_0_n_938),
        .SRAM_reg_1_17(controller_0_n_40),
        .SRAM_reg_1_18(neuron_core_0_n_708),
        .SRAM_reg_1_2(spi_slave_0_n_189),
        .SRAM_reg_1_3(spi_slave_0_n_191),
        .SRAM_reg_1_4(spi_slave_0_n_192),
        .SRAM_reg_1_5(spi_slave_0_n_193),
        .SRAM_reg_1_6(spi_slave_0_n_194),
        .SRAM_reg_1_7(spi_slave_0_n_195),
        .SRAM_reg_1_8(spi_slave_0_n_204),
        .SRAM_reg_1_9(spi_slave_0_n_215),
        .SRAM_reg_2(controller_0_n_83),
        .SRAM_reg_3(controller_0_n_82),
        .SRAM_reg_4(controller_0_n_81),
        .SRAM_reg_5(controller_0_n_80),
        .SRAM_reg_6(controller_0_n_79),
        .SRAM_reg_7(p_0_in),
        .\neur_cnt_reg[6] (spi_slave_0_n_53),
        .\priority_reg[2]_rep__1 (priority_cnt_reg),
        .rst_priority(rst_priority),
        .\spi_shift_reg_out_reg[12]_0 (synaptic_core_0_n_39),
        .\spi_shift_reg_out_reg[12]_1 (neuron_core_0_n_719),
        .\spi_shift_reg_out_reg[13]_0 (neuron_core_0_n_720),
        .\spi_shift_reg_out_reg[13]_1 (synaptic_core_0_n_38),
        .\spi_shift_reg_out_reg[14]_0 (neuron_core_0_n_721),
        .\spi_shift_reg_out_reg[14]_1 (synaptic_core_0_n_37),
        .\spi_shift_reg_out_reg[15]_0 (neuron_core_0_n_722),
        .\spi_shift_reg_out_reg[15]_1 (synaptic_core_0_n_36),
        .\spi_shift_reg_out_reg[16]_0 (neuron_core_0_n_723),
        .\spi_shift_reg_out_reg[16]_1 (synaptic_core_0_n_35),
        .\spi_shift_reg_out_reg[17]_0 (neuron_core_0_n_724),
        .\spi_shift_reg_out_reg[17]_1 (synaptic_core_0_n_34),
        .\spi_shift_reg_out_reg[18]_0 (neuron_core_0_n_725),
        .\spi_shift_reg_out_reg[18]_1 (synaptic_core_0_n_33),
        .\spi_shift_reg_out_reg[19]_0 (neuron_core_0_n_726),
        .\spi_shift_reg_out_reg[19]_1 (synaptic_core_0_n_0));
  ODIN_design_ODIN_0_0_synaptic_core synaptic_core_0
       (.\AERIN_ADDR[9] (synaptic_core_0_n_48),
        .\AERIN_ADDR[9]_0 (synaptic_core_0_n_49),
        .CLK(CLK),
        .CTRL_NEURMEM_ADDR(CTRL_NEURMEM_ADDR[2:0]),
        .CTRL_SYNARRAY_ADDR(CTRL_SYNARRAY_ADDR),
        .CTRL_SYNARRAY_CS(CTRL_SYNARRAY_CS),
        .D(SYNARRAY_WDATA),
        .\FSM_sequential_state_reg[0] (synaptic_core_0_n_40),
        .\FSM_sequential_state_reg[0]_0 (synaptic_core_0_n_41),
        .\FSM_sequential_state_reg[0]_1 (synaptic_core_0_n_43),
        .Qr(SYNARRAY_RDATA),
        .S(synaptic_core_0_n_44),
        .SPI_PROPAGATE_UNMAPPED_SYN(SPI_PROPAGATE_UNMAPPED_SYN),
        .SPI_SYN_SIGN(SPI_SYN_SIGN),
        .SRAM_reg_0({synaptic_core_0_n_45,synaptic_core_0_n_46}),
        .SRAM_reg_1(controller_0_n_663),
        .SRAM_reg_2(synaptic_core_0_n_36),
        .SRAM_reg_2_0(synaptic_core_0_n_37),
        .SRAM_reg_2_1(synaptic_core_0_n_38),
        .SRAM_reg_2_2(synaptic_core_0_n_39),
        .SRAM_reg_2_3(controller_0_n_664),
        .SRAM_reg_3(synaptic_core_0_n_0),
        .SRAM_reg_3_0(synaptic_core_0_n_33),
        .SRAM_reg_3_1(synaptic_core_0_n_34),
        .SRAM_reg_3_2(synaptic_core_0_n_35),
        .SRAM_reg_3_3(controller_0_n_665),
        .SRAM_reg_4(controller_0_n_666),
        .SRAM_reg_5(controller_0_n_667),
        .SRAM_reg_6(controller_0_n_668),
        .SYN_SIGN(SYN_SIGN),
        .WE(controller_0_n_669),
        .WEA(controller_0_n_662),
        .\spi_shift_reg_out_reg[12] (CTRL_SPI_ADDR[14:13]),
        .state_core_next_i1_carry_i_11(syn_weight),
        .state_core_next_i1_carry_i_13(controller_0_n_609),
        .\state_core_next_i1_inferred__0/i__carry (neuron_core_0_n_707),
        .state_inacc_next0_carry_i_7(CTRL_NEUR_VIRTS));
endmodule

(* CHECK_LICENSE_TYPE = "ODIN_design_ODIN_0_0,ODIN,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "ODIN,Vivado 2023.1" *) 
(* NotValidForBitStream *)
module ODIN_design_ODIN_0_0
   (CLK,
    RST,
    SCK,
    MOSI,
    MISO,
    AERIN_ADDR,
    AERIN_REQ,
    AERIN_ACK,
    AEROUT_ADDR,
    AEROUT_REQ,
    AEROUT_ACK);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK, ASSOCIATED_RESET RST, FREQ_HZ 30303030, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN ODIN_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input RST;
  input SCK;
  input MOSI;
  output MISO;
  input [16:0]AERIN_ADDR;
  input AERIN_REQ;
  output AERIN_ACK;
  output [7:0]AEROUT_ADDR;
  output AEROUT_REQ;
  input AEROUT_ACK;

  wire AERIN_ACK;
  wire [16:0]AERIN_ADDR;
  wire AERIN_REQ;
  wire AEROUT_ACK;
  wire [7:0]AEROUT_ADDR;
  wire AEROUT_REQ;
  wire CLK;
  wire MISO;
  wire MOSI;
  wire RST;
  wire SCK;

  ODIN_design_ODIN_0_0_ODIN inst
       (.AERIN_ACK(AERIN_ACK),
        .AERIN_ADDR(AERIN_ADDR),
        .AERIN_REQ(AERIN_REQ),
        .AEROUT_ACK(AEROUT_ACK),
        .AEROUT_ADDR(AEROUT_ADDR),
        .AEROUT_REQ_reg(AEROUT_REQ),
        .CLK(CLK),
        .MISO(MISO),
        .MOSI(MOSI),
        .RST(RST),
        .SCK(SCK));
endmodule

module ODIN_design_ODIN_0_0_SRAM_256x128_wrapper
   (RST_sync_reg,
    SPI_OPEN_LOOP_sync_reg,
    \FSM_sequential_state_reg[0] ,
    SPI_OPEN_LOOP_sync_reg_0,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    SRAM_reg_0_0,
    SPI_OPEN_LOOP_sync_reg_1,
    \priority_reg[5] ,
    SPI_OPEN_LOOP_sync_reg_2,
    SRAM_reg_0_1,
    SRAM_reg_0_2,
    SRAM_reg_1_0,
    \priority_reg[3] ,
    SRAM_reg_0_3,
    \priority_reg[4] ,
    SRAM_reg_0_4,
    \priority_reg[4]_0 ,
    \priority_reg[3]_0 ,
    \FSM_sequential_state_reg[0]_2 ,
    SRAM_reg_0_5,
    SRAM_reg_0_6,
    \priority_reg[4]_1 ,
    SRAM_reg_0_7,
    SRAM_reg_0_8,
    SRAM_reg_0_9,
    SRAM_reg_0_10,
    SRAM_reg_0_11,
    \FSM_sequential_state_reg[0]_3 ,
    SRAM_reg_0_12,
    SRAM_reg_0_13,
    \FSM_sequential_state_reg[0]_4 ,
    \priority_reg[3]_1 ,
    SRAM_reg_0_14,
    \priority_reg[4]_2 ,
    SRAM_reg_0_15,
    \priority_reg[4]_3 ,
    SRAM_reg_0_16,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    SRAM_reg_0_17,
    \priority_reg[5]_2 ,
    SRAM_reg_0_18,
    SRAM_reg_0_19,
    SRAM_reg_1_1,
    Qr,
    SRAM_reg_0_20,
    SRAM_reg_0_21,
    \priority_reg[4]_4 ,
    SRAM_reg_0_22,
    SRAM_reg_0_23,
    SRAM_reg_1_2,
    \priority_reg[4]_5 ,
    SRAM_reg_0_24,
    SRAM_reg_0_25,
    SPI_OPEN_LOOP_sync_reg_3,
    SPI_OPEN_LOOP_sync_reg_4,
    \priority_reg[3]_2 ,
    SPI_OPEN_LOOP_sync_reg_5,
    \priority_reg[5]_3 ,
    SRAM_reg_1_3,
    SRAM_reg_1_4,
    SRAM_reg_1_5,
    SRAM_reg_1_6,
    \priority_reg[5]_4 ,
    \priority_reg[5]_5 ,
    SPI_OPEN_LOOP_sync_reg_6,
    SRAM_reg_1_7,
    SRAM_reg_0_26,
    NEUR_STATE_MONITOR,
    SRAM_reg_0_27,
    SRAM_reg_1_8,
    SRAM_reg_1_9,
    SRAM_reg_0_28,
    SRAM_reg_0_29,
    SRAM_reg_0_30,
    DI,
    S,
    SRAM_reg_1_10,
    \priority_reg[5]_6 ,
    SRAM_reg_0_31,
    \priority_reg[4]_6 ,
    \priority_reg[4]_7 ,
    SRAM_reg_0_32,
    SRAM_reg_0_33,
    SRAM_reg_0_34,
    SRAM_reg_0_35,
    SRAM_reg_0_36,
    AEROUT_ADDR119_in,
    SPI_AER_SRC_CTRL_nNEUR_reg,
    \CTRL_SPI_ADDR_reg[9] ,
    \CTRL_SPI_ADDR_reg[9]_0 ,
    \CTRL_SPI_ADDR_reg[9]_1 ,
    \CTRL_SPI_ADDR_reg[9]_2 ,
    \CTRL_SPI_ADDR_reg[9]_3 ,
    \CTRL_SPI_ADDR_reg[9]_4 ,
    \CTRL_SPI_ADDR_reg[9]_5 ,
    \CTRL_SPI_ADDR_reg[9]_6 ,
    \priority_reg[1]_rep ,
    \priority_reg[4]_8 ,
    \priority_reg[1]_rep_0 ,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[4]_9 ,
    \priority_reg[1]_rep_1 ,
    \priority_reg[2]_rep_1 ,
    \priority_reg[1]_rep_2 ,
    \priority_reg[3]_3 ,
    \priority_reg[1]_rep_3 ,
    \priority_reg[3]_4 ,
    \priority_reg[3]_5 ,
    \priority_reg[4]_10 ,
    \priority_reg[4]_11 ,
    \priority_reg[5]_7 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[3]_6 ,
    \priority_reg[1]_rep_4 ,
    \priority_reg[5]_8 ,
    \priority_reg[4]_12 ,
    \priority_reg[1]_rep_5 ,
    \priority_reg[2]_rep_2 ,
    SPI_OPEN_LOOP_sync_reg_7,
    \priority_reg[3]_7 ,
    \priority_reg[2]_rep_3 ,
    \priority_reg[3]_8 ,
    \priority_reg[2]_rep_4 ,
    \priority_reg[1]_rep_6 ,
    \priority_reg[2]_rep_5 ,
    \priority_reg[4]_13 ,
    \priority_reg[0] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[5]_9 ,
    \priority_reg[1]_rep_7 ,
    \priority_reg[4]_14 ,
    \priority_reg[1]_rep_8 ,
    \priority_reg[4]_15 ,
    \priority_reg[3]_9 ,
    SPI_OPEN_LOOP_sync_reg_8,
    \priority_reg[1]_rep_9 ,
    \priority_reg[4]_16 ,
    \priority_reg[1]_rep_10 ,
    \priority_reg[3]_10 ,
    \priority_reg[1]_rep_11 ,
    \priority_reg[1]_rep_12 ,
    \priority_reg[3]_11 ,
    \priority_reg[1]_rep_13 ,
    \priority_reg[1]_rep_14 ,
    \priority_reg[2]_rep_6 ,
    \priority_reg[4]_17 ,
    \priority_reg[2]_rep_7 ,
    \priority_reg[5]_10 ,
    \priority_reg[2]_rep_8 ,
    \priority_reg[4]_18 ,
    SPI_OPEN_LOOP_sync_reg_9,
    \priority_reg[5]_11 ,
    \priority_reg[5]_12 ,
    SRAM_reg_0_37,
    SPI_OPEN_LOOP_sync_reg_10,
    \priority_reg[4]_19 ,
    SRAM_reg_0_38,
    \priority_reg[2]_rep__0_0 ,
    \FSM_sequential_state_reg[0]_5 ,
    \priority_reg[5]_13 ,
    \priority_reg[2]_rep__0_1 ,
    \genblk1[3].mem[3][8]_i_13__0_0 ,
    SRAM_reg_0_39,
    \priority_reg[2]_rep_9 ,
    SRAM_reg_0_40,
    SPI_OPEN_LOOP_sync_reg_11,
    \priority_reg[5]_14 ,
    \priority_reg[2]_rep_10 ,
    \priority_reg[2]_rep_11 ,
    \priority_reg[3]_12 ,
    \priority_reg[2]_rep_12 ,
    \priority_reg[2]_rep_13 ,
    SPI_OPEN_LOOP_sync_reg_12,
    \priority_reg[5]_15 ,
    \priority_reg[1]_rep_15 ,
    \priority_reg[1]_rep_16 ,
    \priority_reg[2]_rep_14 ,
    \priority_reg[1]_rep_17 ,
    \priority_reg[4]_20 ,
    SRAM_reg_0_41,
    \priority_reg[5]_16 ,
    \FSM_sequential_state_reg[0]_6 ,
    \priority_reg[5]_17 ,
    \priority_reg[4]_21 ,
    \priority_reg[4]_22 ,
    \priority_reg[3]_13 ,
    \priority_reg[5]_18 ,
    \priority_reg[3]_14 ,
    SPI_OPEN_LOOP_sync_reg_13,
    SRAM_reg_0_42,
    \priority_reg[3]_15 ,
    \priority_reg[1]_rep_18 ,
    \priority_reg[1]_rep_19 ,
    \priority_reg[2]_rep_15 ,
    \priority_reg[1]_rep_20 ,
    \priority_reg[5]_19 ,
    \priority_reg[3]_16 ,
    SPI_OPEN_LOOP_sync_reg_14,
    SRAM_reg_0_43,
    \priority_reg[5]_20 ,
    \priority_reg[5]_21 ,
    \priority_reg[3]_17 ,
    SPI_OPEN_LOOP_sync_reg_15,
    \priority_reg[5]_22 ,
    \priority_reg[3]_18 ,
    \priority_reg[4]_23 ,
    \priority_reg[2]_rep__1_1 ,
    \priority_reg[5]_23 ,
    \priority_reg[4]_24 ,
    \priority_reg[2]_rep__1_2 ,
    \priority_reg[4]_25 ,
    \priority_reg[3]_19 ,
    SPI_OPEN_LOOP_sync_reg_16,
    \priority_reg[3]_20 ,
    \priority_reg[3]_21 ,
    \FSM_sequential_state_reg[0]_7 ,
    \priority_reg[3]_22 ,
    \priority_reg[5]_24 ,
    \priority_reg[5]_25 ,
    SRAM_reg_0_44,
    \priority_reg[5]_26 ,
    \priority_reg[5]_27 ,
    \priority_reg[4]_26 ,
    \priority_reg[3]_23 ,
    \priority_reg[4]_27 ,
    \priority_reg[4]_28 ,
    \priority_reg[4]_29 ,
    SPI_OPEN_LOOP_sync_reg_17,
    \priority_reg[5]_28 ,
    \FSM_sequential_state_reg[0]_8 ,
    \priority_reg[5]_29 ,
    SPI_OPEN_LOOP_sync_reg_18,
    SRAM_reg_0_45,
    \priority_reg[5]_30 ,
    \priority_reg[5]_31 ,
    \priority_reg[5]_32 ,
    SPI_OPEN_LOOP_sync_reg_19,
    \priority_reg[5]_33 ,
    SPI_OPEN_LOOP_sync_reg_20,
    \priority_reg[4]_30 ,
    SPI_OPEN_LOOP_sync_reg_21,
    \priority_reg[3]_24 ,
    \priority_reg[4]_31 ,
    \priority_reg[4]_32 ,
    \priority_reg[5]_34 ,
    SRAM_reg_0_46,
    SRAM_reg_0_47,
    \priority_reg[4]_33 ,
    \priority_reg[4]_34 ,
    SPI_OPEN_LOOP_sync_reg_22,
    \priority_reg[3]_25 ,
    \priority_reg[5]_35 ,
    \priority_reg[1]_rep__1 ,
    SRAM_reg_0_48,
    \priority_reg[3]_26 ,
    \priority_reg[3]_27 ,
    \priority_reg[3]_28 ,
    \priority_reg[3]_29 ,
    SRAM_reg_0_49,
    \priority_reg[4]_35 ,
    \priority_reg[3]_30 ,
    SPI_OPEN_LOOP_sync_reg_23,
    SPI_OPEN_LOOP_sync_reg_24,
    SPI_OPEN_LOOP_sync_reg_25,
    SPI_OPEN_LOOP_sync_reg_26,
    SPI_OPEN_LOOP_sync_reg_27,
    SPI_OPEN_LOOP_sync_reg_28,
    \priority_reg[3]_31 ,
    SPI_OPEN_LOOP_sync_reg_29,
    SPI_OPEN_LOOP_sync_reg_30,
    SRAM_reg_0_50,
    SRAM_reg_1_11,
    SRAM_reg_0_51,
    SRAM_reg_0_52,
    SPI_GATE_ACTIVITY_sync_reg,
    SRAM_reg_0_53,
    SRAM_reg_0_54,
    SRAM_reg_1_12,
    SRAM_reg_0_55,
    SRAM_reg_0_56,
    SRAM_reg_0_57,
    SRAM_reg_0_58,
    SRAM_reg_1_13,
    SRAM_reg_1_14,
    SRAM_reg_1_15,
    SRAM_reg_0_59,
    SRAM_reg_1_16,
    SRAM_reg_0_60,
    param_leak_en03_out,
    SRAM_reg_1_17,
    SRAM_reg_1_18,
    SRAM_reg_1_19,
    SRAM_reg_1_20,
    SRAM_reg_1_21,
    SRAM_reg_1_22,
    SRAM_reg_1_23,
    SRAM_reg_0_61,
    SRAM_reg_0_62,
    SRAM_reg_0_63,
    SRAM_reg_1_24,
    SRAM_reg_0_64,
    SRAM_reg_1_25,
    SRAM_reg_0_65,
    Q,
    empty_i_10__4,
    empty_i_7__17,
    \genblk1[3].mem[3][8]_i_5__6 ,
    \genblk1[3].mem[3][8]_i_5__6_0 ,
    empty_i_10__19_0,
    empty_i_5__7_0,
    empty_i_17__1_0,
    \genblk1[3].mem[3][8]_i_25 ,
    \genblk1[3].mem[3][8]_i_10__0 ,
    empty_i_6__36,
    empty_i_9__24,
    empty_i_11__11,
    empty_i_7__36,
    empty_i_7__36_0,
    empty_i_5__7_1,
    CTRL_SCHED_EVENT_IN,
    \AEROUT_ADDR_reg[0] ,
    \fill_cnt[4]_i_3__41 ,
    SPI_OPEN_LOOP_sync,
    event_inh,
    SRAM_reg_1_26,
    \neuron_state_monitor_samp[1]_i_11_0 ,
    SPI_GATE_ACTIVITY_sync,
    state_inacc_next0_carry,
    state_inacc_next0_carry_0,
    state_inacc_next0_carry_1,
    SRAM_reg_1_27,
    SRAM_reg_1_28,
    SRAM_reg_1_29,
    SRAM_reg_1_30,
    SRAM_reg_1_31,
    SRAM_reg_1_32,
    SRAM_reg_1_33,
    SRAM_reg_1_34,
    SRAM_reg_1_35,
    SRAM_reg_1_36,
    SRAM_reg_1_37,
    SRAM_reg_1_38,
    SRAM_reg_1_39,
    SRAM_reg_1_40,
    SRAM_reg_1_41,
    SRAM_reg_0_66,
    SRAM_reg_0_67,
    SRAM_reg_0_68,
    SRAM_reg_0_69,
    CTRL_AEROUT_POP_NEUR,
    SPI_AER_SRC_CTRL_nNEUR,
    p_26_in,
    \spi_shift_reg_out[12]_i_3_0 ,
    \genblk1[0].mem_reg[0][8] ,
    empty_i_5__15,
    \fill_cnt[4]_i_3__21 ,
    \fill_cnt[4]_i_3__41_0 ,
    empty_i_7__5_0,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt[4]_i_3__25 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[3].mem[3][8]_i_36_0 ,
    \genblk1[3].mem[3][8]_i_4__18 ,
    empty_i_5__14,
    empty_i_9__23,
    empty_i_6__29,
    empty_i_6__13,
    empty_i_6__15,
    empty_i_9__23_0,
    empty_i_6__24,
    empty_i_3__30,
    \fill_cnt[4]_i_8__0_0 ,
    \fill_cnt[4]_i_4__24 ,
    empty_i_14__1,
    \genblk1[3].mem[3][8]_i_8__28 ,
    \genblk1[3].mem[3][8]_i_5__33 ,
    empty_i_5__48,
    empty_i_7__37,
    \genblk1[3].mem[3][8]_i_4__38 ,
    rst_priority,
    SRAM_reg_1_42,
    SRAM_reg_1_43,
    SRAM_reg_1_44,
    SRAM_reg_1_45,
    SRAM_reg_1_46,
    SRAM_reg_1_47,
    SRAM_reg_1_48,
    SRAM_reg_1_49,
    SRAM_reg_1_50,
    SRAM_reg_1_51,
    SRAM_reg_1_52,
    SRAM_reg_1_53,
    SRAM_reg_1_54,
    SRAM_reg_1_55,
    SRAM_reg_1_56,
    SRAM_reg_1_57,
    SRAM_reg_1_58,
    SRAM_reg_1_59,
    SRAM_reg_1_60,
    SRAM_reg_1_61,
    SRAM_reg_1_62,
    \neuron_state_monitor_samp_reg[7] ,
    \neuron_state_monitor_samp_reg[1] ,
    CO,
    \neuron_state_monitor_samp[0]_i_2_0 ,
    \neuron_state_monitor_samp[0]_i_2_1 ,
    SRAM_reg_1_63,
    SRAM_reg_1_64,
    SRAM_reg_1_i_249_0,
    SRAM_reg_1_i_249_1,
    SRAM_reg_1_65,
    O,
    SRAM_reg_1_66,
    SRAM_reg_1_i_249_2,
    SRAM_reg_1_i_249_3,
    SRAM_reg_1_67,
    \AEROUT_ADDR[6]_i_3_0 ,
    SRAM_reg_1_68,
    SRAM_reg_1_69,
    SRAM_reg_1_70,
    SRAM_reg_1_71,
    SRAM_reg_1_72,
    SRAM_reg_1_73,
    SRAM_reg_1_74,
    SRAM_reg_1_75,
    SRAM_reg_1_76,
    SRAM_reg_1_77,
    SRAM_reg_1_78,
    SRAM_reg_1_79,
    SRAM_reg_1_80,
    SRAM_reg_1_i_130_0,
    SRAM_reg_1_i_130_1,
    SRAM_reg_1_i_130_2,
    SRAM_reg_1_i_130_3,
    \neuron_state_monitor_samp[0]_i_2_2 ,
    \neuron_state_monitor_samp[4]_i_2_0 ,
    SRAM_reg_0_i_94__0,
    CLK,
    CTRL_NEURMEM_CS,
    ADDRARDADDR,
    D,
    CTRL_NEURMEM_WE);
  output RST_sync_reg;
  output SPI_OPEN_LOOP_sync_reg;
  output \FSM_sequential_state_reg[0] ;
  output SPI_OPEN_LOOP_sync_reg_0;
  output \FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[0]_1 ;
  output SRAM_reg_0_0;
  output SPI_OPEN_LOOP_sync_reg_1;
  output \priority_reg[5] ;
  output SPI_OPEN_LOOP_sync_reg_2;
  output SRAM_reg_0_1;
  output SRAM_reg_0_2;
  output SRAM_reg_1_0;
  output \priority_reg[3] ;
  output SRAM_reg_0_3;
  output \priority_reg[4] ;
  output SRAM_reg_0_4;
  output \priority_reg[4]_0 ;
  output \priority_reg[3]_0 ;
  output \FSM_sequential_state_reg[0]_2 ;
  output SRAM_reg_0_5;
  output SRAM_reg_0_6;
  output \priority_reg[4]_1 ;
  output SRAM_reg_0_7;
  output SRAM_reg_0_8;
  output SRAM_reg_0_9;
  output SRAM_reg_0_10;
  output SRAM_reg_0_11;
  output \FSM_sequential_state_reg[0]_3 ;
  output SRAM_reg_0_12;
  output SRAM_reg_0_13;
  output \FSM_sequential_state_reg[0]_4 ;
  output \priority_reg[3]_1 ;
  output SRAM_reg_0_14;
  output \priority_reg[4]_2 ;
  output SRAM_reg_0_15;
  output \priority_reg[4]_3 ;
  output SRAM_reg_0_16;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output SRAM_reg_0_17;
  output \priority_reg[5]_2 ;
  output SRAM_reg_0_18;
  output SRAM_reg_0_19;
  output SRAM_reg_1_1;
  output [111:0]Qr;
  output SRAM_reg_0_20;
  output SRAM_reg_0_21;
  output \priority_reg[4]_4 ;
  output SRAM_reg_0_22;
  output SRAM_reg_0_23;
  output SRAM_reg_1_2;
  output \priority_reg[4]_5 ;
  output SRAM_reg_0_24;
  output SRAM_reg_0_25;
  output SPI_OPEN_LOOP_sync_reg_3;
  output SPI_OPEN_LOOP_sync_reg_4;
  output \priority_reg[3]_2 ;
  output SPI_OPEN_LOOP_sync_reg_5;
  output \priority_reg[5]_3 ;
  output [3:0]SRAM_reg_1_3;
  output [2:0]SRAM_reg_1_4;
  output [2:0]SRAM_reg_1_5;
  output SRAM_reg_1_6;
  output \priority_reg[5]_4 ;
  output \priority_reg[5]_5 ;
  output SPI_OPEN_LOOP_sync_reg_6;
  output SRAM_reg_1_7;
  output [3:0]SRAM_reg_0_26;
  output [7:0]NEUR_STATE_MONITOR;
  output [3:0]SRAM_reg_0_27;
  output SRAM_reg_1_8;
  output SRAM_reg_1_9;
  output [3:0]SRAM_reg_0_28;
  output [1:0]SRAM_reg_0_29;
  output SRAM_reg_0_30;
  output [3:0]DI;
  output [2:0]S;
  output SRAM_reg_1_10;
  output \priority_reg[5]_6 ;
  output SRAM_reg_0_31;
  output \priority_reg[4]_6 ;
  output \priority_reg[4]_7 ;
  output [3:0]SRAM_reg_0_32;
  output SRAM_reg_0_33;
  output SRAM_reg_0_34;
  output SRAM_reg_0_35;
  output SRAM_reg_0_36;
  output AEROUT_ADDR119_in;
  output SPI_AER_SRC_CTRL_nNEUR_reg;
  output \CTRL_SPI_ADDR_reg[9] ;
  output \CTRL_SPI_ADDR_reg[9]_0 ;
  output \CTRL_SPI_ADDR_reg[9]_1 ;
  output \CTRL_SPI_ADDR_reg[9]_2 ;
  output \CTRL_SPI_ADDR_reg[9]_3 ;
  output \CTRL_SPI_ADDR_reg[9]_4 ;
  output \CTRL_SPI_ADDR_reg[9]_5 ;
  output \CTRL_SPI_ADDR_reg[9]_6 ;
  output \priority_reg[1]_rep ;
  output \priority_reg[4]_8 ;
  output \priority_reg[1]_rep_0 ;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[4]_9 ;
  output \priority_reg[1]_rep_1 ;
  output \priority_reg[2]_rep_1 ;
  output \priority_reg[1]_rep_2 ;
  output \priority_reg[3]_3 ;
  output \priority_reg[1]_rep_3 ;
  output \priority_reg[3]_4 ;
  output \priority_reg[3]_5 ;
  output \priority_reg[4]_10 ;
  output \priority_reg[4]_11 ;
  output \priority_reg[5]_7 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[3]_6 ;
  output \priority_reg[1]_rep_4 ;
  output \priority_reg[5]_8 ;
  output \priority_reg[4]_12 ;
  output \priority_reg[1]_rep_5 ;
  output \priority_reg[2]_rep_2 ;
  output SPI_OPEN_LOOP_sync_reg_7;
  output \priority_reg[3]_7 ;
  output \priority_reg[2]_rep_3 ;
  output \priority_reg[3]_8 ;
  output \priority_reg[2]_rep_4 ;
  output \priority_reg[1]_rep_6 ;
  output \priority_reg[2]_rep_5 ;
  output \priority_reg[4]_13 ;
  output \priority_reg[0] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[5]_9 ;
  output \priority_reg[1]_rep_7 ;
  output \priority_reg[4]_14 ;
  output \priority_reg[1]_rep_8 ;
  output \priority_reg[4]_15 ;
  output \priority_reg[3]_9 ;
  output SPI_OPEN_LOOP_sync_reg_8;
  output \priority_reg[1]_rep_9 ;
  output \priority_reg[4]_16 ;
  output \priority_reg[1]_rep_10 ;
  output \priority_reg[3]_10 ;
  output \priority_reg[1]_rep_11 ;
  output \priority_reg[1]_rep_12 ;
  output \priority_reg[3]_11 ;
  output \priority_reg[1]_rep_13 ;
  output \priority_reg[1]_rep_14 ;
  output \priority_reg[2]_rep_6 ;
  output \priority_reg[4]_17 ;
  output \priority_reg[2]_rep_7 ;
  output \priority_reg[5]_10 ;
  output \priority_reg[2]_rep_8 ;
  output \priority_reg[4]_18 ;
  output SPI_OPEN_LOOP_sync_reg_9;
  output \priority_reg[5]_11 ;
  output \priority_reg[5]_12 ;
  output SRAM_reg_0_37;
  output SPI_OPEN_LOOP_sync_reg_10;
  output \priority_reg[4]_19 ;
  output SRAM_reg_0_38;
  output \priority_reg[2]_rep__0_0 ;
  output \FSM_sequential_state_reg[0]_5 ;
  output \priority_reg[5]_13 ;
  output \priority_reg[2]_rep__0_1 ;
  output \genblk1[3].mem[3][8]_i_13__0_0 ;
  output SRAM_reg_0_39;
  output \priority_reg[2]_rep_9 ;
  output SRAM_reg_0_40;
  output SPI_OPEN_LOOP_sync_reg_11;
  output \priority_reg[5]_14 ;
  output \priority_reg[2]_rep_10 ;
  output \priority_reg[2]_rep_11 ;
  output \priority_reg[3]_12 ;
  output \priority_reg[2]_rep_12 ;
  output \priority_reg[2]_rep_13 ;
  output SPI_OPEN_LOOP_sync_reg_12;
  output \priority_reg[5]_15 ;
  output \priority_reg[1]_rep_15 ;
  output \priority_reg[1]_rep_16 ;
  output \priority_reg[2]_rep_14 ;
  output \priority_reg[1]_rep_17 ;
  output \priority_reg[4]_20 ;
  output SRAM_reg_0_41;
  output \priority_reg[5]_16 ;
  output \FSM_sequential_state_reg[0]_6 ;
  output \priority_reg[5]_17 ;
  output \priority_reg[4]_21 ;
  output \priority_reg[4]_22 ;
  output \priority_reg[3]_13 ;
  output \priority_reg[5]_18 ;
  output \priority_reg[3]_14 ;
  output SPI_OPEN_LOOP_sync_reg_13;
  output SRAM_reg_0_42;
  output \priority_reg[3]_15 ;
  output \priority_reg[1]_rep_18 ;
  output \priority_reg[1]_rep_19 ;
  output \priority_reg[2]_rep_15 ;
  output \priority_reg[1]_rep_20 ;
  output \priority_reg[5]_19 ;
  output \priority_reg[3]_16 ;
  output SPI_OPEN_LOOP_sync_reg_14;
  output SRAM_reg_0_43;
  output \priority_reg[5]_20 ;
  output \priority_reg[5]_21 ;
  output \priority_reg[3]_17 ;
  output SPI_OPEN_LOOP_sync_reg_15;
  output \priority_reg[5]_22 ;
  output \priority_reg[3]_18 ;
  output \priority_reg[4]_23 ;
  output \priority_reg[2]_rep__1_1 ;
  output \priority_reg[5]_23 ;
  output \priority_reg[4]_24 ;
  output \priority_reg[2]_rep__1_2 ;
  output \priority_reg[4]_25 ;
  output \priority_reg[3]_19 ;
  output SPI_OPEN_LOOP_sync_reg_16;
  output \priority_reg[3]_20 ;
  output \priority_reg[3]_21 ;
  output \FSM_sequential_state_reg[0]_7 ;
  output \priority_reg[3]_22 ;
  output \priority_reg[5]_24 ;
  output \priority_reg[5]_25 ;
  output SRAM_reg_0_44;
  output \priority_reg[5]_26 ;
  output \priority_reg[5]_27 ;
  output \priority_reg[4]_26 ;
  output \priority_reg[3]_23 ;
  output \priority_reg[4]_27 ;
  output \priority_reg[4]_28 ;
  output \priority_reg[4]_29 ;
  output SPI_OPEN_LOOP_sync_reg_17;
  output \priority_reg[5]_28 ;
  output \FSM_sequential_state_reg[0]_8 ;
  output \priority_reg[5]_29 ;
  output SPI_OPEN_LOOP_sync_reg_18;
  output SRAM_reg_0_45;
  output \priority_reg[5]_30 ;
  output \priority_reg[5]_31 ;
  output \priority_reg[5]_32 ;
  output SPI_OPEN_LOOP_sync_reg_19;
  output \priority_reg[5]_33 ;
  output SPI_OPEN_LOOP_sync_reg_20;
  output \priority_reg[4]_30 ;
  output SPI_OPEN_LOOP_sync_reg_21;
  output \priority_reg[3]_24 ;
  output \priority_reg[4]_31 ;
  output \priority_reg[4]_32 ;
  output \priority_reg[5]_34 ;
  output SRAM_reg_0_46;
  output SRAM_reg_0_47;
  output \priority_reg[4]_33 ;
  output \priority_reg[4]_34 ;
  output SPI_OPEN_LOOP_sync_reg_22;
  output \priority_reg[3]_25 ;
  output \priority_reg[5]_35 ;
  output \priority_reg[1]_rep__1 ;
  output SRAM_reg_0_48;
  output \priority_reg[3]_26 ;
  output \priority_reg[3]_27 ;
  output \priority_reg[3]_28 ;
  output \priority_reg[3]_29 ;
  output SRAM_reg_0_49;
  output \priority_reg[4]_35 ;
  output \priority_reg[3]_30 ;
  output SPI_OPEN_LOOP_sync_reg_23;
  output SPI_OPEN_LOOP_sync_reg_24;
  output SPI_OPEN_LOOP_sync_reg_25;
  output SPI_OPEN_LOOP_sync_reg_26;
  output SPI_OPEN_LOOP_sync_reg_27;
  output SPI_OPEN_LOOP_sync_reg_28;
  output \priority_reg[3]_31 ;
  output SPI_OPEN_LOOP_sync_reg_29;
  output SPI_OPEN_LOOP_sync_reg_30;
  output SRAM_reg_0_50;
  output SRAM_reg_1_11;
  output SRAM_reg_0_51;
  output SRAM_reg_0_52;
  output SPI_GATE_ACTIVITY_sync_reg;
  output SRAM_reg_0_53;
  output SRAM_reg_0_54;
  output SRAM_reg_1_12;
  output SRAM_reg_0_55;
  output [3:0]SRAM_reg_0_56;
  output SRAM_reg_0_57;
  output SRAM_reg_0_58;
  output [7:0]SRAM_reg_1_13;
  output SRAM_reg_1_14;
  output SRAM_reg_1_15;
  output SRAM_reg_0_59;
  output SRAM_reg_1_16;
  output SRAM_reg_0_60;
  output param_leak_en03_out;
  output [3:0]SRAM_reg_1_17;
  output [3:0]SRAM_reg_1_18;
  output [1:0]SRAM_reg_1_19;
  output [3:0]SRAM_reg_1_20;
  output [2:0]SRAM_reg_1_21;
  output [2:0]SRAM_reg_1_22;
  output [1:0]SRAM_reg_1_23;
  output [3:0]SRAM_reg_0_61;
  output SRAM_reg_0_62;
  output SRAM_reg_0_63;
  output [2:0]SRAM_reg_1_24;
  output [3:0]SRAM_reg_0_64;
  output [3:0]SRAM_reg_1_25;
  output [3:0]SRAM_reg_0_65;
  input [5:0]Q;
  input empty_i_10__4;
  input empty_i_7__17;
  input \genblk1[3].mem[3][8]_i_5__6 ;
  input \genblk1[3].mem[3][8]_i_5__6_0 ;
  input empty_i_10__19_0;
  input empty_i_5__7_0;
  input empty_i_17__1_0;
  input \genblk1[3].mem[3][8]_i_25 ;
  input \genblk1[3].mem[3][8]_i_10__0 ;
  input empty_i_6__36;
  input empty_i_9__24;
  input empty_i_11__11;
  input empty_i_7__36;
  input empty_i_7__36_0;
  input empty_i_5__7_1;
  input [0:0]CTRL_SCHED_EVENT_IN;
  input \AEROUT_ADDR_reg[0] ;
  input \fill_cnt[4]_i_3__41 ;
  input SPI_OPEN_LOOP_sync;
  input event_inh;
  input SRAM_reg_1_26;
  input \neuron_state_monitor_samp[1]_i_11_0 ;
  input SPI_GATE_ACTIVITY_sync;
  input state_inacc_next0_carry;
  input state_inacc_next0_carry_0;
  input state_inacc_next0_carry_1;
  input SRAM_reg_1_27;
  input [7:0]SRAM_reg_1_28;
  input [0:0]SRAM_reg_1_29;
  input SRAM_reg_1_30;
  input SRAM_reg_1_31;
  input SRAM_reg_1_32;
  input SRAM_reg_1_33;
  input SRAM_reg_1_34;
  input SRAM_reg_1_35;
  input SRAM_reg_1_36;
  input SRAM_reg_1_37;
  input SRAM_reg_1_38;
  input SRAM_reg_1_39;
  input SRAM_reg_1_40;
  input SRAM_reg_1_41;
  input SRAM_reg_0_66;
  input SRAM_reg_0_67;
  input SRAM_reg_0_68;
  input SRAM_reg_0_69;
  input CTRL_AEROUT_POP_NEUR;
  input SPI_AER_SRC_CTRL_nNEUR;
  input p_26_in;
  input [3:0]\spi_shift_reg_out[12]_i_3_0 ;
  input \genblk1[0].mem_reg[0][8] ;
  input empty_i_5__15;
  input \fill_cnt[4]_i_3__21 ;
  input \fill_cnt[4]_i_3__41_0 ;
  input empty_i_7__5_0;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt[4]_i_3__25 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[3].mem[3][8]_i_36_0 ;
  input \genblk1[3].mem[3][8]_i_4__18 ;
  input empty_i_5__14;
  input empty_i_9__23;
  input empty_i_6__29;
  input empty_i_6__13;
  input empty_i_6__15;
  input empty_i_9__23_0;
  input empty_i_6__24;
  input empty_i_3__30;
  input \fill_cnt[4]_i_8__0_0 ;
  input \fill_cnt[4]_i_4__24 ;
  input empty_i_14__1;
  input \genblk1[3].mem[3][8]_i_8__28 ;
  input \genblk1[3].mem[3][8]_i_5__33 ;
  input empty_i_5__48;
  input empty_i_7__37;
  input \genblk1[3].mem[3][8]_i_4__38 ;
  input rst_priority;
  input SRAM_reg_1_42;
  input SRAM_reg_1_43;
  input SRAM_reg_1_44;
  input SRAM_reg_1_45;
  input SRAM_reg_1_46;
  input SRAM_reg_1_47;
  input SRAM_reg_1_48;
  input SRAM_reg_1_49;
  input SRAM_reg_1_50;
  input SRAM_reg_1_51;
  input SRAM_reg_1_52;
  input SRAM_reg_1_53;
  input SRAM_reg_1_54;
  input SRAM_reg_1_55;
  input SRAM_reg_1_56;
  input SRAM_reg_1_57;
  input SRAM_reg_1_58;
  input SRAM_reg_1_59;
  input SRAM_reg_1_60;
  input SRAM_reg_1_61;
  input SRAM_reg_1_62;
  input [0:0]\neuron_state_monitor_samp_reg[7] ;
  input [0:0]\neuron_state_monitor_samp_reg[1] ;
  input [0:0]CO;
  input \neuron_state_monitor_samp[0]_i_2_0 ;
  input \neuron_state_monitor_samp[0]_i_2_1 ;
  input SRAM_reg_1_63;
  input [3:0]SRAM_reg_1_64;
  input SRAM_reg_1_i_249_0;
  input SRAM_reg_1_i_249_1;
  input SRAM_reg_1_65;
  input [2:0]O;
  input SRAM_reg_1_66;
  input SRAM_reg_1_i_249_2;
  input SRAM_reg_1_i_249_3;
  input SRAM_reg_1_67;
  input [0:0]\AEROUT_ADDR[6]_i_3_0 ;
  input SRAM_reg_1_68;
  input SRAM_reg_1_69;
  input SRAM_reg_1_70;
  input SRAM_reg_1_71;
  input SRAM_reg_1_72;
  input SRAM_reg_1_73;
  input SRAM_reg_1_74;
  input SRAM_reg_1_75;
  input SRAM_reg_1_76;
  input SRAM_reg_1_77;
  input SRAM_reg_1_78;
  input SRAM_reg_1_79;
  input SRAM_reg_1_80;
  input SRAM_reg_1_i_130_0;
  input SRAM_reg_1_i_130_1;
  input SRAM_reg_1_i_130_2;
  input SRAM_reg_1_i_130_3;
  input [3:0]\neuron_state_monitor_samp[0]_i_2_2 ;
  input [2:0]\neuron_state_monitor_samp[4]_i_2_0 ;
  input [0:0]SRAM_reg_0_i_94__0;
  input CLK;
  input CTRL_NEURMEM_CS;
  input [7:0]ADDRARDADDR;
  input [85:0]D;
  input CTRL_NEURMEM_WE;

  wire [7:0]ADDRARDADDR;
  wire AEROUT_ADDR119_in;
  wire \AEROUT_ADDR[2]_i_8_n_0 ;
  wire \AEROUT_ADDR[5]_i_11_n_0 ;
  wire \AEROUT_ADDR[5]_i_5_n_0 ;
  wire \AEROUT_ADDR[5]_i_6_n_0 ;
  wire \AEROUT_ADDR[5]_i_7_n_0 ;
  wire \AEROUT_ADDR[5]_i_8_n_0 ;
  wire \AEROUT_ADDR[5]_i_9_n_0 ;
  wire \AEROUT_ADDR[6]_i_10_n_0 ;
  wire \AEROUT_ADDR[6]_i_11_n_0 ;
  wire \AEROUT_ADDR[6]_i_12_n_0 ;
  wire \AEROUT_ADDR[6]_i_14_n_0 ;
  wire \AEROUT_ADDR[6]_i_15_n_0 ;
  wire \AEROUT_ADDR[6]_i_16_n_0 ;
  wire \AEROUT_ADDR[6]_i_17_n_0 ;
  wire \AEROUT_ADDR[6]_i_18_n_0 ;
  wire \AEROUT_ADDR[6]_i_19_n_0 ;
  wire \AEROUT_ADDR[6]_i_21_n_0 ;
  wire \AEROUT_ADDR[6]_i_22_n_0 ;
  wire [0:0]\AEROUT_ADDR[6]_i_3_0 ;
  wire \AEROUT_ADDR[6]_i_7_n_0 ;
  wire \AEROUT_ADDR[6]_i_8_n_0 ;
  wire \AEROUT_ADDR[6]_i_9_n_0 ;
  wire \AEROUT_ADDR_reg[0] ;
  wire CLK;
  wire [0:0]CO;
  wire CTRL_AEROUT_POP_NEUR;
  wire CTRL_NEURMEM_CS;
  wire CTRL_NEURMEM_WE;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire \CTRL_SPI_ADDR_reg[9] ;
  wire \CTRL_SPI_ADDR_reg[9]_0 ;
  wire \CTRL_SPI_ADDR_reg[9]_1 ;
  wire \CTRL_SPI_ADDR_reg[9]_2 ;
  wire \CTRL_SPI_ADDR_reg[9]_3 ;
  wire \CTRL_SPI_ADDR_reg[9]_4 ;
  wire \CTRL_SPI_ADDR_reg[9]_5 ;
  wire \CTRL_SPI_ADDR_reg[9]_6 ;
  wire [85:0]D;
  wire [3:0]DI;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[0]_7 ;
  wire \FSM_sequential_state_reg[0]_8 ;
  wire [1:0]NEUR_EVENT_OUT;
  wire [119:81]NEUR_STATE;
  wire [7:0]NEUR_STATE_MONITOR;
  wire [2:0]O;
  wire [5:0]Q;
  wire [111:0]Qr;
  wire RST_sync_reg;
  wire [2:0]S;
  wire SPI_AER_SRC_CTRL_nNEUR;
  wire SPI_AER_SRC_CTRL_nNEUR_reg;
  wire SPI_GATE_ACTIVITY_sync;
  wire SPI_GATE_ACTIVITY_sync_reg;
  wire SPI_OPEN_LOOP_sync;
  wire SPI_OPEN_LOOP_sync_reg;
  wire SPI_OPEN_LOOP_sync_reg_0;
  wire SPI_OPEN_LOOP_sync_reg_1;
  wire SPI_OPEN_LOOP_sync_reg_10;
  wire SPI_OPEN_LOOP_sync_reg_11;
  wire SPI_OPEN_LOOP_sync_reg_12;
  wire SPI_OPEN_LOOP_sync_reg_13;
  wire SPI_OPEN_LOOP_sync_reg_14;
  wire SPI_OPEN_LOOP_sync_reg_15;
  wire SPI_OPEN_LOOP_sync_reg_16;
  wire SPI_OPEN_LOOP_sync_reg_17;
  wire SPI_OPEN_LOOP_sync_reg_18;
  wire SPI_OPEN_LOOP_sync_reg_19;
  wire SPI_OPEN_LOOP_sync_reg_2;
  wire SPI_OPEN_LOOP_sync_reg_20;
  wire SPI_OPEN_LOOP_sync_reg_21;
  wire SPI_OPEN_LOOP_sync_reg_22;
  wire SPI_OPEN_LOOP_sync_reg_23;
  wire SPI_OPEN_LOOP_sync_reg_24;
  wire SPI_OPEN_LOOP_sync_reg_25;
  wire SPI_OPEN_LOOP_sync_reg_26;
  wire SPI_OPEN_LOOP_sync_reg_27;
  wire SPI_OPEN_LOOP_sync_reg_28;
  wire SPI_OPEN_LOOP_sync_reg_29;
  wire SPI_OPEN_LOOP_sync_reg_3;
  wire SPI_OPEN_LOOP_sync_reg_30;
  wire SPI_OPEN_LOOP_sync_reg_4;
  wire SPI_OPEN_LOOP_sync_reg_5;
  wire SPI_OPEN_LOOP_sync_reg_6;
  wire SPI_OPEN_LOOP_sync_reg_7;
  wire SPI_OPEN_LOOP_sync_reg_8;
  wire SPI_OPEN_LOOP_sync_reg_9;
  wire SRAM_reg_0_0;
  wire SRAM_reg_0_1;
  wire SRAM_reg_0_10;
  wire SRAM_reg_0_11;
  wire SRAM_reg_0_12;
  wire SRAM_reg_0_13;
  wire SRAM_reg_0_14;
  wire SRAM_reg_0_15;
  wire SRAM_reg_0_16;
  wire SRAM_reg_0_17;
  wire SRAM_reg_0_18;
  wire SRAM_reg_0_19;
  wire SRAM_reg_0_2;
  wire SRAM_reg_0_20;
  wire SRAM_reg_0_21;
  wire SRAM_reg_0_22;
  wire SRAM_reg_0_23;
  wire SRAM_reg_0_24;
  wire SRAM_reg_0_25;
  wire [3:0]SRAM_reg_0_26;
  wire [3:0]SRAM_reg_0_27;
  wire [3:0]SRAM_reg_0_28;
  wire [1:0]SRAM_reg_0_29;
  wire SRAM_reg_0_3;
  wire SRAM_reg_0_30;
  wire SRAM_reg_0_31;
  wire [3:0]SRAM_reg_0_32;
  wire SRAM_reg_0_33;
  wire SRAM_reg_0_34;
  wire SRAM_reg_0_35;
  wire SRAM_reg_0_36;
  wire SRAM_reg_0_37;
  wire SRAM_reg_0_38;
  wire SRAM_reg_0_39;
  wire SRAM_reg_0_4;
  wire SRAM_reg_0_40;
  wire SRAM_reg_0_41;
  wire SRAM_reg_0_42;
  wire SRAM_reg_0_43;
  wire SRAM_reg_0_44;
  wire SRAM_reg_0_45;
  wire SRAM_reg_0_46;
  wire SRAM_reg_0_47;
  wire SRAM_reg_0_48;
  wire SRAM_reg_0_49;
  wire SRAM_reg_0_5;
  wire SRAM_reg_0_50;
  wire SRAM_reg_0_51;
  wire SRAM_reg_0_52;
  wire SRAM_reg_0_53;
  wire SRAM_reg_0_54;
  wire SRAM_reg_0_55;
  wire [3:0]SRAM_reg_0_56;
  wire SRAM_reg_0_57;
  wire SRAM_reg_0_58;
  wire SRAM_reg_0_59;
  wire SRAM_reg_0_6;
  wire SRAM_reg_0_60;
  wire [3:0]SRAM_reg_0_61;
  wire SRAM_reg_0_62;
  wire SRAM_reg_0_63;
  wire [3:0]SRAM_reg_0_64;
  wire [3:0]SRAM_reg_0_65;
  wire SRAM_reg_0_66;
  wire SRAM_reg_0_67;
  wire SRAM_reg_0_68;
  wire SRAM_reg_0_69;
  wire SRAM_reg_0_7;
  wire SRAM_reg_0_8;
  wire SRAM_reg_0_9;
  wire SRAM_reg_0_i_100__0_n_0;
  wire SRAM_reg_0_i_101__0_n_0;
  wire SRAM_reg_0_i_102__0_n_0;
  wire SRAM_reg_0_i_103__0_n_0;
  wire SRAM_reg_0_i_104__0_n_0;
  wire [0:0]SRAM_reg_0_i_94__0;
  wire SRAM_reg_0_i_97__0_n_0;
  wire SRAM_reg_0_i_97__0_n_1;
  wire SRAM_reg_0_i_97__0_n_2;
  wire SRAM_reg_0_i_97__0_n_3;
  wire SRAM_reg_0_i_98__0_n_0;
  wire SRAM_reg_1_0;
  wire SRAM_reg_1_1;
  wire SRAM_reg_1_10;
  wire SRAM_reg_1_11;
  wire SRAM_reg_1_12;
  wire [7:0]SRAM_reg_1_13;
  wire SRAM_reg_1_14;
  wire SRAM_reg_1_15;
  wire SRAM_reg_1_16;
  wire [3:0]SRAM_reg_1_17;
  wire [3:0]SRAM_reg_1_18;
  wire [1:0]SRAM_reg_1_19;
  wire SRAM_reg_1_2;
  wire [3:0]SRAM_reg_1_20;
  wire [2:0]SRAM_reg_1_21;
  wire [2:0]SRAM_reg_1_22;
  wire [1:0]SRAM_reg_1_23;
  wire [2:0]SRAM_reg_1_24;
  wire [3:0]SRAM_reg_1_25;
  wire SRAM_reg_1_26;
  wire SRAM_reg_1_27;
  wire [7:0]SRAM_reg_1_28;
  wire [0:0]SRAM_reg_1_29;
  wire [3:0]SRAM_reg_1_3;
  wire SRAM_reg_1_30;
  wire SRAM_reg_1_31;
  wire SRAM_reg_1_32;
  wire SRAM_reg_1_33;
  wire SRAM_reg_1_34;
  wire SRAM_reg_1_35;
  wire SRAM_reg_1_36;
  wire SRAM_reg_1_37;
  wire SRAM_reg_1_38;
  wire SRAM_reg_1_39;
  wire [2:0]SRAM_reg_1_4;
  wire SRAM_reg_1_40;
  wire SRAM_reg_1_41;
  wire SRAM_reg_1_42;
  wire SRAM_reg_1_43;
  wire SRAM_reg_1_44;
  wire SRAM_reg_1_45;
  wire SRAM_reg_1_46;
  wire SRAM_reg_1_47;
  wire SRAM_reg_1_48;
  wire SRAM_reg_1_49;
  wire [2:0]SRAM_reg_1_5;
  wire SRAM_reg_1_50;
  wire SRAM_reg_1_51;
  wire SRAM_reg_1_52;
  wire SRAM_reg_1_53;
  wire SRAM_reg_1_54;
  wire SRAM_reg_1_55;
  wire SRAM_reg_1_56;
  wire SRAM_reg_1_57;
  wire SRAM_reg_1_58;
  wire SRAM_reg_1_59;
  wire SRAM_reg_1_6;
  wire SRAM_reg_1_60;
  wire SRAM_reg_1_61;
  wire SRAM_reg_1_62;
  wire SRAM_reg_1_63;
  wire [3:0]SRAM_reg_1_64;
  wire SRAM_reg_1_65;
  wire SRAM_reg_1_66;
  wire SRAM_reg_1_67;
  wire SRAM_reg_1_68;
  wire SRAM_reg_1_69;
  wire SRAM_reg_1_7;
  wire SRAM_reg_1_70;
  wire SRAM_reg_1_71;
  wire SRAM_reg_1_72;
  wire SRAM_reg_1_73;
  wire SRAM_reg_1_74;
  wire SRAM_reg_1_75;
  wire SRAM_reg_1_76;
  wire SRAM_reg_1_77;
  wire SRAM_reg_1_78;
  wire SRAM_reg_1_79;
  wire SRAM_reg_1_8;
  wire SRAM_reg_1_80;
  wire SRAM_reg_1_9;
  wire SRAM_reg_1_i_100_n_0;
  wire SRAM_reg_1_i_103_n_0;
  wire SRAM_reg_1_i_104_n_0;
  wire SRAM_reg_1_i_106_n_0;
  wire SRAM_reg_1_i_110_n_0;
  wire SRAM_reg_1_i_112_n_0;
  wire SRAM_reg_1_i_130_0;
  wire SRAM_reg_1_i_130_1;
  wire SRAM_reg_1_i_130_2;
  wire SRAM_reg_1_i_130_3;
  wire SRAM_reg_1_i_135_n_0;
  wire SRAM_reg_1_i_140_n_0;
  wire SRAM_reg_1_i_144_n_0;
  wire SRAM_reg_1_i_145_n_0;
  wire SRAM_reg_1_i_147_n_0;
  wire SRAM_reg_1_i_151_n_0;
  wire SRAM_reg_1_i_153_n_0;
  wire SRAM_reg_1_i_161_n_0;
  wire SRAM_reg_1_i_162_n_0;
  wire SRAM_reg_1_i_169_n_0;
  wire SRAM_reg_1_i_172_n_0;
  wire SRAM_reg_1_i_174_n_0;
  wire SRAM_reg_1_i_175_n_0;
  wire SRAM_reg_1_i_176_n_0;
  wire SRAM_reg_1_i_177_n_0;
  wire SRAM_reg_1_i_178_n_0;
  wire SRAM_reg_1_i_179_n_0;
  wire SRAM_reg_1_i_180_n_0;
  wire SRAM_reg_1_i_182_n_0;
  wire SRAM_reg_1_i_183_n_0;
  wire SRAM_reg_1_i_184_n_0;
  wire SRAM_reg_1_i_185_n_0;
  wire SRAM_reg_1_i_186_n_0;
  wire SRAM_reg_1_i_187_n_0;
  wire SRAM_reg_1_i_188_n_0;
  wire SRAM_reg_1_i_190_n_0;
  wire SRAM_reg_1_i_193_n_0;
  wire SRAM_reg_1_i_194_n_0;
  wire SRAM_reg_1_i_195_n_0;
  wire SRAM_reg_1_i_196_n_0;
  wire SRAM_reg_1_i_197_n_0;
  wire SRAM_reg_1_i_199_n_0;
  wire SRAM_reg_1_i_200_n_0;
  wire SRAM_reg_1_i_201_n_0;
  wire SRAM_reg_1_i_202_n_0;
  wire SRAM_reg_1_i_203_n_0;
  wire SRAM_reg_1_i_204_n_0;
  wire SRAM_reg_1_i_205_n_0;
  wire SRAM_reg_1_i_206_n_0;
  wire SRAM_reg_1_i_207_n_0;
  wire SRAM_reg_1_i_208_n_2;
  wire SRAM_reg_1_i_208_n_3;
  wire SRAM_reg_1_i_211_n_0;
  wire SRAM_reg_1_i_211_n_1;
  wire SRAM_reg_1_i_211_n_2;
  wire SRAM_reg_1_i_211_n_3;
  wire SRAM_reg_1_i_212_n_0;
  wire SRAM_reg_1_i_213_n_0;
  wire SRAM_reg_1_i_214_n_0;
  wire SRAM_reg_1_i_215_n_0;
  wire SRAM_reg_1_i_216_n_0;
  wire SRAM_reg_1_i_217_n_0;
  wire SRAM_reg_1_i_218_n_0;
  wire SRAM_reg_1_i_220_n_0;
  wire SRAM_reg_1_i_221_n_0;
  wire SRAM_reg_1_i_222_n_0;
  wire SRAM_reg_1_i_223_n_0;
  wire SRAM_reg_1_i_224_n_0;
  wire SRAM_reg_1_i_225_n_0;
  wire SRAM_reg_1_i_227_n_0;
  wire SRAM_reg_1_i_228_n_0;
  wire SRAM_reg_1_i_229_n_0;
  wire SRAM_reg_1_i_231_n_0;
  wire SRAM_reg_1_i_232_n_0;
  wire SRAM_reg_1_i_233_n_0;
  wire SRAM_reg_1_i_234_n_0;
  wire SRAM_reg_1_i_235_n_0;
  wire SRAM_reg_1_i_236_n_0;
  wire SRAM_reg_1_i_237_n_0;
  wire SRAM_reg_1_i_238_n_0;
  wire SRAM_reg_1_i_239_n_0;
  wire SRAM_reg_1_i_240_n_0;
  wire SRAM_reg_1_i_241_n_0;
  wire SRAM_reg_1_i_242_n_0;
  wire SRAM_reg_1_i_243_n_0;
  wire SRAM_reg_1_i_244_n_0;
  wire SRAM_reg_1_i_245_n_0;
  wire SRAM_reg_1_i_246_n_0;
  wire SRAM_reg_1_i_247_n_0;
  wire SRAM_reg_1_i_248_n_0;
  wire SRAM_reg_1_i_249_0;
  wire SRAM_reg_1_i_249_1;
  wire SRAM_reg_1_i_249_2;
  wire SRAM_reg_1_i_249_3;
  wire SRAM_reg_1_i_249_n_0;
  wire SRAM_reg_1_i_251_n_0;
  wire SRAM_reg_1_i_252_n_0;
  wire SRAM_reg_1_i_253_n_0;
  wire SRAM_reg_1_i_254_n_0;
  wire SRAM_reg_1_i_255_n_0;
  wire SRAM_reg_1_i_256_n_0;
  wire SRAM_reg_1_i_257_n_0;
  wire SRAM_reg_1_i_258_n_0;
  wire SRAM_reg_1_i_259_n_0;
  wire SRAM_reg_1_i_260_n_0;
  wire SRAM_reg_1_i_261_n_0;
  wire SRAM_reg_1_i_262_n_0;
  wire SRAM_reg_1_i_263_n_0;
  wire SRAM_reg_1_i_264_n_0;
  wire SRAM_reg_1_i_265_n_0;
  wire SRAM_reg_1_i_266_n_0;
  wire SRAM_reg_1_i_268_n_0;
  wire SRAM_reg_1_i_269_n_0;
  wire SRAM_reg_1_i_270_n_0;
  wire SRAM_reg_1_i_271_n_0;
  wire SRAM_reg_1_i_272_n_0;
  wire SRAM_reg_1_i_273_n_0;
  wire SRAM_reg_1_i_274_n_0;
  wire SRAM_reg_1_i_275_n_0;
  wire SRAM_reg_1_i_276_n_0;
  wire SRAM_reg_1_i_277_n_0;
  wire SRAM_reg_1_i_278_n_0;
  wire SRAM_reg_1_i_279_n_0;
  wire SRAM_reg_1_i_283_n_0;
  wire SRAM_reg_1_i_284_n_0;
  wire SRAM_reg_1_i_285_n_0;
  wire SRAM_reg_1_i_286_n_0;
  wire SRAM_reg_1_i_287_n_0;
  wire SRAM_reg_1_i_288_n_0;
  wire SRAM_reg_1_i_289_n_0;
  wire SRAM_reg_1_i_290_n_0;
  wire SRAM_reg_1_i_291_n_0;
  wire SRAM_reg_1_i_292_n_0;
  wire SRAM_reg_1_i_293_n_0;
  wire SRAM_reg_1_i_294_n_0;
  wire SRAM_reg_1_i_295_n_0;
  wire SRAM_reg_1_i_296_n_0;
  wire SRAM_reg_1_i_297_n_0;
  wire SRAM_reg_1_i_298_n_0;
  wire SRAM_reg_1_i_299_n_0;
  wire SRAM_reg_1_i_300_n_0;
  wire SRAM_reg_1_i_301_n_0;
  wire SRAM_reg_1_i_302_n_0;
  wire SRAM_reg_1_i_303_n_0;
  wire SRAM_reg_1_i_304_n_0;
  wire SRAM_reg_1_i_305_n_0;
  wire SRAM_reg_1_i_306_n_0;
  wire SRAM_reg_1_i_307_n_0;
  wire SRAM_reg_1_i_308_n_0;
  wire SRAM_reg_1_i_309_n_0;
  wire SRAM_reg_1_i_310_n_0;
  wire SRAM_reg_1_i_311_n_0;
  wire SRAM_reg_1_i_312_n_0;
  wire SRAM_reg_1_i_313_n_0;
  wire SRAM_reg_1_i_314_n_0;
  wire SRAM_reg_1_i_315_n_0;
  wire SRAM_reg_1_i_316_n_0;
  wire SRAM_reg_1_i_317_n_0;
  wire SRAM_reg_1_i_318_n_0;
  wire SRAM_reg_1_i_319_n_0;
  wire SRAM_reg_1_i_321_n_0;
  wire SRAM_reg_1_i_322_n_0;
  wire SRAM_reg_1_i_325_n_0;
  wire SRAM_reg_1_i_326_n_0;
  wire SRAM_reg_1_i_327_n_0;
  wire SRAM_reg_1_i_331_n_0;
  wire SRAM_reg_1_i_332_n_0;
  wire SRAM_reg_1_i_333_n_0;
  wire SRAM_reg_1_i_334_n_0;
  wire SRAM_reg_1_i_339_n_0;
  wire SRAM_reg_1_i_340_n_0;
  wire SRAM_reg_1_i_341_n_0;
  wire SRAM_reg_1_i_342_n_0;
  wire SRAM_reg_1_i_343_n_0;
  wire SRAM_reg_1_i_344_n_0;
  wire SRAM_reg_1_i_345_n_0;
  wire SRAM_reg_1_i_346_n_0;
  wire SRAM_reg_1_i_347_n_0;
  wire SRAM_reg_1_i_348_n_0;
  wire SRAM_reg_1_i_349_n_0;
  wire SRAM_reg_1_i_350_n_0;
  wire SRAM_reg_1_i_351_n_0;
  wire SRAM_reg_1_i_352_n_0;
  wire SRAM_reg_1_i_353_n_0;
  wire SRAM_reg_1_i_354_n_0;
  wire SRAM_reg_1_i_355_n_0;
  wire SRAM_reg_1_i_356_n_0;
  wire SRAM_reg_1_i_357_n_0;
  wire SRAM_reg_1_i_358_n_0;
  wire SRAM_reg_1_i_359_n_0;
  wire SRAM_reg_1_i_360_n_0;
  wire SRAM_reg_1_i_361_n_0;
  wire SRAM_reg_1_i_362_n_0;
  wire SRAM_reg_1_i_363_n_0;
  wire SRAM_reg_1_i_364_n_0;
  wire SRAM_reg_1_i_365_n_0;
  wire SRAM_reg_1_i_375_n_0;
  wire SRAM_reg_1_i_376_n_0;
  wire SRAM_reg_1_i_385_n_0;
  wire SRAM_reg_1_i_386_n_0;
  wire SRAM_reg_1_i_387_n_0;
  wire SRAM_reg_1_i_388_n_0;
  wire SRAM_reg_1_i_389_n_0;
  wire SRAM_reg_1_i_391_n_0;
  wire SRAM_reg_1_i_57_n_0;
  wire SRAM_reg_1_i_65_n_0;
  wire SRAM_reg_1_i_67_n_0;
  wire SRAM_reg_1_i_69_n_0;
  wire SRAM_reg_1_i_72_n_0;
  wire SRAM_reg_1_i_74_n_0;
  wire SRAM_reg_1_i_76_n_0;
  wire SRAM_reg_1_i_77_n_0;
  wire SRAM_reg_1_i_80_n_0;
  wire SRAM_reg_1_i_89_n_0;
  wire SRAM_reg_1_i_91_n_0;
  wire SRAM_reg_1_i_92_n_0;
  wire SRAM_reg_1_i_94_n_0;
  wire SRAM_reg_1_i_96_n_0;
  wire SRAM_reg_1_i_98_n_0;
  wire empty_i_10__19_0;
  wire empty_i_10__22_n_0;
  wire empty_i_10__4;
  wire empty_i_10__43_n_0;
  wire empty_i_10__44_n_0;
  wire empty_i_10__45_n_0;
  wire empty_i_10__6_n_0;
  wire empty_i_10__8_n_0;
  wire empty_i_10__9_n_0;
  wire empty_i_11__10_n_0;
  wire empty_i_11__11;
  wire empty_i_11__13_n_0;
  wire empty_i_11__20_n_0;
  wire empty_i_11__2_n_0;
  wire empty_i_11__30_n_0;
  wire empty_i_11__32_n_0;
  wire empty_i_11__3_n_0;
  wire empty_i_11__4_n_0;
  wire empty_i_11__6_n_0;
  wire empty_i_12__10_n_0;
  wire empty_i_12__13_n_0;
  wire empty_i_12__17_n_0;
  wire empty_i_12__1_n_0;
  wire empty_i_12__20_n_0;
  wire empty_i_12__24_n_0;
  wire empty_i_12__25_n_0;
  wire empty_i_13__10_n_0;
  wire empty_i_13__11_n_0;
  wire empty_i_13__14_n_0;
  wire empty_i_13__17_n_0;
  wire empty_i_13__1_n_0;
  wire empty_i_13__2_n_0;
  wire empty_i_13__3_n_0;
  wire empty_i_13__4_n_0;
  wire empty_i_13__8_n_0;
  wire empty_i_14__0_n_0;
  wire empty_i_14__1;
  wire empty_i_14__12_n_0;
  wire empty_i_14__2_n_0;
  wire empty_i_14__6_n_0;
  wire empty_i_14_n_0;
  wire empty_i_15__4_n_0;
  wire empty_i_15__6_n_0;
  wire empty_i_15_n_0;
  wire empty_i_16__1_n_0;
  wire empty_i_16__3_n_0;
  wire empty_i_16__5_n_0;
  wire empty_i_16__9_n_0;
  wire empty_i_17__1_0;
  wire empty_i_17__3_n_0;
  wire empty_i_17_n_0;
  wire empty_i_18__3_n_0;
  wire empty_i_19__1_n_0;
  wire empty_i_19_n_0;
  wire empty_i_20__0_n_0;
  wire empty_i_20__2_n_0;
  wire empty_i_20__5_n_0;
  wire empty_i_21__0_n_0;
  wire empty_i_21__1_n_0;
  wire empty_i_21__5_n_0;
  wire empty_i_21_n_0;
  wire empty_i_22__1_n_0;
  wire empty_i_22_n_0;
  wire empty_i_23__1_n_0;
  wire empty_i_23__2_n_0;
  wire empty_i_23__4_n_0;
  wire empty_i_24__0_n_0;
  wire empty_i_24__1_n_0;
  wire empty_i_24__3_n_0;
  wire empty_i_24__4_n_0;
  wire empty_i_24_n_0;
  wire empty_i_25__1_n_0;
  wire empty_i_25__3_n_0;
  wire empty_i_25_n_0;
  wire empty_i_26__1_n_0;
  wire empty_i_26__2_n_0;
  wire empty_i_26__4_n_0;
  wire empty_i_26_n_0;
  wire empty_i_27__0_n_0;
  wire empty_i_27__3_n_0;
  wire empty_i_28__4_n_0;
  wire empty_i_28_n_0;
  wire empty_i_29__1_n_0;
  wire empty_i_29__3_n_0;
  wire empty_i_29__4_n_0;
  wire empty_i_30__0_n_0;
  wire empty_i_30__2_n_0;
  wire empty_i_30__3_n_0;
  wire empty_i_30__4_n_0;
  wire empty_i_30_n_0;
  wire empty_i_31__0_n_0;
  wire empty_i_31__1_n_0;
  wire empty_i_31__2_n_0;
  wire empty_i_32__1_n_0;
  wire empty_i_32__2_n_0;
  wire empty_i_33__0_n_0;
  wire empty_i_33_n_0;
  wire empty_i_36__0_n_0;
  wire empty_i_36_n_0;
  wire empty_i_37_n_0;
  wire empty_i_38_n_0;
  wire empty_i_3__30;
  wire empty_i_40_n_0;
  wire empty_i_41_n_0;
  wire empty_i_5__14;
  wire empty_i_5__15;
  wire empty_i_5__48;
  wire empty_i_5__7_0;
  wire empty_i_5__7_1;
  wire empty_i_6__13;
  wire empty_i_6__15;
  wire empty_i_6__24;
  wire empty_i_6__29;
  wire empty_i_6__36;
  wire empty_i_7__17;
  wire empty_i_7__36;
  wire empty_i_7__36_0;
  wire empty_i_7__37;
  wire empty_i_7__4_n_0;
  wire empty_i_7__5_0;
  wire empty_i_8__18_n_0;
  wire empty_i_8__22_n_0;
  wire empty_i_8__23_n_0;
  wire empty_i_8__38_n_0;
  wire empty_i_8__40_n_0;
  wire empty_i_9__23;
  wire empty_i_9__23_0;
  wire empty_i_9__24;
  wire empty_i_9__31_n_0;
  wire event_inh;
  wire \fill_cnt[4]_i_10_n_0 ;
  wire \fill_cnt[4]_i_3__21 ;
  wire \fill_cnt[4]_i_3__25 ;
  wire \fill_cnt[4]_i_3__41 ;
  wire \fill_cnt[4]_i_3__41_0 ;
  wire \fill_cnt[4]_i_4__24 ;
  wire \fill_cnt[4]_i_5__2_n_0 ;
  wire \fill_cnt[4]_i_5__9_n_0 ;
  wire \fill_cnt[4]_i_6__1_n_0 ;
  wire \fill_cnt[4]_i_6__5_n_0 ;
  wire \fill_cnt[4]_i_6__6_n_0 ;
  wire \fill_cnt[4]_i_6__7_n_0 ;
  wire \fill_cnt[4]_i_7__1_n_0 ;
  wire \fill_cnt[4]_i_7__4_n_0 ;
  wire \fill_cnt[4]_i_8__0_0 ;
  wire \fill_cnt[4]_i_8__0_n_0 ;
  wire \fill_cnt[4]_i_8__1_n_0 ;
  wire \fill_cnt[4]_i_8__2_n_0 ;
  wire \fill_cnt[4]_i_9__0_n_0 ;
  wire \fill_cnt[4]_i_9__2_n_0 ;
  wire \fill_cnt[4]_i_9__3_n_0 ;
  wire \genblk1[0].mem_reg[0][8] ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[3].mem[3][8]_i_10__0 ;
  wire \genblk1[3].mem[3][8]_i_10__10_n_0 ;
  wire \genblk1[3].mem[3][8]_i_10__11_n_0 ;
  wire \genblk1[3].mem[3][8]_i_10__20_n_0 ;
  wire \genblk1[3].mem[3][8]_i_10__2_n_0 ;
  wire \genblk1[3].mem[3][8]_i_10__6_n_0 ;
  wire \genblk1[3].mem[3][8]_i_10__8_n_0 ;
  wire \genblk1[3].mem[3][8]_i_11__3_n_0 ;
  wire \genblk1[3].mem[3][8]_i_11__4_n_0 ;
  wire \genblk1[3].mem[3][8]_i_11__9_n_0 ;
  wire \genblk1[3].mem[3][8]_i_11_n_0 ;
  wire \genblk1[3].mem[3][8]_i_12__0_n_0 ;
  wire \genblk1[3].mem[3][8]_i_12__3_n_0 ;
  wire \genblk1[3].mem[3][8]_i_12__4_n_0 ;
  wire \genblk1[3].mem[3][8]_i_12__6_n_0 ;
  wire \genblk1[3].mem[3][8]_i_12__7_n_0 ;
  wire \genblk1[3].mem[3][8]_i_12__8_n_0 ;
  wire \genblk1[3].mem[3][8]_i_13__0_0 ;
  wire \genblk1[3].mem[3][8]_i_13__0_n_0 ;
  wire \genblk1[3].mem[3][8]_i_13__1_n_0 ;
  wire \genblk1[3].mem[3][8]_i_13__4_n_0 ;
  wire \genblk1[3].mem[3][8]_i_14__0_n_0 ;
  wire \genblk1[3].mem[3][8]_i_14__1_n_0 ;
  wire \genblk1[3].mem[3][8]_i_25 ;
  wire \genblk1[3].mem[3][8]_i_36_0 ;
  wire \genblk1[3].mem[3][8]_i_39_n_0 ;
  wire \genblk1[3].mem[3][8]_i_41_n_0 ;
  wire \genblk1[3].mem[3][8]_i_42_n_0 ;
  wire \genblk1[3].mem[3][8]_i_45_n_0 ;
  wire \genblk1[3].mem[3][8]_i_46_n_0 ;
  wire \genblk1[3].mem[3][8]_i_47_n_0 ;
  wire \genblk1[3].mem[3][8]_i_48_n_0 ;
  wire \genblk1[3].mem[3][8]_i_49_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__18 ;
  wire \genblk1[3].mem[3][8]_i_4__38 ;
  wire \genblk1[3].mem[3][8]_i_50_n_0 ;
  wire \genblk1[3].mem[3][8]_i_51_n_0 ;
  wire \genblk1[3].mem[3][8]_i_54_n_0 ;
  wire \genblk1[3].mem[3][8]_i_55_n_0 ;
  wire \genblk1[3].mem[3][8]_i_56_n_0 ;
  wire \genblk1[3].mem[3][8]_i_57_n_0 ;
  wire \genblk1[3].mem[3][8]_i_58_n_0 ;
  wire \genblk1[3].mem[3][8]_i_59_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__33 ;
  wire \genblk1[3].mem[3][8]_i_5__6 ;
  wire \genblk1[3].mem[3][8]_i_5__6_0 ;
  wire \genblk1[3].mem[3][8]_i_60_n_0 ;
  wire \genblk1[3].mem[3][8]_i_61_n_0 ;
  wire \genblk1[3].mem[3][8]_i_62_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__38_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7__14_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7__23_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7__26_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7__2_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__20_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__24_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__25_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__28 ;
  wire \genblk1[3].mem[3][8]_i_8__31_n_0 ;
  wire \genblk1[3].mem[3][8]_i_9__12_n_0 ;
  wire \genblk1[3].mem[3][8]_i_9__14_n_0 ;
  wire \genblk1[3].mem[3][8]_i_9__21_n_0 ;
  wire \genblk1[3].mem[3][8]_i_9__5_n_0 ;
  wire \genblk1[3].mem[3][8]_i_9_n_0 ;
  wire i__carry_i_10_n_0;
  wire i__carry_i_10_n_1;
  wire i__carry_i_10_n_2;
  wire i__carry_i_10_n_3;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_19_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9_n_1;
  wire i__carry_i_9_n_2;
  wire i__carry_i_9_n_3;
  wire [7:0]\lif_neuron_0/state_leak ;
  wire [121:70]neuron_data;
  wire \neuron_state_monitor_samp[0]_i_10_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_11_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_13_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_14_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_15_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_16_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_17_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_18_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_2_0 ;
  wire \neuron_state_monitor_samp[0]_i_2_1 ;
  wire [3:0]\neuron_state_monitor_samp[0]_i_2_2 ;
  wire \neuron_state_monitor_samp[0]_i_2_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_3_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_4_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_5_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_6_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_7_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_8_n_0 ;
  wire \neuron_state_monitor_samp[0]_i_9_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_10_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_11_0 ;
  wire \neuron_state_monitor_samp[1]_i_11_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_12_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_13_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_15_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_16_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_17_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_18_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_19_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_20_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_21_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_22_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_23_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_24_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_2_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_3_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_4_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_5_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_6_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_7_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_8_n_0 ;
  wire \neuron_state_monitor_samp[1]_i_9_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_10_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_11_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_12_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_15_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_16_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_17_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_18_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_19_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_20_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_21_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_22_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_23_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_24_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_25_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_26_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_27_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_28_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_2_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_3_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_4_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_5_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_6_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_7_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_8_n_0 ;
  wire \neuron_state_monitor_samp[2]_i_9_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_12_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_13_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_14_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_15_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_16_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_17_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_18_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_19_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_20_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_21_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_23_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_25_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_26_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_27_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_28_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_29_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_30_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_31_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_32_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_33_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_34_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_35_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_36_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_37_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_38_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_5_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_6_n_0 ;
  wire [2:0]\neuron_state_monitor_samp[4]_i_2_0 ;
  wire \neuron_state_monitor_samp[4]_i_2_n_0 ;
  wire \neuron_state_monitor_samp[4]_i_3_n_0 ;
  wire \neuron_state_monitor_samp[4]_i_4_n_0 ;
  wire \neuron_state_monitor_samp[5]_i_2_n_0 ;
  wire \neuron_state_monitor_samp[5]_i_3_n_0 ;
  wire \neuron_state_monitor_samp[5]_i_4_n_0 ;
  wire \neuron_state_monitor_samp[5]_i_5_n_0 ;
  wire \neuron_state_monitor_samp[5]_i_6_n_0 ;
  wire \neuron_state_monitor_samp[6]_i_2_n_0 ;
  wire \neuron_state_monitor_samp[6]_i_3_n_0 ;
  wire \neuron_state_monitor_samp[6]_i_4_n_0 ;
  wire \neuron_state_monitor_samp[7]_i_2_n_0 ;
  wire \neuron_state_monitor_samp[7]_i_3_n_0 ;
  wire \neuron_state_monitor_samp[7]_i_4_n_0 ;
  wire \neuron_state_monitor_samp[7]_i_5_n_0 ;
  wire \neuron_state_monitor_samp_reg[0]_i_12_n_0 ;
  wire [0:0]\neuron_state_monitor_samp_reg[1] ;
  wire \neuron_state_monitor_samp_reg[1]_i_14_n_0 ;
  wire \neuron_state_monitor_samp_reg[2]_i_13_n_0 ;
  wire \neuron_state_monitor_samp_reg[2]_i_14_n_0 ;
  wire \neuron_state_monitor_samp_reg[3]_i_22_n_0 ;
  wire \neuron_state_monitor_samp_reg[3]_i_24_n_0 ;
  wire [0:0]\neuron_state_monitor_samp_reg[7] ;
  wire p_26_in;
  wire param_leak_en03_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep_0 ;
  wire \priority_reg[1]_rep_1 ;
  wire \priority_reg[1]_rep_10 ;
  wire \priority_reg[1]_rep_11 ;
  wire \priority_reg[1]_rep_12 ;
  wire \priority_reg[1]_rep_13 ;
  wire \priority_reg[1]_rep_14 ;
  wire \priority_reg[1]_rep_15 ;
  wire \priority_reg[1]_rep_16 ;
  wire \priority_reg[1]_rep_17 ;
  wire \priority_reg[1]_rep_18 ;
  wire \priority_reg[1]_rep_19 ;
  wire \priority_reg[1]_rep_2 ;
  wire \priority_reg[1]_rep_20 ;
  wire \priority_reg[1]_rep_3 ;
  wire \priority_reg[1]_rep_4 ;
  wire \priority_reg[1]_rep_5 ;
  wire \priority_reg[1]_rep_6 ;
  wire \priority_reg[1]_rep_7 ;
  wire \priority_reg[1]_rep_8 ;
  wire \priority_reg[1]_rep_9 ;
  wire \priority_reg[1]_rep__1 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[2]_rep_1 ;
  wire \priority_reg[2]_rep_10 ;
  wire \priority_reg[2]_rep_11 ;
  wire \priority_reg[2]_rep_12 ;
  wire \priority_reg[2]_rep_13 ;
  wire \priority_reg[2]_rep_14 ;
  wire \priority_reg[2]_rep_15 ;
  wire \priority_reg[2]_rep_2 ;
  wire \priority_reg[2]_rep_3 ;
  wire \priority_reg[2]_rep_4 ;
  wire \priority_reg[2]_rep_5 ;
  wire \priority_reg[2]_rep_6 ;
  wire \priority_reg[2]_rep_7 ;
  wire \priority_reg[2]_rep_8 ;
  wire \priority_reg[2]_rep_9 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__0_1 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[2]_rep__1_1 ;
  wire \priority_reg[2]_rep__1_2 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[3]_10 ;
  wire \priority_reg[3]_11 ;
  wire \priority_reg[3]_12 ;
  wire \priority_reg[3]_13 ;
  wire \priority_reg[3]_14 ;
  wire \priority_reg[3]_15 ;
  wire \priority_reg[3]_16 ;
  wire \priority_reg[3]_17 ;
  wire \priority_reg[3]_18 ;
  wire \priority_reg[3]_19 ;
  wire \priority_reg[3]_2 ;
  wire \priority_reg[3]_20 ;
  wire \priority_reg[3]_21 ;
  wire \priority_reg[3]_22 ;
  wire \priority_reg[3]_23 ;
  wire \priority_reg[3]_24 ;
  wire \priority_reg[3]_25 ;
  wire \priority_reg[3]_26 ;
  wire \priority_reg[3]_27 ;
  wire \priority_reg[3]_28 ;
  wire \priority_reg[3]_29 ;
  wire \priority_reg[3]_3 ;
  wire \priority_reg[3]_30 ;
  wire \priority_reg[3]_31 ;
  wire \priority_reg[3]_4 ;
  wire \priority_reg[3]_5 ;
  wire \priority_reg[3]_6 ;
  wire \priority_reg[3]_7 ;
  wire \priority_reg[3]_8 ;
  wire \priority_reg[3]_9 ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[4]_1 ;
  wire \priority_reg[4]_10 ;
  wire \priority_reg[4]_11 ;
  wire \priority_reg[4]_12 ;
  wire \priority_reg[4]_13 ;
  wire \priority_reg[4]_14 ;
  wire \priority_reg[4]_15 ;
  wire \priority_reg[4]_16 ;
  wire \priority_reg[4]_17 ;
  wire \priority_reg[4]_18 ;
  wire \priority_reg[4]_19 ;
  wire \priority_reg[4]_2 ;
  wire \priority_reg[4]_20 ;
  wire \priority_reg[4]_21 ;
  wire \priority_reg[4]_22 ;
  wire \priority_reg[4]_23 ;
  wire \priority_reg[4]_24 ;
  wire \priority_reg[4]_25 ;
  wire \priority_reg[4]_26 ;
  wire \priority_reg[4]_27 ;
  wire \priority_reg[4]_28 ;
  wire \priority_reg[4]_29 ;
  wire \priority_reg[4]_3 ;
  wire \priority_reg[4]_30 ;
  wire \priority_reg[4]_31 ;
  wire \priority_reg[4]_32 ;
  wire \priority_reg[4]_33 ;
  wire \priority_reg[4]_34 ;
  wire \priority_reg[4]_35 ;
  wire \priority_reg[4]_4 ;
  wire \priority_reg[4]_5 ;
  wire \priority_reg[4]_6 ;
  wire \priority_reg[4]_7 ;
  wire \priority_reg[4]_8 ;
  wire \priority_reg[4]_9 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_10 ;
  wire \priority_reg[5]_11 ;
  wire \priority_reg[5]_12 ;
  wire \priority_reg[5]_13 ;
  wire \priority_reg[5]_14 ;
  wire \priority_reg[5]_15 ;
  wire \priority_reg[5]_16 ;
  wire \priority_reg[5]_17 ;
  wire \priority_reg[5]_18 ;
  wire \priority_reg[5]_19 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_20 ;
  wire \priority_reg[5]_21 ;
  wire \priority_reg[5]_22 ;
  wire \priority_reg[5]_23 ;
  wire \priority_reg[5]_24 ;
  wire \priority_reg[5]_25 ;
  wire \priority_reg[5]_26 ;
  wire \priority_reg[5]_27 ;
  wire \priority_reg[5]_28 ;
  wire \priority_reg[5]_29 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[5]_30 ;
  wire \priority_reg[5]_31 ;
  wire \priority_reg[5]_32 ;
  wire \priority_reg[5]_33 ;
  wire \priority_reg[5]_34 ;
  wire \priority_reg[5]_35 ;
  wire \priority_reg[5]_4 ;
  wire \priority_reg[5]_5 ;
  wire \priority_reg[5]_6 ;
  wire \priority_reg[5]_7 ;
  wire \priority_reg[5]_8 ;
  wire \priority_reg[5]_9 ;
  wire rst_priority;
  wire [3:0]\spi_shift_reg_out[12]_i_3_0 ;
  wire \spi_shift_reg_out[12]_i_4_n_0 ;
  wire \spi_shift_reg_out[12]_i_5_n_0 ;
  wire \spi_shift_reg_out[12]_i_6_n_0 ;
  wire \spi_shift_reg_out[12]_i_7_n_0 ;
  wire \spi_shift_reg_out[13]_i_5_n_0 ;
  wire \spi_shift_reg_out[13]_i_6_n_0 ;
  wire \spi_shift_reg_out[13]_i_7_n_0 ;
  wire \spi_shift_reg_out[13]_i_8_n_0 ;
  wire \spi_shift_reg_out[14]_i_5_n_0 ;
  wire \spi_shift_reg_out[14]_i_6_n_0 ;
  wire \spi_shift_reg_out[14]_i_7_n_0 ;
  wire \spi_shift_reg_out[14]_i_8_n_0 ;
  wire \spi_shift_reg_out[15]_i_5_n_0 ;
  wire \spi_shift_reg_out[15]_i_6_n_0 ;
  wire \spi_shift_reg_out[15]_i_7_n_0 ;
  wire \spi_shift_reg_out[15]_i_8_n_0 ;
  wire \spi_shift_reg_out[16]_i_5_n_0 ;
  wire \spi_shift_reg_out[16]_i_6_n_0 ;
  wire \spi_shift_reg_out[16]_i_7_n_0 ;
  wire \spi_shift_reg_out[16]_i_8_n_0 ;
  wire \spi_shift_reg_out[17]_i_5_n_0 ;
  wire \spi_shift_reg_out[17]_i_6_n_0 ;
  wire \spi_shift_reg_out[17]_i_7_n_0 ;
  wire \spi_shift_reg_out[17]_i_8_n_0 ;
  wire \spi_shift_reg_out[18]_i_5_n_0 ;
  wire \spi_shift_reg_out[18]_i_6_n_0 ;
  wire \spi_shift_reg_out[18]_i_7_n_0 ;
  wire \spi_shift_reg_out[18]_i_8_n_0 ;
  wire \spi_shift_reg_out[19]_i_10_n_0 ;
  wire \spi_shift_reg_out[19]_i_11_n_0 ;
  wire \spi_shift_reg_out[19]_i_8_n_0 ;
  wire \spi_shift_reg_out[19]_i_9_n_0 ;
  wire state_core_next_i1_carry_i_10_n_0;
  wire state_core_next_i1_carry_i_12_n_0;
  wire state_core_next_i1_carry_i_15_n_0;
  wire state_core_next_i1_carry_i_9_n_0;
  wire state_inacc_next0_carry;
  wire state_inacc_next0_carry_0;
  wire state_inacc_next0_carry_1;
  wire NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_0_SBITERR_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:20]NLW_SRAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_SRAM_reg_1_i_208_CO_UNCONNECTED;
  wire [3:3]NLW_SRAM_reg_1_i_208_O_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_9_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEF45EF45EF40EA40)) 
    \AEROUT_ADDR[2]_i_4 
       (.I0(SRAM_reg_1_i_144_n_0),
        .I1(SRAM_reg_1_i_222_n_0),
        .I2(SRAM_reg_1_i_223_n_0),
        .I3(\AEROUT_ADDR[2]_i_8_n_0 ),
        .I4(SRAM_reg_1_i_224_n_0),
        .I5(SRAM_reg_1_i_225_n_0),
        .O(SRAM_reg_0_53));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AEROUT_ADDR[2]_i_8 
       (.I0(NEUR_STATE[116]),
        .I1(Qr[0]),
        .O(\AEROUT_ADDR[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFDCD)) 
    \AEROUT_ADDR[4]_i_5 
       (.I0(NEUR_STATE[118]),
        .I1(Qr[0]),
        .I2(Qr[48]),
        .I3(SRAM_reg_1_i_220_n_0),
        .O(SRAM_reg_1_12));
  LUT5 #(
    .INIT(32'hF0202000)) 
    \AEROUT_ADDR[5]_i_11 
       (.I0(Qr[29]),
        .I1(SRAM_reg_1_14),
        .I2(Qr[0]),
        .I3(Qr[30]),
        .I4(SRAM_reg_1_9),
        .O(\AEROUT_ADDR[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111010)) 
    \AEROUT_ADDR[5]_i_2 
       (.I0(\AEROUT_ADDR[6]_i_7_n_0 ),
        .I1(\AEROUT_ADDR[5]_i_5_n_0 ),
        .I2(\AEROUT_ADDR[5]_i_6_n_0 ),
        .I3(\AEROUT_ADDR[5]_i_7_n_0 ),
        .I4(\AEROUT_ADDR[5]_i_8_n_0 ),
        .I5(\AEROUT_ADDR[5]_i_9_n_0 ),
        .O(NEUR_STATE_MONITOR[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \AEROUT_ADDR[5]_i_5 
       (.I0(Qr[48]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[3]_i_6_n_0 ),
        .I3(\AEROUT_ADDR[6]_i_17_n_0 ),
        .O(\AEROUT_ADDR[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \AEROUT_ADDR[5]_i_6 
       (.I0(Qr[57]),
        .I1(SRAM_reg_1_i_140_n_0),
        .I2(Qr[0]),
        .O(\AEROUT_ADDR[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \AEROUT_ADDR[5]_i_7 
       (.I0(Qr[57]),
        .I1(SRAM_reg_1_i_140_n_0),
        .I2(SRAM_reg_0_54),
        .I3(Qr[56]),
        .I4(Qr[0]),
        .O(\AEROUT_ADDR[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \AEROUT_ADDR[5]_i_8 
       (.I0(SRAM_reg_0_53),
        .I1(Qr[55]),
        .I2(SRAM_reg_0_54),
        .I3(Qr[56]),
        .O(\AEROUT_ADDR[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA80000080000000)) 
    \AEROUT_ADDR[5]_i_9 
       (.I0(\AEROUT_ADDR[6]_i_19_n_0 ),
        .I1(Qr[0]),
        .I2(Qr[31]),
        .I3(SRAM_reg_1_8),
        .I4(\AEROUT_ADDR[6]_i_3_0 ),
        .I5(\AEROUT_ADDR[5]_i_11_n_0 ),
        .O(\AEROUT_ADDR[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \AEROUT_ADDR[6]_i_10 
       (.I0(Qr[60]),
        .I1(SRAM_reg_1_i_140_n_0),
        .I2(SRAM_reg_0_54),
        .I3(Qr[59]),
        .I4(Qr[0]),
        .O(\AEROUT_ADDR[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \AEROUT_ADDR[6]_i_11 
       (.I0(SRAM_reg_0_53),
        .I1(Qr[58]),
        .I2(SRAM_reg_0_54),
        .I3(Qr[59]),
        .O(\AEROUT_ADDR[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00008E00)) 
    \AEROUT_ADDR[6]_i_12 
       (.I0(SRAM_reg_1_8),
        .I1(Qr[34]),
        .I2(\AEROUT_ADDR[6]_i_18_n_0 ),
        .I3(\AEROUT_ADDR[6]_i_19_n_0 ),
        .I4(\AEROUT_ADDR[6]_i_3_0 ),
        .O(\AEROUT_ADDR[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \AEROUT_ADDR[6]_i_14 
       (.I0(Qr[0]),
        .I1(Qr[52]),
        .O(\AEROUT_ADDR[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AEROUT_ADDR[6]_i_15 
       (.I0(Qr[53]),
        .I1(Qr[0]),
        .O(\AEROUT_ADDR[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \AEROUT_ADDR[6]_i_16 
       (.I0(Qr[54]),
        .I1(Qr[0]),
        .O(\AEROUT_ADDR[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000D4445050DDD4)) 
    \AEROUT_ADDR[6]_i_17 
       (.I0(\neuron_state_monitor_samp[2]_i_3_n_0 ),
        .I1(Qr[51]),
        .I2(\neuron_state_monitor_samp[1]_i_3_n_0 ),
        .I3(Qr[50]),
        .I4(Qr[0]),
        .I5(\AEROUT_ADDR[6]_i_21_n_0 ),
        .O(\AEROUT_ADDR[6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0BBF)) 
    \AEROUT_ADDR[6]_i_18 
       (.I0(SRAM_reg_1_14),
        .I1(Qr[32]),
        .I2(Qr[33]),
        .I3(SRAM_reg_1_9),
        .O(\AEROUT_ADDR[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h17000000)) 
    \AEROUT_ADDR[6]_i_19 
       (.I0(Qr[28]),
        .I1(SRAM_reg_1_8),
        .I2(\AEROUT_ADDR[6]_i_22_n_0 ),
        .I3(Qr[0]),
        .I4(Qr[17]),
        .O(\AEROUT_ADDR[6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \AEROUT_ADDR[6]_i_21 
       (.I0(\neuron_state_monitor_samp[0]_i_3_n_0 ),
        .I1(Qr[49]),
        .I2(Qr[0]),
        .O(\AEROUT_ADDR[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAA202000)) 
    \AEROUT_ADDR[6]_i_22 
       (.I0(Qr[0]),
        .I1(SRAM_reg_1_14),
        .I2(Qr[26]),
        .I3(SRAM_reg_1_9),
        .I4(Qr[27]),
        .O(\AEROUT_ADDR[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111010)) 
    \AEROUT_ADDR[6]_i_3 
       (.I0(\AEROUT_ADDR[6]_i_7_n_0 ),
        .I1(\AEROUT_ADDR[6]_i_8_n_0 ),
        .I2(\AEROUT_ADDR[6]_i_9_n_0 ),
        .I3(\AEROUT_ADDR[6]_i_10_n_0 ),
        .I4(\AEROUT_ADDR[6]_i_11_n_0 ),
        .I5(\AEROUT_ADDR[6]_i_12_n_0 ),
        .O(NEUR_STATE_MONITOR[7]));
  LUT6 #(
    .INIT(64'hFFFF1F011F010000)) 
    \AEROUT_ADDR[6]_i_7 
       (.I0(SRAM_reg_0_53),
        .I1(\AEROUT_ADDR[6]_i_14_n_0 ),
        .I2(SRAM_reg_0_54),
        .I3(\AEROUT_ADDR[6]_i_15_n_0 ),
        .I4(SRAM_reg_1_12),
        .I5(\AEROUT_ADDR[6]_i_16_n_0 ),
        .O(\AEROUT_ADDR[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \AEROUT_ADDR[6]_i_8 
       (.I0(Qr[48]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[3]_i_6_n_0 ),
        .I3(\AEROUT_ADDR[6]_i_17_n_0 ),
        .O(\AEROUT_ADDR[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \AEROUT_ADDR[6]_i_9 
       (.I0(Qr[60]),
        .I1(SRAM_reg_1_i_140_n_0),
        .I2(Qr[0]),
        .O(\AEROUT_ADDR[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B8888888B8)) 
    \AEROUT_ADDR[7]_i_10 
       (.I0(p_26_in),
        .I1(SPI_AER_SRC_CTRL_nNEUR),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_65_n_0),
        .I5(SRAM_reg_1_29),
        .O(SPI_AER_SRC_CTRL_nNEUR_reg));
  LUT6 #(
    .INIT(64'hB888B8B8888888B8)) 
    \AEROUT_ADDR[7]_i_4 
       (.I0(CTRL_AEROUT_POP_NEUR),
        .I1(SPI_AER_SRC_CTRL_nNEUR),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_65_n_0),
        .I5(SRAM_reg_1_29),
        .O(AEROUT_ADDR119_in));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/neuron_core_0/neurarray_0/SRAM_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "36" *) 
  (* ram_ext_slice_end = "71" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    SRAM_reg_0
       (.ADDRARDADDR({1'b1,1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_SRAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI(D[31:0]),
        .DIBDI(D[67:36]),
        .DIPADIP(D[35:32]),
        .DIPBDIP({neuron_data[71:70],D[69:68]}),
        .DOADO(Qr[31:0]),
        .DOBDO(Qr[67:36]),
        .DOPADOP(Qr[35:32]),
        .DOPBDOP(Qr[71:68]),
        .ECCPARITY(NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_NEURMEM_CS),
        .ENBWREN(CTRL_NEURMEM_CS),
        .INJECTDBITERR(NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE}));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_0_i_100__0
       (.I0(Qr[70]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_i_100__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_0_i_101__0
       (.I0(Qr[73]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_i_101__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    SRAM_reg_0_i_102__0
       (.I0(Qr[0]),
        .I1(Qr[72]),
        .I2(state_inacc_next0_carry),
        .O(SRAM_reg_0_i_102__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    SRAM_reg_0_i_103__0
       (.I0(Qr[0]),
        .I1(Qr[71]),
        .I2(state_inacc_next0_carry_1),
        .O(SRAM_reg_0_i_103__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    SRAM_reg_0_i_104__0
       (.I0(Qr[0]),
        .I1(Qr[70]),
        .I2(state_inacc_next0_carry_0),
        .O(SRAM_reg_0_i_104__0_n_0));
  LUT6 #(
    .INIT(64'hF011F0FFF011F000)) 
    SRAM_reg_0_i_72__0
       (.I0(SRAM_reg_1_29),
        .I1(\neuron_state_monitor_samp[1]_i_2_n_0 ),
        .I2(SRAM_reg_0_66),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_0_67),
        .O(neuron_data[71]));
  LUT6 #(
    .INIT(64'hF011F0FFF011F000)) 
    SRAM_reg_0_i_73__0
       (.I0(SRAM_reg_1_29),
        .I1(\neuron_state_monitor_samp[0]_i_2_n_0 ),
        .I2(SRAM_reg_0_68),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_0_69),
        .O(neuron_data[70]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 SRAM_reg_0_i_97__0
       (.CI(1'b0),
        .CO({SRAM_reg_0_i_97__0_n_0,SRAM_reg_0_i_97__0_n_1,SRAM_reg_0_i_97__0_n_2,SRAM_reg_0_i_97__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,SRAM_reg_0_i_98__0_n_0,SRAM_reg_0_i_94__0,SRAM_reg_0_i_100__0_n_0}),
        .O({SRAM_reg_1_13[0],SRAM_reg_1_24}),
        .S({SRAM_reg_0_i_101__0_n_0,SRAM_reg_0_i_102__0_n_0,SRAM_reg_0_i_103__0_n_0,SRAM_reg_0_i_104__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_0_i_98__0
       (.I0(Qr[72]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_i_98__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/neuron_core_0/neurarray_0/SRAM_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "108" *) 
  (* ram_ext_slice_end = "127" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    SRAM_reg_1
       (.ADDRARDADDR({1'b1,1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_SRAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({neuron_data[103],D[75:73],neuron_data[99:92],D[72:71],neuron_data[89],D[70],neuron_data[87:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,D[85:80],neuron_data[121:112],D[79:77],neuron_data[108]}),
        .DIPADIP({neuron_data[107:105],D[76]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NEUR_STATE[103],Qr[93:90],NEUR_STATE[98:96],Qr[89:82],NEUR_STATE[87],Qr[81],NEUR_STATE[85:81],Qr[80:72]}),
        .DOBDO({NLW_SRAM_reg_1_DOBDO_UNCONNECTED[31:20],Qr[111:104],NEUR_STATE[119:116],Qr[103:102],NEUR_STATE[113:112],Qr[101:98]}),
        .DOPADOP(Qr[97:94]),
        .DOPBDOP(NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_NEURMEM_CS),
        .ENBWREN(CTRL_NEURMEM_CS),
        .INJECTDBITERR(NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE,CTRL_NEURMEM_WE}));
  LUT6 #(
    .INIT(64'hCF55FC44CF55CF55)) 
    SRAM_reg_1_i_100
       (.I0(\neuron_state_monitor_samp[0]_i_3_n_0 ),
        .I1(SRAM_reg_1_i_204_n_0),
        .I2(NEUR_STATE[82]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_201_n_0),
        .I5(NEUR_STATE[81]),
        .O(SRAM_reg_1_i_100_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h3DFF)) 
    SRAM_reg_1_i_103
       (.I0(SRAM_reg_1_i_202_n_0),
        .I1(NEUR_STATE[81]),
        .I2(SRAM_reg_1_i_201_n_0),
        .I3(Qr[0]),
        .O(SRAM_reg_1_i_103_n_0));
  LUT6 #(
    .INIT(64'hFFFF40FF00004000)) 
    SRAM_reg_1_i_104
       (.I0(Qr[0]),
        .I1(NEUR_STATE[81]),
        .I2(SRAM_reg_1_i_205_n_0),
        .I3(SRAM_reg_1_i_65_n_0),
        .I4(SRAM_reg_1_i_169_n_0),
        .I5(\neuron_state_monitor_samp[3]_i_16_n_0 ),
        .O(SRAM_reg_1_i_104_n_0));
  LUT6 #(
    .INIT(64'h0F8788FF780F88FF)) 
    SRAM_reg_1_i_105
       (.I0(Qr[78]),
        .I1(SRAM_reg_1_i_206_n_0),
        .I2(Qr[80]),
        .I3(SRAM_reg_1_i_207_n_0),
        .I4(Qr[0]),
        .I5(Qr[79]),
        .O(SRAM_reg_1_8));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_106
       (.I0(SRAM_reg_1_64[3]),
        .I1(SRAM_reg_1_26),
        .I2(O[2]),
        .I3(SRAM_reg_1_63),
        .I4(SRAM_reg_1_13[7]),
        .O(SRAM_reg_1_i_106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h78878787)) 
    SRAM_reg_1_i_109
       (.I0(Qr[78]),
        .I1(SRAM_reg_1_i_206_n_0),
        .I2(SRAM_reg_1_i_207_n_0),
        .I3(Qr[0]),
        .I4(Qr[79]),
        .O(SRAM_reg_1_9));
  LUT6 #(
    .INIT(64'hBEEBEEEEAAAAAAAA)) 
    SRAM_reg_1_i_10__0
       (.I0(SRAM_reg_1_58),
        .I1(Qr[88]),
        .I2(Qr[87]),
        .I3(SRAM_reg_1_i_76_n_0),
        .I4(SRAM_reg_1_i_77_n_0),
        .I5(SRAM_reg_1_59),
        .O(neuron_data[94]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_110
       (.I0(SRAM_reg_1_64[2]),
        .I1(SRAM_reg_1_26),
        .I2(O[1]),
        .I3(SRAM_reg_1_63),
        .I4(SRAM_reg_1_13[6]),
        .O(SRAM_reg_1_i_110_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    SRAM_reg_1_i_111
       (.I0(Qr[78]),
        .I1(Qr[0]),
        .I2(SRAM_reg_1_i_206_n_0),
        .O(SRAM_reg_1_14));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_112
       (.I0(SRAM_reg_1_64[1]),
        .I1(SRAM_reg_1_26),
        .I2(O[0]),
        .I3(SRAM_reg_1_63),
        .I4(SRAM_reg_1_13[5]),
        .O(SRAM_reg_1_i_112_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEB)) 
    SRAM_reg_1_i_11__0
       (.I0(SRAM_reg_1_60),
        .I1(SRAM_reg_1_i_80_n_0),
        .I2(Qr[87]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_45),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(neuron_data[93]));
  LUT6 #(
    .INIT(64'h0000ACAAFFFFACAA)) 
    SRAM_reg_1_i_12__0
       (.I0(Qr[86]),
        .I1(NEUR_STATE[96]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_26),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(SRAM_reg_1_70),
        .O(neuron_data[92]));
  LUT6 #(
    .INIT(64'h000000000000FF01)) 
    SRAM_reg_1_i_130
       (.I0(SRAM_reg_1_i_212_n_0),
        .I1(SRAM_reg_1_i_213_n_0),
        .I2(SRAM_reg_1_i_214_n_0),
        .I3(SRAM_reg_1_i_65_n_0),
        .I4(SRAM_reg_1_i_215_n_0),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SPI_GATE_ACTIVITY_sync_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA6AAA00)) 
    SRAM_reg_1_i_131
       (.I0(Qr[107]),
        .I1(SRAM_reg_1_i_216_n_0),
        .I2(Qr[106]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_217_n_0),
        .I5(SRAM_reg_1_i_135_n_0),
        .O(SRAM_reg_1_16));
  LUT5 #(
    .INIT(32'hCCCCBC88)) 
    SRAM_reg_1_i_133
       (.I0(Qr[0]),
        .I1(Qr[106]),
        .I2(SRAM_reg_1_i_216_n_0),
        .I3(SRAM_reg_1_i_217_n_0),
        .I4(SRAM_reg_1_i_135_n_0),
        .O(SRAM_reg_0_59));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hF5FDFFFF)) 
    SRAM_reg_1_i_135
       (.I0(SRAM_reg_1_26),
        .I1(SRAM_reg_1_i_218_n_0),
        .I2(Qr[0]),
        .I3(Qr[65]),
        .I4(Qr[48]),
        .O(SRAM_reg_1_i_135_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0232)) 
    SRAM_reg_1_i_140
       (.I0(NEUR_STATE[118]),
        .I1(Qr[0]),
        .I2(Qr[48]),
        .I3(SRAM_reg_1_i_220_n_0),
        .O(SRAM_reg_1_i_140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    SRAM_reg_1_i_142
       (.I0(Qr[48]),
        .I1(NEUR_STATE[117]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_221_n_0),
        .O(SRAM_reg_0_54));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SRAM_reg_1_i_144
       (.I0(Qr[0]),
        .I1(Qr[48]),
        .O(SRAM_reg_1_i_144_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB88B88888)) 
    SRAM_reg_1_i_145
       (.I0(SRAM_reg_1_i_222_n_0),
        .I1(SRAM_reg_1_i_223_n_0),
        .I2(NEUR_STATE[116]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_224_n_0),
        .I5(SRAM_reg_1_i_225_n_0),
        .O(SRAM_reg_1_i_145_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    SRAM_reg_1_i_147
       (.I0(NEUR_STATE[113]),
        .I1(NEUR_STATE[112]),
        .I2(SRAM_reg_1_i_153_n_0),
        .O(SRAM_reg_1_i_147_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SRAM_reg_1_i_151
       (.I0(SRAM_reg_1_i_153_n_0),
        .I1(NEUR_STATE[112]),
        .O(SRAM_reg_1_i_151_n_0));
  LUT5 #(
    .INIT(32'h20002020)) 
    SRAM_reg_1_i_153
       (.I0(SRAM_reg_1_26),
        .I1(Qr[0]),
        .I2(Qr[41]),
        .I3(Qr[46]),
        .I4(SRAM_reg_1_i_227_n_0),
        .O(SRAM_reg_1_i_153_n_0));
  LUT6 #(
    .INIT(64'hCD45FD45FD75FD45)) 
    SRAM_reg_1_i_155
       (.I0(SRAM_reg_1_i_228_n_0),
        .I1(Qr[0]),
        .I2(Qr[47]),
        .I3(Qr[101]),
        .I4(SRAM_reg_1_26),
        .I5(SRAM_reg_1_i_229_n_0),
        .O(SRAM_reg_0_52));
  LUT6 #(
    .INIT(64'hC0C8CAC8D5DDDFDD)) 
    SRAM_reg_1_i_157
       (.I0(Qr[47]),
        .I1(Qr[100]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_26),
        .I4(SRAM_reg_1_i_231_n_0),
        .I5(SRAM_reg_1_i_232_n_0),
        .O(SRAM_reg_0_51));
  LUT6 #(
    .INIT(64'hAAE2AA00AAE2FFFF)) 
    SRAM_reg_1_i_159
       (.I0(Qr[99]),
        .I1(SRAM_reg_1_26),
        .I2(SRAM_reg_1_i_233_n_0),
        .I3(Qr[0]),
        .I4(Qr[47]),
        .I5(SRAM_reg_1_i_234_n_0),
        .O(SRAM_reg_1_11));
  LUT6 #(
    .INIT(64'hB8B8BB88B8B8B8B8)) 
    SRAM_reg_1_i_15__0
       (.I0(SRAM_reg_1_69),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(Qr[83]),
        .I3(Qr[87]),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_26),
        .O(neuron_data[89]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hCCCCEECF)) 
    SRAM_reg_1_i_161
       (.I0(SRAM_reg_1_i_235_n_0),
        .I1(Qr[0]),
        .I2(Qr[98]),
        .I3(Qr[41]),
        .I4(Qr[47]),
        .O(SRAM_reg_1_i_161_n_0));
  LUT6 #(
    .INIT(64'h00A080800AAA8A8A)) 
    SRAM_reg_1_i_162
       (.I0(Qr[47]),
        .I1(Qr[19]),
        .I2(SRAM_reg_1_26),
        .I3(SRAM_reg_1_i_236_n_0),
        .I4(SRAM_reg_1_i_237_n_0),
        .I5(Qr[98]),
        .O(SRAM_reg_1_i_162_n_0));
  LUT6 #(
    .INIT(64'h0122000000000000)) 
    SRAM_reg_1_i_165
       (.I0(Qr[97]),
        .I1(Qr[0]),
        .I2(SRAM_reg_1_i_238_n_0),
        .I3(SRAM_reg_1_26),
        .I4(Qr[40]),
        .I5(SRAM_reg_1_i_65_n_0),
        .O(NEUR_STATE_MONITOR[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h555D)) 
    SRAM_reg_1_i_167
       (.I0(SRAM_reg_1_i_239_n_0),
        .I1(Qr[40]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_65_n_0),
        .O(NEUR_STATE_MONITOR[4]));
  LUT6 #(
    .INIT(64'h4141414141FF4141)) 
    SRAM_reg_1_i_169
       (.I0(SRAM_reg_1_i_240_n_0),
        .I1(SRAM_reg_1_i_241_n_0),
        .I2(SRAM_reg_1_i_242_n_0),
        .I3(SRAM_reg_1_i_243_n_0),
        .I4(Qr[95]),
        .I5(Qr[0]),
        .O(SRAM_reg_1_i_169_n_0));
  LUT5 #(
    .INIT(32'hAA9AAAAA)) 
    SRAM_reg_1_i_170
       (.I0(Qr[94]),
        .I1(SRAM_reg_1_i_244_n_0),
        .I2(Qr[93]),
        .I3(Qr[92]),
        .I4(Qr[39]),
        .O(SRAM_reg_1_15));
  LUT6 #(
    .INIT(64'h00EE00E800880080)) 
    SRAM_reg_1_i_172
       (.I0(SRAM_reg_1_i_245_n_0),
        .I1(Qr[32]),
        .I2(Qr[87]),
        .I3(Qr[0]),
        .I4(Qr[88]),
        .I5(Qr[89]),
        .O(SRAM_reg_1_i_172_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFBF0B)) 
    SRAM_reg_1_i_174
       (.I0(Qr[87]),
        .I1(Qr[30]),
        .I2(Qr[31]),
        .I3(Qr[88]),
        .I4(Qr[0]),
        .O(SRAM_reg_1_i_174_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    SRAM_reg_1_i_175
       (.I0(Qr[81]),
        .I1(Qr[67]),
        .I2(Qr[68]),
        .I3(NEUR_STATE[87]),
        .I4(Qr[69]),
        .I5(Qr[82]),
        .O(SRAM_reg_1_i_175_n_0));
  LUT6 #(
    .INIT(64'hBABFEAEFBFBAEFEA)) 
    SRAM_reg_1_i_176
       (.I0(SRAM_reg_1_63),
        .I1(SRAM_reg_1_i_246_n_0),
        .I2(SRAM_reg_1_i_247_n_0),
        .I3(SRAM_reg_1_i_248_n_0),
        .I4(SRAM_reg_1_i_249_n_0),
        .I5(\neuron_state_monitor_samp[1]_i_11_0 ),
        .O(SRAM_reg_1_i_176_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_177
       (.I0(Qr[18]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_177_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB88888)) 
    SRAM_reg_1_i_178
       (.I0(SRAM_reg_1_i_251_n_0),
        .I1(SRAM_reg_1_i_252_n_0),
        .I2(SRAM_reg_1_i_253_n_0),
        .I3(SRAM_reg_1_i_254_n_0),
        .I4(SRAM_reg_1_i_255_n_0),
        .I5(SRAM_reg_1_i_256_n_0),
        .O(SRAM_reg_1_i_178_n_0));
  LUT6 #(
    .INIT(64'h55FD000000000000)) 
    SRAM_reg_1_i_179
       (.I0(SRAM_reg_1_i_257_n_0),
        .I1(SRAM_reg_1_i_258_n_0),
        .I2(SRAM_reg_1_i_259_n_0),
        .I3(SRAM_reg_1_i_260_n_0),
        .I4(SRAM_reg_1_i_261_n_0),
        .I5(SRAM_reg_1_i_256_n_0),
        .O(SRAM_reg_1_i_179_n_0));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000CCCC)) 
    SRAM_reg_1_i_17__0
       (.I0(Qr[0]),
        .I1(SRAM_reg_1_i_89_n_0),
        .I2(SRAM_reg_1_48),
        .I3(SRAM_reg_1_28[7]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(NEUR_STATE[87]),
        .O(neuron_data[87]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    SRAM_reg_1_i_180
       (.I0(SRAM_reg_1_i_262_n_0),
        .I1(\neuron_state_monitor_samp[0]_i_5_n_0 ),
        .I2(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_15_n_0 ),
        .I4(\neuron_state_monitor_samp[2]_i_7_n_0 ),
        .I5(SRAM_reg_1_i_263_n_0),
        .O(SRAM_reg_1_i_180_n_0));
  LUT5 #(
    .INIT(32'h44445F55)) 
    SRAM_reg_1_i_182
       (.I0(SRAM_reg_1_i_65_n_0),
        .I1(SRAM_reg_1_i_183_n_0),
        .I2(SRAM_reg_1_i_264_n_0),
        .I3(SRAM_reg_1_26),
        .I4(SRAM_reg_1_10),
        .O(SRAM_reg_1_i_182_n_0));
  LUT5 #(
    .INIT(32'h0010DCDD)) 
    SRAM_reg_1_i_183
       (.I0(Qr[86]),
        .I1(Qr[0]),
        .I2(Qr[85]),
        .I3(Qr[32]),
        .I4(SRAM_reg_1_i_265_n_0),
        .O(SRAM_reg_1_i_183_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_184
       (.I0(Qr[89]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_184_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_185
       (.I0(NEUR_STATE[96]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_185_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h04)) 
    SRAM_reg_1_i_186
       (.I0(Qr[0]),
        .I1(Qr[87]),
        .I2(SRAM_reg_1_i_80_n_0),
        .O(SRAM_reg_1_i_186_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    SRAM_reg_1_i_187
       (.I0(Qr[0]),
        .I1(Qr[88]),
        .I2(SRAM_reg_1_i_190_n_0),
        .O(SRAM_reg_1_i_187_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    SRAM_reg_1_i_188
       (.I0(Qr[88]),
        .I1(Qr[87]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_76_n_0),
        .O(SRAM_reg_1_i_188_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F044)) 
    SRAM_reg_1_i_18__0
       (.I0(SRAM_reg_1_i_91_n_0),
        .I1(SRAM_reg_1_i_92_n_0),
        .I2(Qr[81]),
        .I3(Qr[0]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(SRAM_reg_1_47),
        .O(neuron_data[86]));
  LUT6 #(
    .INIT(64'h5557555555555555)) 
    SRAM_reg_1_i_190
       (.I0(SRAM_reg_1_i_266_n_0),
        .I1(Qr[88]),
        .I2(Qr[0]),
        .I3(Qr[89]),
        .I4(Qr[87]),
        .I5(NEUR_STATE[96]),
        .O(SRAM_reg_1_i_190_n_0));
  LUT6 #(
    .INIT(64'h0D00FFFF0D000000)) 
    SRAM_reg_1_i_193
       (.I0(SRAM_reg_1_26),
        .I1(SRAM_reg_1_i_268_n_0),
        .I2(Qr[0]),
        .I3(Qr[82]),
        .I4(SRAM_reg_1_i_196_n_0),
        .I5(Qr[27]),
        .O(SRAM_reg_1_i_193_n_0));
  LUT6 #(
    .INIT(64'h0000BCCC00008888)) 
    SRAM_reg_1_i_194
       (.I0(SRAM_reg_1_i_176_n_0),
        .I1(Qr[82]),
        .I2(NEUR_STATE[87]),
        .I3(Qr[81]),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_26),
        .O(SRAM_reg_1_i_194_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hDCEFDCFF)) 
    SRAM_reg_1_i_195
       (.I0(Qr[81]),
        .I1(Qr[0]),
        .I2(SRAM_reg_1_26),
        .I3(NEUR_STATE[87]),
        .I4(Qr[82]),
        .O(SRAM_reg_1_i_195_n_0));
  LUT6 #(
    .INIT(64'hF0FBFBFBFBFBFBFB)) 
    SRAM_reg_1_i_196
       (.I0(SRAM_reg_1_i_65_n_0),
        .I1(Qr[29]),
        .I2(Qr[0]),
        .I3(Qr[28]),
        .I4(SRAM_reg_1_i_269_n_0),
        .I5(SRAM_reg_1_i_256_n_0),
        .O(SRAM_reg_1_i_196_n_0));
  LUT6 #(
    .INIT(64'hCCDFECDFFDDFFDDF)) 
    SRAM_reg_1_i_197
       (.I0(SRAM_reg_1_26),
        .I1(Qr[0]),
        .I2(Qr[81]),
        .I3(NEUR_STATE[87]),
        .I4(Qr[82]),
        .I5(SRAM_reg_1_i_176_n_0),
        .O(SRAM_reg_1_i_197_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_199
       (.I0(Qr[81]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_199_n_0));
  LUT6 #(
    .INIT(64'hFF0FEEEEF000EEEE)) 
    SRAM_reg_1_i_19__0
       (.I0(\neuron_state_monitor_samp[3]_i_6_n_0 ),
        .I1(SRAM_reg_1_i_94_n_0),
        .I2(SRAM_reg_1_55),
        .I3(SRAM_reg_1_28[5]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(NEUR_STATE[85]),
        .O(neuron_data[85]));
  LUT6 #(
    .INIT(64'hFFAEEEAEAAAEEEAE)) 
    SRAM_reg_1_i_1__0
       (.I0(SRAM_reg_1_i_57_n_0),
        .I1(NEUR_STATE[103]),
        .I2(SRAM_reg_1_45),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_68),
        .I5(SRAM_reg_1_28[7]),
        .O(neuron_data[103]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0A0A0A08)) 
    SRAM_reg_1_i_200
       (.I0(SRAM_reg_1_26),
        .I1(NEUR_STATE[87]),
        .I2(Qr[0]),
        .I3(Qr[81]),
        .I4(Qr[82]),
        .O(SRAM_reg_1_i_200_n_0));
  LUT5 #(
    .INIT(32'h5FDFFFFF)) 
    SRAM_reg_1_i_201
       (.I0(SRAM_reg_1_26),
        .I1(SRAM_reg_1_i_270_n_0),
        .I2(Qr[0]),
        .I3(Qr[39]),
        .I4(Qr[17]),
        .O(SRAM_reg_1_i_201_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFA66A)) 
    SRAM_reg_1_i_202
       (.I0(SRAM_reg_1_i_270_n_0),
        .I1(Qr[0]),
        .I2(Qr[39]),
        .I3(NEUR_STATE[85]),
        .I4(SRAM_reg_1_i_271_n_0),
        .O(SRAM_reg_1_i_202_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    SRAM_reg_1_i_203
       (.I0(NEUR_STATE[83]),
        .I1(NEUR_STATE[81]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[82]),
        .O(SRAM_reg_1_i_203_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SRAM_reg_1_i_204
       (.I0(SRAM_reg_1_i_202_n_0),
        .I1(SRAM_reg_1_i_201_n_0),
        .O(SRAM_reg_1_i_204_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    SRAM_reg_1_i_205
       (.I0(\neuron_state_monitor_samp[0]_i_5_n_0 ),
        .I1(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I2(\neuron_state_monitor_samp[3]_i_15_n_0 ),
        .I3(\neuron_state_monitor_samp[2]_i_7_n_0 ),
        .O(SRAM_reg_1_i_205_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    SRAM_reg_1_i_206
       (.I0(Qr[17]),
        .I1(Qr[0]),
        .I2(SRAM_reg_1_i_272_n_0),
        .O(SRAM_reg_1_i_206_n_0));
  LUT6 #(
    .INIT(64'h00000000A0A0A080)) 
    SRAM_reg_1_i_207
       (.I0(SRAM_reg_1_i_204_n_0),
        .I1(Qr[80]),
        .I2(Qr[0]),
        .I3(Qr[79]),
        .I4(Qr[78]),
        .I5(SRAM_reg_1_29),
        .O(SRAM_reg_1_i_207_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 SRAM_reg_1_i_208
       (.CI(SRAM_reg_1_i_211_n_0),
        .CO({NLW_SRAM_reg_1_i_208_CO_UNCONNECTED[3:2],SRAM_reg_1_i_208_n_2,SRAM_reg_1_i_208_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_SRAM_reg_1_i_208_O_UNCONNECTED[3],SRAM_reg_1_13[7:5]}),
        .S({1'b0,SRAM_reg_1_i_273_n_0,SRAM_reg_1_i_274_n_0,SRAM_reg_1_i_275_n_0}));
  LUT6 #(
    .INIT(64'hFFF0EEEE0F00EEEE)) 
    SRAM_reg_1_i_20__0
       (.I0(\neuron_state_monitor_samp[2]_i_3_n_0 ),
        .I1(SRAM_reg_1_i_96_n_0),
        .I2(SRAM_reg_1_56),
        .I3(NEUR_STATE[84]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(SRAM_reg_1_28[4]),
        .O(neuron_data[84]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 SRAM_reg_1_i_211
       (.CI(SRAM_reg_0_i_97__0_n_0),
        .CO({SRAM_reg_1_i_211_n_0,SRAM_reg_1_i_211_n_1,SRAM_reg_1_i_211_n_2,SRAM_reg_1_i_211_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(SRAM_reg_1_13[4:1]),
        .S({SRAM_reg_1_i_276_n_0,SRAM_reg_1_i_277_n_0,SRAM_reg_1_i_278_n_0,SRAM_reg_1_i_279_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_212
       (.I0(Qr[13]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[98]),
        .O(SRAM_reg_1_i_212_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_213
       (.I0(Qr[12]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[98]),
        .O(SRAM_reg_1_i_213_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_214
       (.I0(Qr[14]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[98]),
        .O(SRAM_reg_1_i_214_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    SRAM_reg_1_i_215
       (.I0(Qr[108]),
        .I1(Qr[0]),
        .I2(SRAM_reg_1_i_130_0),
        .I3(SRAM_reg_1_i_130_1),
        .I4(SRAM_reg_1_i_130_2),
        .I5(SRAM_reg_1_i_130_3),
        .O(SRAM_reg_1_i_215_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    SRAM_reg_1_i_216
       (.I0(Qr[105]),
        .I1(NEUR_STATE[119]),
        .I2(Qr[0]),
        .I3(Qr[104]),
        .O(SRAM_reg_1_i_216_n_0));
  LUT5 #(
    .INIT(32'hFFFFA99A)) 
    SRAM_reg_1_i_217
       (.I0(SRAM_reg_1_i_218_n_0),
        .I1(Qr[0]),
        .I2(Qr[65]),
        .I3(Qr[107]),
        .I4(SRAM_reg_1_i_283_n_0),
        .O(SRAM_reg_1_i_217_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    SRAM_reg_1_i_218
       (.I0(Qr[62]),
        .I1(Qr[61]),
        .I2(Qr[63]),
        .I3(Qr[0]),
        .I4(Qr[64]),
        .O(SRAM_reg_1_i_218_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    SRAM_reg_1_i_219
       (.I0(SRAM_reg_1_i_217_n_0),
        .I1(SRAM_reg_1_i_135_n_0),
        .O(SRAM_reg_0_55));
  LUT6 #(
    .INIT(64'hFFF0BBBB0F00BBBB)) 
    SRAM_reg_1_i_21__0
       (.I0(SRAM_reg_1_i_98_n_0),
        .I1(\neuron_state_monitor_samp[1]_i_3_n_0 ),
        .I2(SRAM_reg_1_57),
        .I3(NEUR_STATE[83]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(SRAM_reg_1_28[3]),
        .O(neuron_data[83]));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    SRAM_reg_1_i_220
       (.I0(SRAM_reg_1_i_284_n_0),
        .I1(SRAM_reg_1_i_223_n_0),
        .I2(SRAM_reg_1_i_285_n_0),
        .I3(\AEROUT_ADDR[2]_i_8_n_0 ),
        .I4(SRAM_reg_1_i_224_n_0),
        .I5(SRAM_reg_1_i_286_n_0),
        .O(SRAM_reg_1_i_220_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDDDCCCFFFFC)) 
    SRAM_reg_1_i_221
       (.I0(SRAM_reg_1_i_287_n_0),
        .I1(SRAM_reg_1_i_144_n_0),
        .I2(SRAM_reg_1_i_288_n_0),
        .I3(\AEROUT_ADDR[2]_i_8_n_0 ),
        .I4(SRAM_reg_1_i_286_n_0),
        .I5(SRAM_reg_1_i_223_n_0),
        .O(SRAM_reg_1_i_221_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFE0FFBF)) 
    SRAM_reg_1_i_222
       (.I0(SRAM_reg_1_i_289_n_0),
        .I1(SRAM_reg_1_i_290_n_0),
        .I2(Qr[66]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[116]),
        .O(SRAM_reg_1_i_222_n_0));
  LUT6 #(
    .INIT(64'h1101111111111111)) 
    SRAM_reg_1_i_223
       (.I0(SRAM_reg_1_i_65_n_0),
        .I1(SRAM_reg_0_55),
        .I2(NEUR_STATE[116]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[117]),
        .I5(NEUR_STATE[118]),
        .O(SRAM_reg_1_i_223_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0F1FFFFFFFF)) 
    SRAM_reg_1_i_224
       (.I0(NEUR_STATE[117]),
        .I1(NEUR_STATE[116]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[118]),
        .I4(SRAM_reg_1_i_291_n_0),
        .I5(SRAM_reg_1_i_65_n_0),
        .O(SRAM_reg_1_i_224_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    SRAM_reg_1_i_225
       (.I0(Qr[0]),
        .I1(NEUR_STATE[116]),
        .I2(SRAM_reg_1_i_288_n_0),
        .O(SRAM_reg_1_i_225_n_0));
  LUT6 #(
    .INIT(64'h0000000000000220)) 
    SRAM_reg_1_i_226
       (.I0(SRAM_reg_1_i_153_n_0),
        .I1(Qr[0]),
        .I2(NEUR_STATE[112]),
        .I3(Qr[43]),
        .I4(SRAM_reg_1_i_292_n_0),
        .I5(SRAM_reg_1_i_293_n_0),
        .O(SRAM_reg_0_60));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    SRAM_reg_1_i_227
       (.I0(Qr[43]),
        .I1(Qr[44]),
        .I2(Qr[0]),
        .I3(Qr[45]),
        .O(SRAM_reg_1_i_227_n_0));
  LUT6 #(
    .INIT(64'hFDCDFDFDFDCDCDCD)) 
    SRAM_reg_1_i_228
       (.I0(Qr[101]),
        .I1(Qr[0]),
        .I2(Qr[41]),
        .I3(SRAM_reg_1_i_294_n_0),
        .I4(SRAM_reg_1_i_295_n_0),
        .I5(SRAM_reg_1_i_296_n_0),
        .O(SRAM_reg_1_i_228_n_0));
  LUT5 #(
    .INIT(32'hFF10FF1F)) 
    SRAM_reg_1_i_229
       (.I0(Qr[21]),
        .I1(Qr[20]),
        .I2(SRAM_reg_1_i_297_n_0),
        .I3(Qr[0]),
        .I4(NEUR_STATE[96]),
        .O(SRAM_reg_1_i_229_n_0));
  LUT5 #(
    .INIT(32'hFC553055)) 
    SRAM_reg_1_i_22__0
       (.I0(SRAM_reg_1_i_100_n_0),
        .I1(SRAM_reg_1_42),
        .I2(NEUR_STATE[82]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_28[2]),
        .O(neuron_data[82]));
  LUT6 #(
    .INIT(64'hDDDDC988DDDDC9DD)) 
    SRAM_reg_1_i_231
       (.I0(SRAM_reg_1_i_298_n_0),
        .I1(Qr[21]),
        .I2(Qr[20]),
        .I3(SRAM_reg_1_i_297_n_0),
        .I4(Qr[0]),
        .I5(Qr[89]),
        .O(SRAM_reg_1_i_231_n_0));
  LUT6 #(
    .INIT(64'hFDCDFDFDFDCDCDCD)) 
    SRAM_reg_1_i_232
       (.I0(Qr[100]),
        .I1(Qr[0]),
        .I2(Qr[41]),
        .I3(SRAM_reg_1_i_299_n_0),
        .I4(SRAM_reg_1_i_295_n_0),
        .I5(SRAM_reg_1_i_300_n_0),
        .O(SRAM_reg_1_i_232_n_0));
  LUT6 #(
    .INIT(64'h0F0B070F08000004)) 
    SRAM_reg_1_i_233
       (.I0(NEUR_STATE[96]),
        .I1(Qr[47]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_301_n_0),
        .I4(Qr[20]),
        .I5(Qr[88]),
        .O(SRAM_reg_1_i_233_n_0));
  LUT6 #(
    .INIT(64'hFDCDFDFDFDCDCDCD)) 
    SRAM_reg_1_i_234
       (.I0(Qr[99]),
        .I1(Qr[0]),
        .I2(Qr[41]),
        .I3(SRAM_reg_1_i_302_n_0),
        .I4(SRAM_reg_1_i_295_n_0),
        .I5(SRAM_reg_1_i_303_n_0),
        .O(SRAM_reg_1_i_234_n_0));
  LUT6 #(
    .INIT(64'h4B44FFFF4B440000)) 
    SRAM_reg_1_i_235
       (.I0(Qr[0]),
        .I1(Qr[98]),
        .I2(SRAM_reg_1_i_304_n_0),
        .I3(SRAM_reg_1_i_305_n_0),
        .I4(SRAM_reg_1_i_295_n_0),
        .I5(SRAM_reg_1_i_306_n_0),
        .O(SRAM_reg_1_i_235_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_236
       (.I0(Qr[87]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_236_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hDFEF)) 
    SRAM_reg_1_i_237
       (.I0(SRAM_reg_1_i_301_n_0),
        .I1(Qr[0]),
        .I2(Qr[47]),
        .I3(NEUR_STATE[96]),
        .O(SRAM_reg_1_i_237_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    SRAM_reg_1_i_238
       (.I0(NEUR_STATE[84]),
        .I1(NEUR_STATE[83]),
        .I2(NEUR_STATE[82]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[85]),
        .O(SRAM_reg_1_i_238_n_0));
  LUT6 #(
    .INIT(64'h45554444FFFFFFFF)) 
    SRAM_reg_1_i_239
       (.I0(SRAM_reg_1_i_260_n_0),
        .I1(SRAM_reg_1_i_259_n_0),
        .I2(SRAM_reg_1_i_307_n_0),
        .I3(SRAM_reg_1_i_205_n_0),
        .I4(SRAM_reg_1_i_308_n_0),
        .I5(SRAM_reg_1_i_257_n_0),
        .O(SRAM_reg_1_i_239_n_0));
  LUT6 #(
    .INIT(64'hD8D8D8D8FFFF00FF)) 
    SRAM_reg_1_i_23__0
       (.I0(SRAM_reg_1_43),
        .I1(SRAM_reg_1_28[1]),
        .I2(NEUR_STATE[81]),
        .I3(SRAM_reg_1_i_103_n_0),
        .I4(SRAM_reg_1_i_104_n_0),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(neuron_data[81]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF9F66F)) 
    SRAM_reg_1_i_240
       (.I0(SRAM_reg_1_i_309_n_0),
        .I1(SRAM_reg_1_i_310_n_0),
        .I2(\neuron_state_monitor_samp[0]_i_11_n_0 ),
        .I3(SRAM_reg_1_i_311_n_0),
        .I4(SRAM_reg_1_i_312_n_0),
        .I5(SRAM_reg_1_i_313_n_0),
        .O(SRAM_reg_1_i_240_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h05050506)) 
    SRAM_reg_1_i_241
       (.I0(NEUR_STATE[85]),
        .I1(NEUR_STATE[84]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[83]),
        .I4(NEUR_STATE[82]),
        .O(SRAM_reg_1_i_241_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h0056006A)) 
    SRAM_reg_1_i_242
       (.I0(Qr[101]),
        .I1(Qr[100]),
        .I2(Qr[21]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_314_n_0),
        .O(SRAM_reg_1_i_242_n_0));
  LUT6 #(
    .INIT(64'hAA00AA00AA00AA02)) 
    SRAM_reg_1_i_243
       (.I0(SRAM_reg_1_26),
        .I1(Qr[89]),
        .I2(Qr[88]),
        .I3(Qr[0]),
        .I4(Qr[87]),
        .I5(NEUR_STATE[96]),
        .O(SRAM_reg_1_i_243_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0EFFFFFFFF)) 
    SRAM_reg_1_i_244
       (.I0(Qr[89]),
        .I1(Qr[88]),
        .I2(Qr[0]),
        .I3(Qr[87]),
        .I4(NEUR_STATE[96]),
        .I5(SRAM_reg_1_45),
        .O(SRAM_reg_1_i_244_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h0E000504)) 
    SRAM_reg_1_i_245
       (.I0(Qr[87]),
        .I1(Qr[30]),
        .I2(Qr[0]),
        .I3(Qr[31]),
        .I4(Qr[88]),
        .O(SRAM_reg_1_i_245_n_0));
  LUT6 #(
    .INIT(64'hFFFF47FF00004700)) 
    SRAM_reg_1_i_246
       (.I0(Qr[80]),
        .I1(Qr[9]),
        .I2(Qr[79]),
        .I3(Qr[10]),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_i_315_n_0),
        .O(SRAM_reg_1_i_246_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_247
       (.I0(Qr[11]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_247_n_0));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    SRAM_reg_1_i_248
       (.I0(SRAM_reg_1_i_316_n_0),
        .I1(SRAM_reg_1_i_317_n_0),
        .I2(SRAM_reg_1_i_318_n_0),
        .I3(Qr[9]),
        .I4(SRAM_reg_1_i_319_n_0),
        .I5(SRAM_reg_0_57),
        .O(SRAM_reg_1_i_248_n_0));
  MUXF7 SRAM_reg_1_i_249
       (.I0(SRAM_reg_1_i_321_n_0),
        .I1(SRAM_reg_1_i_322_n_0),
        .O(SRAM_reg_1_i_249_n_0),
        .S(SRAM_reg_0_57));
  LUT5 #(
    .INIT(32'hFFFF0075)) 
    SRAM_reg_1_i_24__0
       (.I0(SRAM_reg_1_8),
        .I1(Qr[0]),
        .I2(SRAM_reg_1_i_106_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_66),
        .O(neuron_data[80]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    SRAM_reg_1_i_251
       (.I0(NEUR_STATE[87]),
        .I1(Qr[82]),
        .I2(Qr[81]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_26),
        .O(SRAM_reg_1_i_251_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_252
       (.I0(Qr[28]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_252_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFDFFFF)) 
    SRAM_reg_1_i_253
       (.I0(Qr[94]),
        .I1(\neuron_state_monitor_samp[0]_i_5_n_0 ),
        .I2(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_15_n_0 ),
        .I4(\neuron_state_monitor_samp[2]_i_7_n_0 ),
        .I5(SRAM_reg_1_i_325_n_0),
        .O(SRAM_reg_1_i_253_n_0));
  LUT5 #(
    .INIT(32'h40444444)) 
    SRAM_reg_1_i_254
       (.I0(Qr[0]),
        .I1(Qr[37]),
        .I2(Qr[92]),
        .I3(NEUR_STATE[103]),
        .I4(SRAM_reg_1_i_243_n_0),
        .O(SRAM_reg_1_i_254_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h32)) 
    SRAM_reg_1_i_255
       (.I0(Qr[37]),
        .I1(Qr[0]),
        .I2(Qr[39]),
        .O(SRAM_reg_1_i_255_n_0));
  LUT6 #(
    .INIT(64'h0014000000000014)) 
    SRAM_reg_1_i_256
       (.I0(SRAM_reg_1_i_326_n_0),
        .I1(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I2(SRAM_reg_1_i_312_n_0),
        .I3(SRAM_reg_1_i_327_n_0),
        .I4(\neuron_state_monitor_samp[3]_i_15_n_0 ),
        .I5(SRAM_reg_1_i_242_n_0),
        .O(SRAM_reg_1_i_256_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_257
       (.I0(Qr[40]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_257_n_0));
  LUT6 #(
    .INIT(64'h00020000AAAAAAAA)) 
    SRAM_reg_1_i_258
       (.I0(SRAM_reg_1_i_308_n_0),
        .I1(\neuron_state_monitor_samp[0]_i_5_n_0 ),
        .I2(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_15_n_0 ),
        .I4(\neuron_state_monitor_samp[2]_i_7_n_0 ),
        .I5(SRAM_reg_1_i_307_n_0),
        .O(SRAM_reg_1_i_258_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCDFFFFFFFF)) 
    SRAM_reg_1_i_259
       (.I0(NEUR_STATE[85]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[82]),
        .I3(NEUR_STATE[83]),
        .I4(NEUR_STATE[84]),
        .I5(SRAM_reg_1_26),
        .O(SRAM_reg_1_i_259_n_0));
  LUT5 #(
    .INIT(32'h8B8BBB8B)) 
    SRAM_reg_1_i_25__0
       (.I0(SRAM_reg_1_65),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_9),
        .I3(SRAM_reg_1_i_110_n_0),
        .I4(Qr[0]),
        .O(neuron_data[79]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h04)) 
    SRAM_reg_1_i_260
       (.I0(Qr[0]),
        .I1(Qr[96]),
        .I2(SRAM_reg_1_26),
        .O(SRAM_reg_1_i_260_n_0));
  LUT6 #(
    .INIT(64'hF5F4F1F1F5F5F5F5)) 
    SRAM_reg_1_i_261
       (.I0(Qr[95]),
        .I1(Qr[97]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_238_n_0),
        .I4(SRAM_reg_1_26),
        .I5(Qr[40]),
        .O(SRAM_reg_1_i_261_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0F0E)) 
    SRAM_reg_1_i_262
       (.I0(Qr[28]),
        .I1(Qr[39]),
        .I2(Qr[0]),
        .I3(Qr[37]),
        .O(SRAM_reg_1_i_262_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_263
       (.I0(Qr[95]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_263_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF1FF)) 
    SRAM_reg_1_i_264
       (.I0(SRAM_reg_1_i_238_n_0),
        .I1(NEUR_STATE[81]),
        .I2(Qr[0]),
        .I3(Qr[90]),
        .O(SRAM_reg_1_i_264_n_0));
  LUT5 #(
    .INIT(32'h000040F4)) 
    SRAM_reg_1_i_265
       (.I0(Qr[83]),
        .I1(Qr[30]),
        .I2(Qr[31]),
        .I3(Qr[84]),
        .I4(Qr[0]),
        .O(SRAM_reg_1_i_265_n_0));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    SRAM_reg_1_i_266
       (.I0(event_inh),
        .I1(SRAM_reg_1_i_246_n_0),
        .I2(SRAM_reg_1_i_247_n_0),
        .I3(SRAM_reg_1_i_248_n_0),
        .I4(SRAM_reg_1_i_249_n_0),
        .I5(\neuron_state_monitor_samp[1]_i_11_0 ),
        .O(SRAM_reg_1_i_266_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h32)) 
    SRAM_reg_1_i_268
       (.I0(NEUR_STATE[87]),
        .I1(Qr[0]),
        .I2(Qr[81]),
        .O(SRAM_reg_1_i_268_n_0));
  LUT6 #(
    .INIT(64'hFFFAFFFABEFFFFBE)) 
    SRAM_reg_1_i_269
       (.I0(SRAM_reg_1_i_331_n_0),
        .I1(NEUR_STATE[82]),
        .I2(SRAM_reg_1_i_332_n_0),
        .I3(SRAM_reg_1_i_242_n_0),
        .I4(NEUR_STATE[85]),
        .I5(Qr[0]),
        .O(SRAM_reg_1_i_269_n_0));
  LUT5 #(
    .INIT(32'hFFFF4544)) 
    SRAM_reg_1_i_26__0
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_1_14),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_112_n_0),
        .I4(SRAM_reg_1_67),
        .O(neuron_data[78]));
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    SRAM_reg_1_i_270
       (.I0(Qr[36]),
        .I1(Qr[35]),
        .I2(Qr[37]),
        .I3(Qr[0]),
        .I4(Qr[38]),
        .O(SRAM_reg_1_i_270_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFBFFBFFF)) 
    SRAM_reg_1_i_271
       (.I0(SRAM_reg_1_i_333_n_0),
        .I1(SRAM_reg_1_i_334_n_0),
        .I2(Qr[35]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[81]),
        .O(SRAM_reg_1_i_271_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA55FF57FF)) 
    SRAM_reg_1_i_272
       (.I0(SRAM_reg_1_i_204_n_0),
        .I1(Qr[79]),
        .I2(Qr[80]),
        .I3(Qr[0]),
        .I4(Qr[78]),
        .I5(SRAM_reg_1_29),
        .O(SRAM_reg_1_i_272_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_273
       (.I0(Qr[80]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_273_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_274
       (.I0(Qr[79]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_274_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_275
       (.I0(Qr[78]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_275_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_276
       (.I0(Qr[77]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_276_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_277
       (.I0(Qr[76]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_277_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_278
       (.I0(Qr[75]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_278_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_279
       (.I0(Qr[74]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_279_n_0));
  LUT6 #(
    .INIT(64'hF022F0FFF022F000)) 
    SRAM_reg_1_i_27__0
       (.I0(\neuron_state_monitor_samp[7]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(SRAM_reg_1_30),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_31),
        .O(neuron_data[77]));
  LUT6 #(
    .INIT(64'hFFFFFF6FFFFF6FFF)) 
    SRAM_reg_1_i_283
       (.I0(Qr[106]),
        .I1(SRAM_reg_1_i_339_n_0),
        .I2(SRAM_reg_1_i_340_n_0),
        .I3(Qr[61]),
        .I4(Qr[0]),
        .I5(NEUR_STATE[119]),
        .O(SRAM_reg_1_i_283_n_0));
  LUT6 #(
    .INIT(64'h41FF1400410014FF)) 
    SRAM_reg_1_i_284
       (.I0(SRAM_reg_1_i_289_n_0),
        .I1(SRAM_reg_1_i_214_n_0),
        .I2(SRAM_reg_1_i_341_n_0),
        .I3(SRAM_reg_1_i_342_n_0),
        .I4(SRAM_reg_1_i_285_n_0),
        .I5(SRAM_reg_1_i_343_n_0),
        .O(SRAM_reg_1_i_284_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_285
       (.I0(NEUR_STATE[118]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_285_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_286
       (.I0(NEUR_STATE[117]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_286_n_0));
  LUT6 #(
    .INIT(64'hEE00EBFFBBFFBE00)) 
    SRAM_reg_1_i_287
       (.I0(SRAM_reg_1_i_289_n_0),
        .I1(SRAM_reg_1_i_212_n_0),
        .I2(SRAM_reg_1_i_290_n_0),
        .I3(SRAM_reg_1_i_342_n_0),
        .I4(\AEROUT_ADDR[2]_i_8_n_0 ),
        .I5(SRAM_reg_1_i_286_n_0),
        .O(SRAM_reg_1_i_287_n_0));
  LUT6 #(
    .INIT(64'hFF55FF57FFFFFFFF)) 
    SRAM_reg_1_i_288
       (.I0(SRAM_reg_0_55),
        .I1(NEUR_STATE[117]),
        .I2(NEUR_STATE[116]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[118]),
        .I5(SRAM_reg_1_i_65_n_0),
        .O(SRAM_reg_1_i_288_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h2B22)) 
    SRAM_reg_1_i_289
       (.I0(SRAM_reg_1_i_344_n_0),
        .I1(SRAM_reg_1_i_345_n_0),
        .I2(Qr[0]),
        .I3(NEUR_STATE[118]),
        .O(SRAM_reg_1_i_289_n_0));
  LUT6 #(
    .INIT(64'hF022F0FFF022F000)) 
    SRAM_reg_1_i_28__0
       (.I0(\neuron_state_monitor_samp[6]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(SRAM_reg_1_34),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_35),
        .O(neuron_data[76]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0002000A)) 
    SRAM_reg_1_i_290
       (.I0(Qr[12]),
        .I1(Qr[13]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[98]),
        .I4(Qr[14]),
        .O(SRAM_reg_1_i_290_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFF7D7D)) 
    SRAM_reg_1_i_291
       (.I0(SRAM_reg_1_26),
        .I1(Qr[107]),
        .I2(SRAM_reg_1_i_346_n_0),
        .I3(Qr[106]),
        .I4(SRAM_reg_1_i_339_n_0),
        .I5(SRAM_reg_1_i_347_n_0),
        .O(SRAM_reg_1_i_291_n_0));
  LUT6 #(
    .INIT(64'hFF6FFFF9FFF6FF6F)) 
    SRAM_reg_1_i_292
       (.I0(Qr[45]),
        .I1(Qr[102]),
        .I2(Qr[44]),
        .I3(Qr[0]),
        .I4(Qr[43]),
        .I5(NEUR_STATE[113]),
        .O(SRAM_reg_1_i_292_n_0));
  LUT6 #(
    .INIT(64'hFF55FF56FFAAFFA9)) 
    SRAM_reg_1_i_293
       (.I0(Qr[103]),
        .I1(Qr[43]),
        .I2(Qr[44]),
        .I3(Qr[0]),
        .I4(Qr[45]),
        .I5(Qr[46]),
        .O(SRAM_reg_1_i_293_n_0));
  LUT6 #(
    .INIT(64'h757575758F887575)) 
    SRAM_reg_1_i_294
       (.I0(SRAM_reg_1_i_348_n_0),
        .I1(SRAM_reg_1_i_304_n_0),
        .I2(SRAM_reg_1_i_305_n_0),
        .I3(SRAM_reg_1_i_349_n_0),
        .I4(Qr[101]),
        .I5(Qr[0]),
        .O(SRAM_reg_1_i_294_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    SRAM_reg_1_i_295
       (.I0(SRAM_reg_1_i_65_n_0),
        .I1(Qr[42]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_176_n_0),
        .O(SRAM_reg_1_i_295_n_0));
  MUXF7 SRAM_reg_1_i_296
       (.I0(SRAM_reg_1_i_350_n_0),
        .I1(SRAM_reg_1_i_351_n_0),
        .O(SRAM_reg_1_i_296_n_0),
        .S(SRAM_reg_1_i_342_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    SRAM_reg_1_i_297
       (.I0(SRAM_reg_1_i_301_n_0),
        .I1(Qr[47]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[96]),
        .O(SRAM_reg_1_i_297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    SRAM_reg_1_i_298
       (.I0(NEUR_STATE[96]),
        .I1(Qr[47]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_301_n_0),
        .O(SRAM_reg_1_i_298_n_0));
  MUXF7 SRAM_reg_1_i_299
       (.I0(SRAM_reg_1_i_353_n_0),
        .I1(SRAM_reg_1_i_354_n_0),
        .O(SRAM_reg_1_i_299_n_0),
        .S(SRAM_reg_1_i_352_n_0));
  LUT6 #(
    .INIT(64'hF022F0FFF022F000)) 
    SRAM_reg_1_i_29__0
       (.I0(\neuron_state_monitor_samp[5]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(SRAM_reg_1_38),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_39),
        .O(neuron_data[75]));
  MUXF7 SRAM_reg_1_i_300
       (.I0(SRAM_reg_1_i_355_n_0),
        .I1(SRAM_reg_1_i_356_n_0),
        .O(SRAM_reg_1_i_300_n_0),
        .S(SRAM_reg_1_i_342_n_0));
  LUT6 #(
    .INIT(64'hFFFF0070FFFF70FF)) 
    SRAM_reg_1_i_301
       (.I0(Qr[19]),
        .I1(SRAM_reg_1_i_357_n_0),
        .I2(SRAM_reg_1_i_358_n_0),
        .I3(Qr[21]),
        .I4(Qr[0]),
        .I5(Qr[89]),
        .O(SRAM_reg_1_i_301_n_0));
  LUT6 #(
    .INIT(64'h0300FCFF4447BBB8)) 
    SRAM_reg_1_i_302
       (.I0(SRAM_reg_1_i_359_n_0),
        .I1(SRAM_reg_1_i_352_n_0),
        .I2(SRAM_reg_1_i_305_n_0),
        .I3(SRAM_reg_1_i_360_n_0),
        .I4(SRAM_reg_1_i_361_n_0),
        .I5(SRAM_reg_1_i_362_n_0),
        .O(SRAM_reg_1_i_302_n_0));
  LUT6 #(
    .INIT(64'hF8FBF8F8FBF8FBFB)) 
    SRAM_reg_1_i_303
       (.I0(SRAM_reg_1_i_363_n_0),
        .I1(Qr[66]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_364_n_0),
        .I4(Qr[98]),
        .I5(Qr[99]),
        .O(SRAM_reg_1_i_303_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_304
       (.I0(SRAM_reg_1_i_352_n_0),
        .I1(SRAM_reg_1_i_359_n_0),
        .O(SRAM_reg_1_i_304_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCDFFFFFFFF)) 
    SRAM_reg_1_i_305
       (.I0(Qr[101]),
        .I1(Qr[0]),
        .I2(Qr[99]),
        .I3(Qr[98]),
        .I4(Qr[100]),
        .I5(SRAM_reg_0_60),
        .O(SRAM_reg_1_i_305_n_0));
  LUT6 #(
    .INIT(64'hFF10FF2F001F0020)) 
    SRAM_reg_1_i_306
       (.I0(SRAM_reg_1_i_290_n_0),
        .I1(SRAM_reg_1_i_365_n_0),
        .I2(Qr[66]),
        .I3(Qr[0]),
        .I4(Qr[98]),
        .I5(SRAM_reg_1_i_364_n_0),
        .O(SRAM_reg_1_i_306_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h20)) 
    SRAM_reg_1_i_307
       (.I0(Qr[97]),
        .I1(Qr[0]),
        .I2(Qr[96]),
        .O(SRAM_reg_1_i_307_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h32)) 
    SRAM_reg_1_i_308
       (.I0(Qr[96]),
        .I1(Qr[0]),
        .I2(Qr[97]),
        .O(SRAM_reg_1_i_308_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h5659)) 
    SRAM_reg_1_i_309
       (.I0(SRAM_reg_1_i_314_n_0),
        .I1(Qr[21]),
        .I2(Qr[0]),
        .I3(Qr[100]),
        .O(SRAM_reg_1_i_309_n_0));
  LUT6 #(
    .INIT(64'hF022F0FFF022F000)) 
    SRAM_reg_1_i_30__0
       (.I0(\neuron_state_monitor_samp[4]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(SRAM_reg_1_36),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_37),
        .O(neuron_data[74]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_310
       (.I0(NEUR_STATE[84]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_310_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_311
       (.I0(NEUR_STATE[83]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_311_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFF78FF87)) 
    SRAM_reg_1_i_312
       (.I0(Qr[19]),
        .I1(Qr[98]),
        .I2(Qr[99]),
        .I3(Qr[0]),
        .I4(Qr[20]),
        .O(SRAM_reg_1_i_312_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF96FFFFFFFF)) 
    SRAM_reg_1_i_313
       (.I0(Qr[98]),
        .I1(Qr[19]),
        .I2(NEUR_STATE[82]),
        .I3(NEUR_STATE[81]),
        .I4(Qr[0]),
        .I5(Qr[38]),
        .O(SRAM_reg_1_i_313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h32202020)) 
    SRAM_reg_1_i_314
       (.I0(Qr[99]),
        .I1(Qr[0]),
        .I2(Qr[20]),
        .I3(Qr[19]),
        .I4(Qr[98]),
        .O(SRAM_reg_1_i_314_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    SRAM_reg_1_i_315
       (.I0(Qr[78]),
        .I1(Qr[9]),
        .I2(Qr[0]),
        .I3(Qr[77]),
        .O(SRAM_reg_1_i_315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_316
       (.I0(Qr[76]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_316_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_317
       (.I0(Qr[75]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_317_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_318
       (.I0(Qr[74]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_318_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_319
       (.I0(Qr[73]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_319_n_0));
  LUT6 #(
    .INIT(64'hF022F0FFF022F000)) 
    SRAM_reg_1_i_31__0
       (.I0(\neuron_state_monitor_samp[3]_i_5_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(SRAM_reg_1_40),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_41),
        .O(neuron_data[73]));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_320
       (.I0(Qr[10]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_57));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_321
       (.I0(SRAM_reg_1_64[1]),
        .I1(SRAM_reg_1_i_249_2),
        .I2(SRAM_reg_0_58),
        .I3(SRAM_reg_1_64[0]),
        .I4(SRAM_reg_1_26),
        .I5(SRAM_reg_1_i_249_3),
        .O(SRAM_reg_1_i_321_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_322
       (.I0(SRAM_reg_1_64[3]),
        .I1(SRAM_reg_1_i_249_0),
        .I2(SRAM_reg_0_58),
        .I3(SRAM_reg_1_64[2]),
        .I4(SRAM_reg_1_26),
        .I5(SRAM_reg_1_i_249_1),
        .O(SRAM_reg_1_i_322_n_0));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    SRAM_reg_1_i_325
       (.I0(Qr[0]),
        .I1(Qr[37]),
        .I2(SRAM_reg_1_i_244_n_0),
        .I3(Qr[93]),
        .I4(Qr[92]),
        .I5(Qr[94]),
        .O(SRAM_reg_1_i_325_n_0));
  LUT6 #(
    .INIT(64'hFFFF00E00000FF1F)) 
    SRAM_reg_1_i_326
       (.I0(\neuron_state_monitor_samp[2]_i_12_n_0 ),
        .I1(\neuron_state_monitor_samp[2]_i_11_n_0 ),
        .I2(\neuron_state_monitor_samp[3]_i_21_n_0 ),
        .I3(\neuron_state_monitor_samp[2]_i_10_n_0 ),
        .I4(SRAM_reg_1_i_375_n_0),
        .I5(SRAM_reg_1_i_309_n_0),
        .O(SRAM_reg_1_i_326_n_0));
  LUT6 #(
    .INIT(64'h1111DD1DEEEE22E2)) 
    SRAM_reg_1_i_327
       (.I0(\neuron_state_monitor_samp[0]_i_11_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_21_n_0 ),
        .I2(\neuron_state_monitor_samp[0]_i_10_n_0 ),
        .I3(SRAM_reg_1_i_376_n_0),
        .I4(\neuron_state_monitor_samp[0]_i_8_n_0 ),
        .I5(SRAM_reg_1_i_332_n_0),
        .O(SRAM_reg_1_i_327_n_0));
  LUT6 #(
    .INIT(64'hF022F0FFF022F000)) 
    SRAM_reg_1_i_32__0
       (.I0(\neuron_state_monitor_samp[2]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(SRAM_reg_1_32),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_33),
        .O(neuron_data[72]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h5F5FF99F)) 
    SRAM_reg_1_i_331
       (.I0(SRAM_reg_1_i_312_n_0),
        .I1(NEUR_STATE[83]),
        .I2(SRAM_reg_1_i_309_n_0),
        .I3(NEUR_STATE[84]),
        .I4(Qr[0]),
        .O(SRAM_reg_1_i_331_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h12)) 
    SRAM_reg_1_i_332
       (.I0(Qr[98]),
        .I1(Qr[0]),
        .I2(Qr[19]),
        .O(SRAM_reg_1_i_332_n_0));
  LUT6 #(
    .INIT(64'h6F6F6F6F6F6F6F9F)) 
    SRAM_reg_1_i_333
       (.I0(NEUR_STATE[84]),
        .I1(Qr[38]),
        .I2(Qr[0]),
        .I3(Qr[37]),
        .I4(Qr[35]),
        .I5(Qr[36]),
        .O(SRAM_reg_1_i_333_n_0));
  LUT6 #(
    .INIT(64'h9000009000906000)) 
    SRAM_reg_1_i_334
       (.I0(Qr[37]),
        .I1(NEUR_STATE[83]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[82]),
        .I4(Qr[36]),
        .I5(Qr[35]),
        .O(SRAM_reg_1_i_334_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFEFF01)) 
    SRAM_reg_1_i_339
       (.I0(Qr[62]),
        .I1(Qr[61]),
        .I2(Qr[63]),
        .I3(Qr[0]),
        .I4(Qr[64]),
        .O(SRAM_reg_1_i_339_n_0));
  LUT6 #(
    .INIT(64'h0090000900090060)) 
    SRAM_reg_1_i_340
       (.I0(Qr[105]),
        .I1(Qr[63]),
        .I2(Qr[104]),
        .I3(Qr[0]),
        .I4(Qr[62]),
        .I5(Qr[61]),
        .O(SRAM_reg_1_i_340_n_0));
  LUT6 #(
    .INIT(64'hDDDFDDDFCCCDDDDF)) 
    SRAM_reg_1_i_341
       (.I0(NEUR_STATE[117]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[116]),
        .I3(SRAM_reg_1_i_290_n_0),
        .I4(Qr[13]),
        .I5(NEUR_STATE[98]),
        .O(SRAM_reg_1_i_341_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_342
       (.I0(Qr[66]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_342_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h20)) 
    SRAM_reg_1_i_343
       (.I0(NEUR_STATE[117]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[116]),
        .O(SRAM_reg_1_i_343_n_0));
  LUT6 #(
    .INIT(64'h0E0003020E000E00)) 
    SRAM_reg_1_i_344
       (.I0(NEUR_STATE[116]),
        .I1(SRAM_reg_1_i_290_n_0),
        .I2(Qr[0]),
        .I3(NEUR_STATE[117]),
        .I4(NEUR_STATE[98]),
        .I5(Qr[13]),
        .O(SRAM_reg_1_i_344_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFCFCFDFF)) 
    SRAM_reg_1_i_345
       (.I0(Qr[13]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[98]),
        .I3(Qr[12]),
        .I4(Qr[14]),
        .O(SRAM_reg_1_i_345_n_0));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A08)) 
    SRAM_reg_1_i_346
       (.I0(Qr[65]),
        .I1(Qr[64]),
        .I2(Qr[0]),
        .I3(Qr[63]),
        .I4(Qr[61]),
        .I5(Qr[62]),
        .O(SRAM_reg_1_i_346_n_0));
  LUT6 #(
    .INIT(64'hFFEBFFEBFFFFFFEB)) 
    SRAM_reg_1_i_347
       (.I0(SRAM_reg_1_i_385_n_0),
        .I1(Qr[105]),
        .I2(SRAM_reg_1_i_386_n_0),
        .I3(SRAM_reg_1_i_387_n_0),
        .I4(Qr[106]),
        .I5(SRAM_reg_1_i_339_n_0),
        .O(SRAM_reg_1_i_347_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    SRAM_reg_1_i_348
       (.I0(Qr[99]),
        .I1(Qr[98]),
        .I2(Qr[0]),
        .I3(Qr[100]),
        .O(SRAM_reg_1_i_348_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    SRAM_reg_1_i_349
       (.I0(Qr[99]),
        .I1(Qr[98]),
        .I2(Qr[0]),
        .I3(Qr[100]),
        .O(SRAM_reg_1_i_349_n_0));
  LUT6 #(
    .INIT(64'hFFEAFFAAFFBFFFFF)) 
    SRAM_reg_1_i_350
       (.I0(SRAM_reg_1_i_364_n_0),
        .I1(Qr[99]),
        .I2(Qr[98]),
        .I3(Qr[0]),
        .I4(Qr[100]),
        .I5(Qr[101]),
        .O(SRAM_reg_1_i_350_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEC76DF45)) 
    SRAM_reg_1_i_351
       (.I0(SRAM_reg_1_i_388_n_0),
        .I1(Qr[0]),
        .I2(Qr[100]),
        .I3(SRAM_reg_1_i_345_n_0),
        .I4(Qr[101]),
        .I5(SRAM_reg_1_i_365_n_0),
        .O(SRAM_reg_1_i_351_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    SRAM_reg_1_i_352
       (.I0(SRAM_reg_1_i_266_n_0),
        .I1(Qr[0]),
        .I2(Qr[42]),
        .O(SRAM_reg_1_i_352_n_0));
  LUT6 #(
    .INIT(64'hA4ABA0AFA0AFA1AE)) 
    SRAM_reg_1_i_353
       (.I0(SRAM_reg_1_i_305_n_0),
        .I1(Qr[101]),
        .I2(Qr[0]),
        .I3(Qr[100]),
        .I4(Qr[99]),
        .I5(Qr[98]),
        .O(SRAM_reg_1_i_353_n_0));
  LUT5 #(
    .INIT(32'hAA33AA36)) 
    SRAM_reg_1_i_354
       (.I0(SRAM_reg_1_i_359_n_0),
        .I1(Qr[100]),
        .I2(Qr[99]),
        .I3(Qr[0]),
        .I4(Qr[98]),
        .O(SRAM_reg_1_i_354_n_0));
  LUT5 #(
    .INIT(32'hFFFF6333)) 
    SRAM_reg_1_i_355
       (.I0(SRAM_reg_1_i_364_n_0),
        .I1(Qr[100]),
        .I2(Qr[99]),
        .I3(Qr[98]),
        .I4(Qr[0]),
        .O(SRAM_reg_1_i_355_n_0));
  LUT5 #(
    .INIT(32'h00004BB4)) 
    SRAM_reg_1_i_356
       (.I0(Qr[0]),
        .I1(Qr[100]),
        .I2(SRAM_reg_1_i_345_n_0),
        .I3(SRAM_reg_1_i_388_n_0),
        .I4(SRAM_reg_1_i_365_n_0),
        .O(SRAM_reg_1_i_356_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h40)) 
    SRAM_reg_1_i_357
       (.I0(Qr[0]),
        .I1(Qr[87]),
        .I2(Qr[88]),
        .O(SRAM_reg_1_i_357_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hF3F3F7FF)) 
    SRAM_reg_1_i_358
       (.I0(Qr[19]),
        .I1(Qr[20]),
        .I2(Qr[0]),
        .I3(Qr[87]),
        .I4(Qr[88]),
        .O(SRAM_reg_1_i_358_n_0));
  LUT6 #(
    .INIT(64'h0104000000000000)) 
    SRAM_reg_1_i_359
       (.I0(SRAM_reg_1_i_242_n_0),
        .I1(Qr[98]),
        .I2(Qr[0]),
        .I3(Qr[19]),
        .I4(SRAM_reg_1_i_312_n_0),
        .I5(SRAM_reg_1_i_309_n_0),
        .O(SRAM_reg_1_i_359_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_360
       (.I0(Qr[101]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_360_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_361
       (.I0(Qr[99]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_361_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_362
       (.I0(Qr[98]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_362_n_0));
  LUT6 #(
    .INIT(64'h00000000CC5633A9)) 
    SRAM_reg_1_i_363
       (.I0(Qr[99]),
        .I1(SRAM_reg_1_i_290_n_0),
        .I2(Qr[98]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_212_n_0),
        .I5(SRAM_reg_1_i_365_n_0),
        .O(SRAM_reg_1_i_363_n_0));
  LUT6 #(
    .INIT(64'h0000000000000104)) 
    SRAM_reg_1_i_364
       (.I0(SRAM_reg_1_i_242_n_0),
        .I1(Qr[98]),
        .I2(Qr[0]),
        .I3(Qr[19]),
        .I4(SRAM_reg_1_i_312_n_0),
        .I5(SRAM_reg_1_i_309_n_0),
        .O(SRAM_reg_1_i_364_n_0));
  LUT4 #(
    .INIT(16'h0115)) 
    SRAM_reg_1_i_365
       (.I0(SRAM_reg_1_i_242_n_0),
        .I1(SRAM_reg_1_i_345_n_0),
        .I2(SRAM_reg_1_i_309_n_0),
        .I3(SRAM_reg_1_i_389_n_0),
        .O(SRAM_reg_1_i_365_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_367
       (.I0(Qr[9]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_58));
  LUT6 #(
    .INIT(64'h0F0E000000000000)) 
    SRAM_reg_1_i_375
       (.I0(Qr[82]),
        .I1(Qr[81]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[87]),
        .I4(Qr[28]),
        .I5(NEUR_STATE[84]),
        .O(SRAM_reg_1_i_375_n_0));
  LUT6 #(
    .INIT(64'hDD55FD7575FD55DD)) 
    SRAM_reg_1_i_376
       (.I0(SRAM_reg_1_26),
        .I1(SRAM_reg_1_i_257_n_0),
        .I2(\neuron_state_monitor_samp[1]_i_22_n_0 ),
        .I3(SRAM_reg_1_i_307_n_0),
        .I4(SRAM_reg_1_i_391_n_0),
        .I5(\neuron_state_monitor_samp[0]_i_11_n_0 ),
        .O(SRAM_reg_1_i_376_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    SRAM_reg_1_i_385
       (.I0(Qr[64]),
        .I1(Qr[63]),
        .I2(Qr[61]),
        .I3(Qr[62]),
        .I4(Qr[0]),
        .I5(Qr[65]),
        .O(SRAM_reg_1_i_385_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0506)) 
    SRAM_reg_1_i_386
       (.I0(Qr[63]),
        .I1(Qr[61]),
        .I2(Qr[0]),
        .I3(Qr[62]),
        .O(SRAM_reg_1_i_386_n_0));
  LUT6 #(
    .INIT(64'hFDFFFBFFFBFFFDFF)) 
    SRAM_reg_1_i_387
       (.I0(Qr[61]),
        .I1(NEUR_STATE[119]),
        .I2(Qr[0]),
        .I3(Qr[48]),
        .I4(Qr[62]),
        .I5(Qr[104]),
        .O(SRAM_reg_1_i_387_n_0));
  LUT6 #(
    .INIT(64'h00B000B000F40040)) 
    SRAM_reg_1_i_388
       (.I0(NEUR_STATE[98]),
        .I1(Qr[13]),
        .I2(Qr[99]),
        .I3(Qr[0]),
        .I4(Qr[98]),
        .I5(SRAM_reg_1_i_290_n_0),
        .O(SRAM_reg_1_i_388_n_0));
  LUT6 #(
    .INIT(64'hEBEBEBCAEBEBCAEB)) 
    SRAM_reg_1_i_389
       (.I0(SRAM_reg_1_i_312_n_0),
        .I1(SRAM_reg_1_i_290_n_0),
        .I2(SRAM_reg_1_i_212_n_0),
        .I3(Qr[19]),
        .I4(Qr[0]),
        .I5(Qr[98]),
        .O(SRAM_reg_1_i_389_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_391
       (.I0(Qr[108]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_i_391_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA6A0000)) 
    SRAM_reg_1_i_39__0
       (.I0(Qr[105]),
        .I1(Qr[104]),
        .I2(NEUR_STATE[119]),
        .I3(SRAM_reg_1_i_135_n_0),
        .I4(SRAM_reg_1_72),
        .I5(SRAM_reg_1_74),
        .O(neuron_data[121]));
  LUT5 #(
    .INIT(32'hFFFF9A00)) 
    SRAM_reg_1_i_40__0
       (.I0(Qr[104]),
        .I1(SRAM_reg_1_i_135_n_0),
        .I2(NEUR_STATE[119]),
        .I3(SRAM_reg_1_72),
        .I4(SRAM_reg_1_75),
        .O(neuron_data[120]));
  LUT6 #(
    .INIT(64'hF8FF8888F4444444)) 
    SRAM_reg_1_i_41__0
       (.I0(SRAM_reg_1_i_135_n_0),
        .I1(SRAM_reg_1_72),
        .I2(SRAM_reg_1_28[7]),
        .I3(SRAM_reg_1_73),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(NEUR_STATE[119]),
        .O(neuron_data[119]));
  LUT6 #(
    .INIT(64'hFFF0EE440F00EE44)) 
    SRAM_reg_1_i_42__0
       (.I0(Qr[0]),
        .I1(SRAM_reg_1_i_140_n_0),
        .I2(SRAM_reg_1_27),
        .I3(NEUR_STATE[118]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(SRAM_reg_1_28[6]),
        .O(neuron_data[118]));
  LUT6 #(
    .INIT(64'hFFCACCCA00CACCCA)) 
    SRAM_reg_1_i_43__0
       (.I0(SRAM_reg_0_54),
        .I1(NEUR_STATE[117]),
        .I2(Qr[0]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_54),
        .I5(SRAM_reg_1_28[5]),
        .O(neuron_data[117]));
  LUT6 #(
    .INIT(64'hFFF0EE440F00EE44)) 
    SRAM_reg_1_i_44
       (.I0(SRAM_reg_1_i_144_n_0),
        .I1(SRAM_reg_1_i_145_n_0),
        .I2(SRAM_reg_1_53),
        .I3(NEUR_STATE[116]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(SRAM_reg_1_28[4]),
        .O(neuron_data[116]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA9A0000)) 
    SRAM_reg_1_i_45
       (.I0(Qr[103]),
        .I1(SRAM_reg_1_i_147_n_0),
        .I2(Qr[102]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_76),
        .I5(SRAM_reg_1_78),
        .O(neuron_data[115]));
  LUT5 #(
    .INIT(32'hFFFFD900)) 
    SRAM_reg_1_i_46
       (.I0(SRAM_reg_1_i_147_n_0),
        .I1(Qr[102]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_76),
        .I4(SRAM_reg_1_77),
        .O(neuron_data[114]));
  LUT6 #(
    .INIT(64'hF4FF4444F8888888)) 
    SRAM_reg_1_i_47
       (.I0(SRAM_reg_1_i_151_n_0),
        .I1(SRAM_reg_1_76),
        .I2(SRAM_reg_1_28[1]),
        .I3(SRAM_reg_1_79),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(NEUR_STATE[113]),
        .O(neuron_data[113]));
  LUT6 #(
    .INIT(64'hF4FF4444F8888888)) 
    SRAM_reg_1_i_48
       (.I0(SRAM_reg_1_i_153_n_0),
        .I1(SRAM_reg_1_76),
        .I2(SRAM_reg_1_28[0]),
        .I3(SRAM_reg_1_80),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(NEUR_STATE[112]),
        .O(neuron_data[112]));
  LUT6 #(
    .INIT(64'hFFFFF0110000F011)) 
    SRAM_reg_1_i_52
       (.I0(SRAM_reg_1_i_161_n_0),
        .I1(SRAM_reg_1_i_162_n_0),
        .I2(Qr[98]),
        .I3(Qr[0]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(SRAM_reg_1_51),
        .O(neuron_data[108]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    SRAM_reg_1_i_53
       (.I0(SRAM_reg_1_52),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(NEUR_STATE_MONITOR[5]),
        .I3(Qr[97]),
        .I4(Qr[0]),
        .O(neuron_data[107]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    SRAM_reg_1_i_54
       (.I0(SRAM_reg_1_44),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(NEUR_STATE_MONITOR[4]),
        .I3(Qr[96]),
        .I4(Qr[0]),
        .O(neuron_data[106]));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    SRAM_reg_1_i_55
       (.I0(SRAM_reg_1_71),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(Qr[0]),
        .I3(Qr[95]),
        .I4(SRAM_reg_1_i_169_n_0),
        .O(neuron_data[105]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    SRAM_reg_1_i_57
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_1_i_172_n_0),
        .I2(SRAM_reg_1_26),
        .I3(Qr[0]),
        .I4(NEUR_STATE[96]),
        .O(SRAM_reg_1_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000AB)) 
    SRAM_reg_1_i_5__0
       (.I0(Qr[90]),
        .I1(SRAM_reg_1_i_65_n_0),
        .I2(Qr[0]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_45),
        .I5(SRAM_reg_1_46),
        .O(neuron_data[99]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00BAFFFB)) 
    SRAM_reg_1_i_61
       (.I0(NEUR_STATE[96]),
        .I1(Qr[89]),
        .I2(Qr[32]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_174_n_0),
        .O(SRAM_reg_1_10));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    SRAM_reg_1_i_63
       (.I0(NEUR_STATE[96]),
        .I1(Qr[87]),
        .I2(Qr[0]),
        .I3(Qr[88]),
        .I4(Qr[89]),
        .O(SRAM_reg_1_6));
  LUT6 #(
    .INIT(64'hEFE0EFE0EFE0EFEF)) 
    SRAM_reg_1_i_65
       (.I0(SRAM_reg_1_i_175_n_0),
        .I1(SRAM_reg_1_i_176_n_0),
        .I2(SRAM_reg_1_i_177_n_0),
        .I3(SRAM_reg_1_i_178_n_0),
        .I4(SRAM_reg_1_i_179_n_0),
        .I5(SRAM_reg_1_i_180_n_0),
        .O(SRAM_reg_1_i_65_n_0));
  LUT6 #(
    .INIT(64'h00000000FFB80088)) 
    SRAM_reg_1_i_67
       (.I0(Qr[34]),
        .I1(SRAM_reg_1_i_182_n_0),
        .I2(SRAM_reg_1_i_183_n_0),
        .I3(Qr[0]),
        .I4(NEUR_STATE[98]),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_1_i_67_n_0));
  LUT6 #(
    .INIT(64'h00000000FFB80088)) 
    SRAM_reg_1_i_69
       (.I0(Qr[33]),
        .I1(SRAM_reg_1_i_182_n_0),
        .I2(SRAM_reg_1_i_183_n_0),
        .I3(Qr[0]),
        .I4(NEUR_STATE[97]),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_1_i_69_n_0));
  LUT5 #(
    .INIT(32'hFEAABAAA)) 
    SRAM_reg_1_i_6__0
       (.I0(SRAM_reg_1_i_67_n_0),
        .I1(SRAM_reg_1_50),
        .I2(NEUR_STATE[98]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_28[2]),
        .O(neuron_data[98]));
  LUT5 #(
    .INIT(32'hFEAABAAA)) 
    SRAM_reg_1_i_7
       (.I0(SRAM_reg_1_i_69_n_0),
        .I1(SRAM_reg_1_49),
        .I2(NEUR_STATE[97]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_28[1]),
        .O(neuron_data[97]));
  LUT6 #(
    .INIT(64'h1414141450505041)) 
    SRAM_reg_1_i_72
       (.I0(SRAM_reg_1_26),
        .I1(SRAM_reg_1_i_184_n_0),
        .I2(SRAM_reg_1_i_185_n_0),
        .I3(SRAM_reg_1_i_186_n_0),
        .I4(SRAM_reg_1_i_187_n_0),
        .I5(SRAM_reg_1_i_188_n_0),
        .O(SRAM_reg_1_i_72_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    SRAM_reg_1_i_74
       (.I0(SRAM_reg_1_i_187_n_0),
        .I1(Qr[87]),
        .I2(SRAM_reg_1_i_188_n_0),
        .O(SRAM_reg_1_i_74_n_0));
  LUT6 #(
    .INIT(64'h5555555545555555)) 
    SRAM_reg_1_i_76
       (.I0(SRAM_reg_1_i_176_n_0),
        .I1(Qr[0]),
        .I2(Qr[87]),
        .I3(Qr[88]),
        .I4(Qr[89]),
        .I5(NEUR_STATE[96]),
        .O(SRAM_reg_1_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SRAM_reg_1_i_77
       (.I0(Qr[0]),
        .I1(SRAM_reg_1_i_80_n_0),
        .O(SRAM_reg_1_i_77_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_80
       (.I0(SRAM_reg_1_i_190_n_0),
        .I1(SRAM_reg_1_i_76_n_0),
        .O(SRAM_reg_1_i_80_n_0));
  LUT5 #(
    .INIT(32'hFFAAE2E2)) 
    SRAM_reg_1_i_87
       (.I0(SRAM_reg_1_i_193_n_0),
        .I1(Qr[18]),
        .I2(SRAM_reg_1_i_194_n_0),
        .I3(Qr[82]),
        .I4(Qr[0]),
        .O(SRAM_reg_0_50));
  LUT6 #(
    .INIT(64'h4040FFFF47444744)) 
    SRAM_reg_1_i_89
       (.I0(SRAM_reg_1_i_195_n_0),
        .I1(SRAM_reg_1_i_196_n_0),
        .I2(Qr[0]),
        .I3(Qr[26]),
        .I4(SRAM_reg_1_i_197_n_0),
        .I5(Qr[18]),
        .O(SRAM_reg_1_i_89_n_0));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    SRAM_reg_1_i_8__0
       (.I0(SRAM_reg_1_28[0]),
        .I1(SRAM_reg_1_61),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(NEUR_STATE[96]),
        .I4(Qr[0]),
        .I5(SRAM_reg_1_i_72_n_0),
        .O(neuron_data[96]));
  LUT6 #(
    .INIT(64'h02A282A282A282A2)) 
    SRAM_reg_1_i_91
       (.I0(SRAM_reg_1_i_177_n_0),
        .I1(SRAM_reg_1_26),
        .I2(SRAM_reg_1_i_199_n_0),
        .I3(SRAM_reg_1_i_176_n_0),
        .I4(NEUR_STATE[87]),
        .I5(Qr[82]),
        .O(SRAM_reg_1_i_91_n_0));
  LUT6 #(
    .INIT(64'hEE323332FF322232)) 
    SRAM_reg_1_i_92
       (.I0(Qr[18]),
        .I1(Qr[0]),
        .I2(Qr[25]),
        .I3(SRAM_reg_1_i_196_n_0),
        .I4(SRAM_reg_1_i_200_n_0),
        .I5(Qr[81]),
        .O(SRAM_reg_1_i_92_n_0));
  LUT6 #(
    .INIT(64'hAE00EE0040000000)) 
    SRAM_reg_1_i_94
       (.I0(SRAM_reg_1_i_201_n_0),
        .I1(SRAM_reg_1_i_202_n_0),
        .I2(NEUR_STATE[84]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_203_n_0),
        .I5(NEUR_STATE[85]),
        .O(SRAM_reg_1_i_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAE404040)) 
    SRAM_reg_1_i_96
       (.I0(SRAM_reg_1_i_201_n_0),
        .I1(SRAM_reg_1_i_202_n_0),
        .I2(SRAM_reg_1_i_203_n_0),
        .I3(Qr[0]),
        .I4(NEUR_STATE[84]),
        .O(SRAM_reg_1_i_96_n_0));
  LUT6 #(
    .INIT(64'hAE00EE0040000000)) 
    SRAM_reg_1_i_98
       (.I0(SRAM_reg_1_i_201_n_0),
        .I1(SRAM_reg_1_i_202_n_0),
        .I2(NEUR_STATE[82]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[81]),
        .I5(NEUR_STATE[83]),
        .O(SRAM_reg_1_i_98_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEB)) 
    SRAM_reg_1_i_9__0
       (.I0(SRAM_reg_1_62),
        .I1(SRAM_reg_1_i_74_n_0),
        .I2(Qr[89]),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_45),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(neuron_data[95]));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    empty_i_10__14
       (.I0(empty_i_11__13_n_0),
        .I1(Q[3]),
        .I2(\priority_reg[5]_18 ),
        .I3(empty_i_5__15),
        .I4(empty_i_6__29),
        .I5(empty_i_13__4_n_0),
        .O(\priority_reg[3]_14 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    empty_i_10__15
       (.I0(Q[5]),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(RST_sync_reg),
        .I4(empty_i_40_n_0),
        .I5(Q[4]),
        .O(\priority_reg[5]_18 ));
  LUT6 #(
    .INIT(64'h0000000755575557)) 
    empty_i_10__16
       (.I0(\genblk1[3].mem[3][8]_i_5__6 ),
        .I1(SRAM_reg_0_14),
        .I2(RST_sync_reg),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_42),
        .I5(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .O(\priority_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    empty_i_10__19
       (.I0(empty_i_32__2_n_0),
        .I1(empty_i_33__0_n_0),
        .I2(\fill_cnt[4]_i_3__41 ),
        .I3(\priority_reg[5]_21 ),
        .I4(\fill_cnt[4]_i_3__41_0 ),
        .I5(empty_i_6__15),
        .O(\priority_reg[5]_20 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    empty_i_10__20
       (.I0(\priority_reg[4]_23 ),
        .I1(Q[3]),
        .I2(\genblk1[3].mem[3][8]_i_6__38_n_0 ),
        .I3(empty_i_12__13_n_0),
        .O(\priority_reg[3]_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_10__21
       (.I0(empty_i_10__22_n_0),
        .I1(\priority_reg[5]_23 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(\priority_reg[4]_24 ),
        .O(\priority_reg[2]_rep__1_2 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8F8FB)) 
    empty_i_10__22
       (.I0(SPI_OPEN_LOOP_sync_reg_14),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(empty_i_36__0_n_0),
        .I4(RST_sync_reg),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_10__22_n_0));
  LUT6 #(
    .INIT(64'h8B888888BBBBBBBB)) 
    empty_i_10__23
       (.I0(empty_i_17__3_n_0),
        .I1(\fill_cnt[4]_i_3__41 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(\FSM_sequential_state_reg[0]_7 ),
        .I4(empty_i_5__7_0),
        .I5(empty_i_5__7_1),
        .O(\priority_reg[3]_21 ));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    empty_i_10__24
       (.I0(empty_i_13__10_n_0),
        .I1(empty_i_5__7_0),
        .I2(empty_i_5__7_1),
        .I3(RST_sync_reg),
        .I4(empty_i_19__1_n_0),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[4]_10 ));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    empty_i_10__27
       (.I0(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I1(SRAM_reg_0_2),
        .I2(empty_i_20__2_n_0),
        .I3(RST_sync_reg),
        .I4(empty_i_7__36),
        .O(SRAM_reg_0_48));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    empty_i_10__28
       (.I0(SRAM_reg_0_19),
        .I1(\priority_reg[5]_24 ),
        .I2(\fill_cnt[4]_i_3__41 ),
        .I3(\priority_reg[3]_27 ),
        .I4(\fill_cnt[4]_i_3__41_0 ),
        .I5(empty_i_7__37),
        .O(\priority_reg[3]_26 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0004)) 
    empty_i_10__38
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I4(empty_i_7__36),
        .I5(\fill_cnt[4]_i_3__41_0 ),
        .O(SPI_OPEN_LOOP_sync_reg_28));
  LUT6 #(
    .INIT(64'hFFF0FFFDFFFFFFFF)) 
    empty_i_10__43
       (.I0(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I1(empty_i_13__8_n_0),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I5(Q[5]),
        .O(empty_i_10__43_n_0));
  LUT6 #(
    .INIT(64'h5555555555557757)) 
    empty_i_10__44
       (.I0(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .I1(RST_sync_reg),
        .I2(empty_i_24__1_n_0),
        .I3(empty_i_10__4),
        .I4(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_10__44_n_0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    empty_i_10__45
       (.I0(empty_i_24__0_n_0),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .O(empty_i_10__45_n_0));
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    empty_i_10__46
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_1_1),
        .I4(empty_i_9__24),
        .O(SRAM_reg_0_19));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    empty_i_10__47
       (.I0(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(RST_sync_reg),
        .I4(empty_i_5__7_0),
        .I5(empty_i_5__7_1),
        .O(SPI_OPEN_LOOP_sync_reg_5));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    empty_i_10__5
       (.I0(empty_i_13__17_n_0),
        .I1(Q[3]),
        .I2(empty_i_11__20_n_0),
        .I3(Q[4]),
        .I4(empty_i_12__20_n_0),
        .O(\priority_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0F7)) 
    empty_i_10__6
       (.I0(\FSM_sequential_state_reg[0] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(empty_i_18__3_n_0),
        .O(empty_i_10__6_n_0));
  LUT6 #(
    .INIT(64'h7433740074337433)) 
    empty_i_10__7
       (.I0(empty_i_19_n_0),
        .I1(\fill_cnt[4]_i_3__41 ),
        .I2(empty_i_20__5_n_0),
        .I3(empty_i_5__7_0),
        .I4(SPI_OPEN_LOOP_sync_reg_11),
        .I5(empty_i_5__7_1),
        .O(\priority_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000000755575557)) 
    empty_i_10__8
       (.I0(\genblk1[3].mem[3][8]_i_5__6 ),
        .I1(empty_i_13__2_n_0),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(empty_i_14__0_n_0),
        .I5(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .O(empty_i_10__8_n_0));
  LUT5 #(
    .INIT(32'hFF000100)) 
    empty_i_10__9
       (.I0(empty_i_13__2_n_0),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(empty_i_10__9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2F2FE)) 
    empty_i_11__10
       (.I0(SPI_OPEN_LOOP_sync_reg_14),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(SRAM_reg_0_43),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(Q[4]),
        .O(empty_i_11__10_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F4F7)) 
    empty_i_11__12
       (.I0(empty_i_23__2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(empty_i_22__1_n_0),
        .I4(RST_sync_reg),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[4]_14 ));
  LUT6 #(
    .INIT(64'h888888A8888888AA)) 
    empty_i_11__13
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(empty_i_41_n_0),
        .O(empty_i_11__13_n_0));
  LUT6 #(
    .INIT(64'h0002020200020002)) 
    empty_i_11__14
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_46_n_0 ),
        .I4(empty_i_14__12_n_0),
        .I5(empty_i_12__25_n_0),
        .O(\priority_reg[5]_28 ));
  LUT6 #(
    .INIT(64'hC0C0C0D0C0C0C0DC)) 
    empty_i_11__16
       (.I0(empty_i_21__0_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\FSM_sequential_state_reg[0]_8 ),
        .O(\priority_reg[4]_24 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F4F0F7F)) 
    empty_i_11__17
       (.I0(empty_i_20__0_n_0),
        .I1(empty_i_5__15),
        .I2(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .I3(RST_sync_reg),
        .I4(empty_i_21__0_n_0),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[2]_rep_15 ));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    empty_i_11__19
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(empty_i_6__36),
        .I4(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I5(RST_sync_reg),
        .O(\priority_reg[5]_23 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C0D0DC)) 
    empty_i_11__2
       (.I0(empty_i_14__0_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(SRAM_reg_0_40),
        .I4(RST_sync_reg),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_11__2_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    empty_i_11__20
       (.I0(Q[5]),
        .I1(empty_i_24__0_n_0),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_11__20_n_0));
  LUT5 #(
    .INIT(32'h0000B8FF)) 
    empty_i_11__22
       (.I0(SRAM_reg_0_44),
        .I1(empty_i_5__7_1),
        .I2(empty_i_21__1_n_0),
        .I3(empty_i_5__7_0),
        .I4(empty_i_16__5_n_0),
        .O(\priority_reg[5]_7 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    empty_i_11__23
       (.I0(SRAM_reg_0_19),
        .I1(\priority_reg[5]_24 ),
        .I2(\fill_cnt[4]_i_3__41 ),
        .I3(SRAM_reg_0_18),
        .I4(\priority_reg[5]_35 ),
        .O(\priority_reg[3]_28 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    empty_i_11__24
       (.I0(empty_i_11__11),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SRAM_reg_0_2),
        .I3(empty_i_20__2_n_0),
        .I4(RST_sync_reg),
        .O(\priority_reg[5]_24 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    empty_i_11__29
       (.I0(empty_i_13__2_n_0),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCFC4040)) 
    empty_i_11__3
       (.I0(empty_i_14__0_n_0),
        .I1(Q[3]),
        .I2(SPI_OPEN_LOOP_sync_reg_7),
        .I3(empty_i_13__2_n_0),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(empty_i_11__3_n_0));
  LUT6 #(
    .INIT(64'h0100011101000100)) 
    empty_i_11__30
       (.I0(RST_sync_reg),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(empty_i_13__14_n_0),
        .I3(empty_i_10__4),
        .I4(empty_i_24__1_n_0),
        .I5(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .O(empty_i_11__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h55555557)) 
    empty_i_11__31
       (.I0(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I3(empty_i_6__36),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFFFF01)) 
    empty_i_11__32
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(empty_i_23__2_n_0),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(empty_i_11__32_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    empty_i_11__33
       (.I0(empty_i_7__36_0),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_2),
        .I5(SRAM_reg_1_0),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000155555555)) 
    empty_i_11__35
       (.I0(empty_i_11__11),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .I4(empty_i_24__1_n_0),
        .I5(empty_i_9__24),
        .O(\priority_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABABAB)) 
    empty_i_11__4
       (.I0(Q[4]),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_9__21_n_0 ),
        .I4(empty_i_14__12_n_0),
        .I5(Q[5]),
        .O(empty_i_11__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h01110101)) 
    empty_i_11__5
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_9__21_n_0 ),
        .I3(SRAM_reg_0_1),
        .I4(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .O(SPI_OPEN_LOOP_sync_reg_12));
  LUT6 #(
    .INIT(64'h00000047FFFFFFFF)) 
    empty_i_11__6
       (.I0(SRAM_reg_0_14),
        .I1(empty_i_5__15),
        .I2(empty_i_13__2_n_0),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .O(empty_i_11__6_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0F7)) 
    empty_i_12__1
       (.I0(SRAM_reg_0_14),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\FSM_sequential_state_reg[0]_6 ),
        .O(empty_i_12__1_n_0));
  LUT6 #(
    .INIT(64'h22FF2200F0FFF0FF)) 
    empty_i_12__10
       (.I0(SPI_OPEN_LOOP_sync_reg_7),
        .I1(empty_i_22__1_n_0),
        .I2(\fill_cnt[4]_i_9__2_n_0 ),
        .I3(empty_i_5__7_0),
        .I4(\fill_cnt[4]_i_7__4_n_0 ),
        .I5(empty_i_5__7_1),
        .O(empty_i_12__10_n_0));
  LUT6 #(
    .INIT(64'h0000000000470044)) 
    empty_i_12__11
       (.I0(empty_i_22__1_n_0),
        .I1(empty_i_5__7_1),
        .I2(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I5(RST_sync_reg),
        .O(\priority_reg[5]_27 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_i_12__13
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(empty_i_6__36),
        .I4(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I5(RST_sync_reg),
        .O(empty_i_12__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_i_12__14
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I2(empty_i_6__36),
        .O(SRAM_reg_0_43));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    empty_i_12__17
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(empty_i_13__2_n_0),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(empty_i_12__17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    empty_i_12__18
       (.I0(Q[4]),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(RST_sync_reg),
        .I4(empty_i_40_n_0),
        .I5(Q[5]),
        .O(\priority_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    empty_i_12__19
       (.I0(\FSM_sequential_state_reg[0]_2 ),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\priority_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    empty_i_12__20
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(empty_i_19__1_n_0),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_12__20_n_0));
  LUT6 #(
    .INIT(64'h555555FF5555555D)) 
    empty_i_12__21
       (.I0(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .I1(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I2(empty_i_13__8_n_0),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .O(\priority_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    empty_i_12__22
       (.I0(empty_i_23__2_n_0),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\priority_reg[4]_3 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    empty_i_12__23
       (.I0(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I1(SRAM_reg_0_2),
        .I2(empty_i_20__2_n_0),
        .I3(RST_sync_reg),
        .I4(empty_i_9__24),
        .O(SRAM_reg_0_16));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    empty_i_12__24
       (.I0(\fill_cnt[4]_i_3__41 ),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(SRAM_reg_1_2),
        .I4(empty_i_9__24),
        .O(empty_i_12__24_n_0));
  LUT6 #(
    .INIT(64'h0202000003020000)) 
    empty_i_12__25
       (.I0(Qr[12]),
        .I1(NEUR_STATE[98]),
        .I2(Qr[0]),
        .I3(Qr[14]),
        .I4(\AEROUT_ADDR_reg[0] ),
        .I5(CTRL_SCHED_EVENT_IN),
        .O(empty_i_12__25_n_0));
  LUT6 #(
    .INIT(64'hFFFF7433FFFF7400)) 
    empty_i_12__7
       (.I0(empty_i_14__6_n_0),
        .I1(Q[3]),
        .I2(SPI_OPEN_LOOP_sync_reg_14),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(SPI_OPEN_LOOP_sync_reg_16),
        .O(\priority_reg[3]_19 ));
  LUT6 #(
    .INIT(64'hCCFC7373CCFC4040)) 
    empty_i_12__9
       (.I0(empty_i_22__1_n_0),
        .I1(Q[4]),
        .I2(SPI_OPEN_LOOP_sync_reg_7),
        .I3(empty_i_23__2_n_0),
        .I4(Q[5]),
        .I5(\fill_cnt[4]_i_7__4_n_0 ),
        .O(\priority_reg[4]_9 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F4F7)) 
    empty_i_13__1
       (.I0(empty_i_14__0_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(SRAM_reg_0_40),
        .I4(RST_sync_reg),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_13__1_n_0));
  LUT6 #(
    .INIT(64'h000000100000001F)) 
    empty_i_13__10
       (.I0(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I1(empty_i_24__0_n_0),
        .I2(empty_i_5__7_1),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(SRAM_reg_0_24),
        .O(empty_i_13__10_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_13__11
       (.I0(\priority_reg[5]_25 ),
        .I1(Q[4]),
        .I2(SRAM_reg_0_44),
        .I3(Q[5]),
        .I4(empty_i_21__1_n_0),
        .O(empty_i_13__11_n_0));
  LUT6 #(
    .INIT(64'h0000007055557777)) 
    empty_i_13__12
       (.I0(empty_i_9__24),
        .I1(empty_i_24__1_n_0),
        .I2(SRAM_reg_1_0),
        .I3(SRAM_reg_0_2),
        .I4(empty_i_15__6_n_0),
        .I5(empty_i_11__11),
        .O(\priority_reg[3]_27 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8088)) 
    empty_i_13__13
       (.I0(empty_i_9__24),
        .I1(empty_i_30__4_n_0),
        .I2(SRAM_reg_0_2),
        .I3(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I4(RST_sync_reg),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[3]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_i_13__14
       (.I0(SRAM_reg_0_1),
        .I1(\genblk1[3].mem[3][8]_i_14__1_n_0 ),
        .O(empty_i_13__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    empty_i_13__17
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(\FSM_sequential_state_reg[0] ),
        .O(empty_i_13__17_n_0));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    empty_i_13__18
       (.I0(SRAM_reg_0_6),
        .I1(empty_i_10__4),
        .I2(empty_i_20__2_n_0),
        .I3(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I4(RST_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .O(SRAM_reg_0_5));
  LUT5 #(
    .INIT(32'h000055FD)) 
    empty_i_13__2
       (.I0(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I1(SRAM_reg_0_6),
        .I2(empty_i_10__4),
        .I3(SRAM_reg_0_41),
        .I4(empty_i_21_n_0),
        .O(empty_i_13__2_n_0));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    empty_i_13__3
       (.I0(Q[5]),
        .I1(SRAM_reg_0_42),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(Q[4]),
        .O(empty_i_13__3_n_0));
  LUT6 #(
    .INIT(64'h000200000002000A)) 
    empty_i_13__4
       (.I0(\genblk1[3].mem[3][8]_i_4__18 ),
        .I1(\FSM_sequential_state_reg[0]_2 ),
        .I2(RST_sync_reg),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(Q[5]),
        .I5(SRAM_reg_0_22),
        .O(empty_i_13__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCF8888)) 
    empty_i_13__5
       (.I0(SPI_OPEN_LOOP_sync_reg_14),
        .I1(Q[3]),
        .I2(SRAM_reg_0_43),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\priority_reg[3]_16 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E0EC)) 
    empty_i_13__6
       (.I0(SPI_OPEN_LOOP_sync_reg_14),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(empty_i_36__0_n_0),
        .I4(RST_sync_reg),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[4]_23 ));
  LUT6 #(
    .INIT(64'h000000AA00000008)) 
    empty_i_13__7
       (.I0(Q[4]),
        .I1(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I2(empty_i_13__8_n_0),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .O(\priority_reg[4]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    empty_i_13__8
       (.I0(empty_i_10__4),
        .I1(SRAM_reg_1_0),
        .I2(SRAM_reg_0_2),
        .O(empty_i_13__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF1F)) 
    empty_i_13__9
       (.I0(empty_i_23__4_n_0),
        .I1(empty_i_24__4_n_0),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(SRAM_reg_0_45),
        .O(SPI_OPEN_LOOP_sync_reg_18));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_14
       (.I0(empty_i_9__31_n_0),
        .I1(empty_i_8__22_n_0),
        .I2(empty_i_5__15),
        .I3(empty_i_11__2_n_0),
        .I4(Q[3]),
        .I5(empty_i_21__5_n_0),
        .O(empty_i_14_n_0));
  LUT6 #(
    .INIT(64'hDDDDDD0DDDDDDDDD)) 
    empty_i_14__0
       (.I0(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I1(SRAM_reg_0_1),
        .I2(SRAM_reg_1_0),
        .I3(SRAM_reg_0_2),
        .I4(empty_i_10__4),
        .I5(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .O(empty_i_14__0_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    empty_i_14__10
       (.I0(\genblk1[3].mem[3][8]_i_5__6 ),
        .I1(empty_i_40_n_0),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    empty_i_14__11
       (.I0(SRAM_reg_0_14),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\priority_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_i_14__12
       (.I0(SRAM_reg_0_1),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .O(empty_i_14__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF1F)) 
    empty_i_14__2
       (.I0(empty_i_23__4_n_0),
        .I1(empty_i_24__4_n_0),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(empty_i_25_n_0),
        .O(empty_i_14__2_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F4F0F0F0F7)) 
    empty_i_14__3
       (.I0(empty_i_21__0_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\FSM_sequential_state_reg[0]_8 ),
        .O(\priority_reg[4]_25 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    empty_i_14__5
       (.I0(Q[4]),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(empty_i_6__36),
        .I3(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I4(RST_sync_reg),
        .I5(empty_i_14__1),
        .O(\priority_reg[4]_34 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF1F)) 
    empty_i_14__6
       (.I0(empty_i_23__4_n_0),
        .I1(empty_i_24__4_n_0),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(SRAM_reg_0_43),
        .O(empty_i_14__6_n_0));
  LUT6 #(
    .INIT(64'h0000000000470044)) 
    empty_i_14__7
       (.I0(empty_i_23__2_n_0),
        .I1(empty_i_5__7_1),
        .I2(empty_i_24__1_n_0),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I5(RST_sync_reg),
        .O(\priority_reg[5]_26 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_15
       (.I0(empty_i_22_n_0),
        .I1(Q[3]),
        .I2(empty_i_23__1_n_0),
        .I3(Q[4]),
        .I4(empty_i_24_n_0),
        .O(empty_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFFFF45)) 
    empty_i_15__10
       (.I0(\genblk1[3].mem[3][8]_i_10__8_n_0 ),
        .I1(empty_i_24__1_n_0),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .O(SRAM_reg_0_23));
  LUT6 #(
    .INIT(64'h00000000FFF0FFFD)) 
    empty_i_15__2
       (.I0(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I1(empty_i_13__8_n_0),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I5(Q[4]),
        .O(\priority_reg[4]_28 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    empty_i_15__3
       (.I0(empty_i_5__15),
        .I1(empty_i_24__0_n_0),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .O(\priority_reg[2]_rep_14 ));
  LUT6 #(
    .INIT(64'h4445FFFF44450000)) 
    empty_i_15__4
       (.I0(RST_sync_reg),
        .I1(empty_i_36_n_0),
        .I2(empty_i_37_n_0),
        .I3(empty_i_38_n_0),
        .I4(empty_i_5__7_1),
        .I5(empty_i_21__1_n_0),
        .O(empty_i_15__4_n_0));
  LUT5 #(
    .INIT(32'hBFBBBFBF)) 
    empty_i_15__6
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(CTRL_SCHED_EVENT_IN),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(SRAM_reg_0_25),
        .O(empty_i_15__6_n_0));
  LUT6 #(
    .INIT(64'hFFEEFFFFF0FFFFFF)) 
    empty_i_15__7
       (.I0(SRAM_reg_0_2),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(empty_i_24__1_n_0),
        .I3(NEUR_EVENT_OUT[0]),
        .I4(SRAM_reg_0_41),
        .I5(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .O(SRAM_reg_0_40));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    empty_i_15__9
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(empty_i_24__1_n_0),
        .I4(empty_i_9__24),
        .O(SRAM_reg_0_18));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_16__1
       (.I0(\priority_reg[5]_25 ),
        .I1(Q[4]),
        .I2(empty_i_26__1_n_0),
        .I3(Q[3]),
        .I4(\fill_cnt[4]_i_5__9_n_0 ),
        .O(empty_i_16__1_n_0));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    empty_i_16__3
       (.I0(empty_i_5__7_0),
        .I1(empty_i_21__1_n_0),
        .I2(empty_i_5__7_1),
        .I3(empty_i_25__1_n_0),
        .I4(empty_i_36_n_0),
        .I5(RST_sync_reg),
        .O(empty_i_16__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    empty_i_16__4
       (.I0(empty_i_11__11),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_2),
        .I5(SRAM_reg_1_0),
        .O(\priority_reg[5]_35 ));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    empty_i_16__5
       (.I0(empty_i_11__11),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_1_1),
        .O(empty_i_16__5_n_0));
  LUT6 #(
    .INIT(64'h5555555500005400)) 
    empty_i_16__6
       (.I0(RST_sync_reg),
        .I1(empty_i_23__4_n_0),
        .I2(empty_i_24__4_n_0),
        .I3(\AEROUT_ADDR_reg[0] ),
        .I4(SPI_OPEN_LOOP_sync),
        .I5(CTRL_SCHED_EVENT_IN),
        .O(SPI_OPEN_LOOP_sync_reg_7));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    empty_i_16__8
       (.I0(empty_i_40_n_0),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .O(SRAM_reg_0_4));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    empty_i_16__9
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(empty_i_24__1_n_0),
        .I4(empty_i_5__7_1),
        .O(empty_i_16__9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_17
       (.I0(empty_i_26_n_0),
        .I1(empty_i_7__5_0),
        .I2(\fill_cnt[4]_i_3__41 ),
        .I3(empty_i_28_n_0),
        .I4(empty_i_5__7_0),
        .I5(empty_i_29__4_n_0),
        .O(empty_i_17_n_0));
  LUT6 #(
    .INIT(64'h8F8F808F00000000)) 
    empty_i_17__0
       (.I0(empty_i_26__2_n_0),
        .I1(empty_i_30_n_0),
        .I2(empty_i_10__4),
        .I3(SRAM_reg_1_1),
        .I4(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I5(empty_i_31__1_n_0),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hAFAFCFCFA0A0C0CF)) 
    empty_i_17__1
       (.I0(empty_i_27__0_n_0),
        .I1(empty_i_9__23),
        .I2(\fill_cnt[4]_i_3__41_0 ),
        .I3(\priority_reg[4]_21 ),
        .I4(\fill_cnt[4]_i_3__41 ),
        .I5(empty_i_30__3_n_0),
        .O(\priority_reg[5]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hEFE0EFEF)) 
    empty_i_17__2
       (.I0(SRAM_reg_0_1),
        .I1(\genblk1[3].mem[3][8]_i_14__1_n_0 ),
        .I2(empty_i_10__4),
        .I3(empty_i_24__1_n_0),
        .I4(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .O(SRAM_reg_0_42));
  LUT6 #(
    .INIT(64'h0000004733333333)) 
    empty_i_17__3
       (.I0(empty_i_19__1_n_0),
        .I1(empty_i_5__7_0),
        .I2(SRAM_reg_0_24),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(empty_i_5__7_1),
        .O(empty_i_17__3_n_0));
  LUT6 #(
    .INIT(64'h2222220222222200)) 
    empty_i_17__4
       (.I0(empty_i_14__1),
        .I1(Q[4]),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(empty_i_41_n_0),
        .O(\priority_reg[4]_27 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDD0)) 
    empty_i_17__5
       (.I0(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .I1(empty_i_26__2_n_0),
        .I2(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I3(empty_i_7__17),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(SRAM_reg_0_3));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    empty_i_18__0
       (.I0(empty_i_9__24),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_0_42),
        .O(\priority_reg[3]_15 ));
  LUT6 #(
    .INIT(64'h88880000FF0F0000)) 
    empty_i_18__1
       (.I0(SPI_OPEN_LOOP_sync_reg_15),
        .I1(empty_i_31__2_n_0),
        .I2(empty_i_32__2_n_0),
        .I3(empty_i_33__0_n_0),
        .I4(empty_i_9__23_0),
        .I5(Q[3]),
        .O(\priority_reg[3]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00405555)) 
    empty_i_18__2
       (.I0(RST_sync_reg),
        .I1(empty_i_10__4),
        .I2(SRAM_reg_1_1),
        .I3(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I4(\genblk1[3].mem[3][8]_i_51_n_0 ),
        .O(\FSM_sequential_state_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    empty_i_18__3
       (.I0(\genblk1[3].mem[3][8]_i_51_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I2(SRAM_reg_1_1),
        .I3(empty_i_10__4),
        .O(empty_i_18__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    empty_i_18__4
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_0_14),
        .O(\priority_reg[5]_16 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFEF)) 
    empty_i_18__5
       (.I0(RST_sync_reg),
        .I1(empty_i_20__0_n_0),
        .I2(CTRL_SCHED_EVENT_IN),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(SRAM_reg_0_25),
        .I5(Q[4]),
        .O(SPI_OPEN_LOOP_sync_reg_22));
  LUT6 #(
    .INIT(64'hFFFDFFFFFF00FFFF)) 
    empty_i_18__6
       (.I0(SRAM_reg_1_0),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .I3(SRAM_reg_0_2),
        .I4(SRAM_reg_0_41),
        .I5(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .O(SRAM_reg_1_2));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_i_19
       (.I0(empty_i_5__7_1),
        .I1(empty_i_13__2_n_0),
        .I2(RST_sync_reg),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_19_n_0));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    empty_i_19__0
       (.I0(empty_i_10__4),
        .I1(SRAM_reg_0_2),
        .I2(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I4(SRAM_reg_0_6),
        .I5(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .O(\FSM_sequential_state_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hDFDFDF00DFDFDFDF)) 
    empty_i_19__1
       (.I0(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I1(empty_i_24__1_n_0),
        .I2(NEUR_EVENT_OUT[0]),
        .I3(\fill_cnt[4]_i_8__0_0 ),
        .I4(\genblk1[3].mem[3][8]_i_14__1_n_0 ),
        .I5(empty_i_10__4),
        .O(empty_i_19__1_n_0));
  LUT5 #(
    .INIT(32'h00101111)) 
    empty_i_19__3
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(SRAM_reg_0_2),
        .I4(empty_i_30__4_n_0),
        .O(SPI_OPEN_LOOP_sync_reg_24));
  LUT6 #(
    .INIT(64'hFFFFCFDFFFFFCFFF)) 
    empty_i_19__4
       (.I0(Qr[13]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[14]),
        .I4(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .I5(Qr[12]),
        .O(SRAM_reg_0_6));
  LUT6 #(
    .INIT(64'h0303000003020000)) 
    empty_i_20__0
       (.I0(Qr[17]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .I3(Qr[15]),
        .I4(\AEROUT_ADDR_reg[0] ),
        .I5(Qr[16]),
        .O(empty_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h0000001000110010)) 
    empty_i_20__1
       (.I0(RST_sync_reg),
        .I1(SRAM_reg_0_11),
        .I2(SRAM_reg_1_1),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_41),
        .I5(empty_i_38_n_0),
        .O(SRAM_reg_0_44));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0000A300)) 
    empty_i_20__2
       (.I0(SRAM_reg_1_29),
        .I1(SRAM_reg_1_i_65_n_0),
        .I2(Qr[0]),
        .I3(\AEROUT_ADDR_reg[0] ),
        .I4(SPI_OPEN_LOOP_sync),
        .O(empty_i_20__2_n_0));
  LUT6 #(
    .INIT(64'h0000002F00000000)) 
    empty_i_20__5
       (.I0(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I1(SRAM_reg_0_1),
        .I2(\genblk1[3].mem[3][8]_i_9__21_n_0 ),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(Q[5]),
        .O(empty_i_20__5_n_0));
  LUT5 #(
    .INIT(32'h0000111F)) 
    empty_i_21
       (.I0(SRAM_reg_0_2),
        .I1(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I2(SRAM_reg_0_1),
        .I3(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I4(empty_i_10__4),
        .O(empty_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_21__0
       (.I0(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I1(empty_i_10__4),
        .I2(empty_i_24__1_n_0),
        .O(empty_i_21__0_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    empty_i_21__1
       (.I0(RST_sync_reg),
        .I1(SPI_OPEN_LOOP_sync),
        .I2(SRAM_reg_0_25),
        .I3(SRAM_reg_0_2),
        .I4(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .O(empty_i_21__1_n_0));
  LUT6 #(
    .INIT(64'h0000100011111111)) 
    empty_i_21__2
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .I3(NEUR_EVENT_OUT[0]),
        .I4(empty_i_24__1_n_0),
        .I5(empty_i_29__1_n_0),
        .O(SPI_OPEN_LOOP_sync_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    empty_i_21__5
       (.I0(Q[5]),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(empty_i_13__2_n_0),
        .I4(Q[4]),
        .O(empty_i_21__5_n_0));
  LUT6 #(
    .INIT(64'hC0C0C0C4C0C0C0F4)) 
    empty_i_22
       (.I0(empty_i_18__3_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\FSM_sequential_state_reg[0] ),
        .O(empty_i_22_n_0));
  LUT5 #(
    .INIT(32'hFEFEFE00)) 
    empty_i_22__0
       (.I0(empty_i_10__4),
        .I1(SRAM_reg_0_6),
        .I2(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I4(SRAM_reg_0_41),
        .O(\FSM_sequential_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h000000000DDDDDDD)) 
    empty_i_22__1
       (.I0(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I1(SRAM_reg_0_6),
        .I2(empty_i_10__4),
        .I3(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I4(SRAM_reg_1_1),
        .I5(empty_i_33_n_0),
        .O(empty_i_22__1_n_0));
  LUT6 #(
    .INIT(64'hAAAA88A822220020)) 
    empty_i_22__3
       (.I0(\AEROUT_ADDR_reg[0] ),
        .I1(Qr[0]),
        .I2(empty_i_24__3_n_0),
        .I3(empty_i_25__3_n_0),
        .I4(empty_i_26__4_n_0),
        .I5(SRAM_reg_1_29),
        .O(SRAM_reg_0_25));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    empty_i_23
       (.I0(RST_sync_reg),
        .I1(empty_i_24__1_n_0),
        .I2(empty_i_10__4),
        .I3(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .O(SRAM_reg_0_45));
  LUT6 #(
    .INIT(64'hFCFF5454FFFF5555)) 
    empty_i_23__0
       (.I0(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I1(SRAM_reg_0_1),
        .I2(\genblk1[3].mem[3][8]_i_14__1_n_0 ),
        .I3(CTRL_SCHED_EVENT_IN),
        .I4(SRAM_reg_0_41),
        .I5(SRAM_reg_0_11),
        .O(SRAM_reg_0_14));
  LUT6 #(
    .INIT(64'h000000100000001F)) 
    empty_i_23__1
       (.I0(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I1(empty_i_24__0_n_0),
        .I2(Q[5]),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(SRAM_reg_0_24),
        .O(empty_i_23__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0E30FFFF0EFF)) 
    empty_i_23__2
       (.I0(SRAM_reg_0_1),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(SRAM_reg_0_41),
        .I3(NEUR_EVENT_OUT[1]),
        .I4(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I5(SRAM_reg_1_1),
        .O(empty_i_23__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    empty_i_23__4
       (.I0(Qr[0]),
        .I1(SRAM_reg_1_29),
        .O(empty_i_23__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    empty_i_24
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(empty_i_19__1_n_0),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_24_n_0));
  LUT6 #(
    .INIT(64'hF3FFF3FFF3F8F3FB)) 
    empty_i_24__0
       (.I0(SRAM_reg_0_1),
        .I1(NEUR_EVENT_OUT[0]),
        .I2(CTRL_SCHED_EVENT_IN),
        .I3(NEUR_EVENT_OUT[1]),
        .I4(SRAM_reg_1_1),
        .I5(SRAM_reg_0_41),
        .O(empty_i_24__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDFFFFFDFFF)) 
    empty_i_24__1
       (.I0(Qr[14]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[13]),
        .I4(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .I5(Qr[12]),
        .O(empty_i_24__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF11105555)) 
    empty_i_24__3
       (.I0(empty_i_27__3_n_0),
        .I1(SRAM_reg_1_i_260_n_0),
        .I2(SRAM_reg_1_i_259_n_0),
        .I3(SRAM_reg_1_i_258_n_0),
        .I4(SRAM_reg_1_i_257_n_0),
        .I5(SRAM_reg_1_i_180_n_0),
        .O(empty_i_24__3_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF0000000E)) 
    empty_i_24__4
       (.I0(SRAM_reg_1_i_180_n_0),
        .I1(SRAM_reg_1_i_179_n_0),
        .I2(SRAM_reg_1_i_178_n_0),
        .I3(Qr[18]),
        .I4(Qr[0]),
        .I5(empty_i_26__4_n_0),
        .O(empty_i_24__4_n_0));
  LUT6 #(
    .INIT(64'hFBFBAAFBFBFBFBFB)) 
    empty_i_25
       (.I0(RST_sync_reg),
        .I1(empty_i_10__4),
        .I2(empty_i_30__0_n_0),
        .I3(NEUR_EVENT_OUT[0]),
        .I4(empty_i_24__1_n_0),
        .I5(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .O(empty_i_25_n_0));
  LUT5 #(
    .INIT(32'h00000400)) 
    empty_i_25__0
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_1_1),
        .I4(Q[5]),
        .O(\priority_reg[5]_25 ));
  LUT5 #(
    .INIT(32'hFFFF7577)) 
    empty_i_25__1
       (.I0(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(SPI_OPEN_LOOP_sync),
        .I3(SRAM_reg_0_25),
        .I4(empty_i_38_n_0),
        .O(empty_i_25__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFBBBAAAAABBBA)) 
    empty_i_25__3
       (.I0(SRAM_reg_1_i_177_n_0),
        .I1(empty_i_28__4_n_0),
        .I2(SRAM_reg_1_i_254_n_0),
        .I3(SRAM_reg_1_i_253_n_0),
        .I4(SRAM_reg_1_i_252_n_0),
        .I5(SRAM_reg_1_i_251_n_0),
        .O(empty_i_25__3_n_0));
  LUT6 #(
    .INIT(64'h0000000022220020)) 
    empty_i_26
       (.I0(empty_i_5__7_1),
        .I1(RST_sync_reg),
        .I2(SRAM_reg_0_25),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(\FSM_sequential_state_reg[0] ),
        .O(empty_i_26_n_0));
  LUT6 #(
    .INIT(64'h8888888800F0FFFF)) 
    empty_i_26__0
       (.I0(SPI_OPEN_LOOP_sync_reg_14),
        .I1(Q[5]),
        .I2(SPI_OPEN_LOOP_sync_reg_7),
        .I3(empty_i_36__0_n_0),
        .I4(empty_i_5__7_1),
        .I5(empty_i_5__7_0),
        .O(\priority_reg[5]_22 ));
  LUT6 #(
    .INIT(64'h4445FFFF44450000)) 
    empty_i_26__1
       (.I0(RST_sync_reg),
        .I1(empty_i_36_n_0),
        .I2(empty_i_37_n_0),
        .I3(empty_i_38_n_0),
        .I4(Q[5]),
        .I5(empty_i_21__1_n_0),
        .O(empty_i_26__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_i_26__2
       (.I0(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I1(SRAM_reg_0_6),
        .O(empty_i_26__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    empty_i_26__4
       (.I0(SRAM_reg_1_i_176_n_0),
        .I1(Qr[18]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_175_n_0),
        .O(empty_i_26__4_n_0));
  LUT6 #(
    .INIT(64'h00D0D0D000C000C0)) 
    empty_i_27__0
       (.I0(SRAM_reg_0_22),
        .I1(Q[5]),
        .I2(empty_i_5__7_0),
        .I3(empty_i_5__7_1),
        .I4(\FSM_sequential_state_reg[0]_2 ),
        .I5(SPI_OPEN_LOOP_sync_reg_7),
        .O(empty_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h1111111111151111)) 
    empty_i_27__1
       (.I0(empty_i_5__7_1),
        .I1(empty_i_5__7_0),
        .I2(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I5(RST_sync_reg),
        .O(\priority_reg[5]_21 ));
  LUT6 #(
    .INIT(64'hFFFFFEEFFFFFFFFF)) 
    empty_i_27__3
       (.I0(empty_i_29__3_n_0),
        .I1(SRAM_reg_1_i_327_n_0),
        .I2(SRAM_reg_1_i_312_n_0),
        .I3(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I4(SRAM_reg_1_i_326_n_0),
        .I5(SRAM_reg_1_i_261_n_0),
        .O(empty_i_27__3_n_0));
  LUT6 #(
    .INIT(64'h0200020202000200)) 
    empty_i_28
       (.I0(empty_i_5__7_1),
        .I1(RST_sync_reg),
        .I2(empty_i_19__1_n_0),
        .I3(CTRL_SCHED_EVENT_IN),
        .I4(SPI_OPEN_LOOP_sync),
        .I5(SRAM_reg_0_25),
        .O(empty_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    empty_i_28__3
       (.I0(\AEROUT_ADDR_reg[0] ),
        .I1(Qr[15]),
        .I2(NEUR_STATE[98]),
        .I3(Qr[0]),
        .O(NEUR_EVENT_OUT[0]));
  LUT6 #(
    .INIT(64'h00000110FFFFFFFF)) 
    empty_i_28__4
       (.I0(empty_i_29__3_n_0),
        .I1(SRAM_reg_1_i_327_n_0),
        .I2(SRAM_reg_1_i_312_n_0),
        .I3(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I4(SRAM_reg_1_i_326_n_0),
        .I5(SRAM_reg_1_i_255_n_0),
        .O(empty_i_28__4_n_0));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    empty_i_29__0
       (.I0(empty_i_9__23),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(RST_sync_reg),
        .I4(empty_i_40_n_0),
        .I5(empty_i_9__24),
        .O(\priority_reg[4]_21 ));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    empty_i_29__1
       (.I0(SRAM_reg_0_41),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .I4(SRAM_reg_0_2),
        .O(empty_i_29__1_n_0));
  LUT6 #(
    .INIT(64'h00757575FF8A8A8A)) 
    empty_i_29__3
       (.I0(\neuron_state_monitor_samp[3]_i_21_n_0 ),
        .I1(empty_i_30__2_n_0),
        .I2(\neuron_state_monitor_samp[3]_i_18_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_17_n_0 ),
        .I4(NEUR_STATE[85]),
        .I5(SRAM_reg_1_i_242_n_0),
        .O(empty_i_29__3_n_0));
  LUT6 #(
    .INIT(64'h11110010FFFFFFFF)) 
    empty_i_29__4
       (.I0(SRAM_reg_0_24),
        .I1(RST_sync_reg),
        .I2(SRAM_reg_0_25),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(empty_i_5__7_1),
        .O(empty_i_29__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_i_30
       (.I0(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(SRAM_reg_0_1),
        .O(empty_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_30__0
       (.I0(Qr[14]),
        .I1(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .I2(Qr[16]),
        .I3(\AEROUT_ADDR_reg[0] ),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(Qr[15]),
        .O(empty_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEEFFFE)) 
    empty_i_30__2
       (.I0(\neuron_state_monitor_samp[1]_i_12_n_0 ),
        .I1(empty_i_31__0_n_0),
        .I2(\neuron_state_monitor_samp[3]_i_29_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_28_n_0 ),
        .I4(empty_i_32__1_n_0),
        .I5(\neuron_state_monitor_samp[3]_i_19_n_0 ),
        .O(empty_i_30__2_n_0));
  LUT6 #(
    .INIT(64'h0203000000000000)) 
    empty_i_30__3
       (.I0(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(empty_i_41_n_0),
        .I4(Q[4]),
        .I5(empty_i_17__1_0),
        .O(empty_i_30__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    empty_i_30__4
       (.I0(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(SRAM_reg_0_2),
        .I3(SRAM_reg_1_0),
        .O(empty_i_30__4_n_0));
  LUT6 #(
    .INIT(64'h0088008200220028)) 
    empty_i_31__0
       (.I0(Qr[47]),
        .I1(NEUR_STATE[85]),
        .I2(NEUR_STATE[96]),
        .I3(Qr[0]),
        .I4(Qr[90]),
        .I5(\neuron_state_monitor_samp[3]_i_35_n_0 ),
        .O(empty_i_31__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    empty_i_31__1
       (.I0(SRAM_reg_0_2),
        .I1(empty_i_10__4),
        .I2(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .O(empty_i_31__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    empty_i_31__2
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I2(empty_i_6__36),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(empty_i_9__24),
        .O(empty_i_31__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0200FFFF)) 
    empty_i_32__1
       (.I0(SRAM_reg_1_i_199_n_0),
        .I1(Qr[82]),
        .I2(NEUR_STATE[87]),
        .I3(Qr[29]),
        .I4(\neuron_state_monitor_samp[3]_i_23_n_0 ),
        .I5(Qr[47]),
        .O(empty_i_32__1_n_0));
  LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
    empty_i_32__2
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I3(empty_i_20__2_n_0),
        .I4(empty_i_10__19_0),
        .I5(empty_i_5__7_0),
        .O(empty_i_32__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h02)) 
    empty_i_33
       (.I0(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I1(SRAM_reg_0_2),
        .I2(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .O(empty_i_33_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    empty_i_33__0
       (.I0(empty_i_11__11),
        .I1(empty_i_24__1_n_0),
        .I2(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .O(empty_i_33__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    empty_i_34__1
       (.I0(\AEROUT_ADDR_reg[0] ),
        .I1(Qr[16]),
        .I2(NEUR_STATE[98]),
        .I3(Qr[0]),
        .O(NEUR_EVENT_OUT[1]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_i_35
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I2(SPI_OPEN_LOOP_sync),
        .I3(SRAM_reg_0_25),
        .I4(empty_i_10__4),
        .I5(SRAM_reg_0_6),
        .O(SPI_OPEN_LOOP_sync_reg_14));
  LUT6 #(
    .INIT(64'h0000000000002202)) 
    empty_i_35__0
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(empty_i_24__1_n_0),
        .I3(empty_i_10__4),
        .I4(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[5]_29 ));
  LUT6 #(
    .INIT(64'h0000000040444040)) 
    empty_i_36
       (.I0(SRAM_reg_0_11),
        .I1(SRAM_reg_1_1),
        .I2(CTRL_SCHED_EVENT_IN),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(SRAM_reg_0_25),
        .I5(SRAM_reg_0_41),
        .O(empty_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_i_36__0
       (.I0(empty_i_24__1_n_0),
        .I1(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .O(empty_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h0000FF1FFFFFFFFF)) 
    empty_i_37
       (.I0(empty_i_23__4_n_0),
        .I1(empty_i_24__4_n_0),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .O(empty_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    empty_i_38
       (.I0(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I1(SRAM_reg_0_1),
        .I2(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .O(empty_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    empty_i_39
       (.I0(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I1(empty_i_24__1_n_0),
        .I2(\genblk1[3].mem[3][8]_i_10__8_n_0 ),
        .O(SRAM_reg_0_22));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    empty_i_40
       (.I0(SRAM_reg_0_6),
        .I1(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .I2(empty_i_10__4),
        .I3(empty_i_24__1_n_0),
        .I4(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .O(empty_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    empty_i_41
       (.I0(SRAM_reg_0_2),
        .I1(SRAM_reg_1_0),
        .I2(empty_i_10__4),
        .I3(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .O(empty_i_41_n_0));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FF00)) 
    empty_i_44
       (.I0(empty_i_10__4),
        .I1(SRAM_reg_0_2),
        .I2(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I3(empty_i_14__12_n_0),
        .I4(SRAM_reg_1_0),
        .I5(\fill_cnt[4]_i_8__0_0 ),
        .O(\FSM_sequential_state_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__17
       (.I0(empty_i_8__38_n_0),
        .I1(empty_i_5__15),
        .I2(\priority_reg[3]_8 ),
        .I3(\genblk1[0].mem_reg[0][8] ),
        .I4(\priority_reg[2]_rep_4 ),
        .O(\priority_reg[2]_rep_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_5__18
       (.I0(empty_i_8__18_n_0),
        .I1(\genblk1[0].mem_reg[0][8] ),
        .I2(empty_i_8__38_n_0),
        .I3(empty_i_5__15),
        .I4(\priority_reg[3]_8 ),
        .O(\priority_reg[1]_rep_6 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__19
       (.I0(\priority_reg[4]_13 ),
        .I1(empty_i_5__15),
        .I2(empty_i_8__38_n_0),
        .I3(\genblk1[0].mem_reg[0][8] ),
        .I4(empty_i_8__18_n_0),
        .O(\priority_reg[2]_rep_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_5__22
       (.I0(empty_i_10__9_n_0),
        .I1(empty_i_11__2_n_0),
        .I2(empty_i_5__15),
        .I3(empty_i_9__31_n_0),
        .I4(Q[3]),
        .I5(empty_i_8__22_n_0),
        .O(\priority_reg[2]_rep_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_5__23
       (.I0(empty_i_8__23_n_0),
        .I1(empty_i_9__31_n_0),
        .I2(empty_i_5__15),
        .I3(empty_i_10__9_n_0),
        .I4(Q[3]),
        .I5(empty_i_11__2_n_0),
        .O(\priority_reg[2]_rep ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__5
       (.I0(\fill_cnt[4]_i_6__5_n_0 ),
        .I1(empty_i_5__15),
        .I2(empty_i_15_n_0),
        .I3(\genblk1[0].mem_reg[0][8] ),
        .I4(empty_i_14_n_0),
        .O(\priority_reg[2]_rep_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__6
       (.I0(\priority_reg[4]_9 ),
        .I1(Q[3]),
        .I2(empty_i_13__11_n_0),
        .I3(empty_i_5__15),
        .I4(empty_i_15_n_0),
        .O(\priority_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h50505F5F303F303F)) 
    empty_i_5__7
       (.I0(empty_i_7__4_n_0),
        .I1(empty_i_8__40_n_0),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\fill_cnt[4]_i_3__21 ),
        .I4(\priority_reg[3]_4 ),
        .I5(empty_i_5__15),
        .O(\priority_reg[1]_rep_3 ));
  LUT6 #(
    .INIT(64'hCFC0DFDFCFC0D0D0)) 
    empty_i_6__16
       (.I0(\priority_reg[4]_21 ),
        .I1(empty_i_30__3_n_0),
        .I2(\fill_cnt[4]_i_3__41_0 ),
        .I3(empty_i_5__14),
        .I4(\fill_cnt[4]_i_3__41 ),
        .I5(\priority_reg[4]_4 ),
        .O(\priority_reg[4]_22 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_6__2
       (.I0(\priority_reg[4]_8 ),
        .I1(empty_i_5__15),
        .I2(\priority_reg[4]_9 ),
        .I3(Q[3]),
        .I4(empty_i_13__11_n_0),
        .O(\priority_reg[2]_rep_0 ));
  LUT6 #(
    .INIT(64'hE2FFFFB8E20000B8)) 
    empty_i_6__33
       (.I0(\priority_reg[5]_7 ),
        .I1(Q[3]),
        .I2(empty_i_12__10_n_0),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(empty_i_3__30),
        .I5(\priority_reg[3]_21 ),
        .O(\priority_reg[3]_20 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_6__8
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\genblk1[0].mem_reg[0][8] ),
        .I2(\priority_reg[4]_13 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(empty_i_8__38_n_0),
        .O(\priority_reg[1]_rep_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_7__11
       (.I0(empty_i_11__20_n_0),
        .I1(Q[4]),
        .I2(empty_i_12__20_n_0),
        .I3(Q[3]),
        .I4(empty_i_10__6_n_0),
        .O(\priority_reg[4]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_7__13
       (.I0(empty_i_13__1_n_0),
        .I1(empty_i_10__9_n_0),
        .I2(empty_i_5__15),
        .I3(empty_i_8__23_n_0),
        .I4(Q[3]),
        .I5(empty_i_9__31_n_0),
        .O(\priority_reg[2]_rep_10 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_7__14
       (.I0(empty_i_11__6_n_0),
        .I1(\genblk1[0].mem_reg[0][8] ),
        .I2(empty_i_10__45_n_0),
        .I3(empty_i_5__15),
        .I4(empty_i_11__32_n_0),
        .O(\priority_reg[1]_rep_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_7__15
       (.I0(empty_i_10__45_n_0),
        .I1(empty_i_11__32_n_0),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\priority_reg[3] ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[4]_12 ),
        .O(\priority_reg[1]_rep_17 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    empty_i_7__16
       (.I0(empty_i_5__7_0),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(empty_i_13__2_n_0),
        .I4(empty_i_5__7_1),
        .O(\priority_reg[4]_20 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_7__3
       (.I0(empty_i_12__20_n_0),
        .I1(Q[4]),
        .I2(empty_i_23__1_n_0),
        .I3(Q[3]),
        .I4(empty_i_22_n_0),
        .O(\priority_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h00002F20FFFF2F20)) 
    empty_i_7__35
       (.I0(SRAM_reg_0_48),
        .I1(\priority_reg[5]_1 ),
        .I2(empty_i_5__48),
        .I3(empty_i_12__24_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(empty_i_9__24),
        .O(\priority_reg[1]_rep__1 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    empty_i_7__4
       (.I0(empty_i_13__10_n_0),
        .I1(empty_i_5__7_0),
        .I2(empty_i_5__7_1),
        .I3(empty_i_14__2_n_0),
        .I4(\fill_cnt[4]_i_3__41 ),
        .I5(\priority_reg[4]_11 ),
        .O(empty_i_7__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    empty_i_7__42
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_0_2),
        .I4(SRAM_reg_1_0),
        .I5(empty_i_7__36),
        .O(SRAM_reg_0_49));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    empty_i_7__5
       (.I0(empty_i_17_n_0),
        .I1(\fill_cnt[4]_i_3__41_0 ),
        .I2(empty_i_16__3_n_0),
        .I3(empty_i_16__5_n_0),
        .I4(\fill_cnt[4]_i_3__41 ),
        .I5(empty_i_12__10_n_0),
        .O(\priority_reg[2]_rep__0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_8__12
       (.I0(empty_i_14_n_0),
        .I1(\genblk1[0].mem_reg[0][8] ),
        .I2(empty_i_15_n_0),
        .I3(empty_i_5__15),
        .I4(empty_i_16__1_n_0),
        .O(\priority_reg[1]_rep_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_8__14
       (.I0(empty_i_10__6_n_0),
        .I1(Q[3]),
        .I2(empty_i_12__20_n_0),
        .I3(Q[4]),
        .I4(empty_i_23__1_n_0),
        .O(\priority_reg[3]_8 ));
  LUT6 #(
    .INIT(64'h404F00004F4F0F0F)) 
    empty_i_8__16
       (.I0(empty_i_14__0_n_0),
        .I1(Q[5]),
        .I2(empty_i_5__7_0),
        .I3(SRAM_reg_0_40),
        .I4(SPI_OPEN_LOOP_sync_reg_7),
        .I5(empty_i_5__7_1),
        .O(\priority_reg[5]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_8__17
       (.I0(empty_i_13__3_n_0),
        .I1(empty_i_8__23_n_0),
        .I2(empty_i_5__15),
        .I3(empty_i_13__1_n_0),
        .I4(Q[3]),
        .I5(empty_i_10__9_n_0),
        .O(\priority_reg[2]_rep_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_8__18
       (.I0(empty_i_12__17_n_0),
        .I1(empty_i_13__1_n_0),
        .I2(empty_i_5__15),
        .I3(empty_i_13__3_n_0),
        .I4(Q[3]),
        .I5(empty_i_8__23_n_0),
        .O(empty_i_8__18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_8__19
       (.I0(empty_i_12__1_n_0),
        .I1(empty_i_13__3_n_0),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(empty_i_12__17_n_0),
        .I4(Q[3]),
        .I5(empty_i_13__1_n_0),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    empty_i_8__20
       (.I0(empty_i_11__30_n_0),
        .I1(empty_i_5__14),
        .I2(Q[3]),
        .I3(empty_i_12__1_n_0),
        .I4(empty_i_5__15),
        .I5(empty_i_11__3_n_0),
        .O(\priority_reg[3]_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_8__21
       (.I0(\priority_reg[2]_rep_14 ),
        .I1(\genblk1[0].mem_reg[0][8] ),
        .I2(empty_i_11__6_n_0),
        .O(\priority_reg[1]_rep_16 ));
  LUT6 #(
    .INIT(64'h0000004000000070)) 
    empty_i_8__22
       (.I0(SRAM_reg_0_14),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\FSM_sequential_state_reg[0]_6 ),
        .O(empty_i_8__22_n_0));
  LUT6 #(
    .INIT(64'hC0C0C0D0C0C0C0DC)) 
    empty_i_8__23
       (.I0(SRAM_reg_0_14),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\FSM_sequential_state_reg[0]_6 ),
        .O(empty_i_8__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_8__29
       (.I0(\priority_reg[3]_0 ),
        .I1(\priority_reg[4]_1 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(empty_i_10__44_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(empty_i_11__10_n_0),
        .O(\priority_reg[1]_rep_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_8__31
       (.I0(empty_i_10__44_n_0),
        .I1(empty_i_11__10_n_0),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\priority_reg[4]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(empty_i_6__13),
        .O(\priority_reg[1]_rep_20 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_8__32
       (.I0(\priority_reg[4]_25 ),
        .I1(Q[5]),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(empty_i_10__22_n_0),
        .I4(Q[3]),
        .I5(\priority_reg[5]_23 ),
        .O(\priority_reg[5]_9 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    empty_i_8__36
       (.I0(empty_i_12__10_n_0),
        .I1(\fill_cnt[4]_i_3__41 ),
        .I2(SRAM_reg_0_19),
        .I3(\priority_reg[5]_24 ),
        .I4(\fill_cnt[4]_i_3__41_0 ),
        .I5(\fill_cnt[4]_i_4__24 ),
        .O(\priority_reg[3]_22 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    empty_i_8__38
       (.I0(\priority_reg[4]_14 ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(SRAM_reg_0_44),
        .I4(Q[4]),
        .I5(\priority_reg[5]_25 ),
        .O(empty_i_8__38_n_0));
  LUT6 #(
    .INIT(64'hA0A0C0C0AFA0CFCF)) 
    empty_i_8__40
       (.I0(\priority_reg[5]_26 ),
        .I1(\priority_reg[5]_27 ),
        .I2(\fill_cnt[4]_i_3__41 ),
        .I3(empty_i_15__4_n_0),
        .I4(empty_i_5__7_0),
        .I5(empty_i_16__5_n_0),
        .O(empty_i_8__40_n_0));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    empty_i_8__41
       (.I0(\priority_reg[5]_27 ),
        .I1(empty_i_5__7_0),
        .I2(empty_i_16__9_n_0),
        .I3(\fill_cnt[4]_i_3__41 ),
        .I4(SRAM_reg_0_19),
        .I5(\priority_reg[5]_24 ),
        .O(\priority_reg[4]_26 ));
  LUT6 #(
    .INIT(64'h2F2000002F20FFFF)) 
    empty_i_8__44
       (.I0(SRAM_reg_0_18),
        .I1(\priority_reg[5]_35 ),
        .I2(\fill_cnt[4]_i_3__41 ),
        .I3(SRAM_reg_0_16),
        .I4(\fill_cnt[4]_i_3__41_0 ),
        .I5(empty_i_9__24),
        .O(\priority_reg[3]_25 ));
  LUT6 #(
    .INIT(64'h888BFFFF888B0000)) 
    empty_i_9__16
       (.I0(\fill_cnt[4]_i_5__9_n_0 ),
        .I1(\fill_cnt[4]_i_3__41 ),
        .I2(empty_i_16__3_n_0),
        .I3(empty_i_16__5_n_0),
        .I4(\fill_cnt[4]_i_3__41_0 ),
        .I5(empty_i_17_n_0),
        .O(\priority_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h0004000733333333)) 
    empty_i_9__17
       (.I0(\FSM_sequential_state_reg[0] ),
        .I1(empty_i_5__7_0),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(empty_i_18__3_n_0),
        .I5(empty_i_5__7_1),
        .O(\priority_reg[4]_11 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B888)) 
    empty_i_9__18
       (.I0(empty_i_11__32_n_0),
        .I1(empty_i_5__15),
        .I2(SRAM_reg_0_15),
        .I3(empty_i_13__17_n_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\priority_reg[2]_rep_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_9__19
       (.I0(empty_i_11__4_n_0),
        .I1(empty_i_12__17_n_0),
        .I2(empty_i_5__15),
        .I3(empty_i_12__1_n_0),
        .I4(Q[3]),
        .I5(empty_i_13__3_n_0),
        .O(\priority_reg[2]_rep_11 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8BB8888)) 
    empty_i_9__20
       (.I0(empty_i_10__8_n_0),
        .I1(empty_i_5__15),
        .I2(empty_i_11__30_n_0),
        .I3(empty_i_5__14),
        .I4(Q[3]),
        .I5(empty_i_12__1_n_0),
        .O(\priority_reg[2]_rep_12 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_9__21
       (.I0(\priority_reg[4]_12 ),
        .I1(empty_i_5__15),
        .I2(empty_i_10__8_n_0),
        .O(\priority_reg[2]_rep_13 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    empty_i_9__29
       (.I0(\priority_reg[5]_18 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(empty_i_10__43_n_0),
        .O(\priority_reg[3]_13 ));
  LUT6 #(
    .INIT(64'hAAABAAAB00000005)) 
    empty_i_9__31
       (.I0(Q[4]),
        .I1(SRAM_reg_0_42),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(SRAM_reg_1_2),
        .I5(Q[5]),
        .O(empty_i_9__31_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_9__33
       (.I0(\priority_reg[2]_rep_15 ),
        .I1(\genblk1[0].mem_reg[0][8] ),
        .I2(\priority_reg[3]_0 ),
        .I3(empty_i_5__15),
        .I4(\priority_reg[4]_1 ),
        .O(\priority_reg[1]_rep_19 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0AFA0CFC0)) 
    empty_i_9__34
       (.I0(\priority_reg[5]_23 ),
        .I1(\priority_reg[4]_23 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(empty_i_6__24),
        .I4(Q[3]),
        .I5(\priority_reg[4]_24 ),
        .O(\priority_reg[2]_rep__1_1 ));
  LUT6 #(
    .INIT(64'h2F203F3F2F203030)) 
    empty_i_9__37
       (.I0(empty_i_15__4_n_0),
        .I1(empty_i_16__5_n_0),
        .I2(\fill_cnt[4]_i_3__41 ),
        .I3(\priority_reg[5]_27 ),
        .I4(empty_i_5__7_0),
        .I5(empty_i_16__9_n_0),
        .O(\priority_reg[3]_23 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    empty_i_9__46
       (.I0(SRAM_reg_1_2),
        .I1(RST_sync_reg),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(empty_i_5__7_0),
        .I4(\fill_cnt[4]_i_3__41 ),
        .I5(empty_i_5__7_1),
        .O(SPI_OPEN_LOOP_sync_reg_23));
  LUT6 #(
    .INIT(64'hFFFF0010FFFF0000)) 
    empty_i_9__47
       (.I0(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(RST_sync_reg),
        .I4(empty_i_7__36),
        .I5(\fill_cnt[4]_i_3__41_0 ),
        .O(SPI_OPEN_LOOP_sync_reg_27));
  LUT6 #(
    .INIT(64'h4555454555555545)) 
    empty_i_9__48
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(SPI_OPEN_LOOP_sync),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[0]),
        .I4(SRAM_reg_1_i_65_n_0),
        .I5(SRAM_reg_1_29),
        .O(SPI_OPEN_LOOP_sync_reg));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    empty_i_9__49
       (.I0(empty_i_24__0_n_0),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_5__6 ),
        .O(SRAM_reg_0_15));
  LUT5 #(
    .INIT(32'h11111115)) 
    empty_i_9__51
       (.I0(empty_i_5__7_0),
        .I1(empty_i_5__7_1),
        .I2(SRAM_reg_0_22),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .O(\priority_reg[4]_4 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    empty_i_9__52
       (.I0(empty_i_5__7_0),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(SRAM_reg_1_2),
        .I4(empty_i_5__7_1),
        .O(\priority_reg[4]_5 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \fill_cnt[4]_i_10 
       (.I0(SRAM_reg_1_1),
        .I1(SRAM_reg_0_25),
        .I2(SPI_OPEN_LOOP_sync),
        .I3(CTRL_SCHED_EVENT_IN),
        .I4(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I5(RST_sync_reg),
        .O(\fill_cnt[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFBFFFF)) 
    \fill_cnt[4]_i_10__0 
       (.I0(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I1(SRAM_reg_0_25),
        .I2(SPI_OPEN_LOOP_sync),
        .I3(CTRL_SCHED_EVENT_IN),
        .I4(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I5(RST_sync_reg),
        .O(SPI_OPEN_LOOP_sync_reg_30));
  LUT6 #(
    .INIT(64'h00000000000000BA)) 
    \fill_cnt[4]_i_11 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(SPI_OPEN_LOOP_sync),
        .I2(SRAM_reg_0_25),
        .I3(RST_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .I5(empty_i_24__1_n_0),
        .O(SPI_OPEN_LOOP_sync_reg_16));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_4 
       (.I0(\priority_reg[4]_8 ),
        .I1(\fill_cnt[4]_i_6__5_n_0 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\fill_cnt[4]_i_5__2_n_0 ),
        .I4(empty_i_5__15),
        .I5(\fill_cnt[4]_i_6__1_n_0 ),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_4__0 
       (.I0(\fill_cnt[4]_i_5__2_n_0 ),
        .I1(\fill_cnt[4]_i_6__1_n_0 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\fill_cnt[4]_i_6__5_n_0 ),
        .I4(empty_i_5__15),
        .I5(empty_i_15_n_0),
        .O(\priority_reg[1]_rep_2 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \fill_cnt[4]_i_4__1 
       (.I0(\priority_reg[4]_10 ),
        .I1(\priority_reg[4]_11 ),
        .I2(\fill_cnt[4]_i_5__9_n_0 ),
        .I3(\fill_cnt[4]_i_3__41 ),
        .I4(\priority_reg[5]_7 ),
        .I5(\fill_cnt[4]_i_3__41_0 ),
        .O(\priority_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_4__9 
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\priority_reg[2]_rep__1_0 ),
        .I2(Q[0]),
        .I3(\fill_cnt[4]_i_3__25 ),
        .I4(Q[1]),
        .I5(\priority_reg[5]_9 ),
        .O(\priority_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fill_cnt[4]_i_5 
       (.I0(\priority_reg[2]_rep ),
        .I1(\genblk1[0].mem_reg[0][8] ),
        .I2(\priority_reg[4]_8 ),
        .I3(empty_i_5__15),
        .I4(\fill_cnt[4]_i_6__5_n_0 ),
        .O(\priority_reg[1]_rep_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_5__0 
       (.I0(\priority_reg[3] ),
        .I1(\priority_reg[4]_12 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(empty_i_11__32_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[5]_8 ),
        .O(\priority_reg[1]_rep_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEECCFC)) 
    \fill_cnt[4]_i_5__1 
       (.I0(\fill_cnt[4]_i_6__6_n_0 ),
        .I1(Q[5]),
        .I2(SPI_OPEN_LOOP_sync_reg_7),
        .I3(\FSM_sequential_state_reg[0] ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\priority_reg[5]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fill_cnt[4]_i_5__2 
       (.I0(empty_i_10__9_n_0),
        .I1(Q[3]),
        .I2(empty_i_11__2_n_0),
        .O(\fill_cnt[4]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_5__9 
       (.I0(\fill_cnt[4]_i_6__7_n_0 ),
        .I1(\fill_cnt[4]_i_7__4_n_0 ),
        .I2(empty_i_5__7_0),
        .I3(\fill_cnt[4]_i_8__1_n_0 ),
        .I4(empty_i_5__7_1),
        .I5(\fill_cnt[4]_i_9__2_n_0 ),
        .O(\fill_cnt[4]_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_6 
       (.I0(empty_i_11__32_n_0),
        .I1(\priority_reg[5]_8 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\priority_reg[4]_12 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(empty_i_10__8_n_0),
        .O(\priority_reg[1]_rep_4 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \fill_cnt[4]_i_6__1 
       (.I0(empty_i_9__31_n_0),
        .I1(Q[3]),
        .I2(\priority_reg[5]_16 ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(SRAM_reg_0_3),
        .O(\fill_cnt[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \fill_cnt[4]_i_6__12 
       (.I0(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(RST_sync_reg),
        .I4(\fill_cnt[4]_i_3__41 ),
        .I5(empty_i_9__24),
        .O(SPI_OPEN_LOOP_sync_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_6__5 
       (.I0(\fill_cnt[4]_i_7__1_n_0 ),
        .I1(\fill_cnt[4]_i_8__2_n_0 ),
        .I2(Q[3]),
        .I3(\priority_reg[5]_25 ),
        .I4(Q[4]),
        .I5(empty_i_26__1_n_0),
        .O(\fill_cnt[4]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    \fill_cnt[4]_i_6__6 
       (.I0(SRAM_reg_0_25),
        .I1(SPI_OPEN_LOOP_sync),
        .I2(CTRL_SCHED_EVENT_IN),
        .I3(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I4(RST_sync_reg),
        .I5(empty_i_24__0_n_0),
        .O(\fill_cnt[4]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h000000BA)) 
    \fill_cnt[4]_i_6__7 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(SPI_OPEN_LOOP_sync),
        .I2(SRAM_reg_0_25),
        .I3(RST_sync_reg),
        .I4(empty_i_23__2_n_0),
        .O(\fill_cnt[4]_i_6__7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_7 
       (.I0(\fill_cnt[4]_i_8__0_n_0 ),
        .I1(empty_i_10__6_n_0),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\priority_reg[4]_14 ),
        .I4(Q[3]),
        .I5(\fill_cnt[4]_i_9__3_n_0 ),
        .O(\priority_reg[2]_rep__1_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFF2)) 
    \fill_cnt[4]_i_7__0 
       (.I0(SRAM_reg_0_22),
        .I1(Q[5]),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(\FSM_sequential_state_reg[0]_2 ),
        .O(\priority_reg[5]_19 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFAE)) 
    \fill_cnt[4]_i_7__1 
       (.I0(Q[5]),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SRAM_reg_0_6),
        .I3(\fill_cnt[4]_i_9__0_n_0 ),
        .I4(RST_sync_reg),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\fill_cnt[4]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055040000)) 
    \fill_cnt[4]_i_7__4 
       (.I0(empty_i_24__1_n_0),
        .I1(SRAM_reg_0_25),
        .I2(SPI_OPEN_LOOP_sync),
        .I3(CTRL_SCHED_EVENT_IN),
        .I4(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I5(RST_sync_reg),
        .O(\fill_cnt[4]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF01FF00FF)) 
    \fill_cnt[4]_i_7__5 
       (.I0(SRAM_reg_0_22),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .I3(empty_i_5__7_1),
        .I4(\fill_cnt[4]_i_3__41 ),
        .I5(Q[4]),
        .O(\priority_reg[4]_35 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8F8FB)) 
    \fill_cnt[4]_i_8__0 
       (.I0(\fill_cnt[4]_i_6__6_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(empty_i_19__1_n_0),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\fill_cnt[4]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h000000BA)) 
    \fill_cnt[4]_i_8__1 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(SPI_OPEN_LOOP_sync),
        .I2(SRAM_reg_0_25),
        .I3(RST_sync_reg),
        .I4(empty_i_22__1_n_0),
        .O(\fill_cnt[4]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000470044)) 
    \fill_cnt[4]_i_8__2 
       (.I0(empty_i_23__2_n_0),
        .I1(Q[5]),
        .I2(empty_i_24__1_n_0),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I5(RST_sync_reg),
        .O(\fill_cnt[4]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    \fill_cnt[4]_i_9 
       (.I0(SRAM_reg_0_25),
        .I1(SPI_OPEN_LOOP_sync),
        .I2(CTRL_SCHED_EVENT_IN),
        .I3(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I4(RST_sync_reg),
        .I5(empty_i_40_n_0),
        .O(SPI_OPEN_LOOP_sync_reg_13));
  LUT6 #(
    .INIT(64'hFF10101010101010)) 
    \fill_cnt[4]_i_9__0 
       (.I0(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I1(SRAM_reg_0_2),
        .I2(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I3(SRAM_reg_1_1),
        .I4(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I5(empty_i_10__4),
        .O(\fill_cnt[4]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFFDFCCCCFFCF)) 
    \fill_cnt[4]_i_9__1 
       (.I0(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I1(RST_sync_reg),
        .I2(SRAM_reg_0_25),
        .I3(SPI_OPEN_LOOP_sync),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(empty_i_41_n_0),
        .O(SPI_OPEN_LOOP_sync_reg_17));
  LUT6 #(
    .INIT(64'h0000000055040000)) 
    \fill_cnt[4]_i_9__2 
       (.I0(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I1(SRAM_reg_0_25),
        .I2(SPI_OPEN_LOOP_sync),
        .I3(CTRL_SCHED_EVENT_IN),
        .I4(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I5(RST_sync_reg),
        .O(\fill_cnt[4]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000DFF0D00)) 
    \fill_cnt[4]_i_9__3 
       (.I0(empty_i_25__1_n_0),
        .I1(empty_i_36_n_0),
        .I2(RST_sync_reg),
        .I3(Q[4]),
        .I4(\fill_cnt[4]_i_10_n_0 ),
        .I5(Q[5]),
        .O(\fill_cnt[4]_i_9__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \genblk1[3].mem[3][8]_i_10__10 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(Qr[0]),
        .I2(NEUR_STATE[98]),
        .I3(Qr[15]),
        .I4(\AEROUT_ADDR_reg[0] ),
        .O(\genblk1[3].mem[3][8]_i_10__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_10__11 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_10__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \genblk1[3].mem[3][8]_i_10__12 
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I4(empty_i_5__7_0),
        .I5(empty_i_5__7_1),
        .O(SPI_OPEN_LOOP_sync_reg_29));
  LUT4 #(
    .INIT(16'h1000)) 
    \genblk1[3].mem[3][8]_i_10__13 
       (.I0(NEUR_STATE[98]),
        .I1(Qr[0]),
        .I2(Qr[12]),
        .I3(\AEROUT_ADDR_reg[0] ),
        .O(SRAM_reg_1_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \genblk1[3].mem[3][8]_i_10__14 
       (.I0(\genblk1[3].mem[3][8]_i_11_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_12__0_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .O(SPI_OPEN_LOOP_sync_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE4A0)) 
    \genblk1[3].mem[3][8]_i_10__15 
       (.I0(empty_i_10__4),
        .I1(\genblk1[3].mem[3][8]_i_11__3_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_12__8_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_13__4_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF45)) 
    \genblk1[3].mem[3][8]_i_10__16 
       (.I0(\genblk1[3].mem[3][8]_i_14__0_n_0 ),
        .I1(SRAM_reg_0_8),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .O(SRAM_reg_0_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE2)) 
    \genblk1[3].mem[3][8]_i_10__17 
       (.I0(\genblk1[3].mem[3][8]_i_12__8_n_0 ),
        .I1(empty_i_10__4),
        .I2(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .I3(SRAM_reg_0_11),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(\FSM_sequential_state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFF5FFFFF)) 
    \genblk1[3].mem[3][8]_i_10__2 
       (.I0(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I2(SRAM_reg_1_1),
        .I3(\genblk1[3].mem[3][8]_i_12__6_n_0 ),
        .I4(SRAM_reg_1_0),
        .I5(empty_i_10__4),
        .O(\genblk1[3].mem[3][8]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \genblk1[3].mem[3][8]_i_10__20 
       (.I0(Qr[16]),
        .I1(\AEROUT_ADDR_reg[0] ),
        .I2(Qr[15]),
        .I3(NEUR_STATE[98]),
        .I4(Qr[0]),
        .I5(CTRL_SCHED_EVENT_IN),
        .O(\genblk1[3].mem[3][8]_i_10__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAACCF0FF)) 
    \genblk1[3].mem[3][8]_i_10__3 
       (.I0(\FSM_sequential_state_reg[0]_3 ),
        .I1(SRAM_reg_1_7),
        .I2(SPI_OPEN_LOOP_sync_reg_19),
        .I3(empty_i_5__7_1),
        .I4(empty_i_5__7_0),
        .O(\priority_reg[5]_32 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFBFB)) 
    \genblk1[3].mem[3][8]_i_10__4 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_0_39),
        .I4(empty_i_10__4),
        .I5(RST_sync_reg),
        .O(SPI_OPEN_LOOP_sync_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFCA)) 
    \genblk1[3].mem[3][8]_i_10__5 
       (.I0(SPI_OPEN_LOOP_sync_reg_21),
        .I1(\FSM_sequential_state_reg[0]_4 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\priority_reg[4]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk1[3].mem[3][8]_i_10__6 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(SRAM_reg_0_8),
        .I2(empty_i_10__4),
        .O(\genblk1[3].mem[3][8]_i_10__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk1[3].mem[3][8]_i_10__7 
       (.I0(Q[5]),
        .I1(\genblk1[3].mem[3][8]_i_13__0_n_0 ),
        .I2(SRAM_reg_0_39),
        .O(\priority_reg[5]_13 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \genblk1[3].mem[3][8]_i_10__8 
       (.I0(SRAM_reg_1_0),
        .I1(SRAM_reg_0_2),
        .I2(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(SRAM_reg_0_41),
        .O(\genblk1[3].mem[3][8]_i_10__8_n_0 ));
  LUT6 #(
    .INIT(64'h00110011001F0011)) 
    \genblk1[3].mem[3][8]_i_11 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .I2(SRAM_reg_0_2),
        .I3(empty_i_10__4),
        .I4(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I5(SRAM_reg_1_0),
        .O(\genblk1[3].mem[3][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEEFFFFFFE0)) 
    \genblk1[3].mem[3][8]_i_11__1 
       (.I0(\genblk1[3].mem[3][8]_i_8__28 ),
        .I1(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_13__1_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_25 ),
        .O(SRAM_reg_0_46));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hEFE5EAE0)) 
    \genblk1[3].mem[3][8]_i_11__10 
       (.I0(Q[5]),
        .I1(SPI_OPEN_LOOP_sync_reg_6),
        .I2(Q[4]),
        .I3(\FSM_sequential_state_reg[0]_3 ),
        .I4(SRAM_reg_1_7),
        .O(\priority_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \genblk1[3].mem[3][8]_i_11__3 
       (.I0(\genblk1[3].mem[3][8]_i_36_0 ),
        .I1(\AEROUT_ADDR_reg[0] ),
        .I2(Qr[15]),
        .I3(NEUR_STATE[98]),
        .I4(Qr[0]),
        .I5(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_11__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_11__4 
       (.I0(SRAM_reg_1_0),
        .I1(SRAM_reg_0_2),
        .O(\genblk1[3].mem[3][8]_i_11__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \genblk1[3].mem[3][8]_i_11__5 
       (.I0(NEUR_STATE[98]),
        .I1(Qr[0]),
        .I2(Qr[14]),
        .I3(\AEROUT_ADDR_reg[0] ),
        .O(SRAM_reg_1_1));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \genblk1[3].mem[3][8]_i_11__9 
       (.I0(empty_i_11__11),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_2),
        .I5(SRAM_reg_1_0),
        .O(\genblk1[3].mem[3][8]_i_11__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_12 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(Q[5]),
        .I2(SPI_OPEN_LOOP_sync_reg_9),
        .O(\priority_reg[5]_11 ));
  LUT6 #(
    .INIT(64'hFD00FDFDFDFDFDFD)) 
    \genblk1[3].mem[3][8]_i_12__0 
       (.I0(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(SRAM_reg_0_8),
        .I3(\genblk1[3].mem[3][8]_i_8__25_n_0 ),
        .I4(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I5(empty_i_10__4),
        .O(\genblk1[3].mem[3][8]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \genblk1[3].mem[3][8]_i_12__3 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(empty_i_10__4),
        .I2(SRAM_reg_0_2),
        .I3(SRAM_reg_1_0),
        .O(\genblk1[3].mem[3][8]_i_12__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \genblk1[3].mem[3][8]_i_12__4 
       (.I0(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_8__25_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_12__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_12__5 
       (.I0(\genblk1[3].mem[3][8]_i_14__1_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_36_0 ),
        .O(SRAM_reg_0_39));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \genblk1[3].mem[3][8]_i_12__6 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(\AEROUT_ADDR_reg[0] ),
        .I2(Qr[13]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[98]),
        .O(\genblk1[3].mem[3][8]_i_12__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_12__7 
       (.I0(NEUR_STATE[98]),
        .I1(Qr[0]),
        .O(\genblk1[3].mem[3][8]_i_12__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \genblk1[3].mem[3][8]_i_12__8 
       (.I0(\genblk1[3].mem[3][8]_i_8__25_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_12__8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDFCF)) 
    \genblk1[3].mem[3][8]_i_13__0 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(SRAM_reg_0_11),
        .I3(SRAM_reg_0_41),
        .I4(RST_sync_reg),
        .O(\genblk1[3].mem[3][8]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_13__1 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_36_0 ),
        .O(\genblk1[3].mem[3][8]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFDFFFF)) 
    \genblk1[3].mem[3][8]_i_13__2 
       (.I0(Qr[14]),
        .I1(NEUR_STATE[98]),
        .I2(Qr[0]),
        .I3(Qr[13]),
        .I4(\AEROUT_ADDR_reg[0] ),
        .I5(CTRL_SCHED_EVENT_IN),
        .O(SRAM_reg_0_1));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    \genblk1[3].mem[3][8]_i_13__3 
       (.I0(Q[5]),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_2),
        .I5(SRAM_reg_1_0),
        .O(\priority_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \genblk1[3].mem[3][8]_i_13__4 
       (.I0(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_13__4_n_0 ));
  LUT6 #(
    .INIT(64'h10FF101010101010)) 
    \genblk1[3].mem[3][8]_i_14__0 
       (.I0(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_11__4_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .I4(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I5(empty_i_10__4),
        .O(\genblk1[3].mem[3][8]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B0A0)) 
    \genblk1[3].mem[3][8]_i_14__1 
       (.I0(Qr[15]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[16]),
        .I4(NEUR_STATE[98]),
        .I5(Qr[0]),
        .O(\genblk1[3].mem[3][8]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_15__0 
       (.I0(Qr[15]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(Qr[0]),
        .I3(NEUR_STATE[98]),
        .I4(Qr[16]),
        .I5(\AEROUT_ADDR_reg[0] ),
        .O(SRAM_reg_0_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \genblk1[3].mem[3][8]_i_15__1 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(Qr[13]),
        .I2(Qr[14]),
        .I3(\AEROUT_ADDR_reg[0] ),
        .I4(Qr[12]),
        .I5(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .O(SRAM_reg_0_8));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \genblk1[3].mem[3][8]_i_16 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(RST_sync_reg),
        .I3(SRAM_reg_0_0),
        .O(SPI_OPEN_LOOP_sync_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \genblk1[3].mem[3][8]_i_16__0 
       (.I0(\AEROUT_ADDR_reg[0] ),
        .I1(Qr[17]),
        .I2(NEUR_STATE[98]),
        .I3(Qr[0]),
        .O(SRAM_reg_0_41));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE0)) 
    \genblk1[3].mem[3][8]_i_18 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__0 ),
        .I2(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .I3(SRAM_reg_0_8),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(SRAM_reg_0_13));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \genblk1[3].mem[3][8]_i_19 
       (.I0(SPI_OPEN_LOOP_sync_reg_2),
        .I1(Q[5]),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_22 
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_0_2),
        .I4(SRAM_reg_1_0),
        .I5(empty_i_9__23),
        .O(SPI_OPEN_LOOP_sync_reg_15));
  LUT5 #(
    .INIT(32'hBBBBBBB0)) 
    \genblk1[3].mem[3][8]_i_23 
       (.I0(SRAM_reg_0_39),
        .I1(\genblk1[3].mem[3][8]_i_42_n_0 ),
        .I2(empty_i_10__4),
        .I3(SRAM_reg_0_0),
        .I4(\genblk1[3].mem[3][8]_i_45_n_0 ),
        .O(\FSM_sequential_state_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \genblk1[3].mem[3][8]_i_24 
       (.I0(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I1(SRAM_reg_0_8),
        .I2(\genblk1[3].mem[3][8]_i_46_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .O(SRAM_reg_0_7));
  LUT6 #(
    .INIT(64'hEFFFEFEFEFFFEFFF)) 
    \genblk1[3].mem[3][8]_i_26 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(empty_i_10__4),
        .I3(\genblk1[3].mem[3][8]_i_47_n_0 ),
        .I4(\genblk1[3].mem[3][8]_i_48_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .O(SPI_OPEN_LOOP_sync_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFD55)) 
    \genblk1[3].mem[3][8]_i_29 
       (.I0(\genblk1[3].mem[3][8]_i_42_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_51_n_0 ),
        .O(SRAM_reg_0_38));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3 
       (.I0(\priority_reg[4]_7 ),
        .I1(\priority_reg[4]_15 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[3]_9 ),
        .O(\priority_reg[1]_rep_8 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_31 
       (.I0(\FSM_sequential_state_reg[0]_3 ),
        .I1(empty_i_5__7_1),
        .I2(SRAM_reg_1_7),
        .O(\priority_reg[5]_33 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDD0)) 
    \genblk1[3].mem[3][8]_i_34 
       (.I0(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_55_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_56_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(SRAM_reg_0_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7477)) 
    \genblk1[3].mem[3][8]_i_35 
       (.I0(\genblk1[3].mem[3][8]_i_57_n_0 ),
        .I1(empty_i_10__4),
        .I2(SRAM_reg_0_0),
        .I3(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(\FSM_sequential_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk1[3].mem[3][8]_i_36 
       (.I0(\genblk1[3].mem[3][8]_i_58_n_0 ),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .O(SPI_OPEN_LOOP_sync_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \genblk1[3].mem[3][8]_i_39 
       (.I0(Qr[15]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[16]),
        .I4(NEUR_STATE[98]),
        .I5(Qr[0]),
        .O(\genblk1[3].mem[3][8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__0 
       (.I0(\priority_reg[4]_16 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\priority_reg[4]_7 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[4]_15 ),
        .O(\priority_reg[1]_rep_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__1 
       (.I0(\priority_reg[4]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\priority_reg[3]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[4]_16 ),
        .O(\priority_reg[1]_rep_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__2 
       (.I0(\priority_reg[3]_11 ),
        .I1(\priority_reg[3]_10 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\priority_reg[4]_6 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_3 ),
        .O(\priority_reg[1]_rep_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__4 
       (.I0(\priority_reg[5]_4 ),
        .I1(\priority_reg[3]_11 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(Q[2]),
        .I5(\priority_reg[4]_6 ),
        .O(\priority_reg[1]_rep_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__5 
       (.I0(\priority_reg[5]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\priority_reg[5]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\priority_reg[3]_11 ),
        .O(\priority_reg[1]_rep_14 ));
  LUT6 #(
    .INIT(64'hBB8BBB8BB888BB8B)) 
    \genblk1[3].mem[3][8]_i_4 
       (.I0(\genblk1[3].mem[3][8]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\genblk1[3].mem[3][8]_i_7__14_n_0 ),
        .I4(Q[5]),
        .I5(SPI_OPEN_LOOP_sync_reg_8),
        .O(\priority_reg[3]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \genblk1[3].mem[3][8]_i_41 
       (.I0(Qr[16]),
        .I1(Qr[15]),
        .I2(CTRL_SCHED_EVENT_IN),
        .I3(\AEROUT_ADDR_reg[0] ),
        .I4(Qr[17]),
        .I5(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \genblk1[3].mem[3][8]_i_42 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(empty_i_10__4),
        .O(\genblk1[3].mem[3][8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \genblk1[3].mem[3][8]_i_44 
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(Qr[14]),
        .I2(Qr[13]),
        .I3(\AEROUT_ADDR_reg[0] ),
        .I4(Qr[12]),
        .I5(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .O(SRAM_reg_0_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk1[3].mem[3][8]_i_45 
       (.I0(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I1(SPI_OPEN_LOOP_sync_reg),
        .I2(RST_sync_reg),
        .O(\genblk1[3].mem[3][8]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \genblk1[3].mem[3][8]_i_46 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(SRAM_reg_0_2),
        .I2(SRAM_reg_1_0),
        .I3(empty_i_10__4),
        .O(\genblk1[3].mem[3][8]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[3].mem[3][8]_i_47 
       (.I0(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_48 
       (.I0(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I1(SRAM_reg_0_0),
        .O(\genblk1[3].mem[3][8]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_49 
       (.I0(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_4__1 
       (.I0(\priority_reg[3]_10 ),
        .I1(\priority_reg[4]_16 ),
        .I2(\genblk1[0].mem_reg[0][8] ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[4]_7 ),
        .O(\priority_reg[1]_rep_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \genblk1[3].mem[3][8]_i_50 
       (.I0(Qr[12]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[14]),
        .I4(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .I5(Qr[13]),
        .O(\genblk1[3].mem[3][8]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \genblk1[3].mem[3][8]_i_51 
       (.I0(SRAM_reg_1_0),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(SRAM_reg_0_2),
        .I3(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \genblk1[3].mem[3][8]_i_52 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .O(SPI_OPEN_LOOP_sync_reg_19));
  LUT6 #(
    .INIT(64'hFFFFFBFBFFFFF8FB)) 
    \genblk1[3].mem[3][8]_i_53 
       (.I0(\genblk1[3].mem[3][8]_i_60_n_0 ),
        .I1(empty_i_5__7_1),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .O(\priority_reg[5]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_54 
       (.I0(SRAM_reg_0_41),
        .I1(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_55 
       (.I0(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I1(SRAM_reg_0_8),
        .O(\genblk1[3].mem[3][8]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk1[3].mem[3][8]_i_56 
       (.I0(empty_i_10__4),
        .I1(SRAM_reg_0_2),
        .I2(SRAM_reg_1_0),
        .O(\genblk1[3].mem[3][8]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[3].mem[3][8]_i_57 
       (.I0(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_8__25_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \genblk1[3].mem[3][8]_i_58 
       (.I0(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_36_0 ),
        .I2(empty_i_10__4),
        .I3(SRAM_reg_0_8),
        .I4(\genblk1[3].mem[3][8]_i_61_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB7)) 
    \genblk1[3].mem[3][8]_i_59 
       (.I0(Qr[16]),
        .I1(\AEROUT_ADDR_reg[0] ),
        .I2(Qr[15]),
        .I3(NEUR_STATE[98]),
        .I4(Qr[0]),
        .I5(CTRL_SCHED_EVENT_IN),
        .O(\genblk1[3].mem[3][8]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFACAFFFFFACA0000)) 
    \genblk1[3].mem[3][8]_i_5__1 
       (.I0(\genblk1[3].mem[3][8]_i_7__14_n_0 ),
        .I1(SPI_OPEN_LOOP_sync_reg_8),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_6_n_0 ),
        .O(\priority_reg[4]_16 ));
  LUT6 #(
    .INIT(64'hBBBBB8B8BB88B8B8)) 
    \genblk1[3].mem[3][8]_i_5__2 
       (.I0(\genblk1[3].mem[3][8]_i_9_n_0 ),
        .I1(Q[3]),
        .I2(\genblk1[3].mem[3][8]_i_7__14_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg_8),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\priority_reg[3]_11 ));
  LUT6 #(
    .INIT(64'h8B8B8B8B888B8B8B)) 
    \genblk1[3].mem[3][8]_i_5__36 
       (.I0(\priority_reg[4]_31 ),
        .I1(Q[3]),
        .I2(\genblk1[3].mem[3][8]_i_6__38_n_0 ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\genblk1[3].mem[3][8]_i_13__0_0 ),
        .O(\priority_reg[3]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFEAAFEFE)) 
    \genblk1[3].mem[3][8]_i_5__37 
       (.I0(\genblk1[3].mem[3][8]_i_13__0_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_8__25_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_36_0 ),
        .I4(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .O(SRAM_reg_0_37));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \genblk1[3].mem[3][8]_i_5__43 
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_0_2),
        .I4(SRAM_reg_1_0),
        .I5(empty_i_7__36),
        .O(SPI_OPEN_LOOP_sync_reg_26));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_5__47 
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_0_2),
        .I4(SRAM_reg_1_0),
        .I5(empty_i_11__11),
        .O(SPI_OPEN_LOOP_sync_reg_3));
  LUT6 #(
    .INIT(64'hEFFFEFF3EFCFEFC3)) 
    \genblk1[3].mem[3][8]_i_5__54 
       (.I0(SPI_OPEN_LOOP_sync_reg_1),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(SRAM_reg_0_20),
        .I5(SRAM_reg_0_31),
        .O(\priority_reg[4]_7 ));
  LUT6 #(
    .INIT(64'hAAFFAA3FAACFAA0F)) 
    \genblk1[3].mem[3][8]_i_5__8 
       (.I0(\priority_reg[5]_12 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(SRAM_reg_0_37),
        .I5(SRAM_reg_0_12),
        .O(\priority_reg[4]_15 ));
  LUT6 #(
    .INIT(64'hFFFFD5D5FF00FFFF)) 
    \genblk1[3].mem[3][8]_i_6 
       (.I0(\genblk1[3].mem[3][8]_i_42_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__11_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_51_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg_0),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\genblk1[3].mem[3][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \genblk1[3].mem[3][8]_i_60 
       (.I0(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I1(SRAM_reg_0_8),
        .I2(empty_i_10__4),
        .I3(\genblk1[3].mem[3][8]_i_13__4_n_0 ),
        .I4(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_62_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h0000030100000001)) 
    \genblk1[3].mem[3][8]_i_61 
       (.I0(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I1(empty_i_10__4),
        .I2(\genblk1[3].mem[3][8]_i_12__6_n_0 ),
        .I3(SRAM_reg_1_1),
        .I4(SRAM_reg_1_0),
        .I5(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk1[3].mem[3][8]_i_62 
       (.I0(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I1(SRAM_reg_0_2),
        .I2(SRAM_reg_1_0),
        .O(\genblk1[3].mem[3][8]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_6__0 
       (.I0(\genblk1[3].mem[3][8]_i_7__2_n_0 ),
        .I1(empty_i_5__15),
        .I2(\priority_reg[4]_17 ),
        .I3(Q[3]),
        .I4(\genblk1[3].mem[3][8]_i_9_n_0 ),
        .O(\priority_reg[2]_rep_6 ));
  LUT6 #(
    .INIT(64'hBF8F8C8CBF8FBF8F)) 
    \genblk1[3].mem[3][8]_i_6__11 
       (.I0(\FSM_sequential_state_reg[0]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .I3(\FSM_sequential_state_reg[0]_4 ),
        .I4(\genblk1[3].mem[3][8]_i_13__0_0 ),
        .I5(\genblk1[3].mem[3][8]_i_5__6 ),
        .O(\priority_reg[2]_rep__0_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \genblk1[3].mem[3][8]_i_6__2 
       (.I0(\priority_reg[5]_10 ),
        .I1(empty_i_5__15),
        .I2(\genblk1[3].mem[3][8]_i_7__2_n_0 ),
        .O(\priority_reg[2]_rep_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFFBFB)) 
    \genblk1[3].mem[3][8]_i_6__28 
       (.I0(\genblk1[3].mem[3][8]_i_9__14_n_0 ),
        .I1(Q[4]),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_10__6_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(Q[5]),
        .O(\priority_reg[4]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_6__3 
       (.I0(\genblk1[3].mem[3][8]_i_9__5_n_0 ),
        .I1(Q[3]),
        .I2(\priority_reg[4]_18 ),
        .O(\priority_reg[3]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \genblk1[3].mem[3][8]_i_6__31 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_50_n_0 ),
        .O(SPI_OPEN_LOOP_sync_reg_6));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \genblk1[3].mem[3][8]_i_6__38 
       (.I0(empty_i_5__14),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_1_0),
        .I4(SRAM_reg_0_2),
        .I5(RST_sync_reg),
        .O(\genblk1[3].mem[3][8]_i_6__38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_6__42 
       (.I0(empty_i_7__36),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_2),
        .I5(SRAM_reg_1_0),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFFFFCCFCC)) 
    \genblk1[3].mem[3][8]_i_6__48 
       (.I0(SPI_OPEN_LOOP_sync_reg_1),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(SRAM_reg_0_20),
        .I4(SRAM_reg_0_31),
        .I5(Q[3]),
        .O(\priority_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hFFFCF3F0EFEFEFEF)) 
    \genblk1[3].mem[3][8]_i_6__50 
       (.I0(SPI_OPEN_LOOP_sync_reg_1),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(SRAM_reg_0_20),
        .I4(SRAM_reg_0_31),
        .I5(Q[3]),
        .O(\priority_reg[4]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_7__14 
       (.I0(SRAM_reg_0_10),
        .I1(Q[5]),
        .I2(SRAM_reg_0_21),
        .O(\genblk1[3].mem[3][8]_i_7__14_n_0 ));
  LUT4 #(
    .INIT(16'h0035)) 
    \genblk1[3].mem[3][8]_i_7__16 
       (.I0(SRAM_reg_1_7),
        .I1(\FSM_sequential_state_reg[0]_3 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\priority_reg[5]_31 ));
  LUT6 #(
    .INIT(64'hFFFFFAFAFCFCFFF0)) 
    \genblk1[3].mem[3][8]_i_7__2 
       (.I0(\FSM_sequential_state_reg[0]_3 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(Q[5]),
        .I3(SRAM_reg_0_9),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_7__20 
       (.I0(SRAM_reg_0_46),
        .I1(Q[5]),
        .I2(SRAM_reg_0_47),
        .O(\priority_reg[5]_34 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFBC)) 
    \genblk1[3].mem[3][8]_i_7__21 
       (.I0(\genblk1[3].mem[3][8]_i_5__33 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(RST_sync_reg),
        .I4(\genblk1[3].mem[3][8]_i_12__3_n_0 ),
        .I5(SPI_OPEN_LOOP_sync_reg),
        .O(\priority_reg[4]_33 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \genblk1[3].mem[3][8]_i_7__23 
       (.I0(Qr[17]),
        .I1(\AEROUT_ADDR_reg[0] ),
        .I2(Qr[16]),
        .I3(NEUR_STATE[98]),
        .I4(Qr[0]),
        .I5(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_7__23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000C8)) 
    \genblk1[3].mem[3][8]_i_7__26 
       (.I0(Qr[16]),
        .I1(\AEROUT_ADDR_reg[0] ),
        .I2(Qr[15]),
        .I3(NEUR_STATE[98]),
        .I4(Qr[0]),
        .I5(CTRL_SCHED_EVENT_IN),
        .O(\genblk1[3].mem[3][8]_i_7__26_n_0 ));
  LUT6 #(
    .INIT(64'h0000001011110010)) 
    \genblk1[3].mem[3][8]_i_7__29 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(SRAM_reg_0_2),
        .I4(SRAM_reg_1_0),
        .I5(SRAM_reg_0_24),
        .O(SPI_OPEN_LOOP_sync_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFFC5)) 
    \genblk1[3].mem[3][8]_i_7__3 
       (.I0(SPI_OPEN_LOOP_sync_reg_10),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\priority_reg[5]_12 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__30 
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I4(empty_i_7__36_0),
        .I5(\genblk1[3].mem[3][8]_i_4__38 ),
        .O(SPI_OPEN_LOOP_sync_reg_25));
  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \genblk1[3].mem[3][8]_i_7__32 
       (.I0(rst_priority),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(SRAM_reg_1_1),
        .I3(SRAM_reg_1_0),
        .I4(\genblk1[3].mem[3][8]_i_12__6_n_0 ),
        .O(RST_sync_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \genblk1[3].mem[3][8]_i_7__38 
       (.I0(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(SRAM_reg_0_2),
        .I3(SRAM_reg_1_0),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(SRAM_reg_0_21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFFAA)) 
    \genblk1[3].mem[3][8]_i_7__4 
       (.I0(\FSM_sequential_state_reg[0]_1 ),
        .I1(\genblk1[3].mem[3][8]_i_13__0_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_8__20_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\priority_reg[4]_19 ));
  LUT6 #(
    .INIT(64'hEEFCFFFFEEFC0000)) 
    \genblk1[3].mem[3][8]_i_7__40 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(Q[5]),
        .I2(SRAM_reg_0_9),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_9__5_n_0 ),
        .O(\priority_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hBB8B8888FFCFFFCF)) 
    \genblk1[3].mem[3][8]_i_7__7 
       (.I0(\FSM_sequential_state_reg[0]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__18 ),
        .I3(\priority_reg[5]_13 ),
        .I4(\FSM_sequential_state_reg[0]_4 ),
        .I5(\genblk1[3].mem[3][8]_i_5__6 ),
        .O(\priority_reg[2]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hBF8F8C8CBF8FBF8F)) 
    \genblk1[3].mem[3][8]_i_8 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(empty_i_5__15),
        .I2(\genblk1[3].mem[3][8]_i_5__6_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg_0),
        .I4(SRAM_reg_0_10),
        .I5(\genblk1[3].mem[3][8]_i_5__6 ),
        .O(\priority_reg[2]_rep_8 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \genblk1[3].mem[3][8]_i_8__0 
       (.I0(SRAM_reg_0_9),
        .I1(Q[4]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(Q[5]),
        .I4(SPI_OPEN_LOOP_sync_reg_9),
        .O(\priority_reg[4]_18 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFFFFFAA)) 
    \genblk1[3].mem[3][8]_i_8__10 
       (.I0(\genblk1[3].mem[3][8]_i_9__21_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_8__25_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(empty_i_10__4),
        .O(SRAM_reg_0_31));
  LUT6 #(
    .INIT(64'hFFFFFFFAFFFCFFFF)) 
    \genblk1[3].mem[3][8]_i_8__11 
       (.I0(\genblk1[3].mem[3][8]_i_9__12_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__2_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(RST_sync_reg),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\priority_reg[5]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2FFFFF)) 
    \genblk1[3].mem[3][8]_i_8__19 
       (.I0(SRAM_reg_1_0),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I3(SRAM_reg_0_2),
        .I4(empty_i_20__2_n_0),
        .I5(RST_sync_reg),
        .O(SRAM_reg_1_7));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFDFF0)) 
    \genblk1[3].mem[3][8]_i_8__20 
       (.I0(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(SRAM_reg_1_0),
        .I3(\genblk1[3].mem[3][8]_i_12__6_n_0 ),
        .I4(SRAM_reg_1_1),
        .I5(\genblk1[3].mem[3][8]_i_7__26_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_8__20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F5)) 
    \genblk1[3].mem[3][8]_i_8__23 
       (.I0(\genblk1[3].mem[3][8]_i_10__8_n_0 ),
        .I1(SRAM_reg_0_0),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .O(SRAM_reg_0_47));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_8__24 
       (.I0(SRAM_reg_0_41),
        .I1(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_8__24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \genblk1[3].mem[3][8]_i_8__25 
       (.I0(Qr[12]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[13]),
        .I4(\genblk1[3].mem[3][8]_i_12__7_n_0 ),
        .I5(Qr[14]),
        .O(\genblk1[3].mem[3][8]_i_8__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1[3].mem[3][8]_i_8__27 
       (.I0(empty_i_10__4),
        .I1(SRAM_reg_0_8),
        .I2(\genblk1[3].mem[3][8]_i_39_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .O(\FSM_sequential_state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \genblk1[3].mem[3][8]_i_8__29 
       (.I0(RST_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(SPI_OPEN_LOOP_sync_reg),
        .I3(SRAM_reg_0_2),
        .I4(SRAM_reg_1_0),
        .I5(empty_i_7__36_0),
        .O(SRAM_reg_0_17));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \genblk1[3].mem[3][8]_i_8__30 
       (.I0(\fill_cnt[4]_i_3__41 ),
        .I1(RST_sync_reg),
        .I2(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(SRAM_reg_0_2),
        .I5(SRAM_reg_1_0),
        .O(\priority_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \genblk1[3].mem[3][8]_i_8__31 
       (.I0(SRAM_reg_0_2),
        .I1(SRAM_reg_1_0),
        .O(\genblk1[3].mem[3][8]_i_8__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFCA)) 
    \genblk1[3].mem[3][8]_i_8__4 
       (.I0(SPI_OPEN_LOOP_sync_reg_8),
        .I1(SRAM_reg_0_10),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\priority_reg[4]_17 ));
  LUT6 #(
    .INIT(64'hFFFFFFF0FFFFFFBB)) 
    \genblk1[3].mem[3][8]_i_8__9 
       (.I0(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_49_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_13__1_n_0 ),
        .I3(SPI_OPEN_LOOP_sync_reg),
        .I4(RST_sync_reg),
        .I5(empty_i_10__4),
        .O(SPI_OPEN_LOOP_sync_reg_2));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFFF333)) 
    \genblk1[3].mem[3][8]_i_9 
       (.I0(SPI_OPEN_LOOP_sync_reg_0),
        .I1(\genblk1[3].mem[3][8]_i_42_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_10__11_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_51_n_0 ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\genblk1[3].mem[3][8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFCFFF0FAFA)) 
    \genblk1[3].mem[3][8]_i_9__0 
       (.I0(SPI_OPEN_LOOP_sync_reg_8),
        .I1(SRAM_reg_0_10),
        .I2(Q[5]),
        .I3(SPI_OPEN_LOOP_sync_reg_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\priority_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1[3].mem[3][8]_i_9__11 
       (.I0(SPI_OPEN_LOOP_sync_reg),
        .I1(\genblk1[3].mem[3][8]_i_7__23_n_0 ),
        .I2(RST_sync_reg),
        .I3(SRAM_reg_0_0),
        .I4(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .O(SPI_OPEN_LOOP_sync_reg_21));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFD00)) 
    \genblk1[3].mem[3][8]_i_9__12 
       (.I0(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_1_0),
        .I4(SRAM_reg_0_2),
        .I5(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_9__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \genblk1[3].mem[3][8]_i_9__14 
       (.I0(SRAM_reg_0_41),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_59_n_0 ),
        .I4(SRAM_reg_0_0),
        .O(\genblk1[3].mem[3][8]_i_9__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \genblk1[3].mem[3][8]_i_9__15 
       (.I0(SRAM_reg_0_2),
        .I1(\genblk1[3].mem[3][8]_i_10__10_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .O(SRAM_reg_0_24));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \genblk1[3].mem[3][8]_i_9__16 
       (.I0(Q[3]),
        .I1(empty_i_9__23_0),
        .I2(RST_sync_reg),
        .I3(\genblk1[3].mem[3][8]_i_8__24_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(\genblk1[3].mem[3][8]_i_8__31_n_0 ),
        .O(\priority_reg[3]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \genblk1[3].mem[3][8]_i_9__21 
       (.I0(\genblk1[3].mem[3][8]_i_10__20_n_0 ),
        .I1(empty_i_10__4),
        .I2(SRAM_reg_0_2),
        .I3(SRAM_reg_1_0),
        .O(\genblk1[3].mem[3][8]_i_9__21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF6D4)) 
    \genblk1[3].mem[3][8]_i_9__22 
       (.I0(SRAM_reg_0_11),
        .I1(\genblk1[3].mem[3][8]_i_25 ),
        .I2(\genblk1[3].mem[3][8]_i_11__3_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_12__4_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(SRAM_reg_0_10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE0EE)) 
    \genblk1[3].mem[3][8]_i_9__24 
       (.I0(\genblk1[3].mem[3][8]_i_41_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_11__4_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_48_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_54_n_0 ),
        .I4(SPI_OPEN_LOOP_sync_reg),
        .I5(RST_sync_reg),
        .O(SRAM_reg_0_20));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \genblk1[3].mem[3][8]_i_9__25 
       (.I0(Qr[13]),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(\AEROUT_ADDR_reg[0] ),
        .I3(Qr[14]),
        .I4(Qr[0]),
        .I5(NEUR_STATE[98]),
        .O(SRAM_reg_0_2));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    \genblk1[3].mem[3][8]_i_9__5 
       (.I0(\FSM_sequential_state_reg[0]_3 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(SPI_OPEN_LOOP_sync_reg_6),
        .O(\genblk1[3].mem[3][8]_i_9__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFACF)) 
    \genblk1[3].mem[3][8]_i_9__7 
       (.I0(\FSM_sequential_state_reg[0]_4 ),
        .I1(SPI_OPEN_LOOP_sync_reg_21),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\priority_reg[4]_31 ));
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_9__8 
       (.I0(SRAM_reg_0_39),
        .I1(\genblk1[3].mem[3][8]_i_13__0_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_13__0_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \genblk1[3].mem[3][8]_i_9__9 
       (.I0(empty_i_9__24),
        .I1(SPI_OPEN_LOOP_sync_reg_9),
        .I2(\genblk1[3].mem[3][8]_i_11__9_n_0 ),
        .O(\priority_reg[3]_29 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111010)) 
    \genblk2[0].NEUR_V_DOWN[0]_i_2 
       (.I0(\AEROUT_ADDR[6]_i_7_n_0 ),
        .I1(\AEROUT_ADDR[5]_i_5_n_0 ),
        .I2(\AEROUT_ADDR[5]_i_6_n_0 ),
        .I3(\AEROUT_ADDR[5]_i_7_n_0 ),
        .I4(\AEROUT_ADDR[5]_i_8_n_0 ),
        .I5(\AEROUT_ADDR[5]_i_9_n_0 ),
        .O(SRAM_reg_0_63));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111010)) 
    \genblk2[0].NEUR_V_UP[0]_i_4 
       (.I0(\AEROUT_ADDR[6]_i_7_n_0 ),
        .I1(\AEROUT_ADDR[6]_i_8_n_0 ),
        .I2(\AEROUT_ADDR[6]_i_9_n_0 ),
        .I3(\AEROUT_ADDR[6]_i_10_n_0 ),
        .I4(\AEROUT_ADDR[6]_i_11_n_0 ),
        .I5(\AEROUT_ADDR[6]_i_12_n_0 ),
        .O(SRAM_reg_0_62));
  LUT5 #(
    .INIT(32'h4040D040)) 
    i__carry_i_1
       (.I0(\lif_neuron_0/state_leak [7]),
        .I1(Qr[77]),
        .I2(Qr[0]),
        .I3(Qr[76]),
        .I4(\lif_neuron_0/state_leak [6]),
        .O(SRAM_reg_1_17[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_10
       (.CI(1'b0),
        .CO({i__carry_i_10_n_0,i__carry_i_10_n_1,i__carry_i_10_n_2,i__carry_i_10_n_3}),
        .CYINIT(1'b1),
        .DI({i__carry_i_18_n_0,i__carry_i_19_n_0,i__carry_i_20_n_0,i__carry_i_21_n_0}),
        .O(\lif_neuron_0/state_leak [3:0]),
        .S(\neuron_state_monitor_samp[0]_i_2_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFCF8C800)) 
    i__carry_i_10__0
       (.I0(Qr[70]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry_0),
        .I3(Qr[71]),
        .I4(state_inacc_next0_carry_1),
        .O(SRAM_reg_0_30));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_11
       (.I0(Qr[0]),
        .I1(Qr[76]),
        .O(i__carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_12
       (.I0(Qr[0]),
        .I1(Qr[75]),
        .O(i__carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_13
       (.I0(Qr[0]),
        .I1(Qr[74]),
        .O(i__carry_i_13_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_14
       (.I0(Qr[77]),
        .I1(Qr[0]),
        .O(i__carry_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_18
       (.I0(Qr[0]),
        .I1(Qr[73]),
        .O(i__carry_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_19
       (.I0(Qr[0]),
        .I1(Qr[72]),
        .O(i__carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h0008000800080000)) 
    i__carry_i_1__0
       (.I0(i__carry_i_9__0_n_0),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .I3(Qr[74]),
        .I4(Qr[77]),
        .I5(Qr[76]),
        .O(SRAM_reg_0_28[3]));
  LUT4 #(
    .INIT(16'h8880)) 
    i__carry_i_2
       (.I0(i__carry_i_9__0_n_0),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .I3(Qr[74]),
        .O(SRAM_reg_0_28[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_20
       (.I0(Qr[0]),
        .I1(Qr[71]),
        .O(i__carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_21
       (.I0(Qr[0]),
        .I1(Qr[70]),
        .O(i__carry_i_21_n_0));
  LUT5 #(
    .INIT(32'h4040D040)) 
    i__carry_i_2__0
       (.I0(\lif_neuron_0/state_leak [5]),
        .I1(Qr[75]),
        .I2(Qr[0]),
        .I3(Qr[74]),
        .I4(\lif_neuron_0/state_leak [4]),
        .O(SRAM_reg_1_17[2]));
  LUT5 #(
    .INIT(32'h4040D040)) 
    i__carry_i_3
       (.I0(\lif_neuron_0/state_leak [3]),
        .I1(Qr[73]),
        .I2(Qr[0]),
        .I3(Qr[72]),
        .I4(\lif_neuron_0/state_leak [2]),
        .O(SRAM_reg_1_17[1]));
  LUT3 #(
    .INIT(8'h07)) 
    i__carry_i_3__0
       (.I0(state_inacc_next0_carry),
        .I1(SRAM_reg_0_30),
        .I2(i__carry_i_9__0_n_0),
        .O(SRAM_reg_0_28[1]));
  LUT5 #(
    .INIT(32'h5E004000)) 
    i__carry_i_4
       (.I0(state_inacc_next0_carry_0),
        .I1(Qr[70]),
        .I2(state_inacc_next0_carry_1),
        .I3(Qr[0]),
        .I4(Qr[71]),
        .O(SRAM_reg_0_28[0]));
  LUT5 #(
    .INIT(32'h4040D040)) 
    i__carry_i_4__0
       (.I0(\lif_neuron_0/state_leak [1]),
        .I1(Qr[71]),
        .I2(Qr[0]),
        .I3(Qr[70]),
        .I4(\lif_neuron_0/state_leak [0]),
        .O(SRAM_reg_1_17[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    i__carry_i_5
       (.I0(Qr[77]),
        .I1(\lif_neuron_0/state_leak [7]),
        .I2(Qr[0]),
        .I3(Qr[76]),
        .I4(\lif_neuron_0/state_leak [6]),
        .O(SRAM_reg_1_18[3]));
  LUT4 #(
    .INIT(16'hDDD5)) 
    i__carry_i_5__0
       (.I0(i__carry_i_9__0_n_0),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .I3(Qr[74]),
        .O(SRAM_reg_0_29[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_6
       (.I0(i__carry_i_9__0_n_0),
        .O(SRAM_reg_0_29[0]));
  LUT5 #(
    .INIT(32'h90000393)) 
    i__carry_i_6__0
       (.I0(Qr[75]),
        .I1(\lif_neuron_0/state_leak [5]),
        .I2(Qr[0]),
        .I3(Qr[74]),
        .I4(\lif_neuron_0/state_leak [4]),
        .O(SRAM_reg_1_18[2]));
  LUT5 #(
    .INIT(32'h90000393)) 
    i__carry_i_7
       (.I0(Qr[73]),
        .I1(\lif_neuron_0/state_leak [3]),
        .I2(Qr[0]),
        .I3(Qr[72]),
        .I4(\lif_neuron_0/state_leak [2]),
        .O(SRAM_reg_1_18[1]));
  LUT5 #(
    .INIT(32'h90000393)) 
    i__carry_i_8
       (.I0(Qr[71]),
        .I1(\lif_neuron_0/state_leak [1]),
        .I2(Qr[0]),
        .I3(Qr[70]),
        .I4(\lif_neuron_0/state_leak [0]),
        .O(SRAM_reg_1_18[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_9
       (.CI(i__carry_i_10_n_0),
        .CO({NLW_i__carry_i_9_CO_UNCONNECTED[3],i__carry_i_9_n_1,i__carry_i_9_n_2,i__carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry_i_11_n_0,i__carry_i_12_n_0,i__carry_i_13_n_0}),
        .O(\lif_neuron_0/state_leak [7:4]),
        .S({i__carry_i_14_n_0,\neuron_state_monitor_samp[4]_i_2_0 }));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h0333077F)) 
    i__carry_i_9__0
       (.I0(Qr[72]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry),
        .I3(SRAM_reg_0_30),
        .I4(Qr[73]),
        .O(i__carry_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \neuron_state_monitor_samp[0]_i_1 
       (.I0(SRAM_reg_1_29),
        .I1(\neuron_state_monitor_samp[0]_i_2_n_0 ),
        .I2(Qr[0]),
        .I3(\neuron_state_monitor_samp[0]_i_3_n_0 ),
        .O(NEUR_STATE_MONITOR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001141)) 
    \neuron_state_monitor_samp[0]_i_10 
       (.I0(\neuron_state_monitor_samp[2]_i_15_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_28_n_0 ),
        .I2(NEUR_STATE[82]),
        .I3(Qr[0]),
        .I4(Qr[47]),
        .I5(\neuron_state_monitor_samp[0]_i_14_n_0 ),
        .O(\neuron_state_monitor_samp[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \neuron_state_monitor_samp[0]_i_11 
       (.I0(NEUR_STATE[82]),
        .I1(Qr[0]),
        .O(\neuron_state_monitor_samp[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFEF001F00E0)) 
    \neuron_state_monitor_samp[0]_i_13 
       (.I0(\neuron_state_monitor_samp[0]_i_17_n_0 ),
        .I1(\neuron_state_monitor_samp[0]_i_18_n_0 ),
        .I2(Qr[40]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[82]),
        .I5(\neuron_state_monitor_samp[1]_i_24_n_0 ),
        .O(\neuron_state_monitor_samp[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBABAABAAAAAAAAA)) 
    \neuron_state_monitor_samp[0]_i_14 
       (.I0(\neuron_state_monitor_samp[1]_i_12_n_0 ),
        .I1(Qr[0]),
        .I2(Qr[87]),
        .I3(Qr[90]),
        .I4(NEUR_STATE[82]),
        .I5(Qr[47]),
        .O(\neuron_state_monitor_samp[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEE11111111)) 
    \neuron_state_monitor_samp[0]_i_15 
       (.I0(\neuron_state_monitor_samp[1]_i_22_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_37_n_0 ),
        .I2(NEUR_STATE[83]),
        .I3(NEUR_STATE[84]),
        .I4(NEUR_STATE[85]),
        .I5(\neuron_state_monitor_samp[0]_i_11_n_0 ),
        .O(\neuron_state_monitor_samp[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF40FFFD)) 
    \neuron_state_monitor_samp[0]_i_16 
       (.I0(Qr[96]),
        .I1(NEUR_STATE[84]),
        .I2(NEUR_STATE[83]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[82]),
        .I5(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA002A00AA)) 
    \neuron_state_monitor_samp[0]_i_17 
       (.I0(Qr[96]),
        .I1(NEUR_STATE[84]),
        .I2(NEUR_STATE[83]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[82]),
        .I5(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0505050505050504)) 
    \neuron_state_monitor_samp[0]_i_18 
       (.I0(Qr[96]),
        .I1(NEUR_STATE[85]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[82]),
        .I4(NEUR_STATE[83]),
        .I5(NEUR_STATE[84]),
        .O(\neuron_state_monitor_samp[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \neuron_state_monitor_samp[0]_i_2 
       (.I0(\lif_neuron_0/state_leak [0]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .I2(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I3(\neuron_state_monitor_samp[0]_i_4_n_0 ),
        .O(\neuron_state_monitor_samp[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \neuron_state_monitor_samp[0]_i_3 
       (.I0(\neuron_state_monitor_samp[0]_i_5_n_0 ),
        .I1(SRAM_reg_1_i_65_n_0),
        .I2(Qr[22]),
        .I3(Qr[0]),
        .O(\neuron_state_monitor_samp[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555F0FF5555C0C0)) 
    \neuron_state_monitor_samp[0]_i_4 
       (.I0(\neuron_state_monitor_samp[0]_i_6_n_0 ),
        .I1(CO),
        .I2(\neuron_state_monitor_samp[0]_i_7_n_0 ),
        .I3(\neuron_state_monitor_samp_reg[7] ),
        .I4(\neuron_state_monitor_samp[0]_i_2_0 ),
        .I5(\neuron_state_monitor_samp[0]_i_2_1 ),
        .O(\neuron_state_monitor_samp[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \neuron_state_monitor_samp[0]_i_5 
       (.I0(\neuron_state_monitor_samp[0]_i_8_n_0 ),
        .I1(SRAM_reg_1_26),
        .I2(\neuron_state_monitor_samp[0]_i_9_n_0 ),
        .I3(\neuron_state_monitor_samp[0]_i_10_n_0 ),
        .I4(\neuron_state_monitor_samp[3]_i_21_n_0 ),
        .I5(\neuron_state_monitor_samp[0]_i_11_n_0 ),
        .O(\neuron_state_monitor_samp[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neuron_state_monitor_samp[0]_i_6 
       (.I0(Qr[0]),
        .I1(Qr[70]),
        .O(\neuron_state_monitor_samp[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \neuron_state_monitor_samp[0]_i_7 
       (.I0(Qr[70]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry_0),
        .O(\neuron_state_monitor_samp[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \neuron_state_monitor_samp[0]_i_8 
       (.I0(\neuron_state_monitor_samp[0]_i_11_n_0 ),
        .I1(SRAM_reg_1_i_176_n_0),
        .I2(\neuron_state_monitor_samp_reg[0]_i_12_n_0 ),
        .I3(SRAM_reg_1_i_266_n_0),
        .I4(\neuron_state_monitor_samp[0]_i_13_n_0 ),
        .I5(SRAM_reg_1_26),
        .O(\neuron_state_monitor_samp[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5A5AFFFF99FF)) 
    \neuron_state_monitor_samp[0]_i_9 
       (.I0(NEUR_STATE[82]),
        .I1(Qr[108]),
        .I2(SRAM_reg_1_i_307_n_0),
        .I3(NEUR_STATE[81]),
        .I4(Qr[0]),
        .I5(Qr[40]),
        .O(\neuron_state_monitor_samp[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h1F0F)) 
    \neuron_state_monitor_samp[1]_i_1 
       (.I0(SRAM_reg_1_29),
        .I1(\neuron_state_monitor_samp[1]_i_2_n_0 ),
        .I2(\neuron_state_monitor_samp[1]_i_3_n_0 ),
        .I3(Qr[0]),
        .O(NEUR_STATE_MONITOR[1]));
  LUT6 #(
    .INIT(64'hFDDDFDDDDDFDFDDD)) 
    \neuron_state_monitor_samp[1]_i_10 
       (.I0(SRAM_reg_1_26),
        .I1(\neuron_state_monitor_samp[1]_i_16_n_0 ),
        .I2(SRAM_reg_1_i_257_n_0),
        .I3(SRAM_reg_1_i_311_n_0),
        .I4(SRAM_reg_1_i_307_n_0),
        .I5(\neuron_state_monitor_samp[0]_i_11_n_0 ),
        .O(\neuron_state_monitor_samp[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBBBBBB8)) 
    \neuron_state_monitor_samp[1]_i_11 
       (.I0(\neuron_state_monitor_samp[1]_i_17_n_0 ),
        .I1(\neuron_state_monitor_samp[2]_i_17_n_0 ),
        .I2(\neuron_state_monitor_samp[2]_i_15_n_0 ),
        .I3(\neuron_state_monitor_samp[1]_i_18_n_0 ),
        .I4(\neuron_state_monitor_samp[3]_i_28_n_0 ),
        .I5(SRAM_reg_1_i_311_n_0),
        .O(\neuron_state_monitor_samp[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \neuron_state_monitor_samp[1]_i_12 
       (.I0(Qr[40]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[81]),
        .O(\neuron_state_monitor_samp[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \neuron_state_monitor_samp[1]_i_13 
       (.I0(Qr[82]),
        .I1(Qr[81]),
        .I2(NEUR_STATE[87]),
        .I3(Qr[28]),
        .I4(Qr[0]),
        .I5(NEUR_STATE[83]),
        .O(\neuron_state_monitor_samp[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h535F5050535F535F)) 
    \neuron_state_monitor_samp[1]_i_15 
       (.I0(\neuron_state_monitor_samp[1]_i_21_n_0 ),
        .I1(\neuron_state_monitor_samp[1]_i_22_n_0 ),
        .I2(SRAM_reg_1_i_257_n_0),
        .I3(NEUR_STATE[83]),
        .I4(\neuron_state_monitor_samp[1]_i_23_n_0 ),
        .I5(\neuron_state_monitor_samp[1]_i_24_n_0 ),
        .O(\neuron_state_monitor_samp[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000440000000440)) 
    \neuron_state_monitor_samp[1]_i_16 
       (.I0(Qr[40]),
        .I1(NEUR_STATE[81]),
        .I2(NEUR_STATE[82]),
        .I3(NEUR_STATE[83]),
        .I4(Qr[0]),
        .I5(Qr[108]),
        .O(\neuron_state_monitor_samp[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF02FFF2FFFD)) 
    \neuron_state_monitor_samp[1]_i_17 
       (.I0(Qr[87]),
        .I1(NEUR_STATE[82]),
        .I2(Qr[90]),
        .I3(Qr[0]),
        .I4(Qr[88]),
        .I5(NEUR_STATE[83]),
        .O(\neuron_state_monitor_samp[1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0906)) 
    \neuron_state_monitor_samp[1]_i_18 
       (.I0(NEUR_STATE[85]),
        .I1(NEUR_STATE[82]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[83]),
        .O(\neuron_state_monitor_samp[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5450FAFF5550FAFF)) 
    \neuron_state_monitor_samp[1]_i_19 
       (.I0(\neuron_state_monitor_samp[2]_i_27_n_0 ),
        .I1(NEUR_STATE[85]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[82]),
        .I4(NEUR_STATE[83]),
        .I5(NEUR_STATE[84]),
        .O(\neuron_state_monitor_samp[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h70707F707F707F70)) 
    \neuron_state_monitor_samp[1]_i_2 
       (.I0(\lif_neuron_0/state_leak [1]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .I2(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I3(\neuron_state_monitor_samp[1]_i_4_n_0 ),
        .I4(\neuron_state_monitor_samp[2]_i_5_n_0 ),
        .I5(\neuron_state_monitor_samp[1]_i_5_n_0 ),
        .O(\neuron_state_monitor_samp[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FAFAF5F5FAFAF7)) 
    \neuron_state_monitor_samp[1]_i_20 
       (.I0(Qr[96]),
        .I1(NEUR_STATE[85]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[82]),
        .I4(NEUR_STATE[83]),
        .I5(NEUR_STATE[84]),
        .O(\neuron_state_monitor_samp[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h005A00A500DA00A4)) 
    \neuron_state_monitor_samp[1]_i_21 
       (.I0(Qr[96]),
        .I1(NEUR_STATE[84]),
        .I2(NEUR_STATE[83]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[82]),
        .I5(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \neuron_state_monitor_samp[1]_i_22 
       (.I0(NEUR_STATE[81]),
        .I1(Qr[0]),
        .O(\neuron_state_monitor_samp[1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \neuron_state_monitor_samp[1]_i_23 
       (.I0(NEUR_STATE[83]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[82]),
        .O(\neuron_state_monitor_samp[1]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h5050575D)) 
    \neuron_state_monitor_samp[1]_i_24 
       (.I0(\neuron_state_monitor_samp[3]_i_38_n_0 ),
        .I1(NEUR_STATE[85]),
        .I2(Qr[0]),
        .I3(Qr[36]),
        .I4(NEUR_STATE[81]),
        .O(\neuron_state_monitor_samp[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h7747774777747747)) 
    \neuron_state_monitor_samp[1]_i_3 
       (.I0(\neuron_state_monitor_samp[1]_i_6_n_0 ),
        .I1(SRAM_reg_1_i_65_n_0),
        .I2(Qr[23]),
        .I3(Qr[0]),
        .I4(Qr[22]),
        .I5(\neuron_state_monitor_samp[1]_i_7_n_0 ),
        .O(\neuron_state_monitor_samp[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF90FFFFFF60)) 
    \neuron_state_monitor_samp[1]_i_4 
       (.I0(state_inacc_next0_carry_1),
        .I1(state_core_next_i1_carry_i_12_n_0),
        .I2(CO),
        .I3(\neuron_state_monitor_samp[0]_i_2_1 ),
        .I4(\neuron_state_monitor_samp[0]_i_2_0 ),
        .I5(\neuron_state_monitor_samp[1]_i_8_n_0 ),
        .O(\neuron_state_monitor_samp[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hCB3407F8)) 
    \neuron_state_monitor_samp[1]_i_5 
       (.I0(Qr[70]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry_0),
        .I3(state_inacc_next0_carry_1),
        .I4(Qr[71]),
        .O(\neuron_state_monitor_samp[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404044)) 
    \neuron_state_monitor_samp[1]_i_6 
       (.I0(\neuron_state_monitor_samp[1]_i_9_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_21_n_0 ),
        .I2(\neuron_state_monitor_samp[1]_i_10_n_0 ),
        .I3(\neuron_state_monitor_samp[1]_i_11_n_0 ),
        .I4(\neuron_state_monitor_samp[1]_i_12_n_0 ),
        .I5(\neuron_state_monitor_samp[1]_i_13_n_0 ),
        .O(\neuron_state_monitor_samp[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \neuron_state_monitor_samp[1]_i_7 
       (.I0(Qr[40]),
        .I1(Qr[0]),
        .I2(Qr[29]),
        .O(\neuron_state_monitor_samp[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neuron_state_monitor_samp[1]_i_8 
       (.I0(Qr[0]),
        .I1(Qr[71]),
        .O(\neuron_state_monitor_samp[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2E002E)) 
    \neuron_state_monitor_samp[1]_i_9 
       (.I0(\neuron_state_monitor_samp_reg[1]_i_14_n_0 ),
        .I1(SRAM_reg_1_i_176_n_0),
        .I2(SRAM_reg_1_i_311_n_0),
        .I3(SRAM_reg_1_i_266_n_0),
        .I4(\neuron_state_monitor_samp[1]_i_15_n_0 ),
        .I5(SRAM_reg_1_26),
        .O(\neuron_state_monitor_samp[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF2F0)) 
    \neuron_state_monitor_samp[2]_i_1 
       (.I0(\neuron_state_monitor_samp[2]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(\neuron_state_monitor_samp[2]_i_3_n_0 ),
        .I3(Qr[0]),
        .O(NEUR_STATE_MONITOR[2]));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \neuron_state_monitor_samp[2]_i_10 
       (.I0(SRAM_reg_1_26),
        .I1(\neuron_state_monitor_samp_reg[2]_i_13_n_0 ),
        .I2(SRAM_reg_1_i_176_n_0),
        .I3(SRAM_reg_1_i_310_n_0),
        .I4(SRAM_reg_1_i_266_n_0),
        .I5(\neuron_state_monitor_samp_reg[2]_i_14_n_0 ),
        .O(\neuron_state_monitor_samp[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5101)) 
    \neuron_state_monitor_samp[2]_i_11 
       (.I0(\neuron_state_monitor_samp[2]_i_15_n_0 ),
        .I1(\neuron_state_monitor_samp[2]_i_16_n_0 ),
        .I2(\neuron_state_monitor_samp[3]_i_28_n_0 ),
        .I3(SRAM_reg_1_i_310_n_0),
        .I4(\neuron_state_monitor_samp[2]_i_17_n_0 ),
        .I5(\neuron_state_monitor_samp[2]_i_18_n_0 ),
        .O(\neuron_state_monitor_samp[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h22E2EEE2FFFFFFFF)) 
    \neuron_state_monitor_samp[2]_i_12 
       (.I0(\neuron_state_monitor_samp[2]_i_19_n_0 ),
        .I1(SRAM_reg_1_i_257_n_0),
        .I2(SRAM_reg_1_i_310_n_0),
        .I3(SRAM_reg_1_i_307_n_0),
        .I4(\neuron_state_monitor_samp[2]_i_20_n_0 ),
        .I5(SRAM_reg_1_26),
        .O(\neuron_state_monitor_samp[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \neuron_state_monitor_samp[2]_i_15 
       (.I0(Qr[0]),
        .I1(Qr[81]),
        .I2(Qr[82]),
        .I3(NEUR_STATE[87]),
        .I4(Qr[29]),
        .I5(SRAM_reg_1_i_238_n_0),
        .O(\neuron_state_monitor_samp[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h21030312)) 
    \neuron_state_monitor_samp[2]_i_16 
       (.I0(NEUR_STATE[85]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[84]),
        .I3(NEUR_STATE[82]),
        .I4(NEUR_STATE[83]),
        .O(\neuron_state_monitor_samp[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \neuron_state_monitor_samp[2]_i_17 
       (.I0(Qr[47]),
        .I1(Qr[0]),
        .O(\neuron_state_monitor_samp[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEBBEAAAAAAAA)) 
    \neuron_state_monitor_samp[2]_i_18 
       (.I0(\neuron_state_monitor_samp[1]_i_12_n_0 ),
        .I1(NEUR_STATE[84]),
        .I2(\neuron_state_monitor_samp[2]_i_25_n_0 ),
        .I3(\neuron_state_monitor_samp[2]_i_26_n_0 ),
        .I4(Qr[0]),
        .I5(Qr[47]),
        .O(\neuron_state_monitor_samp[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000F07800000000)) 
    \neuron_state_monitor_samp[2]_i_19 
       (.I0(NEUR_STATE[82]),
        .I1(NEUR_STATE[83]),
        .I2(NEUR_STATE[84]),
        .I3(Qr[108]),
        .I4(Qr[0]),
        .I5(NEUR_STATE[81]),
        .O(\neuron_state_monitor_samp[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F808F808F80)) 
    \neuron_state_monitor_samp[2]_i_2 
       (.I0(\lif_neuron_0/state_leak [2]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .I2(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I3(\neuron_state_monitor_samp[2]_i_4_n_0 ),
        .I4(\neuron_state_monitor_samp[2]_i_5_n_0 ),
        .I5(\neuron_state_monitor_samp[2]_i_6_n_0 ),
        .O(\neuron_state_monitor_samp[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0506)) 
    \neuron_state_monitor_samp[2]_i_20 
       (.I0(NEUR_STATE[84]),
        .I1(NEUR_STATE[82]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[83]),
        .O(\neuron_state_monitor_samp[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h889C88CC88DC88CC)) 
    \neuron_state_monitor_samp[2]_i_21 
       (.I0(\neuron_state_monitor_samp[2]_i_27_n_0 ),
        .I1(NEUR_STATE[84]),
        .I2(NEUR_STATE[83]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[82]),
        .I5(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0B0F0F0505000008)) 
    \neuron_state_monitor_samp[2]_i_22 
       (.I0(Qr[96]),
        .I1(NEUR_STATE[85]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[82]),
        .I4(NEUR_STATE[83]),
        .I5(NEUR_STATE[84]),
        .O(\neuron_state_monitor_samp[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2222333301100000)) 
    \neuron_state_monitor_samp[2]_i_23 
       (.I0(NEUR_STATE[81]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[85]),
        .I3(Qr[36]),
        .I4(\neuron_state_monitor_samp[2]_i_28_n_0 ),
        .I5(NEUR_STATE[84]),
        .O(\neuron_state_monitor_samp[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h006C00C900EC00C8)) 
    \neuron_state_monitor_samp[2]_i_24 
       (.I0(Qr[96]),
        .I1(NEUR_STATE[84]),
        .I2(NEUR_STATE[83]),
        .I3(Qr[0]),
        .I4(NEUR_STATE[82]),
        .I5(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \neuron_state_monitor_samp[2]_i_25 
       (.I0(Qr[90]),
        .I1(Qr[0]),
        .I2(Qr[89]),
        .O(\neuron_state_monitor_samp[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h3333113133330010)) 
    \neuron_state_monitor_samp[2]_i_26 
       (.I0(NEUR_STATE[83]),
        .I1(Qr[0]),
        .I2(Qr[87]),
        .I3(NEUR_STATE[82]),
        .I4(Qr[90]),
        .I5(Qr[88]),
        .O(\neuron_state_monitor_samp[2]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \neuron_state_monitor_samp[2]_i_27 
       (.I0(Qr[0]),
        .I1(NEUR_STATE[81]),
        .I2(\neuron_state_monitor_samp[3]_i_37_n_0 ),
        .O(\neuron_state_monitor_samp[2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \neuron_state_monitor_samp[2]_i_28 
       (.I0(NEUR_STATE[83]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[82]),
        .O(\neuron_state_monitor_samp[2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h74774744)) 
    \neuron_state_monitor_samp[2]_i_3 
       (.I0(\neuron_state_monitor_samp[2]_i_7_n_0 ),
        .I1(SRAM_reg_1_i_65_n_0),
        .I2(Qr[0]),
        .I3(Qr[24]),
        .I4(\neuron_state_monitor_samp[2]_i_8_n_0 ),
        .O(\neuron_state_monitor_samp[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF0B000B000B000B)) 
    \neuron_state_monitor_samp[2]_i_4 
       (.I0(\neuron_state_monitor_samp[2]_i_9_n_0 ),
        .I1(CO),
        .I2(\neuron_state_monitor_samp[0]_i_2_1 ),
        .I3(\neuron_state_monitor_samp[0]_i_2_0 ),
        .I4(Qr[0]),
        .I5(Qr[72]),
        .O(\neuron_state_monitor_samp[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \neuron_state_monitor_samp[2]_i_5 
       (.I0(\neuron_state_monitor_samp_reg[7] ),
        .I1(event_inh),
        .O(\neuron_state_monitor_samp[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \neuron_state_monitor_samp[2]_i_6 
       (.I0(Qr[72]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry),
        .I3(SRAM_reg_0_30),
        .O(\neuron_state_monitor_samp[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7077707770777777)) 
    \neuron_state_monitor_samp[2]_i_7 
       (.I0(NEUR_STATE[84]),
        .I1(\neuron_state_monitor_samp[3]_i_17_n_0 ),
        .I2(\neuron_state_monitor_samp[2]_i_10_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_21_n_0 ),
        .I4(\neuron_state_monitor_samp[2]_i_11_n_0 ),
        .I5(\neuron_state_monitor_samp[2]_i_12_n_0 ),
        .O(\neuron_state_monitor_samp[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    \neuron_state_monitor_samp[2]_i_8 
       (.I0(Qr[23]),
        .I1(Qr[22]),
        .I2(Qr[29]),
        .I3(Qr[0]),
        .I4(Qr[40]),
        .O(\neuron_state_monitor_samp[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B788778874B8787)) 
    \neuron_state_monitor_samp[2]_i_9 
       (.I0(Qr[72]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry),
        .I3(state_inacc_next0_carry_1),
        .I4(Qr[71]),
        .I5(state_core_next_i1_carry_i_12_n_0),
        .O(\neuron_state_monitor_samp[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \neuron_state_monitor_samp[3]_i_12 
       (.I0(SRAM_reg_1_26),
        .I1(Qr[0]),
        .I2(Qr[8]),
        .O(\neuron_state_monitor_samp[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF0B000700070007)) 
    \neuron_state_monitor_samp[3]_i_13 
       (.I0(state_core_next_i1_carry_i_15_n_0),
        .I1(CO),
        .I2(\neuron_state_monitor_samp[0]_i_2_1 ),
        .I3(\neuron_state_monitor_samp[0]_i_2_0 ),
        .I4(Qr[0]),
        .I5(Qr[73]),
        .O(\neuron_state_monitor_samp[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCBB30000077F0000)) 
    \neuron_state_monitor_samp[3]_i_14 
       (.I0(Qr[72]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry),
        .I3(SRAM_reg_0_30),
        .I4(\neuron_state_monitor_samp[2]_i_5_n_0 ),
        .I5(Qr[73]),
        .O(\neuron_state_monitor_samp[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \neuron_state_monitor_samp[3]_i_15 
       (.I0(NEUR_STATE[85]),
        .I1(\neuron_state_monitor_samp[3]_i_17_n_0 ),
        .I2(\neuron_state_monitor_samp[3]_i_18_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_19_n_0 ),
        .I4(\neuron_state_monitor_samp[3]_i_20_n_0 ),
        .I5(\neuron_state_monitor_samp[3]_i_21_n_0 ),
        .O(\neuron_state_monitor_samp[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \neuron_state_monitor_samp[3]_i_16 
       (.I0(Qr[22]),
        .I1(Qr[23]),
        .I2(Qr[24]),
        .I3(Qr[29]),
        .I4(Qr[0]),
        .I5(Qr[40]),
        .O(\neuron_state_monitor_samp[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h0A0A0A08)) 
    \neuron_state_monitor_samp[3]_i_17 
       (.I0(Qr[28]),
        .I1(NEUR_STATE[87]),
        .I2(Qr[0]),
        .I3(Qr[81]),
        .I4(Qr[82]),
        .O(\neuron_state_monitor_samp[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \neuron_state_monitor_samp[3]_i_18 
       (.I0(SRAM_reg_1_26),
        .I1(\neuron_state_monitor_samp_reg[3]_i_22_n_0 ),
        .I2(SRAM_reg_1_i_176_n_0),
        .I3(\neuron_state_monitor_samp[3]_i_23_n_0 ),
        .I4(SRAM_reg_1_i_266_n_0),
        .I5(\neuron_state_monitor_samp_reg[3]_i_24_n_0 ),
        .O(\neuron_state_monitor_samp[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h22002230FFFFFFFF)) 
    \neuron_state_monitor_samp[3]_i_19 
       (.I0(\neuron_state_monitor_samp[3]_i_25_n_0 ),
        .I1(Qr[0]),
        .I2(NEUR_STATE[81]),
        .I3(Qr[40]),
        .I4(\neuron_state_monitor_samp[3]_i_26_n_0 ),
        .I5(SRAM_reg_1_26),
        .O(\neuron_state_monitor_samp[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hF2F0)) 
    \neuron_state_monitor_samp[3]_i_2 
       (.I0(\neuron_state_monitor_samp[3]_i_5_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(\neuron_state_monitor_samp[3]_i_6_n_0 ),
        .I3(Qr[0]),
        .O(NEUR_STATE_MONITOR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF04040400)) 
    \neuron_state_monitor_samp[3]_i_20 
       (.I0(\neuron_state_monitor_samp[3]_i_27_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_23_n_0 ),
        .I2(Qr[47]),
        .I3(\neuron_state_monitor_samp[3]_i_28_n_0 ),
        .I4(\neuron_state_monitor_samp[3]_i_29_n_0 ),
        .I5(\neuron_state_monitor_samp[3]_i_30_n_0 ),
        .O(\neuron_state_monitor_samp[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h5155)) 
    \neuron_state_monitor_samp[3]_i_21 
       (.I0(\neuron_state_monitor_samp[3]_i_17_n_0 ),
        .I1(NEUR_STATE[97]),
        .I2(Qr[0]),
        .I3(SRAM_reg_1_i_238_n_0),
        .O(\neuron_state_monitor_samp[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \neuron_state_monitor_samp[3]_i_23 
       (.I0(NEUR_STATE[85]),
        .I1(Qr[0]),
        .O(\neuron_state_monitor_samp[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00FF010000FFFEFF)) 
    \neuron_state_monitor_samp[3]_i_25 
       (.I0(NEUR_STATE[84]),
        .I1(NEUR_STATE[83]),
        .I2(NEUR_STATE[82]),
        .I3(SRAM_reg_1_i_307_n_0),
        .I4(Qr[0]),
        .I5(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h2130303030303030)) 
    \neuron_state_monitor_samp[3]_i_26 
       (.I0(Qr[108]),
        .I1(Qr[0]),
        .I2(NEUR_STATE[85]),
        .I3(NEUR_STATE[82]),
        .I4(NEUR_STATE[83]),
        .I5(NEUR_STATE[84]),
        .O(\neuron_state_monitor_samp[3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \neuron_state_monitor_samp[3]_i_27 
       (.I0(Qr[29]),
        .I1(NEUR_STATE[87]),
        .I2(Qr[82]),
        .I3(Qr[81]),
        .I4(Qr[0]),
        .O(\neuron_state_monitor_samp[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF478B74B8)) 
    \neuron_state_monitor_samp[3]_i_28 
       (.I0(SRAM_reg_1_i_246_n_0),
        .I1(SRAM_reg_1_i_247_n_0),
        .I2(SRAM_reg_1_i_248_n_0),
        .I3(SRAM_reg_1_i_249_n_0),
        .I4(\neuron_state_monitor_samp[1]_i_11_0 ),
        .I5(SRAM_reg_1_i_259_n_0),
        .O(\neuron_state_monitor_samp[3]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \neuron_state_monitor_samp[3]_i_29 
       (.I0(NEUR_STATE[84]),
        .I1(NEUR_STATE[83]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[82]),
        .O(\neuron_state_monitor_samp[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEEEBBBBEAAAAAAAA)) 
    \neuron_state_monitor_samp[3]_i_30 
       (.I0(\neuron_state_monitor_samp[1]_i_12_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_35_n_0 ),
        .I2(\neuron_state_monitor_samp[3]_i_36_n_0 ),
        .I3(SRAM_reg_1_i_185_n_0),
        .I4(\neuron_state_monitor_samp[3]_i_23_n_0 ),
        .I5(\neuron_state_monitor_samp[2]_i_17_n_0 ),
        .O(\neuron_state_monitor_samp[3]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h33320000)) 
    \neuron_state_monitor_samp[3]_i_31 
       (.I0(NEUR_STATE[81]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[3]_i_37_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_29_n_0 ),
        .I4(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A08020A0A0A)) 
    \neuron_state_monitor_samp[3]_i_32 
       (.I0(NEUR_STATE[85]),
        .I1(NEUR_STATE[82]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[83]),
        .I4(NEUR_STATE[84]),
        .I5(Qr[96]),
        .O(\neuron_state_monitor_samp[3]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h32331000)) 
    \neuron_state_monitor_samp[3]_i_33 
       (.I0(NEUR_STATE[81]),
        .I1(Qr[0]),
        .I2(Qr[36]),
        .I3(\neuron_state_monitor_samp[3]_i_38_n_0 ),
        .I4(NEUR_STATE[85]),
        .O(\neuron_state_monitor_samp[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h020A0A0A0A0A0A08)) 
    \neuron_state_monitor_samp[3]_i_34 
       (.I0(NEUR_STATE[85]),
        .I1(NEUR_STATE[82]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[83]),
        .I4(NEUR_STATE[84]),
        .I5(Qr[96]),
        .O(\neuron_state_monitor_samp[3]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFEFF000E)) 
    \neuron_state_monitor_samp[3]_i_35 
       (.I0(Qr[89]),
        .I1(Qr[90]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[84]),
        .I4(\neuron_state_monitor_samp[2]_i_26_n_0 ),
        .O(\neuron_state_monitor_samp[3]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \neuron_state_monitor_samp[3]_i_36 
       (.I0(Qr[90]),
        .I1(Qr[0]),
        .O(\neuron_state_monitor_samp[3]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \neuron_state_monitor_samp[3]_i_37 
       (.I0(SRAM_reg_1_i_183_n_0),
        .I1(SRAM_reg_1_10),
        .I2(Qr[35]),
        .O(\neuron_state_monitor_samp[3]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    \neuron_state_monitor_samp[3]_i_38 
       (.I0(NEUR_STATE[82]),
        .I1(NEUR_STATE[83]),
        .I2(Qr[0]),
        .I3(NEUR_STATE[84]),
        .O(\neuron_state_monitor_samp[3]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    \neuron_state_monitor_samp[3]_i_5 
       (.I0(\lif_neuron_0/state_leak [3]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .I2(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I3(\neuron_state_monitor_samp[3]_i_13_n_0 ),
        .I4(\neuron_state_monitor_samp[3]_i_14_n_0 ),
        .O(\neuron_state_monitor_samp[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neuron_state_monitor_samp[3]_i_6 
       (.I0(\neuron_state_monitor_samp[3]_i_15_n_0 ),
        .I1(SRAM_reg_1_i_65_n_0),
        .I2(\neuron_state_monitor_samp[3]_i_16_n_0 ),
        .O(\neuron_state_monitor_samp[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \neuron_state_monitor_samp[4]_i_1 
       (.I0(Qr[0]),
        .I1(\neuron_state_monitor_samp[4]_i_2_n_0 ),
        .I2(SRAM_reg_1_29),
        .O(SRAM_reg_0_36));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    \neuron_state_monitor_samp[4]_i_2 
       (.I0(\lif_neuron_0/state_leak [4]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .I2(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I3(\neuron_state_monitor_samp[4]_i_3_n_0 ),
        .I4(\neuron_state_monitor_samp[4]_i_4_n_0 ),
        .O(\neuron_state_monitor_samp[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF07000B000B000B)) 
    \neuron_state_monitor_samp[4]_i_3 
       (.I0(state_core_next_i1_carry_i_10_n_0),
        .I1(CO),
        .I2(\neuron_state_monitor_samp[0]_i_2_1 ),
        .I3(\neuron_state_monitor_samp[0]_i_2_0 ),
        .I4(Qr[0]),
        .I5(Qr[74]),
        .O(\neuron_state_monitor_samp[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \neuron_state_monitor_samp[4]_i_4 
       (.I0(\neuron_state_monitor_samp[2]_i_5_n_0 ),
        .I1(i__carry_i_9__0_n_0),
        .I2(Qr[0]),
        .I3(Qr[74]),
        .O(\neuron_state_monitor_samp[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \neuron_state_monitor_samp[5]_i_1 
       (.I0(Qr[0]),
        .I1(\neuron_state_monitor_samp[5]_i_2_n_0 ),
        .I2(SRAM_reg_1_29),
        .O(SRAM_reg_0_35));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    \neuron_state_monitor_samp[5]_i_2 
       (.I0(\lif_neuron_0/state_leak [5]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .I2(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I3(\neuron_state_monitor_samp[5]_i_3_n_0 ),
        .I4(\neuron_state_monitor_samp[5]_i_4_n_0 ),
        .O(\neuron_state_monitor_samp[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF007F0000008F)) 
    \neuron_state_monitor_samp[5]_i_3 
       (.I0(\neuron_state_monitor_samp[5]_i_5_n_0 ),
        .I1(state_core_next_i1_carry_i_10_n_0),
        .I2(CO),
        .I3(\neuron_state_monitor_samp[0]_i_2_1 ),
        .I4(\neuron_state_monitor_samp[0]_i_2_0 ),
        .I5(\neuron_state_monitor_samp[5]_i_6_n_0 ),
        .O(\neuron_state_monitor_samp[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hA2880888)) 
    \neuron_state_monitor_samp[5]_i_4 
       (.I0(\neuron_state_monitor_samp[2]_i_5_n_0 ),
        .I1(i__carry_i_9__0_n_0),
        .I2(Qr[74]),
        .I3(Qr[0]),
        .I4(Qr[75]),
        .O(\neuron_state_monitor_samp[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neuron_state_monitor_samp[5]_i_5 
       (.I0(Qr[0]),
        .I1(Qr[74]),
        .O(\neuron_state_monitor_samp[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neuron_state_monitor_samp[5]_i_6 
       (.I0(Qr[0]),
        .I1(Qr[75]),
        .O(\neuron_state_monitor_samp[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \neuron_state_monitor_samp[6]_i_1 
       (.I0(Qr[0]),
        .I1(\neuron_state_monitor_samp[6]_i_2_n_0 ),
        .I2(SRAM_reg_1_29),
        .O(SRAM_reg_0_34));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    \neuron_state_monitor_samp[6]_i_2 
       (.I0(\lif_neuron_0/state_leak [6]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .I2(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I3(\neuron_state_monitor_samp[6]_i_3_n_0 ),
        .I4(\neuron_state_monitor_samp[6]_i_4_n_0 ),
        .O(\neuron_state_monitor_samp[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF07000B000B000B)) 
    \neuron_state_monitor_samp[6]_i_3 
       (.I0(state_core_next_i1_carry_i_9_n_0),
        .I1(CO),
        .I2(\neuron_state_monitor_samp[0]_i_2_1 ),
        .I3(\neuron_state_monitor_samp[0]_i_2_0 ),
        .I4(Qr[0]),
        .I5(Qr[76]),
        .O(\neuron_state_monitor_samp[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE60000222A0000)) 
    \neuron_state_monitor_samp[6]_i_4 
       (.I0(i__carry_i_9__0_n_0),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .I3(Qr[74]),
        .I4(\neuron_state_monitor_samp[2]_i_5_n_0 ),
        .I5(Qr[76]),
        .O(\neuron_state_monitor_samp[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \neuron_state_monitor_samp[7]_i_1 
       (.I0(Qr[0]),
        .I1(\neuron_state_monitor_samp[7]_i_2_n_0 ),
        .I2(SRAM_reg_1_29),
        .O(SRAM_reg_0_33));
  LUT6 #(
    .INIT(64'hAA0CAAFCAA0CAA0C)) 
    \neuron_state_monitor_samp[7]_i_2 
       (.I0(\neuron_state_monitor_samp[7]_i_3_n_0 ),
        .I1(\neuron_state_monitor_samp[7]_i_4_n_0 ),
        .I2(event_inh),
        .I3(\neuron_state_monitor_samp[3]_i_12_n_0 ),
        .I4(\neuron_state_monitor_samp[7]_i_5_n_0 ),
        .I5(\neuron_state_monitor_samp_reg[7] ),
        .O(\neuron_state_monitor_samp[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neuron_state_monitor_samp[7]_i_3 
       (.I0(\lif_neuron_0/state_leak [7]),
        .I1(\neuron_state_monitor_samp_reg[1] ),
        .O(\neuron_state_monitor_samp[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF111151111111)) 
    \neuron_state_monitor_samp[7]_i_4 
       (.I0(SRAM_reg_1_63),
        .I1(CO),
        .I2(state_core_next_i1_carry_i_9_n_0),
        .I3(Qr[76]),
        .I4(Qr[0]),
        .I5(Qr[77]),
        .O(\neuron_state_monitor_samp[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1111DDDD1119DDD5)) 
    \neuron_state_monitor_samp[7]_i_5 
       (.I0(i__carry_i_9__0_n_0),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .I3(Qr[74]),
        .I4(Qr[77]),
        .I5(Qr[76]),
        .O(\neuron_state_monitor_samp[7]_i_5_n_0 ));
  MUXF7 \neuron_state_monitor_samp_reg[0]_i_12 
       (.I0(\neuron_state_monitor_samp[0]_i_15_n_0 ),
        .I1(\neuron_state_monitor_samp[0]_i_16_n_0 ),
        .O(\neuron_state_monitor_samp_reg[0]_i_12_n_0 ),
        .S(SRAM_reg_1_i_257_n_0));
  MUXF7 \neuron_state_monitor_samp_reg[1]_i_14 
       (.I0(\neuron_state_monitor_samp[1]_i_19_n_0 ),
        .I1(\neuron_state_monitor_samp[1]_i_20_n_0 ),
        .O(\neuron_state_monitor_samp_reg[1]_i_14_n_0 ),
        .S(SRAM_reg_1_i_257_n_0));
  MUXF7 \neuron_state_monitor_samp_reg[2]_i_13 
       (.I0(\neuron_state_monitor_samp[2]_i_21_n_0 ),
        .I1(\neuron_state_monitor_samp[2]_i_22_n_0 ),
        .O(\neuron_state_monitor_samp_reg[2]_i_13_n_0 ),
        .S(SRAM_reg_1_i_257_n_0));
  MUXF7 \neuron_state_monitor_samp_reg[2]_i_14 
       (.I0(\neuron_state_monitor_samp[2]_i_23_n_0 ),
        .I1(\neuron_state_monitor_samp[2]_i_24_n_0 ),
        .O(\neuron_state_monitor_samp_reg[2]_i_14_n_0 ),
        .S(SRAM_reg_1_i_257_n_0));
  MUXF7 \neuron_state_monitor_samp_reg[3]_i_22 
       (.I0(\neuron_state_monitor_samp[3]_i_31_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_32_n_0 ),
        .O(\neuron_state_monitor_samp_reg[3]_i_22_n_0 ),
        .S(SRAM_reg_1_i_257_n_0));
  MUXF7 \neuron_state_monitor_samp_reg[3]_i_24 
       (.I0(\neuron_state_monitor_samp[3]_i_33_n_0 ),
        .I1(\neuron_state_monitor_samp[3]_i_34_n_0 ),
        .O(\neuron_state_monitor_samp_reg[3]_i_24_n_0 ),
        .S(SRAM_reg_1_i_257_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[12]_i_3 
       (.I0(\spi_shift_reg_out[12]_i_4_n_0 ),
        .I1(\spi_shift_reg_out[12]_i_5_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[12]_i_6_n_0 ),
        .I5(\spi_shift_reg_out[12]_i_7_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[12]_i_4 
       (.I0(Qr[80]),
        .I1(NEUR_STATE[112]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[16]),
        .I5(Qr[48]),
        .O(\spi_shift_reg_out[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[12]_i_5 
       (.I0(Qr[82]),
        .I1(Qr[104]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[24]),
        .I5(Qr[56]),
        .O(\spi_shift_reg_out[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[12]_i_6 
       (.I0(Qr[64]),
        .I1(NEUR_STATE[96]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[0]),
        .I5(Qr[32]),
        .O(\spi_shift_reg_out[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[12]_i_7 
       (.I0(Qr[72]),
        .I1(Qr[94]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[8]),
        .I5(Qr[40]),
        .O(\spi_shift_reg_out[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[13]_i_3 
       (.I0(\spi_shift_reg_out[13]_i_5_n_0 ),
        .I1(\spi_shift_reg_out[13]_i_6_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[13]_i_7_n_0 ),
        .I5(\spi_shift_reg_out[13]_i_8_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[13]_i_5 
       (.I0(NEUR_STATE[81]),
        .I1(NEUR_STATE[113]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[17]),
        .I5(Qr[49]),
        .O(\spi_shift_reg_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[13]_i_6 
       (.I0(Qr[83]),
        .I1(Qr[105]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[25]),
        .I5(Qr[57]),
        .O(\spi_shift_reg_out[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[13]_i_7 
       (.I0(Qr[65]),
        .I1(NEUR_STATE[97]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[1]),
        .I5(Qr[33]),
        .O(\spi_shift_reg_out[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[13]_i_8 
       (.I0(Qr[73]),
        .I1(Qr[95]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[9]),
        .I5(Qr[41]),
        .O(\spi_shift_reg_out[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[14]_i_3 
       (.I0(\spi_shift_reg_out[14]_i_5_n_0 ),
        .I1(\spi_shift_reg_out[14]_i_6_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[14]_i_7_n_0 ),
        .I5(\spi_shift_reg_out[14]_i_8_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[14]_i_5 
       (.I0(NEUR_STATE[82]),
        .I1(Qr[102]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[18]),
        .I5(Qr[50]),
        .O(\spi_shift_reg_out[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[14]_i_6 
       (.I0(Qr[84]),
        .I1(Qr[106]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[26]),
        .I5(Qr[58]),
        .O(\spi_shift_reg_out[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[14]_i_7 
       (.I0(Qr[66]),
        .I1(NEUR_STATE[98]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[2]),
        .I5(Qr[34]),
        .O(\spi_shift_reg_out[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[14]_i_8 
       (.I0(Qr[74]),
        .I1(Qr[96]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[10]),
        .I5(Qr[42]),
        .O(\spi_shift_reg_out[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[15]_i_3 
       (.I0(\spi_shift_reg_out[15]_i_5_n_0 ),
        .I1(\spi_shift_reg_out[15]_i_6_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[15]_i_7_n_0 ),
        .I5(\spi_shift_reg_out[15]_i_8_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9]_2 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[15]_i_5 
       (.I0(NEUR_STATE[83]),
        .I1(Qr[103]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[19]),
        .I5(Qr[51]),
        .O(\spi_shift_reg_out[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[15]_i_6 
       (.I0(Qr[85]),
        .I1(Qr[107]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[27]),
        .I5(Qr[59]),
        .O(\spi_shift_reg_out[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[15]_i_7 
       (.I0(Qr[67]),
        .I1(Qr[90]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[3]),
        .I5(Qr[35]),
        .O(\spi_shift_reg_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[15]_i_8 
       (.I0(Qr[75]),
        .I1(Qr[97]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[11]),
        .I5(Qr[43]),
        .O(\spi_shift_reg_out[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[16]_i_3 
       (.I0(\spi_shift_reg_out[16]_i_5_n_0 ),
        .I1(\spi_shift_reg_out[16]_i_6_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[16]_i_7_n_0 ),
        .I5(\spi_shift_reg_out[16]_i_8_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9]_3 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[16]_i_5 
       (.I0(NEUR_STATE[84]),
        .I1(NEUR_STATE[116]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[20]),
        .I5(Qr[52]),
        .O(\spi_shift_reg_out[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[16]_i_6 
       (.I0(Qr[86]),
        .I1(Qr[108]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[28]),
        .I5(Qr[60]),
        .O(\spi_shift_reg_out[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[16]_i_7 
       (.I0(Qr[68]),
        .I1(Qr[91]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[4]),
        .I5(Qr[36]),
        .O(\spi_shift_reg_out[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[16]_i_8 
       (.I0(Qr[76]),
        .I1(Qr[98]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[12]),
        .I5(Qr[44]),
        .O(\spi_shift_reg_out[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[17]_i_3 
       (.I0(\spi_shift_reg_out[17]_i_5_n_0 ),
        .I1(\spi_shift_reg_out[17]_i_6_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[17]_i_7_n_0 ),
        .I5(\spi_shift_reg_out[17]_i_8_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9]_4 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[17]_i_5 
       (.I0(NEUR_STATE[85]),
        .I1(NEUR_STATE[117]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[21]),
        .I5(Qr[53]),
        .O(\spi_shift_reg_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[17]_i_6 
       (.I0(Qr[87]),
        .I1(Qr[109]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[29]),
        .I5(Qr[61]),
        .O(\spi_shift_reg_out[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[17]_i_7 
       (.I0(Qr[69]),
        .I1(Qr[92]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[5]),
        .I5(Qr[37]),
        .O(\spi_shift_reg_out[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[17]_i_8 
       (.I0(Qr[77]),
        .I1(Qr[99]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[13]),
        .I5(Qr[45]),
        .O(\spi_shift_reg_out[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[18]_i_3 
       (.I0(\spi_shift_reg_out[18]_i_5_n_0 ),
        .I1(\spi_shift_reg_out[18]_i_6_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[18]_i_7_n_0 ),
        .I5(\spi_shift_reg_out[18]_i_8_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9]_5 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[18]_i_5 
       (.I0(Qr[81]),
        .I1(NEUR_STATE[118]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[22]),
        .I5(Qr[54]),
        .O(\spi_shift_reg_out[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[18]_i_6 
       (.I0(Qr[88]),
        .I1(Qr[110]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[30]),
        .I5(Qr[62]),
        .O(\spi_shift_reg_out[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[18]_i_7 
       (.I0(Qr[70]),
        .I1(Qr[93]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[6]),
        .I5(Qr[38]),
        .O(\spi_shift_reg_out[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[18]_i_8 
       (.I0(Qr[78]),
        .I1(Qr[100]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[14]),
        .I5(Qr[46]),
        .O(\spi_shift_reg_out[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[19]_i_10 
       (.I0(Qr[71]),
        .I1(NEUR_STATE[103]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[7]),
        .I5(Qr[39]),
        .O(\spi_shift_reg_out[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[19]_i_11 
       (.I0(Qr[79]),
        .I1(Qr[101]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[15]),
        .I5(Qr[47]),
        .O(\spi_shift_reg_out[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[19]_i_3 
       (.I0(\spi_shift_reg_out[19]_i_8_n_0 ),
        .I1(\spi_shift_reg_out[19]_i_9_n_0 ),
        .I2(\spi_shift_reg_out[12]_i_3_0 [1]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [0]),
        .I4(\spi_shift_reg_out[19]_i_10_n_0 ),
        .I5(\spi_shift_reg_out[19]_i_11_n_0 ),
        .O(\CTRL_SPI_ADDR_reg[9]_6 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[19]_i_8 
       (.I0(NEUR_STATE[87]),
        .I1(NEUR_STATE[119]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[23]),
        .I5(Qr[55]),
        .O(\spi_shift_reg_out[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \spi_shift_reg_out[19]_i_9 
       (.I0(Qr[89]),
        .I1(Qr[111]),
        .I2(\spi_shift_reg_out[12]_i_3_0 [3]),
        .I3(\spi_shift_reg_out[12]_i_3_0 [2]),
        .I4(Qr[31]),
        .I5(Qr[63]),
        .O(\spi_shift_reg_out[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h7370F770)) 
    spike_out_carry_i_1
       (.I0(Qr[16]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[7]_i_2_n_0 ),
        .I3(\neuron_state_monitor_samp[6]_i_2_n_0 ),
        .I4(Qr[15]),
        .O(SRAM_reg_0_56[3]));
  LUT5 #(
    .INIT(32'h7370F770)) 
    spike_out_carry_i_2
       (.I0(Qr[14]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[5]_i_2_n_0 ),
        .I3(\neuron_state_monitor_samp[4]_i_2_n_0 ),
        .I4(Qr[13]),
        .O(SRAM_reg_0_56[2]));
  LUT5 #(
    .INIT(32'h7370F770)) 
    spike_out_carry_i_3
       (.I0(Qr[12]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[3]_i_5_n_0 ),
        .I3(\neuron_state_monitor_samp[2]_i_2_n_0 ),
        .I4(Qr[11]),
        .O(SRAM_reg_0_56[1]));
  LUT5 #(
    .INIT(32'h0707377F)) 
    spike_out_carry_i_4
       (.I0(Qr[10]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[1]_i_2_n_0 ),
        .I3(Qr[9]),
        .I4(\neuron_state_monitor_samp[0]_i_2_n_0 ),
        .O(SRAM_reg_0_56[0]));
  LUT5 #(
    .INIT(32'h84030087)) 
    spike_out_carry_i_5
       (.I0(Qr[16]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[7]_i_2_n_0 ),
        .I3(\neuron_state_monitor_samp[6]_i_2_n_0 ),
        .I4(Qr[15]),
        .O(SRAM_reg_0_26[3]));
  LUT5 #(
    .INIT(32'h84030087)) 
    spike_out_carry_i_6
       (.I0(Qr[14]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[5]_i_2_n_0 ),
        .I3(\neuron_state_monitor_samp[4]_i_2_n_0 ),
        .I4(Qr[13]),
        .O(SRAM_reg_0_26[2]));
  LUT5 #(
    .INIT(32'h84030087)) 
    spike_out_carry_i_7
       (.I0(Qr[12]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[3]_i_5_n_0 ),
        .I3(\neuron_state_monitor_samp[2]_i_2_n_0 ),
        .I4(Qr[11]),
        .O(SRAM_reg_0_26[1]));
  LUT5 #(
    .INIT(32'h30487800)) 
    spike_out_carry_i_8
       (.I0(Qr[10]),
        .I1(Qr[0]),
        .I2(\neuron_state_monitor_samp[1]_i_2_n_0 ),
        .I3(\neuron_state_monitor_samp[0]_i_2_n_0 ),
        .I4(Qr[9]),
        .O(SRAM_reg_0_26[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    state_core_next_i1_carry_i_1
       (.I0(state_core_next_i1_carry_i_9_n_0),
        .I1(Qr[77]),
        .I2(Qr[76]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    state_core_next_i1_carry_i_10
       (.I0(Qr[73]),
        .I1(Qr[0]),
        .I2(state_core_next_i1_carry_i_15_n_0),
        .O(state_core_next_i1_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h08)) 
    state_core_next_i1_carry_i_12
       (.I0(Qr[70]),
        .I1(Qr[0]),
        .I2(state_inacc_next0_carry_0),
        .O(state_core_next_i1_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h2FBFFFFF0A0F2ABF)) 
    state_core_next_i1_carry_i_15
       (.I0(state_inacc_next0_carry_1),
        .I1(Qr[71]),
        .I2(Qr[0]),
        .I3(state_core_next_i1_carry_i_12_n_0),
        .I4(Qr[72]),
        .I5(state_inacc_next0_carry),
        .O(state_core_next_i1_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    state_core_next_i1_carry_i_2
       (.I0(state_core_next_i1_carry_i_10_n_0),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .I3(Qr[74]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h00000000D540FFFF)) 
    state_core_next_i1_carry_i_3
       (.I0(state_inacc_next0_carry_1),
        .I1(Qr[71]),
        .I2(Qr[0]),
        .I3(state_core_next_i1_carry_i_12_n_0),
        .I4(state_inacc_next0_carry),
        .I5(state_core_next_i1_carry_i_10_n_0),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h00152ABF)) 
    state_core_next_i1_carry_i_4
       (.I0(state_inacc_next0_carry_1),
        .I1(Qr[71]),
        .I2(Qr[0]),
        .I3(state_core_next_i1_carry_i_12_n_0),
        .I4(state_inacc_next0_carry_0),
        .O(DI[0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_core_next_i1_carry_i_5
       (.I0(state_core_next_i1_carry_i_9_n_0),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    state_core_next_i1_carry_i_6
       (.I0(state_core_next_i1_carry_i_10_n_0),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2ABF0000)) 
    state_core_next_i1_carry_i_7
       (.I0(state_inacc_next0_carry_1),
        .I1(Qr[71]),
        .I2(Qr[0]),
        .I3(state_core_next_i1_carry_i_12_n_0),
        .I4(state_inacc_next0_carry),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    state_core_next_i1_carry_i_9
       (.I0(state_core_next_i1_carry_i_10_n_0),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .I3(Qr[74]),
        .O(state_core_next_i1_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry__0_i_1
       (.I0(Qr[76]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_22[2]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry__0_i_2
       (.I0(Qr[75]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_22[1]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry__0_i_3
       (.I0(Qr[74]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_22[0]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next0_carry__0_i_5
       (.I0(Qr[76]),
        .I1(Qr[0]),
        .I2(Qr[77]),
        .O(SRAM_reg_1_3[3]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next0_carry__0_i_6
       (.I0(Qr[75]),
        .I1(Qr[0]),
        .I2(Qr[76]),
        .O(SRAM_reg_1_3[2]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next0_carry__0_i_7
       (.I0(Qr[74]),
        .I1(Qr[0]),
        .I2(Qr[75]),
        .O(SRAM_reg_1_3[1]));
  LUT3 #(
    .INIT(8'h9A)) 
    state_inacc_next0_carry__0_i_8
       (.I0(event_inh),
        .I1(Qr[0]),
        .I2(Qr[74]),
        .O(SRAM_reg_1_3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry__1_i_1
       (.I0(Qr[78]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_23[1]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry__1_i_2
       (.I0(Qr[77]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_23[0]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next0_carry__1_i_3
       (.I0(Qr[80]),
        .I1(Qr[0]),
        .I2(Qr[79]),
        .O(SRAM_reg_1_5[2]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next0_carry__1_i_4
       (.I0(Qr[78]),
        .I1(Qr[0]),
        .I2(Qr[79]),
        .O(SRAM_reg_1_5[1]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next0_carry__1_i_5
       (.I0(Qr[77]),
        .I1(Qr[0]),
        .I2(Qr[78]),
        .O(SRAM_reg_1_5[0]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry_i_3
       (.I0(Qr[72]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_21[2]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry_i_4
       (.I0(Qr[71]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_21[1]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry_i_5
       (.I0(Qr[70]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_21[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    state_inacc_next0_carry_i_6
       (.I0(event_inh),
        .I1(Qr[0]),
        .I2(Qr[73]),
        .O(SRAM_reg_0_64[3]));
  LUT4 #(
    .INIT(16'hB444)) 
    state_inacc_next0_carry_i_7
       (.I0(Qr[0]),
        .I1(Qr[72]),
        .I2(event_inh),
        .I3(state_inacc_next0_carry),
        .O(SRAM_reg_0_64[2]));
  LUT4 #(
    .INIT(16'hB444)) 
    state_inacc_next0_carry_i_8
       (.I0(Qr[0]),
        .I1(Qr[71]),
        .I2(event_inh),
        .I3(state_inacc_next0_carry_1),
        .O(SRAM_reg_0_64[1]));
  LUT4 #(
    .INIT(16'hB444)) 
    state_inacc_next0_carry_i_9
       (.I0(Qr[0]),
        .I1(Qr[70]),
        .I2(event_inh),
        .I3(state_inacc_next0_carry_0),
        .O(SRAM_reg_0_64[0]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry__0_i_1
       (.I0(Qr[8]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_61[3]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry__0_i_2
       (.I0(Qr[76]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_61[2]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry__0_i_3
       (.I0(Qr[75]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_61[1]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry__0_i_4
       (.I0(Qr[74]),
        .I1(Qr[0]),
        .O(SRAM_reg_0_61[0]));
  LUT3 #(
    .INIT(8'h12)) 
    state_inacc_next1_carry__0_i_5
       (.I0(Qr[8]),
        .I1(Qr[0]),
        .I2(Qr[77]),
        .O(SRAM_reg_0_65[3]));
  LUT4 #(
    .INIT(16'h009A)) 
    state_inacc_next1_carry__0_i_6
       (.I0(Qr[76]),
        .I1(Qr[7]),
        .I2(Qr[8]),
        .I3(Qr[0]),
        .O(SRAM_reg_0_65[2]));
  LUT4 #(
    .INIT(16'h009A)) 
    state_inacc_next1_carry__0_i_7
       (.I0(Qr[75]),
        .I1(Qr[6]),
        .I2(Qr[8]),
        .I3(Qr[0]),
        .O(SRAM_reg_0_65[1]));
  LUT4 #(
    .INIT(16'h009A)) 
    state_inacc_next1_carry__0_i_8
       (.I0(Qr[74]),
        .I1(Qr[5]),
        .I2(Qr[8]),
        .I3(Qr[0]),
        .O(SRAM_reg_0_65[0]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry__1_i_1
       (.I0(Qr[78]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_19[1]));
  LUT2 #(
    .INIT(4'hB)) 
    state_inacc_next1_carry__1_i_2
       (.I0(Qr[0]),
        .I1(Qr[78]),
        .O(SRAM_reg_1_19[0]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next1_carry__1_i_3
       (.I0(Qr[80]),
        .I1(Qr[0]),
        .I2(Qr[79]),
        .O(SRAM_reg_1_4[2]));
  LUT3 #(
    .INIT(8'hED)) 
    state_inacc_next1_carry__1_i_4
       (.I0(Qr[78]),
        .I1(Qr[0]),
        .I2(Qr[79]),
        .O(SRAM_reg_1_4[1]));
  LUT3 #(
    .INIT(8'h12)) 
    state_inacc_next1_carry__1_i_5
       (.I0(Qr[8]),
        .I1(Qr[0]),
        .I2(Qr[78]),
        .O(SRAM_reg_1_4[0]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry_i_1
       (.I0(Qr[8]),
        .I1(Qr[0]),
        .O(param_leak_en03_out));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry_i_2
       (.I0(Qr[73]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_20[3]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry_i_3
       (.I0(Qr[72]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_20[2]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry_i_4
       (.I0(Qr[71]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_20[1]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next1_carry_i_5
       (.I0(Qr[70]),
        .I1(Qr[0]),
        .O(SRAM_reg_1_20[0]));
  LUT4 #(
    .INIT(16'h009A)) 
    state_inacc_next1_carry_i_6
       (.I0(Qr[73]),
        .I1(Qr[4]),
        .I2(Qr[8]),
        .I3(Qr[0]),
        .O(SRAM_reg_1_25[3]));
  LUT4 #(
    .INIT(16'h009A)) 
    state_inacc_next1_carry_i_7
       (.I0(Qr[72]),
        .I1(Qr[3]),
        .I2(Qr[8]),
        .I3(Qr[0]),
        .O(SRAM_reg_1_25[2]));
  LUT4 #(
    .INIT(16'h009A)) 
    state_inacc_next1_carry_i_8
       (.I0(Qr[71]),
        .I1(Qr[2]),
        .I2(Qr[8]),
        .I3(Qr[0]),
        .O(SRAM_reg_1_25[1]));
  LUT4 #(
    .INIT(16'h009A)) 
    state_inacc_next1_carry_i_9
       (.I0(Qr[70]),
        .I1(Qr[1]),
        .I2(Qr[8]),
        .I3(Qr[0]),
        .O(SRAM_reg_1_25[0]));
  LUT6 #(
    .INIT(64'hDFCD0000CF000000)) 
    v_down_next2_carry_i_1
       (.I0(\neuron_state_monitor_samp[6]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(\neuron_state_monitor_samp[7]_i_2_n_0 ),
        .I3(Qr[25]),
        .I4(Qr[0]),
        .I5(Qr[24]),
        .O(SRAM_reg_0_27[3]));
  LUT6 #(
    .INIT(64'hDFCD0000DD000000)) 
    v_down_next2_carry_i_2
       (.I0(\neuron_state_monitor_samp[5]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(\neuron_state_monitor_samp[4]_i_2_n_0 ),
        .I3(Qr[23]),
        .I4(Qr[0]),
        .I5(Qr[22]),
        .O(SRAM_reg_0_27[2]));
  LUT6 #(
    .INIT(64'hDFCD0000DD000000)) 
    v_down_next2_carry_i_3
       (.I0(\neuron_state_monitor_samp[3]_i_5_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(\neuron_state_monitor_samp[2]_i_2_n_0 ),
        .I3(Qr[21]),
        .I4(Qr[0]),
        .I5(Qr[20]),
        .O(SRAM_reg_0_27[1]));
  LUT6 #(
    .INIT(64'hFEEA0000FA000000)) 
    v_down_next2_carry_i_4
       (.I0(SRAM_reg_1_29),
        .I1(\neuron_state_monitor_samp[0]_i_2_n_0 ),
        .I2(\neuron_state_monitor_samp[1]_i_2_n_0 ),
        .I3(Qr[19]),
        .I4(Qr[0]),
        .I5(Qr[18]),
        .O(SRAM_reg_0_27[0]));
  LUT6 #(
    .INIT(64'h21CC00DD0CCC2DDD)) 
    v_down_next2_carry_i_5
       (.I0(\neuron_state_monitor_samp[7]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(Qr[25]),
        .I3(Qr[0]),
        .I4(\neuron_state_monitor_samp[6]_i_2_n_0 ),
        .I5(Qr[24]),
        .O(SRAM_reg_0_32[3]));
  LUT6 #(
    .INIT(64'h21CC00DD0CCC2DDD)) 
    v_down_next2_carry_i_6
       (.I0(\neuron_state_monitor_samp[5]_i_2_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(Qr[23]),
        .I3(Qr[0]),
        .I4(\neuron_state_monitor_samp[4]_i_2_n_0 ),
        .I5(Qr[22]),
        .O(SRAM_reg_0_32[2]));
  LUT6 #(
    .INIT(64'h21CC00DD0CCC2DDD)) 
    v_down_next2_carry_i_7
       (.I0(\neuron_state_monitor_samp[3]_i_5_n_0 ),
        .I1(SRAM_reg_1_29),
        .I2(Qr[21]),
        .I3(Qr[0]),
        .I4(\neuron_state_monitor_samp[2]_i_2_n_0 ),
        .I5(Qr[20]),
        .O(SRAM_reg_0_32[1]));
  LUT6 #(
    .INIT(64'h0110EAEA04EAEAEA)) 
    v_down_next2_carry_i_8
       (.I0(SRAM_reg_1_29),
        .I1(\neuron_state_monitor_samp[0]_i_2_n_0 ),
        .I2(\neuron_state_monitor_samp[1]_i_2_n_0 ),
        .I3(Qr[19]),
        .I4(Qr[0]),
        .I5(Qr[18]),
        .O(SRAM_reg_0_32[0]));
endmodule

module ODIN_design_ODIN_0_0_SRAM_8192x32_wrapper
   (SRAM_reg_3_0,
    Qr,
    SRAM_reg_3_1,
    SRAM_reg_3_2,
    SRAM_reg_3_3,
    SRAM_reg_2_0,
    SRAM_reg_2_1,
    SRAM_reg_2_2,
    SRAM_reg_2_3,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    state_core_next_i1_carry_i_11_0,
    \FSM_sequential_state_reg[0]_1 ,
    S,
    SRAM_reg_0_0,
    \spi_shift_reg_out_reg[12] ,
    state_inacc_next0_carry_i_7,
    CTRL_NEURMEM_ADDR,
    SPI_PROPAGATE_UNMAPPED_SYN,
    state_core_next_i1_carry_i_13_0,
    \state_core_next_i1_inferred__0/i__carry ,
    CLK,
    CTRL_SYNARRAY_CS,
    CTRL_SYNARRAY_ADDR,
    D,
    WEA,
    SRAM_reg_1_0,
    SRAM_reg_2_4,
    SRAM_reg_3_4,
    SRAM_reg_4_0,
    SRAM_reg_5_0,
    SRAM_reg_6_0,
    WE);
  output SRAM_reg_3_0;
  output [31:0]Qr;
  output SRAM_reg_3_1;
  output SRAM_reg_3_2;
  output SRAM_reg_3_3;
  output SRAM_reg_2_0;
  output SRAM_reg_2_1;
  output SRAM_reg_2_2;
  output SRAM_reg_2_3;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output [0:0]state_core_next_i1_carry_i_11_0;
  output \FSM_sequential_state_reg[0]_1 ;
  output [0:0]S;
  output [1:0]SRAM_reg_0_0;
  input [1:0]\spi_shift_reg_out_reg[12] ;
  input [2:0]state_inacc_next0_carry_i_7;
  input [2:0]CTRL_NEURMEM_ADDR;
  input SPI_PROPAGATE_UNMAPPED_SYN;
  input state_core_next_i1_carry_i_13_0;
  input \state_core_next_i1_inferred__0/i__carry ;
  input CLK;
  input CTRL_SYNARRAY_CS;
  input [12:0]CTRL_SYNARRAY_ADDR;
  input [31:0]D;
  input [0:0]WEA;
  input [0:0]SRAM_reg_1_0;
  input [0:0]SRAM_reg_2_4;
  input [0:0]SRAM_reg_3_4;
  input [0:0]SRAM_reg_4_0;
  input [0:0]SRAM_reg_5_0;
  input [0:0]SRAM_reg_6_0;
  input WE;

  wire CLK;
  wire [2:0]CTRL_NEURMEM_ADDR;
  wire [12:0]CTRL_SYNARRAY_ADDR;
  wire CTRL_SYNARRAY_CS;
  wire [31:0]D;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire [31:0]Qr;
  wire [0:0]S;
  wire SPI_PROPAGATE_UNMAPPED_SYN;
  wire [1:0]SRAM_reg_0_0;
  wire [0:0]SRAM_reg_1_0;
  wire SRAM_reg_2_0;
  wire SRAM_reg_2_1;
  wire SRAM_reg_2_2;
  wire SRAM_reg_2_3;
  wire [0:0]SRAM_reg_2_4;
  wire SRAM_reg_3_0;
  wire SRAM_reg_3_1;
  wire SRAM_reg_3_2;
  wire SRAM_reg_3_3;
  wire [0:0]SRAM_reg_3_4;
  wire [0:0]SRAM_reg_4_0;
  wire [0:0]SRAM_reg_5_0;
  wire [0:0]SRAM_reg_6_0;
  wire WE;
  wire [0:0]WEA;
  wire [1:0]\spi_shift_reg_out_reg[12] ;
  wire [0:0]state_core_next_i1_carry_i_11_0;
  wire state_core_next_i1_carry_i_13_0;
  wire state_core_next_i1_carry_i_17_n_0;
  wire state_core_next_i1_carry_i_18_n_0;
  wire state_core_next_i1_carry_i_19_n_0;
  wire state_core_next_i1_carry_i_21_n_0;
  wire state_core_next_i1_carry_i_22_n_0;
  wire state_core_next_i1_carry_i_24_n_0;
  wire state_core_next_i1_carry_i_25_n_0;
  wire state_core_next_i1_carry_i_27_n_0;
  wire state_core_next_i1_carry_i_28_n_0;
  wire \state_core_next_i1_inferred__0/i__carry ;
  wire [2:0]state_inacc_next0_carry_i_7;
  wire NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_2_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_3_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_4_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_5_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_6_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_SRAM_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_SRAM_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_SRAM_reg_7_DBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_SRAM_reg_7_SBITERR_UNCONNECTED;
  wire [31:4]NLW_SRAM_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_SRAM_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_SRAM_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_SRAM_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_SRAM_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_0
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_0_DOADO_UNCONNECTED[31:4],Qr[3:0]}),
        .DOBDO(NLW_SRAM_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    SRAM_reg_0_i_99__0
       (.I0(\FSM_sequential_state_reg[0]_1 ),
        .O(state_core_next_i1_carry_i_11_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_1
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_1_DOADO_UNCONNECTED[31:4],Qr[7:4]}),
        .DOBDO(NLW_SRAM_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({SRAM_reg_1_0,SRAM_reg_1_0,SRAM_reg_1_0,SRAM_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_2
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_2_DOADO_UNCONNECTED[31:4],Qr[11:8]}),
        .DOBDO(NLW_SRAM_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_2_SBITERR_UNCONNECTED),
        .WEA({SRAM_reg_2_4,SRAM_reg_2_4,SRAM_reg_2_4,SRAM_reg_2_4}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_3
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_3_DOADO_UNCONNECTED[31:4],Qr[15:12]}),
        .DOBDO(NLW_SRAM_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_3_SBITERR_UNCONNECTED),
        .WEA({SRAM_reg_3_4,SRAM_reg_3_4,SRAM_reg_3_4,SRAM_reg_3_4}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_4
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_4_DOADO_UNCONNECTED[31:4],Qr[19:16]}),
        .DOBDO(NLW_SRAM_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_4_SBITERR_UNCONNECTED),
        .WEA({SRAM_reg_4_0,SRAM_reg_4_0,SRAM_reg_4_0,SRAM_reg_4_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_5
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_5_DOADO_UNCONNECTED[31:4],Qr[23:20]}),
        .DOBDO(NLW_SRAM_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_5_SBITERR_UNCONNECTED),
        .WEA({SRAM_reg_5_0,SRAM_reg_5_0,SRAM_reg_5_0,SRAM_reg_5_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_6
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_6_DOADO_UNCONNECTED[31:4],Qr[27:24]}),
        .DOBDO(NLW_SRAM_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_6_SBITERR_UNCONNECTED),
        .WEA({SRAM_reg_6_0,SRAM_reg_6_0,SRAM_reg_6_0,SRAM_reg_6_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/synaptic_core_0/synarray_0/SRAM_reg_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    SRAM_reg_7
       (.ADDRARDADDR({1'b1,CTRL_SYNARRAY_ADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_SRAM_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_SRAM_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_SRAM_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_SRAM_reg_7_DOADO_UNCONNECTED[31:4],Qr[31:28]}),
        .DOBDO(NLW_SRAM_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_SRAM_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_SRAM_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_SRAM_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(CTRL_SYNARRAY_CS),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_SRAM_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_SRAM_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_SRAM_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_SRAM_reg_7_SBITERR_UNCONNECTED),
        .WEA({WE,WE,WE,WE}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7__0
       (.I0(\FSM_sequential_state_reg[0] ),
        .I1(\state_core_next_i1_inferred__0/i__carry ),
        .O(SRAM_reg_0_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_8__0
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .O(SRAM_reg_0_0[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[12]_i_2 
       (.I0(Qr[8]),
        .I1(Qr[24]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[0]),
        .I5(Qr[16]),
        .O(SRAM_reg_2_3));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[13]_i_4 
       (.I0(Qr[9]),
        .I1(Qr[25]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[1]),
        .I5(Qr[17]),
        .O(SRAM_reg_2_2));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[14]_i_4 
       (.I0(Qr[10]),
        .I1(Qr[26]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[2]),
        .I5(Qr[18]),
        .O(SRAM_reg_2_1));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[15]_i_4 
       (.I0(Qr[11]),
        .I1(Qr[27]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[3]),
        .I5(Qr[19]),
        .O(SRAM_reg_2_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[16]_i_4 
       (.I0(Qr[12]),
        .I1(Qr[28]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[4]),
        .I5(Qr[20]),
        .O(SRAM_reg_3_3));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[17]_i_4 
       (.I0(Qr[13]),
        .I1(Qr[29]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[5]),
        .I5(Qr[21]),
        .O(SRAM_reg_3_2));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[18]_i_4 
       (.I0(Qr[14]),
        .I1(Qr[30]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[6]),
        .I5(Qr[22]),
        .O(SRAM_reg_3_1));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \spi_shift_reg_out[19]_i_7 
       (.I0(Qr[15]),
        .I1(Qr[31]),
        .I2(\spi_shift_reg_out_reg[12] [1]),
        .I3(\spi_shift_reg_out_reg[12] [0]),
        .I4(Qr[7]),
        .I5(Qr[23]),
        .O(SRAM_reg_3_0));
  LUT5 #(
    .INIT(32'h45444555)) 
    state_core_next_i1_carry_i_11
       (.I0(state_inacc_next0_carry_i_7[1]),
        .I1(state_core_next_i1_carry_i_17_n_0),
        .I2(state_core_next_i1_carry_i_18_n_0),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .I4(state_core_next_i1_carry_i_19_n_0),
        .O(\FSM_sequential_state_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h45444555)) 
    state_core_next_i1_carry_i_13
       (.I0(state_inacc_next0_carry_i_7[2]),
        .I1(state_core_next_i1_carry_i_17_n_0),
        .I2(state_core_next_i1_carry_i_21_n_0),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .I4(state_core_next_i1_carry_i_22_n_0),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h45444555)) 
    state_core_next_i1_carry_i_14
       (.I0(state_inacc_next0_carry_i_7[0]),
        .I1(state_core_next_i1_carry_i_17_n_0),
        .I2(state_core_next_i1_carry_i_24_n_0),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .I4(state_core_next_i1_carry_i_25_n_0),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0511)) 
    state_core_next_i1_carry_i_17
       (.I0(SPI_PROPAGATE_UNMAPPED_SYN),
        .I1(state_core_next_i1_carry_i_27_n_0),
        .I2(state_core_next_i1_carry_i_28_n_0),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .I4(state_core_next_i1_carry_i_13_0),
        .O(state_core_next_i1_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_18
       (.I0(Qr[29]),
        .I1(Qr[25]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[21]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[17]),
        .O(state_core_next_i1_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_19
       (.I0(Qr[13]),
        .I1(Qr[9]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[5]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[1]),
        .O(state_core_next_i1_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_21
       (.I0(Qr[30]),
        .I1(Qr[26]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[22]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[18]),
        .O(state_core_next_i1_carry_i_21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_22
       (.I0(Qr[14]),
        .I1(Qr[10]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[6]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[2]),
        .O(state_core_next_i1_carry_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_24
       (.I0(Qr[28]),
        .I1(Qr[24]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[20]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[16]),
        .O(state_core_next_i1_carry_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_25
       (.I0(Qr[12]),
        .I1(Qr[8]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[4]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[0]),
        .O(state_core_next_i1_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_27
       (.I0(Qr[15]),
        .I1(Qr[11]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[7]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[3]),
        .O(state_core_next_i1_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_28
       (.I0(Qr[31]),
        .I1(Qr[27]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(Qr[23]),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .I5(Qr[19]),
        .O(state_core_next_i1_carry_i_28_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    state_core_next_i1_carry_i_8
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .O(S));
endmodule

module ODIN_design_ODIN_0_0_aer_out
   (AEROUT_REQ_reg_0,
    AEROUT_CTRL_BUSY,
    do_neuron1_transfer_reg_0,
    \neuron_state_monitor_samp_reg[7]_0 ,
    \neuron_state_monitor_samp_reg[4]_0 ,
    \neuron_state_monitor_samp_reg[0]_0 ,
    \neuron_state_monitor_samp_reg[1]_0 ,
    \neuron_state_monitor_samp_reg[2]_0 ,
    \neuron_state_monitor_samp_reg[3]_0 ,
    \neuron_state_monitor_samp_reg[6]_0 ,
    \neuron_state_monitor_samp_reg[5]_0 ,
    AEROUT_ADDR,
    AEROUT_ACK,
    CLK,
    AR,
    do_neuron0_transfer_reg_0,
    AEROUT_ADDR119_in,
    SPI_OUT_AER_MONITOR_EN,
    synapse_state_event,
    \AEROUT_ADDR_reg[7]_0 ,
    neuron_state_event,
    synapse_state_event_cond,
    D,
    \neuron_state_monitor_samp_reg[3]_1 ,
    \neuron_state_monitor_samp_reg[7]_1 ,
    \neuron_state_monitor_samp_reg[6]_1 ,
    \neuron_state_monitor_samp_reg[5]_1 ,
    \neuron_state_monitor_samp_reg[4]_1 ,
    \AEROUT_ADDR_reg[7]_1 );
  output AEROUT_REQ_reg_0;
  output AEROUT_CTRL_BUSY;
  output do_neuron1_transfer_reg_0;
  output \neuron_state_monitor_samp_reg[7]_0 ;
  output [0:0]\neuron_state_monitor_samp_reg[4]_0 ;
  output \neuron_state_monitor_samp_reg[0]_0 ;
  output \neuron_state_monitor_samp_reg[1]_0 ;
  output \neuron_state_monitor_samp_reg[2]_0 ;
  output \neuron_state_monitor_samp_reg[3]_0 ;
  output \neuron_state_monitor_samp_reg[6]_0 ;
  output \neuron_state_monitor_samp_reg[5]_0 ;
  output [7:0]AEROUT_ADDR;
  input AEROUT_ACK;
  input CLK;
  input [0:0]AR;
  input do_neuron0_transfer_reg_0;
  input AEROUT_ADDR119_in;
  input SPI_OUT_AER_MONITOR_EN;
  input synapse_state_event;
  input \AEROUT_ADDR_reg[7]_0 ;
  input neuron_state_event;
  input synapse_state_event_cond;
  input [3:0]D;
  input [3:0]\neuron_state_monitor_samp_reg[3]_1 ;
  input \neuron_state_monitor_samp_reg[7]_1 ;
  input \neuron_state_monitor_samp_reg[6]_1 ;
  input \neuron_state_monitor_samp_reg[5]_1 ;
  input \neuron_state_monitor_samp_reg[4]_1 ;
  input [7:0]\AEROUT_ADDR_reg[7]_1 ;

  wire AEROUT_ACK;
  wire AEROUT_ACK_sync;
  wire AEROUT_ACK_sync_del;
  wire AEROUT_ACK_sync_int;
  wire [7:0]AEROUT_ADDR;
  wire AEROUT_ADDR119_in;
  wire \AEROUT_ADDR[7]_i_1_n_0 ;
  wire \AEROUT_ADDR[7]_i_5_n_0 ;
  wire \AEROUT_ADDR_reg[7]_0 ;
  wire [7:0]\AEROUT_ADDR_reg[7]_1 ;
  wire AEROUT_CTRL_BUSY;
  wire AEROUT_CTRL_BUSY_i_1_n_0;
  wire AEROUT_CTRL_BUSY_i_2_n_0;
  wire AEROUT_REQ_i_1_n_0;
  wire AEROUT_REQ_i_2_n_0;
  wire AEROUT_REQ_i_3_n_0;
  wire AEROUT_REQ_reg_0;
  wire [0:0]AR;
  wire CLK;
  wire [3:0]D;
  wire SPI_OUT_AER_MONITOR_EN;
  wire do_neuron0_transfer_i_1_n_0;
  wire do_neuron0_transfer_i_2_n_0;
  wire do_neuron0_transfer_reg_0;
  wire do_neuron0_transfer_reg_n_0;
  wire do_neuron1_transfer_i_1_n_0;
  wire do_neuron1_transfer_i_2_n_0;
  wire do_neuron1_transfer_reg_0;
  wire do_neuron1_transfer_reg_n_0;
  wire neuron_state_event;
  wire [7:0]neuron_state_monitor_samp;
  wire \neuron_state_monitor_samp_reg[0]_0 ;
  wire \neuron_state_monitor_samp_reg[1]_0 ;
  wire \neuron_state_monitor_samp_reg[2]_0 ;
  wire \neuron_state_monitor_samp_reg[3]_0 ;
  wire [3:0]\neuron_state_monitor_samp_reg[3]_1 ;
  wire [0:0]\neuron_state_monitor_samp_reg[4]_0 ;
  wire \neuron_state_monitor_samp_reg[4]_1 ;
  wire \neuron_state_monitor_samp_reg[5]_0 ;
  wire \neuron_state_monitor_samp_reg[5]_1 ;
  wire \neuron_state_monitor_samp_reg[6]_0 ;
  wire \neuron_state_monitor_samp_reg[6]_1 ;
  wire \neuron_state_monitor_samp_reg[7]_0 ;
  wire \neuron_state_monitor_samp_reg[7]_1 ;
  wire synapse_state_event;
  wire synapse_state_event_cond;
  wire synapse_state_event_del_i_1_n_0;
  wire synapse_state_event_del_i_2_n_0;
  wire synapse_state_event_del_reg_n_0;
  wire [3:0]synapse_state_samp;

  FDCE AEROUT_ACK_sync_del_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(AEROUT_ACK_sync),
        .Q(AEROUT_ACK_sync_del));
  FDCE AEROUT_ACK_sync_int_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(AEROUT_ACK),
        .Q(AEROUT_ACK_sync_int));
  FDCE AEROUT_ACK_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(AEROUT_ACK_sync_int),
        .Q(AEROUT_ACK_sync));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \AEROUT_ADDR[0]_i_4 
       (.I0(neuron_state_monitor_samp[0]),
        .I1(do_neuron1_transfer_reg_n_0),
        .I2(AEROUT_REQ_reg_0),
        .I3(synapse_state_samp[0]),
        .O(\neuron_state_monitor_samp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \AEROUT_ADDR[1]_i_4 
       (.I0(neuron_state_monitor_samp[1]),
        .I1(do_neuron1_transfer_reg_n_0),
        .I2(AEROUT_REQ_reg_0),
        .I3(synapse_state_samp[1]),
        .O(\neuron_state_monitor_samp_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \AEROUT_ADDR[2]_i_5 
       (.I0(neuron_state_monitor_samp[2]),
        .I1(do_neuron1_transfer_reg_n_0),
        .I2(AEROUT_REQ_reg_0),
        .I3(synapse_state_samp[2]),
        .O(\neuron_state_monitor_samp_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AEROUT_ADDR[3]_i_4 
       (.I0(neuron_state_monitor_samp[3]),
        .I1(do_neuron1_transfer_reg_n_0),
        .I2(AEROUT_REQ_reg_0),
        .I3(synapse_state_samp[3]),
        .O(\neuron_state_monitor_samp_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AEROUT_ADDR[4]_i_6 
       (.I0(do_neuron1_transfer_reg_n_0),
        .I1(AEROUT_REQ_reg_0),
        .O(do_neuron1_transfer_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \AEROUT_ADDR[5]_i_3 
       (.I0(neuron_state_monitor_samp[5]),
        .I1(AEROUT_REQ_reg_0),
        .I2(do_neuron1_transfer_reg_n_0),
        .O(\neuron_state_monitor_samp_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \AEROUT_ADDR[6]_i_5 
       (.I0(neuron_state_monitor_samp[6]),
        .I1(AEROUT_REQ_reg_0),
        .I2(do_neuron1_transfer_reg_n_0),
        .O(\neuron_state_monitor_samp_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hC0F02222)) 
    \AEROUT_ADDR[7]_i_1 
       (.I0(AEROUT_ADDR119_in),
        .I1(AEROUT_ACK_sync),
        .I2(\AEROUT_ADDR[7]_i_5_n_0 ),
        .I3(AEROUT_ACK_sync_del),
        .I4(SPI_OUT_AER_MONITOR_EN),
        .O(\AEROUT_ADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000FF32)) 
    \AEROUT_ADDR[7]_i_5 
       (.I0(do_neuron1_transfer_reg_n_0),
        .I1(AEROUT_REQ_reg_0),
        .I2(synapse_state_event_del_reg_n_0),
        .I3(do_neuron0_transfer_reg_0),
        .I4(AEROUT_ACK_sync),
        .O(\AEROUT_ADDR[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFE0EFEFEFEF)) 
    \AEROUT_ADDR[7]_i_6 
       (.I0(synapse_state_event),
        .I1(\AEROUT_ADDR_reg[7]_0 ),
        .I2(do_neuron0_transfer_reg_0),
        .I3(neuron_state_monitor_samp[7]),
        .I4(AEROUT_REQ_reg_0),
        .I5(do_neuron1_transfer_reg_n_0),
        .O(\neuron_state_monitor_samp_reg[7]_0 ));
  FDCE \AEROUT_ADDR_reg[0] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [0]),
        .Q(AEROUT_ADDR[0]));
  FDCE \AEROUT_ADDR_reg[1] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [1]),
        .Q(AEROUT_ADDR[1]));
  FDCE \AEROUT_ADDR_reg[2] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [2]),
        .Q(AEROUT_ADDR[2]));
  FDCE \AEROUT_ADDR_reg[3] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [3]),
        .Q(AEROUT_ADDR[3]));
  FDCE \AEROUT_ADDR_reg[4] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [4]),
        .Q(AEROUT_ADDR[4]));
  FDCE \AEROUT_ADDR_reg[5] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [5]),
        .Q(AEROUT_ADDR[5]));
  FDCE \AEROUT_ADDR_reg[6] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [6]),
        .Q(AEROUT_ADDR[6]));
  FDCE \AEROUT_ADDR_reg[7] 
       (.C(CLK),
        .CE(\AEROUT_ADDR[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\AEROUT_ADDR_reg[7]_1 [7]),
        .Q(AEROUT_ADDR[7]));
  LUT6 #(
    .INIT(64'hF0EEFFFFF0EE0000)) 
    AEROUT_CTRL_BUSY_i_1
       (.I0(AEROUT_ADDR119_in),
        .I1(AEROUT_ACK_sync),
        .I2(AEROUT_CTRL_BUSY_i_2_n_0),
        .I3(SPI_OUT_AER_MONITOR_EN),
        .I4(AEROUT_REQ_i_2_n_0),
        .I5(AEROUT_CTRL_BUSY),
        .O(AEROUT_CTRL_BUSY_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    AEROUT_CTRL_BUSY_i_2
       (.I0(do_neuron0_transfer_reg_n_0),
        .I1(synapse_state_event_del_reg_n_0),
        .I2(AEROUT_ACK_sync_del),
        .I3(AEROUT_ACK_sync),
        .I4(AEROUT_REQ_i_3_n_0),
        .O(AEROUT_CTRL_BUSY_i_2_n_0));
  FDCE AEROUT_CTRL_BUSY_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(AEROUT_CTRL_BUSY_i_1_n_0),
        .Q(AEROUT_CTRL_BUSY));
  LUT3 #(
    .INIT(8'hB8)) 
    AEROUT_REQ_i_1
       (.I0(\AEROUT_ADDR[7]_i_1_n_0 ),
        .I1(AEROUT_REQ_i_2_n_0),
        .I2(AEROUT_REQ_reg_0),
        .O(AEROUT_REQ_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF3FFF0EE)) 
    AEROUT_REQ_i_2
       (.I0(AEROUT_ADDR119_in),
        .I1(AEROUT_ACK_sync),
        .I2(AEROUT_REQ_i_3_n_0),
        .I3(SPI_OUT_AER_MONITOR_EN),
        .I4(AEROUT_ACK_sync_del),
        .O(AEROUT_REQ_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFAFAE)) 
    AEROUT_REQ_i_3
       (.I0(AEROUT_ACK_sync),
        .I1(do_neuron1_transfer_reg_n_0),
        .I2(AEROUT_REQ_reg_0),
        .I3(synapse_state_event_del_reg_n_0),
        .I4(do_neuron0_transfer_reg_0),
        .O(AEROUT_REQ_i_3_n_0));
  FDCE AEROUT_REQ_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(AEROUT_REQ_i_1_n_0),
        .Q(AEROUT_REQ_reg_0));
  LUT6 #(
    .INIT(64'h008F000000800000)) 
    do_neuron0_transfer_i_1
       (.I0(neuron_state_event),
        .I1(do_neuron0_transfer_reg_0),
        .I2(\AEROUT_ADDR[7]_i_5_n_0 ),
        .I3(do_neuron0_transfer_i_2_n_0),
        .I4(SPI_OUT_AER_MONITOR_EN),
        .I5(do_neuron0_transfer_reg_n_0),
        .O(do_neuron0_transfer_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    do_neuron0_transfer_i_2
       (.I0(AEROUT_ACK_sync_del),
        .I1(AEROUT_ACK_sync),
        .O(do_neuron0_transfer_i_2_n_0));
  FDCE do_neuron0_transfer_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(do_neuron0_transfer_i_1_n_0),
        .Q(do_neuron0_transfer_reg_n_0));
  LUT6 #(
    .INIT(64'hBBAB000088A80000)) 
    do_neuron1_transfer_i_1
       (.I0(do_neuron1_transfer_i_2_n_0),
        .I1(\AEROUT_ADDR[7]_i_5_n_0 ),
        .I2(AEROUT_ACK_sync_del),
        .I3(AEROUT_ACK_sync),
        .I4(SPI_OUT_AER_MONITOR_EN),
        .I5(do_neuron1_transfer_reg_n_0),
        .O(do_neuron1_transfer_i_1_n_0));
  LUT6 #(
    .INIT(64'h0808080808FB0808)) 
    do_neuron1_transfer_i_2
       (.I0(do_neuron0_transfer_reg_n_0),
        .I1(AEROUT_ACK_sync_del),
        .I2(AEROUT_ACK_sync),
        .I3(AEROUT_REQ_reg_0),
        .I4(do_neuron1_transfer_reg_n_0),
        .I5(do_neuron0_transfer_reg_0),
        .O(do_neuron1_transfer_i_2_n_0));
  FDCE do_neuron1_transfer_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(do_neuron1_transfer_i_1_n_0),
        .Q(do_neuron1_transfer_reg_n_0));
  FDRE \neuron_state_monitor_samp_reg[0] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[3]_1 [0]),
        .Q(neuron_state_monitor_samp[0]),
        .R(1'b0));
  FDRE \neuron_state_monitor_samp_reg[1] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[3]_1 [1]),
        .Q(neuron_state_monitor_samp[1]),
        .R(1'b0));
  FDRE \neuron_state_monitor_samp_reg[2] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[3]_1 [2]),
        .Q(neuron_state_monitor_samp[2]),
        .R(1'b0));
  FDRE \neuron_state_monitor_samp_reg[3] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[3]_1 [3]),
        .Q(neuron_state_monitor_samp[3]),
        .R(1'b0));
  FDRE \neuron_state_monitor_samp_reg[4] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[4]_1 ),
        .Q(\neuron_state_monitor_samp_reg[4]_0 ),
        .R(1'b0));
  FDRE \neuron_state_monitor_samp_reg[5] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[5]_1 ),
        .Q(neuron_state_monitor_samp[5]),
        .R(1'b0));
  FDRE \neuron_state_monitor_samp_reg[6] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[6]_1 ),
        .Q(neuron_state_monitor_samp[6]),
        .R(1'b0));
  FDRE \neuron_state_monitor_samp_reg[7] 
       (.C(CLK),
        .CE(neuron_state_event),
        .D(\neuron_state_monitor_samp_reg[7]_1 ),
        .Q(neuron_state_monitor_samp[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40FF000040000000)) 
    synapse_state_event_del_i_1
       (.I0(AEROUT_REQ_reg_0),
        .I1(neuron_state_event),
        .I2(synapse_state_event_cond),
        .I3(synapse_state_event_del_i_2_n_0),
        .I4(SPI_OUT_AER_MONITOR_EN),
        .I5(synapse_state_event_del_reg_n_0),
        .O(synapse_state_event_del_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000ABAA)) 
    synapse_state_event_del_i_2
       (.I0(do_neuron0_transfer_reg_0),
        .I1(do_neuron1_transfer_reg_n_0),
        .I2(AEROUT_REQ_reg_0),
        .I3(synapse_state_event_del_reg_n_0),
        .I4(AEROUT_ACK_sync),
        .I5(AEROUT_ACK_sync_del),
        .O(synapse_state_event_del_i_2_n_0));
  FDCE synapse_state_event_del_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(synapse_state_event_del_i_1_n_0),
        .Q(synapse_state_event_del_reg_n_0));
  FDRE \synapse_state_samp_reg[0] 
       (.C(CLK),
        .CE(synapse_state_event_cond),
        .D(D[0]),
        .Q(synapse_state_samp[0]),
        .R(1'b0));
  FDRE \synapse_state_samp_reg[1] 
       (.C(CLK),
        .CE(synapse_state_event_cond),
        .D(D[1]),
        .Q(synapse_state_samp[1]),
        .R(1'b0));
  FDRE \synapse_state_samp_reg[2] 
       (.C(CLK),
        .CE(synapse_state_event_cond),
        .D(D[2]),
        .Q(synapse_state_samp[2]),
        .R(1'b0));
  FDRE \synapse_state_samp_reg[3] 
       (.C(CLK),
        .CE(synapse_state_event_cond),
        .D(D[3]),
        .Q(synapse_state_samp[3]),
        .R(1'b0));
endmodule

module ODIN_design_ODIN_0_0_controller
   (AERIN_REQ_sync,
    SPI_GATE_ACTIVITY_sync,
    AEROUT_REQ_reg,
    synapse_state_event_cond,
    neuron_state_event,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[2]_2 ,
    \FSM_sequential_state_reg[2]_3 ,
    \FSM_sequential_state_reg[2]_4 ,
    \FSM_sequential_state_reg[2]_5 ,
    \FSM_sequential_state_reg[2]_6 ,
    \FSM_sequential_state_reg[2]_7 ,
    \FSM_sequential_state_reg[2]_8 ,
    \FSM_sequential_state_reg[2]_9 ,
    \FSM_sequential_state_reg[2]_10 ,
    \FSM_sequential_state_reg[2]_11 ,
    \FSM_sequential_state_reg[2]_12 ,
    \FSM_sequential_state_reg[2]_13 ,
    \FSM_sequential_state_reg[2]_14 ,
    \FSM_sequential_state_reg[2]_15 ,
    \FSM_sequential_state_reg[2]_16 ,
    \FSM_sequential_state_reg[2]_17 ,
    \FSM_sequential_state_reg[2]_18 ,
    \FSM_sequential_state_reg[2]_19 ,
    \FSM_sequential_state_reg[2]_20 ,
    \FSM_sequential_state_reg[2]_21 ,
    \FSM_sequential_state_reg[2]_22 ,
    \FSM_sequential_state_reg[2]_23 ,
    \FSM_sequential_state_reg[2]_24 ,
    \FSM_sequential_state_reg[2]_25 ,
    \FSM_sequential_state_reg[2]_26 ,
    \FSM_sequential_state_reg[2]_27 ,
    \FSM_sequential_state_reg[2]_28 ,
    \FSM_sequential_state_reg[2]_29 ,
    \FSM_sequential_state_reg[2]_30 ,
    \FSM_sequential_state_reg[2]_31 ,
    SPI_GATE_ACTIVITY_sync_reg_0,
    SRAM_reg_0,
    SPI_GATE_ACTIVITY_sync_reg_1,
    SPI_GATE_ACTIVITY_sync_reg_2,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    AERIN_ADDR_4_sp_1,
    AERIN_REQ_sync_reg_0,
    SRAM_reg_7,
    D,
    SRAM_reg_6,
    SRAM_reg_5,
    SRAM_reg_4,
    SRAM_reg_3,
    SRAM_reg_2,
    SRAM_reg_1,
    SRAM_reg_0_0,
    \genblk2[240].NEUR_V_UP_reg[240] ,
    \genblk2[240].NEUR_V_DOWN_reg[240] ,
    \neur_cnt_reg[5]_0 ,
    \neur_cnt_reg[4]_0 ,
    \genblk2[241].NEUR_V_UP_reg[241] ,
    \genblk2[241].NEUR_V_DOWN_reg[241] ,
    \genblk2[242].NEUR_V_UP_reg[242] ,
    \genblk2[242].NEUR_V_DOWN_reg[242] ,
    \genblk2[243].NEUR_V_UP_reg[243] ,
    \genblk2[243].NEUR_V_DOWN_reg[243] ,
    \genblk2[244].NEUR_V_UP_reg[244] ,
    \genblk2[244].NEUR_V_DOWN_reg[244] ,
    \genblk2[245].NEUR_V_UP_reg[245] ,
    \genblk2[245].NEUR_V_DOWN_reg[245] ,
    \genblk2[246].NEUR_V_UP_reg[246] ,
    \genblk2[246].NEUR_V_DOWN_reg[246] ,
    \genblk2[247].NEUR_V_UP_reg[247] ,
    \genblk2[247].NEUR_V_DOWN_reg[247] ,
    \genblk2[248].NEUR_V_UP_reg[248] ,
    \genblk2[248].NEUR_V_DOWN_reg[248] ,
    \genblk2[249].NEUR_V_UP_reg[249] ,
    \genblk2[249].NEUR_V_DOWN_reg[249] ,
    \genblk2[250].NEUR_V_UP_reg[250] ,
    \genblk2[250].NEUR_V_DOWN_reg[250] ,
    \genblk2[251].NEUR_V_UP_reg[251] ,
    \genblk2[251].NEUR_V_DOWN_reg[251] ,
    \genblk2[252].NEUR_V_UP_reg[252] ,
    \genblk2[252].NEUR_V_DOWN_reg[252] ,
    \genblk2[253].NEUR_V_UP_reg[253] ,
    \genblk2[253].NEUR_V_DOWN_reg[253] ,
    \genblk2[254].NEUR_V_UP_reg[254] ,
    \genblk2[254].NEUR_V_DOWN_reg[254] ,
    \genblk2[255].NEUR_V_UP_reg[255] ,
    \genblk2[255].NEUR_V_DOWN_reg[255] ,
    \genblk2[224].NEUR_V_UP_reg[224] ,
    \genblk2[224].NEUR_V_DOWN_reg[224] ,
    \genblk2[225].NEUR_V_UP_reg[225] ,
    \genblk2[225].NEUR_V_DOWN_reg[225] ,
    \genblk2[226].NEUR_V_UP_reg[226] ,
    \genblk2[226].NEUR_V_DOWN_reg[226] ,
    \genblk2[227].NEUR_V_UP_reg[227] ,
    \genblk2[227].NEUR_V_DOWN_reg[227] ,
    \genblk2[228].NEUR_V_UP_reg[228] ,
    \genblk2[228].NEUR_V_DOWN_reg[228] ,
    \genblk2[229].NEUR_V_UP_reg[229] ,
    \genblk2[229].NEUR_V_DOWN_reg[229] ,
    \genblk2[230].NEUR_V_UP_reg[230] ,
    \genblk2[230].NEUR_V_DOWN_reg[230] ,
    \genblk2[231].NEUR_V_UP_reg[231] ,
    \genblk2[231].NEUR_V_DOWN_reg[231] ,
    \genblk2[232].NEUR_V_UP_reg[232] ,
    \genblk2[232].NEUR_V_DOWN_reg[232] ,
    \genblk2[233].NEUR_V_UP_reg[233] ,
    \genblk2[233].NEUR_V_DOWN_reg[233] ,
    \genblk2[234].NEUR_V_UP_reg[234] ,
    \genblk2[234].NEUR_V_DOWN_reg[234] ,
    \genblk2[235].NEUR_V_UP_reg[235] ,
    \genblk2[235].NEUR_V_DOWN_reg[235] ,
    \genblk2[236].NEUR_V_UP_reg[236] ,
    \genblk2[236].NEUR_V_DOWN_reg[236] ,
    \genblk2[237].NEUR_V_UP_reg[237] ,
    \genblk2[237].NEUR_V_DOWN_reg[237] ,
    \genblk2[238].NEUR_V_UP_reg[238] ,
    \genblk2[238].NEUR_V_DOWN_reg[238] ,
    \genblk2[239].NEUR_V_UP_reg[239] ,
    \genblk2[239].NEUR_V_DOWN_reg[239] ,
    \genblk2[208].NEUR_V_UP_reg[208] ,
    \genblk2[208].NEUR_V_DOWN_reg[208] ,
    \genblk2[209].NEUR_V_UP_reg[209] ,
    \genblk2[209].NEUR_V_DOWN_reg[209] ,
    \genblk2[210].NEUR_V_UP_reg[210] ,
    \genblk2[210].NEUR_V_DOWN_reg[210] ,
    \genblk2[211].NEUR_V_UP_reg[211] ,
    \genblk2[211].NEUR_V_DOWN_reg[211] ,
    \genblk2[212].NEUR_V_UP_reg[212] ,
    \genblk2[212].NEUR_V_DOWN_reg[212] ,
    \genblk2[213].NEUR_V_UP_reg[213] ,
    \genblk2[213].NEUR_V_DOWN_reg[213] ,
    \genblk2[214].NEUR_V_UP_reg[214] ,
    \genblk2[214].NEUR_V_DOWN_reg[214] ,
    \genblk2[215].NEUR_V_UP_reg[215] ,
    \genblk2[215].NEUR_V_DOWN_reg[215] ,
    \genblk2[216].NEUR_V_UP_reg[216] ,
    \genblk2[216].NEUR_V_DOWN_reg[216] ,
    \genblk2[217].NEUR_V_UP_reg[217] ,
    \genblk2[217].NEUR_V_DOWN_reg[217] ,
    \genblk2[218].NEUR_V_UP_reg[218] ,
    \genblk2[218].NEUR_V_DOWN_reg[218] ,
    \genblk2[219].NEUR_V_UP_reg[219] ,
    \genblk2[219].NEUR_V_DOWN_reg[219] ,
    \genblk2[220].NEUR_V_UP_reg[220] ,
    \genblk2[220].NEUR_V_DOWN_reg[220] ,
    \genblk2[221].NEUR_V_UP_reg[221] ,
    \genblk2[221].NEUR_V_DOWN_reg[221] ,
    \genblk2[222].NEUR_V_UP_reg[222] ,
    \genblk2[222].NEUR_V_DOWN_reg[222] ,
    \genblk2[223].NEUR_V_UP_reg[223] ,
    \genblk2[223].NEUR_V_DOWN_reg[223] ,
    \genblk2[192].NEUR_V_UP_reg[192] ,
    \genblk2[192].NEUR_V_DOWN_reg[192] ,
    \genblk2[193].NEUR_V_UP_reg[193] ,
    \genblk2[193].NEUR_V_DOWN_reg[193] ,
    \genblk2[194].NEUR_V_UP_reg[194] ,
    \genblk2[194].NEUR_V_DOWN_reg[194] ,
    \genblk2[195].NEUR_V_UP_reg[195] ,
    \genblk2[195].NEUR_V_DOWN_reg[195] ,
    \genblk2[196].NEUR_V_UP_reg[196] ,
    \genblk2[196].NEUR_V_DOWN_reg[196] ,
    \genblk2[197].NEUR_V_UP_reg[197] ,
    \genblk2[197].NEUR_V_DOWN_reg[197] ,
    \genblk2[198].NEUR_V_UP_reg[198] ,
    \genblk2[198].NEUR_V_DOWN_reg[198] ,
    \genblk2[199].NEUR_V_UP_reg[199] ,
    \genblk2[199].NEUR_V_DOWN_reg[199] ,
    \genblk2[200].NEUR_V_UP_reg[200] ,
    \genblk2[200].NEUR_V_DOWN_reg[200] ,
    \genblk2[201].NEUR_V_UP_reg[201] ,
    \genblk2[201].NEUR_V_DOWN_reg[201] ,
    \genblk2[202].NEUR_V_UP_reg[202] ,
    \genblk2[202].NEUR_V_DOWN_reg[202] ,
    \genblk2[203].NEUR_V_UP_reg[203] ,
    \genblk2[203].NEUR_V_DOWN_reg[203] ,
    \genblk2[204].NEUR_V_UP_reg[204] ,
    \genblk2[204].NEUR_V_DOWN_reg[204] ,
    \genblk2[205].NEUR_V_UP_reg[205] ,
    \genblk2[205].NEUR_V_DOWN_reg[205] ,
    \genblk2[206].NEUR_V_UP_reg[206] ,
    \genblk2[206].NEUR_V_DOWN_reg[206] ,
    \genblk2[207].NEUR_V_UP_reg[207] ,
    \genblk2[207].NEUR_V_DOWN_reg[207] ,
    \genblk2[176].NEUR_V_UP_reg[176] ,
    \genblk2[176].NEUR_V_DOWN_reg[176] ,
    \genblk2[177].NEUR_V_UP_reg[177] ,
    \genblk2[177].NEUR_V_DOWN_reg[177] ,
    \genblk2[178].NEUR_V_UP_reg[178] ,
    \genblk2[178].NEUR_V_DOWN_reg[178] ,
    \genblk2[179].NEUR_V_UP_reg[179] ,
    \genblk2[179].NEUR_V_DOWN_reg[179] ,
    \genblk2[180].NEUR_V_UP_reg[180] ,
    \genblk2[180].NEUR_V_DOWN_reg[180] ,
    \genblk2[181].NEUR_V_UP_reg[181] ,
    \genblk2[181].NEUR_V_DOWN_reg[181] ,
    \genblk2[182].NEUR_V_UP_reg[182] ,
    \genblk2[182].NEUR_V_DOWN_reg[182] ,
    \genblk2[183].NEUR_V_UP_reg[183] ,
    \genblk2[183].NEUR_V_DOWN_reg[183] ,
    \genblk2[184].NEUR_V_UP_reg[184] ,
    \genblk2[184].NEUR_V_DOWN_reg[184] ,
    \genblk2[185].NEUR_V_UP_reg[185] ,
    \genblk2[185].NEUR_V_DOWN_reg[185] ,
    \genblk2[186].NEUR_V_UP_reg[186] ,
    \genblk2[186].NEUR_V_DOWN_reg[186] ,
    \genblk2[187].NEUR_V_UP_reg[187] ,
    \genblk2[187].NEUR_V_DOWN_reg[187] ,
    \genblk2[188].NEUR_V_UP_reg[188] ,
    \genblk2[188].NEUR_V_DOWN_reg[188] ,
    \genblk2[189].NEUR_V_UP_reg[189] ,
    \genblk2[189].NEUR_V_DOWN_reg[189] ,
    \genblk2[190].NEUR_V_UP_reg[190] ,
    \genblk2[190].NEUR_V_DOWN_reg[190] ,
    \genblk2[191].NEUR_V_UP_reg[191] ,
    \genblk2[191].NEUR_V_DOWN_reg[191] ,
    \genblk2[160].NEUR_V_UP_reg[160] ,
    \genblk2[160].NEUR_V_DOWN_reg[160] ,
    \genblk2[161].NEUR_V_UP_reg[161] ,
    \genblk2[161].NEUR_V_DOWN_reg[161] ,
    \genblk2[162].NEUR_V_UP_reg[162] ,
    \genblk2[162].NEUR_V_DOWN_reg[162] ,
    \genblk2[163].NEUR_V_UP_reg[163] ,
    \genblk2[163].NEUR_V_DOWN_reg[163] ,
    \genblk2[164].NEUR_V_UP_reg[164] ,
    \genblk2[164].NEUR_V_DOWN_reg[164] ,
    \genblk2[165].NEUR_V_UP_reg[165] ,
    \genblk2[165].NEUR_V_DOWN_reg[165] ,
    \genblk2[166].NEUR_V_UP_reg[166] ,
    \genblk2[166].NEUR_V_DOWN_reg[166] ,
    \genblk2[167].NEUR_V_UP_reg[167] ,
    \genblk2[167].NEUR_V_DOWN_reg[167] ,
    \genblk2[168].NEUR_V_UP_reg[168] ,
    \genblk2[168].NEUR_V_DOWN_reg[168] ,
    \genblk2[169].NEUR_V_UP_reg[169] ,
    \genblk2[169].NEUR_V_DOWN_reg[169] ,
    \genblk2[170].NEUR_V_UP_reg[170] ,
    \genblk2[170].NEUR_V_DOWN_reg[170] ,
    \genblk2[171].NEUR_V_UP_reg[171] ,
    \genblk2[171].NEUR_V_DOWN_reg[171] ,
    \genblk2[172].NEUR_V_UP_reg[172] ,
    \genblk2[172].NEUR_V_DOWN_reg[172] ,
    \genblk2[173].NEUR_V_UP_reg[173] ,
    \genblk2[173].NEUR_V_DOWN_reg[173] ,
    \genblk2[174].NEUR_V_UP_reg[174] ,
    \genblk2[174].NEUR_V_DOWN_reg[174] ,
    \genblk2[175].NEUR_V_UP_reg[175] ,
    \genblk2[175].NEUR_V_DOWN_reg[175] ,
    \genblk2[144].NEUR_V_UP_reg[144] ,
    \genblk2[144].NEUR_V_DOWN_reg[144] ,
    \genblk2[145].NEUR_V_UP_reg[145] ,
    \genblk2[145].NEUR_V_DOWN_reg[145] ,
    \genblk2[146].NEUR_V_UP_reg[146] ,
    \genblk2[146].NEUR_V_DOWN_reg[146] ,
    \genblk2[147].NEUR_V_UP_reg[147] ,
    \genblk2[147].NEUR_V_DOWN_reg[147] ,
    \genblk2[148].NEUR_V_UP_reg[148] ,
    \genblk2[148].NEUR_V_DOWN_reg[148] ,
    \genblk2[149].NEUR_V_UP_reg[149] ,
    \genblk2[149].NEUR_V_DOWN_reg[149] ,
    \genblk2[150].NEUR_V_UP_reg[150] ,
    \genblk2[150].NEUR_V_DOWN_reg[150] ,
    \genblk2[151].NEUR_V_UP_reg[151] ,
    \genblk2[151].NEUR_V_DOWN_reg[151] ,
    \genblk2[152].NEUR_V_UP_reg[152] ,
    \genblk2[152].NEUR_V_DOWN_reg[152] ,
    \genblk2[153].NEUR_V_UP_reg[153] ,
    \genblk2[153].NEUR_V_DOWN_reg[153] ,
    \genblk2[154].NEUR_V_UP_reg[154] ,
    \genblk2[154].NEUR_V_DOWN_reg[154] ,
    \genblk2[155].NEUR_V_UP_reg[155] ,
    \genblk2[155].NEUR_V_DOWN_reg[155] ,
    \genblk2[156].NEUR_V_UP_reg[156] ,
    \genblk2[156].NEUR_V_DOWN_reg[156] ,
    \genblk2[157].NEUR_V_UP_reg[157] ,
    \genblk2[157].NEUR_V_DOWN_reg[157] ,
    \genblk2[158].NEUR_V_UP_reg[158] ,
    \genblk2[158].NEUR_V_DOWN_reg[158] ,
    \genblk2[159].NEUR_V_UP_reg[159] ,
    \genblk2[159].NEUR_V_DOWN_reg[159] ,
    \genblk2[128].NEUR_V_UP_reg[128] ,
    \genblk2[128].NEUR_V_DOWN_reg[128] ,
    \genblk2[129].NEUR_V_UP_reg[129] ,
    \genblk2[129].NEUR_V_DOWN_reg[129] ,
    \genblk2[130].NEUR_V_UP_reg[130] ,
    \genblk2[130].NEUR_V_DOWN_reg[130] ,
    \genblk2[131].NEUR_V_UP_reg[131] ,
    \genblk2[131].NEUR_V_DOWN_reg[131] ,
    \genblk2[132].NEUR_V_UP_reg[132] ,
    \genblk2[132].NEUR_V_DOWN_reg[132] ,
    \genblk2[133].NEUR_V_UP_reg[133] ,
    \genblk2[133].NEUR_V_DOWN_reg[133] ,
    \genblk2[134].NEUR_V_UP_reg[134] ,
    \genblk2[134].NEUR_V_DOWN_reg[134] ,
    \genblk2[135].NEUR_V_UP_reg[135] ,
    \genblk2[135].NEUR_V_DOWN_reg[135] ,
    \genblk2[136].NEUR_V_UP_reg[136] ,
    \genblk2[136].NEUR_V_DOWN_reg[136] ,
    \genblk2[137].NEUR_V_UP_reg[137] ,
    \genblk2[137].NEUR_V_DOWN_reg[137] ,
    \genblk2[138].NEUR_V_UP_reg[138] ,
    \genblk2[138].NEUR_V_DOWN_reg[138] ,
    \genblk2[139].NEUR_V_UP_reg[139] ,
    \genblk2[139].NEUR_V_DOWN_reg[139] ,
    \genblk2[140].NEUR_V_UP_reg[140] ,
    \genblk2[140].NEUR_V_DOWN_reg[140] ,
    \genblk2[141].NEUR_V_UP_reg[141] ,
    \genblk2[141].NEUR_V_DOWN_reg[141] ,
    \genblk2[142].NEUR_V_UP_reg[142] ,
    \genblk2[142].NEUR_V_DOWN_reg[142] ,
    \genblk2[143].NEUR_V_UP_reg[143] ,
    \genblk2[143].NEUR_V_DOWN_reg[143] ,
    \genblk2[112].NEUR_V_UP_reg[112] ,
    \genblk2[112].NEUR_V_DOWN_reg[112] ,
    \genblk2[113].NEUR_V_UP_reg[113] ,
    \genblk2[113].NEUR_V_DOWN_reg[113] ,
    \genblk2[114].NEUR_V_UP_reg[114] ,
    \genblk2[114].NEUR_V_DOWN_reg[114] ,
    \genblk2[115].NEUR_V_UP_reg[115] ,
    \genblk2[115].NEUR_V_DOWN_reg[115] ,
    \genblk2[116].NEUR_V_UP_reg[116] ,
    \genblk2[116].NEUR_V_DOWN_reg[116] ,
    \genblk2[117].NEUR_V_UP_reg[117] ,
    \genblk2[117].NEUR_V_DOWN_reg[117] ,
    \genblk2[118].NEUR_V_UP_reg[118] ,
    \genblk2[118].NEUR_V_DOWN_reg[118] ,
    \genblk2[119].NEUR_V_UP_reg[119] ,
    \genblk2[119].NEUR_V_DOWN_reg[119] ,
    \genblk2[120].NEUR_V_UP_reg[120] ,
    \genblk2[120].NEUR_V_DOWN_reg[120] ,
    \genblk2[121].NEUR_V_UP_reg[121] ,
    \genblk2[121].NEUR_V_DOWN_reg[121] ,
    \genblk2[122].NEUR_V_UP_reg[122] ,
    \genblk2[122].NEUR_V_DOWN_reg[122] ,
    \genblk2[123].NEUR_V_UP_reg[123] ,
    \genblk2[123].NEUR_V_DOWN_reg[123] ,
    \genblk2[124].NEUR_V_UP_reg[124] ,
    \genblk2[124].NEUR_V_DOWN_reg[124] ,
    \genblk2[125].NEUR_V_UP_reg[125] ,
    \genblk2[125].NEUR_V_DOWN_reg[125] ,
    \genblk2[126].NEUR_V_UP_reg[126] ,
    \genblk2[126].NEUR_V_DOWN_reg[126] ,
    \genblk2[127].NEUR_V_UP_reg[127] ,
    \genblk2[127].NEUR_V_DOWN_reg[127] ,
    \genblk2[96].NEUR_V_UP_reg[96] ,
    \genblk2[96].NEUR_V_DOWN_reg[96] ,
    \genblk2[97].NEUR_V_UP_reg[97] ,
    \genblk2[97].NEUR_V_DOWN_reg[97] ,
    \genblk2[98].NEUR_V_UP_reg[98] ,
    \genblk2[98].NEUR_V_DOWN_reg[98] ,
    \genblk2[99].NEUR_V_UP_reg[99] ,
    \genblk2[99].NEUR_V_DOWN_reg[99] ,
    \genblk2[100].NEUR_V_UP_reg[100] ,
    \genblk2[100].NEUR_V_DOWN_reg[100] ,
    \genblk2[101].NEUR_V_UP_reg[101] ,
    \genblk2[101].NEUR_V_DOWN_reg[101] ,
    \genblk2[102].NEUR_V_UP_reg[102] ,
    \genblk2[102].NEUR_V_DOWN_reg[102] ,
    \genblk2[103].NEUR_V_UP_reg[103] ,
    \genblk2[103].NEUR_V_DOWN_reg[103] ,
    \genblk2[104].NEUR_V_UP_reg[104] ,
    \genblk2[104].NEUR_V_DOWN_reg[104] ,
    \genblk2[105].NEUR_V_UP_reg[105] ,
    \genblk2[105].NEUR_V_DOWN_reg[105] ,
    \genblk2[106].NEUR_V_UP_reg[106] ,
    \genblk2[106].NEUR_V_DOWN_reg[106] ,
    \genblk2[107].NEUR_V_UP_reg[107] ,
    \genblk2[107].NEUR_V_DOWN_reg[107] ,
    \genblk2[108].NEUR_V_UP_reg[108] ,
    \genblk2[108].NEUR_V_DOWN_reg[108] ,
    \genblk2[109].NEUR_V_UP_reg[109] ,
    \genblk2[109].NEUR_V_DOWN_reg[109] ,
    \genblk2[110].NEUR_V_UP_reg[110] ,
    \genblk2[110].NEUR_V_DOWN_reg[110] ,
    \genblk2[111].NEUR_V_UP_reg[111] ,
    \genblk2[111].NEUR_V_DOWN_reg[111] ,
    \genblk2[80].NEUR_V_UP_reg[80] ,
    \genblk2[80].NEUR_V_DOWN_reg[80] ,
    \genblk2[81].NEUR_V_UP_reg[81] ,
    \genblk2[81].NEUR_V_DOWN_reg[81] ,
    \genblk2[82].NEUR_V_UP_reg[82] ,
    \genblk2[82].NEUR_V_DOWN_reg[82] ,
    \genblk2[83].NEUR_V_UP_reg[83] ,
    \genblk2[83].NEUR_V_DOWN_reg[83] ,
    \genblk2[84].NEUR_V_UP_reg[84] ,
    \genblk2[84].NEUR_V_DOWN_reg[84] ,
    \genblk2[85].NEUR_V_UP_reg[85] ,
    \genblk2[85].NEUR_V_DOWN_reg[85] ,
    \genblk2[86].NEUR_V_UP_reg[86] ,
    \genblk2[86].NEUR_V_DOWN_reg[86] ,
    \genblk2[87].NEUR_V_UP_reg[87] ,
    \genblk2[87].NEUR_V_DOWN_reg[87] ,
    \genblk2[88].NEUR_V_UP_reg[88] ,
    \genblk2[88].NEUR_V_DOWN_reg[88] ,
    \genblk2[89].NEUR_V_UP_reg[89] ,
    \genblk2[89].NEUR_V_DOWN_reg[89] ,
    \genblk2[90].NEUR_V_UP_reg[90] ,
    \genblk2[90].NEUR_V_DOWN_reg[90] ,
    \genblk2[91].NEUR_V_UP_reg[91] ,
    \genblk2[91].NEUR_V_DOWN_reg[91] ,
    \genblk2[92].NEUR_V_UP_reg[92] ,
    \genblk2[92].NEUR_V_DOWN_reg[92] ,
    \genblk2[93].NEUR_V_UP_reg[93] ,
    \genblk2[93].NEUR_V_DOWN_reg[93] ,
    \genblk2[94].NEUR_V_UP_reg[94] ,
    \genblk2[94].NEUR_V_DOWN_reg[94] ,
    \genblk2[95].NEUR_V_UP_reg[95] ,
    \genblk2[95].NEUR_V_DOWN_reg[95] ,
    \genblk2[64].NEUR_V_UP_reg[64] ,
    \genblk2[64].NEUR_V_DOWN_reg[64] ,
    \genblk2[65].NEUR_V_UP_reg[65] ,
    \genblk2[65].NEUR_V_DOWN_reg[65] ,
    \genblk2[66].NEUR_V_UP_reg[66] ,
    \genblk2[66].NEUR_V_DOWN_reg[66] ,
    \genblk2[67].NEUR_V_UP_reg[67] ,
    \genblk2[67].NEUR_V_DOWN_reg[67] ,
    \genblk2[68].NEUR_V_UP_reg[68] ,
    \genblk2[68].NEUR_V_DOWN_reg[68] ,
    \genblk2[69].NEUR_V_UP_reg[69] ,
    \genblk2[69].NEUR_V_DOWN_reg[69] ,
    \genblk2[70].NEUR_V_UP_reg[70] ,
    \genblk2[70].NEUR_V_DOWN_reg[70] ,
    \genblk2[71].NEUR_V_UP_reg[71] ,
    \genblk2[71].NEUR_V_DOWN_reg[71] ,
    \genblk2[72].NEUR_V_UP_reg[72] ,
    \genblk2[72].NEUR_V_DOWN_reg[72] ,
    \genblk2[73].NEUR_V_UP_reg[73] ,
    \genblk2[73].NEUR_V_DOWN_reg[73] ,
    \genblk2[74].NEUR_V_UP_reg[74] ,
    \genblk2[74].NEUR_V_DOWN_reg[74] ,
    \genblk2[75].NEUR_V_UP_reg[75] ,
    \genblk2[75].NEUR_V_DOWN_reg[75] ,
    \genblk2[76].NEUR_V_UP_reg[76] ,
    \genblk2[76].NEUR_V_DOWN_reg[76] ,
    \genblk2[77].NEUR_V_UP_reg[77] ,
    \genblk2[77].NEUR_V_DOWN_reg[77] ,
    \genblk2[78].NEUR_V_UP_reg[78] ,
    \genblk2[78].NEUR_V_DOWN_reg[78] ,
    \genblk2[79].NEUR_V_UP_reg[79] ,
    \genblk2[79].NEUR_V_DOWN_reg[79] ,
    \genblk2[48].NEUR_V_UP_reg[48] ,
    \genblk2[48].NEUR_V_DOWN_reg[48] ,
    \genblk2[49].NEUR_V_UP_reg[49] ,
    \genblk2[49].NEUR_V_DOWN_reg[49] ,
    \genblk2[50].NEUR_V_UP_reg[50] ,
    \genblk2[50].NEUR_V_DOWN_reg[50] ,
    \genblk2[51].NEUR_V_UP_reg[51] ,
    \genblk2[51].NEUR_V_DOWN_reg[51] ,
    \genblk2[52].NEUR_V_UP_reg[52] ,
    \genblk2[52].NEUR_V_DOWN_reg[52] ,
    \genblk2[53].NEUR_V_UP_reg[53] ,
    \genblk2[53].NEUR_V_DOWN_reg[53] ,
    \genblk2[54].NEUR_V_UP_reg[54] ,
    \genblk2[54].NEUR_V_DOWN_reg[54] ,
    \genblk2[55].NEUR_V_UP_reg[55] ,
    \genblk2[55].NEUR_V_DOWN_reg[55] ,
    \genblk2[56].NEUR_V_UP_reg[56] ,
    \genblk2[56].NEUR_V_DOWN_reg[56] ,
    \genblk2[57].NEUR_V_UP_reg[57] ,
    \genblk2[57].NEUR_V_DOWN_reg[57] ,
    \genblk2[58].NEUR_V_UP_reg[58] ,
    \genblk2[58].NEUR_V_DOWN_reg[58] ,
    \genblk2[59].NEUR_V_UP_reg[59] ,
    \genblk2[59].NEUR_V_DOWN_reg[59] ,
    \genblk2[60].NEUR_V_UP_reg[60] ,
    \genblk2[60].NEUR_V_DOWN_reg[60] ,
    \genblk2[61].NEUR_V_UP_reg[61] ,
    \genblk2[61].NEUR_V_DOWN_reg[61] ,
    \genblk2[62].NEUR_V_UP_reg[62] ,
    \genblk2[62].NEUR_V_DOWN_reg[62] ,
    \genblk2[63].NEUR_V_UP_reg[63] ,
    \genblk2[63].NEUR_V_DOWN_reg[63] ,
    \genblk2[32].NEUR_V_UP_reg[32] ,
    \genblk2[32].NEUR_V_DOWN_reg[32] ,
    \genblk2[33].NEUR_V_UP_reg[33] ,
    \genblk2[33].NEUR_V_DOWN_reg[33] ,
    \genblk2[34].NEUR_V_UP_reg[34] ,
    \genblk2[34].NEUR_V_DOWN_reg[34] ,
    \genblk2[35].NEUR_V_UP_reg[35] ,
    \genblk2[35].NEUR_V_DOWN_reg[35] ,
    \genblk2[36].NEUR_V_UP_reg[36] ,
    \genblk2[36].NEUR_V_DOWN_reg[36] ,
    \genblk2[37].NEUR_V_UP_reg[37] ,
    \genblk2[37].NEUR_V_DOWN_reg[37] ,
    \genblk2[38].NEUR_V_UP_reg[38] ,
    \genblk2[38].NEUR_V_DOWN_reg[38] ,
    \genblk2[39].NEUR_V_UP_reg[39] ,
    \genblk2[39].NEUR_V_DOWN_reg[39] ,
    \genblk2[40].NEUR_V_UP_reg[40] ,
    \genblk2[40].NEUR_V_DOWN_reg[40] ,
    \genblk2[41].NEUR_V_UP_reg[41] ,
    \genblk2[41].NEUR_V_DOWN_reg[41] ,
    \genblk2[42].NEUR_V_UP_reg[42] ,
    \genblk2[42].NEUR_V_DOWN_reg[42] ,
    \genblk2[43].NEUR_V_UP_reg[43] ,
    \genblk2[43].NEUR_V_DOWN_reg[43] ,
    \genblk2[44].NEUR_V_UP_reg[44] ,
    \genblk2[44].NEUR_V_DOWN_reg[44] ,
    \genblk2[45].NEUR_V_UP_reg[45] ,
    \genblk2[45].NEUR_V_DOWN_reg[45] ,
    \genblk2[46].NEUR_V_UP_reg[46] ,
    \genblk2[46].NEUR_V_DOWN_reg[46] ,
    \genblk2[47].NEUR_V_UP_reg[47] ,
    \genblk2[47].NEUR_V_DOWN_reg[47] ,
    \genblk2[16].NEUR_V_UP_reg[16] ,
    \genblk2[16].NEUR_V_DOWN_reg[16] ,
    \genblk2[17].NEUR_V_UP_reg[17] ,
    \genblk2[17].NEUR_V_DOWN_reg[17] ,
    \genblk2[18].NEUR_V_UP_reg[18] ,
    \genblk2[18].NEUR_V_DOWN_reg[18] ,
    \genblk2[19].NEUR_V_UP_reg[19] ,
    \genblk2[19].NEUR_V_DOWN_reg[19] ,
    \genblk2[20].NEUR_V_UP_reg[20] ,
    \genblk2[20].NEUR_V_DOWN_reg[20] ,
    \genblk2[21].NEUR_V_UP_reg[21] ,
    \genblk2[21].NEUR_V_DOWN_reg[21] ,
    \genblk2[22].NEUR_V_UP_reg[22] ,
    \genblk2[22].NEUR_V_DOWN_reg[22] ,
    \genblk2[23].NEUR_V_UP_reg[23] ,
    \genblk2[23].NEUR_V_DOWN_reg[23] ,
    \genblk2[24].NEUR_V_UP_reg[24] ,
    \genblk2[24].NEUR_V_DOWN_reg[24] ,
    \genblk2[25].NEUR_V_UP_reg[25] ,
    \genblk2[25].NEUR_V_DOWN_reg[25] ,
    \genblk2[26].NEUR_V_UP_reg[26] ,
    \genblk2[26].NEUR_V_DOWN_reg[26] ,
    \genblk2[27].NEUR_V_UP_reg[27] ,
    \genblk2[27].NEUR_V_DOWN_reg[27] ,
    \genblk2[28].NEUR_V_UP_reg[28] ,
    CTRL_NEURMEM_ADDR,
    \genblk2[28].NEUR_V_DOWN_reg[28] ,
    \genblk2[29].NEUR_V_UP_reg[29] ,
    \genblk2[29].NEUR_V_DOWN_reg[29] ,
    \genblk2[30].NEUR_V_UP_reg[30] ,
    \genblk2[30].NEUR_V_DOWN_reg[30] ,
    \genblk2[31].NEUR_V_UP_reg[31] ,
    \genblk2[31].NEUR_V_DOWN_reg[31] ,
    \genblk2[0].NEUR_V_UP_reg[0] ,
    \genblk2[0].NEUR_V_DOWN_reg[0] ,
    \genblk2[1].NEUR_V_UP_reg[1] ,
    \genblk2[1].NEUR_V_DOWN_reg[1] ,
    \genblk2[2].NEUR_V_UP_reg[2] ,
    \genblk2[2].NEUR_V_DOWN_reg[2] ,
    \genblk2[3].NEUR_V_UP_reg[3] ,
    \genblk2[3].NEUR_V_DOWN_reg[3] ,
    \genblk2[4].NEUR_V_UP_reg[4] ,
    \genblk2[4].NEUR_V_DOWN_reg[4] ,
    \genblk2[5].NEUR_V_UP_reg[5] ,
    \genblk2[5].NEUR_V_DOWN_reg[5] ,
    \genblk2[6].NEUR_V_UP_reg[6] ,
    \genblk2[6].NEUR_V_DOWN_reg[6] ,
    \genblk2[7].NEUR_V_UP_reg[7] ,
    \genblk2[7].NEUR_V_DOWN_reg[7] ,
    \genblk2[8].NEUR_V_UP_reg[8] ,
    \genblk2[8].NEUR_V_DOWN_reg[8] ,
    \genblk2[9].NEUR_V_UP_reg[9] ,
    \genblk2[9].NEUR_V_DOWN_reg[9] ,
    \genblk2[10].NEUR_V_UP_reg[10] ,
    \genblk2[10].NEUR_V_DOWN_reg[10] ,
    \genblk2[11].NEUR_V_UP_reg[11] ,
    \genblk2[11].NEUR_V_DOWN_reg[11] ,
    \genblk2[12].NEUR_V_UP_reg[12] ,
    \genblk2[12].NEUR_V_DOWN_reg[12] ,
    \genblk2[13].NEUR_V_UP_reg[13] ,
    \genblk2[13].NEUR_V_DOWN_reg[13] ,
    \genblk2[14].NEUR_V_UP_reg[14] ,
    \genblk2[14].NEUR_V_DOWN_reg[14] ,
    \genblk2[15].NEUR_V_UP_reg[15] ,
    \genblk2[15].NEUR_V_DOWN_reg[15] ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[0]_3 ,
    \FSM_sequential_state_reg[1]_2 ,
    SPI_OUT_AER_MONITOR_EN_reg,
    synapse_state_event,
    \SPI_MONITOR_NEUR_ADDR_reg[2] ,
    CTRL_NEURMEM_CS,
    CTRL_NEURMEM_WE,
    CTRL_SYNARRAY_ADDR,
    CTRL_SYNARRAY_CS,
    AR,
    \FSM_sequential_state_reg[1]_3 ,
    \FSM_sequential_state_reg[2]_32 ,
    CTRL_AEROUT_POP_NEUR,
    CTRL_SCHED_VIRTS,
    CTRL_SCHED_EVENT_IN,
    AERIN_ACK,
    \neur_cnt_reg[7]_0 ,
    \neur_cnt_reg[4]_1 ,
    data_in,
    WEA,
    \FSM_sequential_state_reg[3]_0 ,
    \FSM_sequential_state_reg[3]_1 ,
    \FSM_sequential_state_reg[3]_2 ,
    \FSM_sequential_state_reg[3]_3 ,
    \FSM_sequential_state_reg[3]_4 ,
    \FSM_sequential_state_reg[3]_5 ,
    WE,
    \FSM_sequential_state_reg[0]_4 ,
    \FSM_sequential_state_reg[0]_5 ,
    \FSM_sequential_state_reg[0]_6 ,
    \FSM_sequential_state_reg[0]_7 ,
    \FSM_sequential_state_reg[0]_8 ,
    \FSM_sequential_state_reg[2]_33 ,
    \FSM_sequential_state_reg[0]_9 ,
    \FSM_sequential_state_reg[2]_34 ,
    \AERIN_ADDR[15] ,
    \FSM_sequential_state_reg[0]_10 ,
    SPI_GATE_ACTIVITY_sync_reg_3,
    DI,
    event_inh,
    \FSM_sequential_state_reg[0]_11 ,
    \FSM_sequential_state_reg[0]_12 ,
    \FSM_sequential_state_reg[0]_13 ,
    \FSM_sequential_state_reg[0]_14 ,
    \FSM_sequential_state_reg[0]_15 ,
    \FSM_sequential_state_reg[0]_16 ,
    \FSM_sequential_state_reg[0]_17 ,
    \FSM_sequential_state_reg[0]_18 ,
    \FSM_sequential_state_reg[0]_19 ,
    AERIN_ADDR_8_sp_1,
    \FSM_sequential_state_reg[1]_4 ,
    AERIN_REQ,
    CLK,
    RST_sync,
    CTRL_READBACK_EVENT,
    CTRL_PROG_EVENT,
    SPI_GATE_ACTIVITY,
    \AEROUT_ADDR_reg[6] ,
    NEUR_EVENT_OUT,
    empty_i_11__31,
    E,
    \genblk1[30].mem_reg[30][12] ,
    \genblk1[29].mem_reg[29][12] ,
    \genblk1[28].mem_reg[28][12] ,
    \genblk1[27].mem_reg[27][12] ,
    \genblk1[26].mem_reg[26][12] ,
    \genblk1[25].mem_reg[25][12] ,
    \genblk1[24].mem_reg[24][12] ,
    \genblk1[23].mem_reg[23][12] ,
    \genblk1[22].mem_reg[22][12] ,
    \genblk1[21].mem_reg[21][12] ,
    \genblk1[20].mem_reg[20][12] ,
    \genblk1[19].mem_reg[19][12] ,
    \genblk1[18].mem_reg[18][12] ,
    \genblk1[17].mem_reg[17][12] ,
    \genblk1[16].mem_reg[16][12] ,
    \genblk1[15].mem_reg[15][12] ,
    \genblk1[14].mem_reg[14][12] ,
    \genblk1[13].mem_reg[13][12] ,
    \genblk1[12].mem_reg[12][12] ,
    \genblk1[11].mem_reg[11][12] ,
    \genblk1[10].mem_reg[10][12] ,
    \genblk1[9].mem_reg[9][12] ,
    \genblk1[8].mem_reg[8][12] ,
    \genblk1[7].mem_reg[7][12] ,
    \genblk1[6].mem_reg[6][12] ,
    \genblk1[5].mem_reg[5][12] ,
    \genblk1[4].mem_reg[4][12] ,
    \genblk1[3].mem_reg[3][12] ,
    \genblk1[2].mem_reg[2][12] ,
    \genblk1[1].mem_reg[1][12] ,
    \genblk1[0].mem_reg[0][12] ,
    SRAM_reg_1_0,
    SRAM_reg_1_1,
    AEROUT_CTRL_BUSY,
    \FSM_sequential_state[2]_i_6_0 ,
    SCHED_FULL,
    AERIN_ADDR,
    Qr,
    SRAM_reg_7_0,
    SRAM_reg_6_0,
    SRAM_reg_5_0,
    SRAM_reg_4_0,
    SRAM_reg_3_0,
    SRAM_reg_2_0,
    SRAM_reg_1_2,
    SRAM_reg_0_1,
    \genblk2[243].NEUR_V_UP_reg[243]_0 ,
    NEUR_V_UP,
    \genblk2[243].NEUR_V_DOWN_reg[243]_0 ,
    NEUR_V_DOWN,
    NEUR_STATE_MONITOR,
    \AEROUT_ADDR_reg[6]_0 ,
    SPI_OUT_AER_MONITOR_EN,
    \AEROUT_ADDR_reg[6]_1 ,
    \AEROUT_ADDR_reg[5] ,
    \AEROUT_ADDR_reg[5]_0 ,
    SCHED_DATA_OUT,
    SPI_AER_SRC_CTRL_nNEUR,
    \AEROUT_ADDR_reg[4] ,
    \AEROUT_ADDR_reg[4]_0 ,
    \AEROUT_ADDR_reg[4]_1 ,
    \AEROUT_ADDR_reg[4]_2 ,
    \AEROUT_ADDR_reg[3] ,
    \AEROUT_ADDR_reg[3]_0 ,
    \AEROUT_ADDR_reg[3]_1 ,
    \AEROUT_ADDR_reg[2] ,
    \AEROUT_ADDR_reg[2]_0 ,
    \AEROUT_ADDR_reg[2]_1 ,
    \AEROUT_ADDR_reg[1] ,
    \AEROUT_ADDR_reg[0] ,
    \AEROUT_ADDR_reg[0]_0 ,
    p_26_in,
    SPI_MONITOR_NEUR_ADDR,
    SPI_MONITOR_SYN_ADDR,
    S,
    \FSM_sequential_state_reg[0]_20 ,
    CTRL_OP_CODE,
    \FSM_sequential_state_reg[1]_5 ,
    \FSM_sequential_state_reg[3]_6 ,
    SCHED_EMPTY,
    SRAM_reg_0_2,
    SRAM_reg_0_3,
    SRAM_reg_0_4,
    SRAM_reg_0_5,
    SRAM_reg_0_6,
    SRAM_reg_0_7,
    \AEROUT_ADDR[7]_i_4 ,
    CTRL_SPI_ADDR,
    SPI_SDSP_ON_SYN_STIM,
    empty_i_17__5,
    empty_i_32__2,
    \genblk1[3].mem[3][8]_i_18 ,
    \genblk1[3].mem[3][8]_i_11__1 ,
    \genblk1[3].mem[3][8]_i_7__21 ,
    \genblk1[3].mem[3][8]_i_58 ,
    SRAM_reg_7_1,
    SRAM_reg_7_2,
    SRAM_reg_7_i_8_0,
    SRAM_reg_7_i_8_1,
    SRAM_reg_7_i_8_2,
    SRAM_reg_7_i_8_3,
    SRAM_reg_3_i_8_0,
    SPI_UPDATE_UNMAPPED_SYN,
    SRAM_reg_6_1,
    SRAM_reg_6_2,
    SRAM_reg_6_i_8_0,
    SRAM_reg_6_i_8_1,
    SRAM_reg_6_i_8_2,
    SRAM_reg_6_i_8_3,
    SRAM_reg_2_i_8_0,
    SRAM_reg_5_1,
    SRAM_reg_5_2,
    SRAM_reg_5_i_8_0,
    SRAM_reg_5_i_8_1,
    SRAM_reg_5_i_8_2,
    SRAM_reg_5_i_8_3,
    SRAM_reg_4_1,
    SRAM_reg_4_2,
    SRAM_reg_4_i_8_0,
    SRAM_reg_4_i_8_1,
    SRAM_reg_4_i_8_2,
    SRAM_reg_4_i_8_3,
    SRAM_reg_0_i_44_0,
    SRAM_reg_3_1,
    SRAM_reg_3_2,
    SRAM_reg_3_i_8_1,
    SRAM_reg_3_i_8_2,
    SRAM_reg_3_i_8_3,
    SRAM_reg_3_i_8_4,
    SRAM_reg_2_1,
    SRAM_reg_2_2,
    SRAM_reg_2_i_8_1,
    SRAM_reg_2_i_8_2,
    SRAM_reg_2_i_8_3,
    SRAM_reg_2_i_8_4,
    SRAM_reg_1_3,
    SRAM_reg_1_4,
    SRAM_reg_1_i_8_0,
    SRAM_reg_1_i_8_1,
    SRAM_reg_1_i_8_2,
    SRAM_reg_1_i_8_3,
    SRAM_reg_0_8,
    SRAM_reg_0_9,
    SRAM_reg_0_i_44_1,
    SRAM_reg_0_i_44_2,
    SRAM_reg_0_i_44_3,
    SRAM_reg_0_i_44_4,
    \AEROUT_ADDR[7]_i_4_0 ,
    SRAM_reg_1_5,
    SRAM_reg_1_6,
    SRAM_reg_1_7,
    SRAM_reg_1_8,
    SRAM_reg_1_9,
    SRAM_reg_1_10,
    SRAM_reg_1_11,
    SRAM_reg_1_12,
    O,
    SYN_SIGN,
    state_inacc_next0,
    SRAM_reg_1_i_321,
    SRAM_reg_1_i_323,
    \neuron_state_monitor_samp[0]_i_4 ,
    \neuron_state_monitor_samp[0]_i_4_0 ,
    SRAM_reg_1_13,
    SRAM_reg_1_14,
    CTRL_PROG_DATA,
    SRAM_reg_1_15,
    SRAM_reg_1_16,
    SRAM_reg_1_17,
    SRAM_reg_1_18,
    SRAM_reg_1_19,
    SRAM_reg_1_20,
    SRAM_reg_1_21,
    SRAM_reg_1_22);
  output AERIN_REQ_sync;
  output SPI_GATE_ACTIVITY_sync;
  output AEROUT_REQ_reg;
  output synapse_state_event_cond;
  output neuron_state_event;
  output \FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[0]_1 ;
  output \FSM_sequential_state_reg[2]_0 ;
  output \FSM_sequential_state_reg[2]_1 ;
  output \FSM_sequential_state_reg[2]_2 ;
  output \FSM_sequential_state_reg[2]_3 ;
  output \FSM_sequential_state_reg[2]_4 ;
  output \FSM_sequential_state_reg[2]_5 ;
  output \FSM_sequential_state_reg[2]_6 ;
  output \FSM_sequential_state_reg[2]_7 ;
  output \FSM_sequential_state_reg[2]_8 ;
  output \FSM_sequential_state_reg[2]_9 ;
  output \FSM_sequential_state_reg[2]_10 ;
  output \FSM_sequential_state_reg[2]_11 ;
  output \FSM_sequential_state_reg[2]_12 ;
  output \FSM_sequential_state_reg[2]_13 ;
  output \FSM_sequential_state_reg[2]_14 ;
  output \FSM_sequential_state_reg[2]_15 ;
  output \FSM_sequential_state_reg[2]_16 ;
  output \FSM_sequential_state_reg[2]_17 ;
  output \FSM_sequential_state_reg[2]_18 ;
  output \FSM_sequential_state_reg[2]_19 ;
  output \FSM_sequential_state_reg[2]_20 ;
  output \FSM_sequential_state_reg[2]_21 ;
  output \FSM_sequential_state_reg[2]_22 ;
  output \FSM_sequential_state_reg[2]_23 ;
  output \FSM_sequential_state_reg[2]_24 ;
  output \FSM_sequential_state_reg[2]_25 ;
  output \FSM_sequential_state_reg[2]_26 ;
  output \FSM_sequential_state_reg[2]_27 ;
  output \FSM_sequential_state_reg[2]_28 ;
  output \FSM_sequential_state_reg[2]_29 ;
  output \FSM_sequential_state_reg[2]_30 ;
  output \FSM_sequential_state_reg[2]_31 ;
  output SPI_GATE_ACTIVITY_sync_reg_0;
  output SRAM_reg_0;
  output SPI_GATE_ACTIVITY_sync_reg_1;
  output SPI_GATE_ACTIVITY_sync_reg_2;
  output \FSM_sequential_state_reg[1]_0 ;
  output [7:0]Q;
  output AERIN_ADDR_4_sp_1;
  output AERIN_REQ_sync_reg_0;
  output [0:0]SRAM_reg_7;
  output [23:0]D;
  output SRAM_reg_6;
  output SRAM_reg_5;
  output SRAM_reg_4;
  output SRAM_reg_3;
  output SRAM_reg_2;
  output SRAM_reg_1;
  output SRAM_reg_0_0;
  output \genblk2[240].NEUR_V_UP_reg[240] ;
  output \genblk2[240].NEUR_V_DOWN_reg[240] ;
  output \neur_cnt_reg[5]_0 ;
  output \neur_cnt_reg[4]_0 ;
  output \genblk2[241].NEUR_V_UP_reg[241] ;
  output \genblk2[241].NEUR_V_DOWN_reg[241] ;
  output \genblk2[242].NEUR_V_UP_reg[242] ;
  output \genblk2[242].NEUR_V_DOWN_reg[242] ;
  output \genblk2[243].NEUR_V_UP_reg[243] ;
  output \genblk2[243].NEUR_V_DOWN_reg[243] ;
  output \genblk2[244].NEUR_V_UP_reg[244] ;
  output \genblk2[244].NEUR_V_DOWN_reg[244] ;
  output \genblk2[245].NEUR_V_UP_reg[245] ;
  output \genblk2[245].NEUR_V_DOWN_reg[245] ;
  output \genblk2[246].NEUR_V_UP_reg[246] ;
  output \genblk2[246].NEUR_V_DOWN_reg[246] ;
  output \genblk2[247].NEUR_V_UP_reg[247] ;
  output \genblk2[247].NEUR_V_DOWN_reg[247] ;
  output \genblk2[248].NEUR_V_UP_reg[248] ;
  output \genblk2[248].NEUR_V_DOWN_reg[248] ;
  output \genblk2[249].NEUR_V_UP_reg[249] ;
  output \genblk2[249].NEUR_V_DOWN_reg[249] ;
  output \genblk2[250].NEUR_V_UP_reg[250] ;
  output \genblk2[250].NEUR_V_DOWN_reg[250] ;
  output \genblk2[251].NEUR_V_UP_reg[251] ;
  output \genblk2[251].NEUR_V_DOWN_reg[251] ;
  output \genblk2[252].NEUR_V_UP_reg[252] ;
  output \genblk2[252].NEUR_V_DOWN_reg[252] ;
  output \genblk2[253].NEUR_V_UP_reg[253] ;
  output \genblk2[253].NEUR_V_DOWN_reg[253] ;
  output \genblk2[254].NEUR_V_UP_reg[254] ;
  output \genblk2[254].NEUR_V_DOWN_reg[254] ;
  output \genblk2[255].NEUR_V_UP_reg[255] ;
  output \genblk2[255].NEUR_V_DOWN_reg[255] ;
  output \genblk2[224].NEUR_V_UP_reg[224] ;
  output \genblk2[224].NEUR_V_DOWN_reg[224] ;
  output \genblk2[225].NEUR_V_UP_reg[225] ;
  output \genblk2[225].NEUR_V_DOWN_reg[225] ;
  output \genblk2[226].NEUR_V_UP_reg[226] ;
  output \genblk2[226].NEUR_V_DOWN_reg[226] ;
  output \genblk2[227].NEUR_V_UP_reg[227] ;
  output \genblk2[227].NEUR_V_DOWN_reg[227] ;
  output \genblk2[228].NEUR_V_UP_reg[228] ;
  output \genblk2[228].NEUR_V_DOWN_reg[228] ;
  output \genblk2[229].NEUR_V_UP_reg[229] ;
  output \genblk2[229].NEUR_V_DOWN_reg[229] ;
  output \genblk2[230].NEUR_V_UP_reg[230] ;
  output \genblk2[230].NEUR_V_DOWN_reg[230] ;
  output \genblk2[231].NEUR_V_UP_reg[231] ;
  output \genblk2[231].NEUR_V_DOWN_reg[231] ;
  output \genblk2[232].NEUR_V_UP_reg[232] ;
  output \genblk2[232].NEUR_V_DOWN_reg[232] ;
  output \genblk2[233].NEUR_V_UP_reg[233] ;
  output \genblk2[233].NEUR_V_DOWN_reg[233] ;
  output \genblk2[234].NEUR_V_UP_reg[234] ;
  output \genblk2[234].NEUR_V_DOWN_reg[234] ;
  output \genblk2[235].NEUR_V_UP_reg[235] ;
  output \genblk2[235].NEUR_V_DOWN_reg[235] ;
  output \genblk2[236].NEUR_V_UP_reg[236] ;
  output \genblk2[236].NEUR_V_DOWN_reg[236] ;
  output \genblk2[237].NEUR_V_UP_reg[237] ;
  output \genblk2[237].NEUR_V_DOWN_reg[237] ;
  output \genblk2[238].NEUR_V_UP_reg[238] ;
  output \genblk2[238].NEUR_V_DOWN_reg[238] ;
  output \genblk2[239].NEUR_V_UP_reg[239] ;
  output \genblk2[239].NEUR_V_DOWN_reg[239] ;
  output \genblk2[208].NEUR_V_UP_reg[208] ;
  output \genblk2[208].NEUR_V_DOWN_reg[208] ;
  output \genblk2[209].NEUR_V_UP_reg[209] ;
  output \genblk2[209].NEUR_V_DOWN_reg[209] ;
  output \genblk2[210].NEUR_V_UP_reg[210] ;
  output \genblk2[210].NEUR_V_DOWN_reg[210] ;
  output \genblk2[211].NEUR_V_UP_reg[211] ;
  output \genblk2[211].NEUR_V_DOWN_reg[211] ;
  output \genblk2[212].NEUR_V_UP_reg[212] ;
  output \genblk2[212].NEUR_V_DOWN_reg[212] ;
  output \genblk2[213].NEUR_V_UP_reg[213] ;
  output \genblk2[213].NEUR_V_DOWN_reg[213] ;
  output \genblk2[214].NEUR_V_UP_reg[214] ;
  output \genblk2[214].NEUR_V_DOWN_reg[214] ;
  output \genblk2[215].NEUR_V_UP_reg[215] ;
  output \genblk2[215].NEUR_V_DOWN_reg[215] ;
  output \genblk2[216].NEUR_V_UP_reg[216] ;
  output \genblk2[216].NEUR_V_DOWN_reg[216] ;
  output \genblk2[217].NEUR_V_UP_reg[217] ;
  output \genblk2[217].NEUR_V_DOWN_reg[217] ;
  output \genblk2[218].NEUR_V_UP_reg[218] ;
  output \genblk2[218].NEUR_V_DOWN_reg[218] ;
  output \genblk2[219].NEUR_V_UP_reg[219] ;
  output \genblk2[219].NEUR_V_DOWN_reg[219] ;
  output \genblk2[220].NEUR_V_UP_reg[220] ;
  output \genblk2[220].NEUR_V_DOWN_reg[220] ;
  output \genblk2[221].NEUR_V_UP_reg[221] ;
  output \genblk2[221].NEUR_V_DOWN_reg[221] ;
  output \genblk2[222].NEUR_V_UP_reg[222] ;
  output \genblk2[222].NEUR_V_DOWN_reg[222] ;
  output \genblk2[223].NEUR_V_UP_reg[223] ;
  output \genblk2[223].NEUR_V_DOWN_reg[223] ;
  output \genblk2[192].NEUR_V_UP_reg[192] ;
  output \genblk2[192].NEUR_V_DOWN_reg[192] ;
  output \genblk2[193].NEUR_V_UP_reg[193] ;
  output \genblk2[193].NEUR_V_DOWN_reg[193] ;
  output \genblk2[194].NEUR_V_UP_reg[194] ;
  output \genblk2[194].NEUR_V_DOWN_reg[194] ;
  output \genblk2[195].NEUR_V_UP_reg[195] ;
  output \genblk2[195].NEUR_V_DOWN_reg[195] ;
  output \genblk2[196].NEUR_V_UP_reg[196] ;
  output \genblk2[196].NEUR_V_DOWN_reg[196] ;
  output \genblk2[197].NEUR_V_UP_reg[197] ;
  output \genblk2[197].NEUR_V_DOWN_reg[197] ;
  output \genblk2[198].NEUR_V_UP_reg[198] ;
  output \genblk2[198].NEUR_V_DOWN_reg[198] ;
  output \genblk2[199].NEUR_V_UP_reg[199] ;
  output \genblk2[199].NEUR_V_DOWN_reg[199] ;
  output \genblk2[200].NEUR_V_UP_reg[200] ;
  output \genblk2[200].NEUR_V_DOWN_reg[200] ;
  output \genblk2[201].NEUR_V_UP_reg[201] ;
  output \genblk2[201].NEUR_V_DOWN_reg[201] ;
  output \genblk2[202].NEUR_V_UP_reg[202] ;
  output \genblk2[202].NEUR_V_DOWN_reg[202] ;
  output \genblk2[203].NEUR_V_UP_reg[203] ;
  output \genblk2[203].NEUR_V_DOWN_reg[203] ;
  output \genblk2[204].NEUR_V_UP_reg[204] ;
  output \genblk2[204].NEUR_V_DOWN_reg[204] ;
  output \genblk2[205].NEUR_V_UP_reg[205] ;
  output \genblk2[205].NEUR_V_DOWN_reg[205] ;
  output \genblk2[206].NEUR_V_UP_reg[206] ;
  output \genblk2[206].NEUR_V_DOWN_reg[206] ;
  output \genblk2[207].NEUR_V_UP_reg[207] ;
  output \genblk2[207].NEUR_V_DOWN_reg[207] ;
  output \genblk2[176].NEUR_V_UP_reg[176] ;
  output \genblk2[176].NEUR_V_DOWN_reg[176] ;
  output \genblk2[177].NEUR_V_UP_reg[177] ;
  output \genblk2[177].NEUR_V_DOWN_reg[177] ;
  output \genblk2[178].NEUR_V_UP_reg[178] ;
  output \genblk2[178].NEUR_V_DOWN_reg[178] ;
  output \genblk2[179].NEUR_V_UP_reg[179] ;
  output \genblk2[179].NEUR_V_DOWN_reg[179] ;
  output \genblk2[180].NEUR_V_UP_reg[180] ;
  output \genblk2[180].NEUR_V_DOWN_reg[180] ;
  output \genblk2[181].NEUR_V_UP_reg[181] ;
  output \genblk2[181].NEUR_V_DOWN_reg[181] ;
  output \genblk2[182].NEUR_V_UP_reg[182] ;
  output \genblk2[182].NEUR_V_DOWN_reg[182] ;
  output \genblk2[183].NEUR_V_UP_reg[183] ;
  output \genblk2[183].NEUR_V_DOWN_reg[183] ;
  output \genblk2[184].NEUR_V_UP_reg[184] ;
  output \genblk2[184].NEUR_V_DOWN_reg[184] ;
  output \genblk2[185].NEUR_V_UP_reg[185] ;
  output \genblk2[185].NEUR_V_DOWN_reg[185] ;
  output \genblk2[186].NEUR_V_UP_reg[186] ;
  output \genblk2[186].NEUR_V_DOWN_reg[186] ;
  output \genblk2[187].NEUR_V_UP_reg[187] ;
  output \genblk2[187].NEUR_V_DOWN_reg[187] ;
  output \genblk2[188].NEUR_V_UP_reg[188] ;
  output \genblk2[188].NEUR_V_DOWN_reg[188] ;
  output \genblk2[189].NEUR_V_UP_reg[189] ;
  output \genblk2[189].NEUR_V_DOWN_reg[189] ;
  output \genblk2[190].NEUR_V_UP_reg[190] ;
  output \genblk2[190].NEUR_V_DOWN_reg[190] ;
  output \genblk2[191].NEUR_V_UP_reg[191] ;
  output \genblk2[191].NEUR_V_DOWN_reg[191] ;
  output \genblk2[160].NEUR_V_UP_reg[160] ;
  output \genblk2[160].NEUR_V_DOWN_reg[160] ;
  output \genblk2[161].NEUR_V_UP_reg[161] ;
  output \genblk2[161].NEUR_V_DOWN_reg[161] ;
  output \genblk2[162].NEUR_V_UP_reg[162] ;
  output \genblk2[162].NEUR_V_DOWN_reg[162] ;
  output \genblk2[163].NEUR_V_UP_reg[163] ;
  output \genblk2[163].NEUR_V_DOWN_reg[163] ;
  output \genblk2[164].NEUR_V_UP_reg[164] ;
  output \genblk2[164].NEUR_V_DOWN_reg[164] ;
  output \genblk2[165].NEUR_V_UP_reg[165] ;
  output \genblk2[165].NEUR_V_DOWN_reg[165] ;
  output \genblk2[166].NEUR_V_UP_reg[166] ;
  output \genblk2[166].NEUR_V_DOWN_reg[166] ;
  output \genblk2[167].NEUR_V_UP_reg[167] ;
  output \genblk2[167].NEUR_V_DOWN_reg[167] ;
  output \genblk2[168].NEUR_V_UP_reg[168] ;
  output \genblk2[168].NEUR_V_DOWN_reg[168] ;
  output \genblk2[169].NEUR_V_UP_reg[169] ;
  output \genblk2[169].NEUR_V_DOWN_reg[169] ;
  output \genblk2[170].NEUR_V_UP_reg[170] ;
  output \genblk2[170].NEUR_V_DOWN_reg[170] ;
  output \genblk2[171].NEUR_V_UP_reg[171] ;
  output \genblk2[171].NEUR_V_DOWN_reg[171] ;
  output \genblk2[172].NEUR_V_UP_reg[172] ;
  output \genblk2[172].NEUR_V_DOWN_reg[172] ;
  output \genblk2[173].NEUR_V_UP_reg[173] ;
  output \genblk2[173].NEUR_V_DOWN_reg[173] ;
  output \genblk2[174].NEUR_V_UP_reg[174] ;
  output \genblk2[174].NEUR_V_DOWN_reg[174] ;
  output \genblk2[175].NEUR_V_UP_reg[175] ;
  output \genblk2[175].NEUR_V_DOWN_reg[175] ;
  output \genblk2[144].NEUR_V_UP_reg[144] ;
  output \genblk2[144].NEUR_V_DOWN_reg[144] ;
  output \genblk2[145].NEUR_V_UP_reg[145] ;
  output \genblk2[145].NEUR_V_DOWN_reg[145] ;
  output \genblk2[146].NEUR_V_UP_reg[146] ;
  output \genblk2[146].NEUR_V_DOWN_reg[146] ;
  output \genblk2[147].NEUR_V_UP_reg[147] ;
  output \genblk2[147].NEUR_V_DOWN_reg[147] ;
  output \genblk2[148].NEUR_V_UP_reg[148] ;
  output \genblk2[148].NEUR_V_DOWN_reg[148] ;
  output \genblk2[149].NEUR_V_UP_reg[149] ;
  output \genblk2[149].NEUR_V_DOWN_reg[149] ;
  output \genblk2[150].NEUR_V_UP_reg[150] ;
  output \genblk2[150].NEUR_V_DOWN_reg[150] ;
  output \genblk2[151].NEUR_V_UP_reg[151] ;
  output \genblk2[151].NEUR_V_DOWN_reg[151] ;
  output \genblk2[152].NEUR_V_UP_reg[152] ;
  output \genblk2[152].NEUR_V_DOWN_reg[152] ;
  output \genblk2[153].NEUR_V_UP_reg[153] ;
  output \genblk2[153].NEUR_V_DOWN_reg[153] ;
  output \genblk2[154].NEUR_V_UP_reg[154] ;
  output \genblk2[154].NEUR_V_DOWN_reg[154] ;
  output \genblk2[155].NEUR_V_UP_reg[155] ;
  output \genblk2[155].NEUR_V_DOWN_reg[155] ;
  output \genblk2[156].NEUR_V_UP_reg[156] ;
  output \genblk2[156].NEUR_V_DOWN_reg[156] ;
  output \genblk2[157].NEUR_V_UP_reg[157] ;
  output \genblk2[157].NEUR_V_DOWN_reg[157] ;
  output \genblk2[158].NEUR_V_UP_reg[158] ;
  output \genblk2[158].NEUR_V_DOWN_reg[158] ;
  output \genblk2[159].NEUR_V_UP_reg[159] ;
  output \genblk2[159].NEUR_V_DOWN_reg[159] ;
  output \genblk2[128].NEUR_V_UP_reg[128] ;
  output \genblk2[128].NEUR_V_DOWN_reg[128] ;
  output \genblk2[129].NEUR_V_UP_reg[129] ;
  output \genblk2[129].NEUR_V_DOWN_reg[129] ;
  output \genblk2[130].NEUR_V_UP_reg[130] ;
  output \genblk2[130].NEUR_V_DOWN_reg[130] ;
  output \genblk2[131].NEUR_V_UP_reg[131] ;
  output \genblk2[131].NEUR_V_DOWN_reg[131] ;
  output \genblk2[132].NEUR_V_UP_reg[132] ;
  output \genblk2[132].NEUR_V_DOWN_reg[132] ;
  output \genblk2[133].NEUR_V_UP_reg[133] ;
  output \genblk2[133].NEUR_V_DOWN_reg[133] ;
  output \genblk2[134].NEUR_V_UP_reg[134] ;
  output \genblk2[134].NEUR_V_DOWN_reg[134] ;
  output \genblk2[135].NEUR_V_UP_reg[135] ;
  output \genblk2[135].NEUR_V_DOWN_reg[135] ;
  output \genblk2[136].NEUR_V_UP_reg[136] ;
  output \genblk2[136].NEUR_V_DOWN_reg[136] ;
  output \genblk2[137].NEUR_V_UP_reg[137] ;
  output \genblk2[137].NEUR_V_DOWN_reg[137] ;
  output \genblk2[138].NEUR_V_UP_reg[138] ;
  output \genblk2[138].NEUR_V_DOWN_reg[138] ;
  output \genblk2[139].NEUR_V_UP_reg[139] ;
  output \genblk2[139].NEUR_V_DOWN_reg[139] ;
  output \genblk2[140].NEUR_V_UP_reg[140] ;
  output \genblk2[140].NEUR_V_DOWN_reg[140] ;
  output \genblk2[141].NEUR_V_UP_reg[141] ;
  output \genblk2[141].NEUR_V_DOWN_reg[141] ;
  output \genblk2[142].NEUR_V_UP_reg[142] ;
  output \genblk2[142].NEUR_V_DOWN_reg[142] ;
  output \genblk2[143].NEUR_V_UP_reg[143] ;
  output \genblk2[143].NEUR_V_DOWN_reg[143] ;
  output \genblk2[112].NEUR_V_UP_reg[112] ;
  output \genblk2[112].NEUR_V_DOWN_reg[112] ;
  output \genblk2[113].NEUR_V_UP_reg[113] ;
  output \genblk2[113].NEUR_V_DOWN_reg[113] ;
  output \genblk2[114].NEUR_V_UP_reg[114] ;
  output \genblk2[114].NEUR_V_DOWN_reg[114] ;
  output \genblk2[115].NEUR_V_UP_reg[115] ;
  output \genblk2[115].NEUR_V_DOWN_reg[115] ;
  output \genblk2[116].NEUR_V_UP_reg[116] ;
  output \genblk2[116].NEUR_V_DOWN_reg[116] ;
  output \genblk2[117].NEUR_V_UP_reg[117] ;
  output \genblk2[117].NEUR_V_DOWN_reg[117] ;
  output \genblk2[118].NEUR_V_UP_reg[118] ;
  output \genblk2[118].NEUR_V_DOWN_reg[118] ;
  output \genblk2[119].NEUR_V_UP_reg[119] ;
  output \genblk2[119].NEUR_V_DOWN_reg[119] ;
  output \genblk2[120].NEUR_V_UP_reg[120] ;
  output \genblk2[120].NEUR_V_DOWN_reg[120] ;
  output \genblk2[121].NEUR_V_UP_reg[121] ;
  output \genblk2[121].NEUR_V_DOWN_reg[121] ;
  output \genblk2[122].NEUR_V_UP_reg[122] ;
  output \genblk2[122].NEUR_V_DOWN_reg[122] ;
  output \genblk2[123].NEUR_V_UP_reg[123] ;
  output \genblk2[123].NEUR_V_DOWN_reg[123] ;
  output \genblk2[124].NEUR_V_UP_reg[124] ;
  output \genblk2[124].NEUR_V_DOWN_reg[124] ;
  output \genblk2[125].NEUR_V_UP_reg[125] ;
  output \genblk2[125].NEUR_V_DOWN_reg[125] ;
  output \genblk2[126].NEUR_V_UP_reg[126] ;
  output \genblk2[126].NEUR_V_DOWN_reg[126] ;
  output \genblk2[127].NEUR_V_UP_reg[127] ;
  output \genblk2[127].NEUR_V_DOWN_reg[127] ;
  output \genblk2[96].NEUR_V_UP_reg[96] ;
  output \genblk2[96].NEUR_V_DOWN_reg[96] ;
  output \genblk2[97].NEUR_V_UP_reg[97] ;
  output \genblk2[97].NEUR_V_DOWN_reg[97] ;
  output \genblk2[98].NEUR_V_UP_reg[98] ;
  output \genblk2[98].NEUR_V_DOWN_reg[98] ;
  output \genblk2[99].NEUR_V_UP_reg[99] ;
  output \genblk2[99].NEUR_V_DOWN_reg[99] ;
  output \genblk2[100].NEUR_V_UP_reg[100] ;
  output \genblk2[100].NEUR_V_DOWN_reg[100] ;
  output \genblk2[101].NEUR_V_UP_reg[101] ;
  output \genblk2[101].NEUR_V_DOWN_reg[101] ;
  output \genblk2[102].NEUR_V_UP_reg[102] ;
  output \genblk2[102].NEUR_V_DOWN_reg[102] ;
  output \genblk2[103].NEUR_V_UP_reg[103] ;
  output \genblk2[103].NEUR_V_DOWN_reg[103] ;
  output \genblk2[104].NEUR_V_UP_reg[104] ;
  output \genblk2[104].NEUR_V_DOWN_reg[104] ;
  output \genblk2[105].NEUR_V_UP_reg[105] ;
  output \genblk2[105].NEUR_V_DOWN_reg[105] ;
  output \genblk2[106].NEUR_V_UP_reg[106] ;
  output \genblk2[106].NEUR_V_DOWN_reg[106] ;
  output \genblk2[107].NEUR_V_UP_reg[107] ;
  output \genblk2[107].NEUR_V_DOWN_reg[107] ;
  output \genblk2[108].NEUR_V_UP_reg[108] ;
  output \genblk2[108].NEUR_V_DOWN_reg[108] ;
  output \genblk2[109].NEUR_V_UP_reg[109] ;
  output \genblk2[109].NEUR_V_DOWN_reg[109] ;
  output \genblk2[110].NEUR_V_UP_reg[110] ;
  output \genblk2[110].NEUR_V_DOWN_reg[110] ;
  output \genblk2[111].NEUR_V_UP_reg[111] ;
  output \genblk2[111].NEUR_V_DOWN_reg[111] ;
  output \genblk2[80].NEUR_V_UP_reg[80] ;
  output \genblk2[80].NEUR_V_DOWN_reg[80] ;
  output \genblk2[81].NEUR_V_UP_reg[81] ;
  output \genblk2[81].NEUR_V_DOWN_reg[81] ;
  output \genblk2[82].NEUR_V_UP_reg[82] ;
  output \genblk2[82].NEUR_V_DOWN_reg[82] ;
  output \genblk2[83].NEUR_V_UP_reg[83] ;
  output \genblk2[83].NEUR_V_DOWN_reg[83] ;
  output \genblk2[84].NEUR_V_UP_reg[84] ;
  output \genblk2[84].NEUR_V_DOWN_reg[84] ;
  output \genblk2[85].NEUR_V_UP_reg[85] ;
  output \genblk2[85].NEUR_V_DOWN_reg[85] ;
  output \genblk2[86].NEUR_V_UP_reg[86] ;
  output \genblk2[86].NEUR_V_DOWN_reg[86] ;
  output \genblk2[87].NEUR_V_UP_reg[87] ;
  output \genblk2[87].NEUR_V_DOWN_reg[87] ;
  output \genblk2[88].NEUR_V_UP_reg[88] ;
  output \genblk2[88].NEUR_V_DOWN_reg[88] ;
  output \genblk2[89].NEUR_V_UP_reg[89] ;
  output \genblk2[89].NEUR_V_DOWN_reg[89] ;
  output \genblk2[90].NEUR_V_UP_reg[90] ;
  output \genblk2[90].NEUR_V_DOWN_reg[90] ;
  output \genblk2[91].NEUR_V_UP_reg[91] ;
  output \genblk2[91].NEUR_V_DOWN_reg[91] ;
  output \genblk2[92].NEUR_V_UP_reg[92] ;
  output \genblk2[92].NEUR_V_DOWN_reg[92] ;
  output \genblk2[93].NEUR_V_UP_reg[93] ;
  output \genblk2[93].NEUR_V_DOWN_reg[93] ;
  output \genblk2[94].NEUR_V_UP_reg[94] ;
  output \genblk2[94].NEUR_V_DOWN_reg[94] ;
  output \genblk2[95].NEUR_V_UP_reg[95] ;
  output \genblk2[95].NEUR_V_DOWN_reg[95] ;
  output \genblk2[64].NEUR_V_UP_reg[64] ;
  output \genblk2[64].NEUR_V_DOWN_reg[64] ;
  output \genblk2[65].NEUR_V_UP_reg[65] ;
  output \genblk2[65].NEUR_V_DOWN_reg[65] ;
  output \genblk2[66].NEUR_V_UP_reg[66] ;
  output \genblk2[66].NEUR_V_DOWN_reg[66] ;
  output \genblk2[67].NEUR_V_UP_reg[67] ;
  output \genblk2[67].NEUR_V_DOWN_reg[67] ;
  output \genblk2[68].NEUR_V_UP_reg[68] ;
  output \genblk2[68].NEUR_V_DOWN_reg[68] ;
  output \genblk2[69].NEUR_V_UP_reg[69] ;
  output \genblk2[69].NEUR_V_DOWN_reg[69] ;
  output \genblk2[70].NEUR_V_UP_reg[70] ;
  output \genblk2[70].NEUR_V_DOWN_reg[70] ;
  output \genblk2[71].NEUR_V_UP_reg[71] ;
  output \genblk2[71].NEUR_V_DOWN_reg[71] ;
  output \genblk2[72].NEUR_V_UP_reg[72] ;
  output \genblk2[72].NEUR_V_DOWN_reg[72] ;
  output \genblk2[73].NEUR_V_UP_reg[73] ;
  output \genblk2[73].NEUR_V_DOWN_reg[73] ;
  output \genblk2[74].NEUR_V_UP_reg[74] ;
  output \genblk2[74].NEUR_V_DOWN_reg[74] ;
  output \genblk2[75].NEUR_V_UP_reg[75] ;
  output \genblk2[75].NEUR_V_DOWN_reg[75] ;
  output \genblk2[76].NEUR_V_UP_reg[76] ;
  output \genblk2[76].NEUR_V_DOWN_reg[76] ;
  output \genblk2[77].NEUR_V_UP_reg[77] ;
  output \genblk2[77].NEUR_V_DOWN_reg[77] ;
  output \genblk2[78].NEUR_V_UP_reg[78] ;
  output \genblk2[78].NEUR_V_DOWN_reg[78] ;
  output \genblk2[79].NEUR_V_UP_reg[79] ;
  output \genblk2[79].NEUR_V_DOWN_reg[79] ;
  output \genblk2[48].NEUR_V_UP_reg[48] ;
  output \genblk2[48].NEUR_V_DOWN_reg[48] ;
  output \genblk2[49].NEUR_V_UP_reg[49] ;
  output \genblk2[49].NEUR_V_DOWN_reg[49] ;
  output \genblk2[50].NEUR_V_UP_reg[50] ;
  output \genblk2[50].NEUR_V_DOWN_reg[50] ;
  output \genblk2[51].NEUR_V_UP_reg[51] ;
  output \genblk2[51].NEUR_V_DOWN_reg[51] ;
  output \genblk2[52].NEUR_V_UP_reg[52] ;
  output \genblk2[52].NEUR_V_DOWN_reg[52] ;
  output \genblk2[53].NEUR_V_UP_reg[53] ;
  output \genblk2[53].NEUR_V_DOWN_reg[53] ;
  output \genblk2[54].NEUR_V_UP_reg[54] ;
  output \genblk2[54].NEUR_V_DOWN_reg[54] ;
  output \genblk2[55].NEUR_V_UP_reg[55] ;
  output \genblk2[55].NEUR_V_DOWN_reg[55] ;
  output \genblk2[56].NEUR_V_UP_reg[56] ;
  output \genblk2[56].NEUR_V_DOWN_reg[56] ;
  output \genblk2[57].NEUR_V_UP_reg[57] ;
  output \genblk2[57].NEUR_V_DOWN_reg[57] ;
  output \genblk2[58].NEUR_V_UP_reg[58] ;
  output \genblk2[58].NEUR_V_DOWN_reg[58] ;
  output \genblk2[59].NEUR_V_UP_reg[59] ;
  output \genblk2[59].NEUR_V_DOWN_reg[59] ;
  output \genblk2[60].NEUR_V_UP_reg[60] ;
  output \genblk2[60].NEUR_V_DOWN_reg[60] ;
  output \genblk2[61].NEUR_V_UP_reg[61] ;
  output \genblk2[61].NEUR_V_DOWN_reg[61] ;
  output \genblk2[62].NEUR_V_UP_reg[62] ;
  output \genblk2[62].NEUR_V_DOWN_reg[62] ;
  output \genblk2[63].NEUR_V_UP_reg[63] ;
  output \genblk2[63].NEUR_V_DOWN_reg[63] ;
  output \genblk2[32].NEUR_V_UP_reg[32] ;
  output \genblk2[32].NEUR_V_DOWN_reg[32] ;
  output \genblk2[33].NEUR_V_UP_reg[33] ;
  output \genblk2[33].NEUR_V_DOWN_reg[33] ;
  output \genblk2[34].NEUR_V_UP_reg[34] ;
  output \genblk2[34].NEUR_V_DOWN_reg[34] ;
  output \genblk2[35].NEUR_V_UP_reg[35] ;
  output \genblk2[35].NEUR_V_DOWN_reg[35] ;
  output \genblk2[36].NEUR_V_UP_reg[36] ;
  output \genblk2[36].NEUR_V_DOWN_reg[36] ;
  output \genblk2[37].NEUR_V_UP_reg[37] ;
  output \genblk2[37].NEUR_V_DOWN_reg[37] ;
  output \genblk2[38].NEUR_V_UP_reg[38] ;
  output \genblk2[38].NEUR_V_DOWN_reg[38] ;
  output \genblk2[39].NEUR_V_UP_reg[39] ;
  output \genblk2[39].NEUR_V_DOWN_reg[39] ;
  output \genblk2[40].NEUR_V_UP_reg[40] ;
  output \genblk2[40].NEUR_V_DOWN_reg[40] ;
  output \genblk2[41].NEUR_V_UP_reg[41] ;
  output \genblk2[41].NEUR_V_DOWN_reg[41] ;
  output \genblk2[42].NEUR_V_UP_reg[42] ;
  output \genblk2[42].NEUR_V_DOWN_reg[42] ;
  output \genblk2[43].NEUR_V_UP_reg[43] ;
  output \genblk2[43].NEUR_V_DOWN_reg[43] ;
  output \genblk2[44].NEUR_V_UP_reg[44] ;
  output \genblk2[44].NEUR_V_DOWN_reg[44] ;
  output \genblk2[45].NEUR_V_UP_reg[45] ;
  output \genblk2[45].NEUR_V_DOWN_reg[45] ;
  output \genblk2[46].NEUR_V_UP_reg[46] ;
  output \genblk2[46].NEUR_V_DOWN_reg[46] ;
  output \genblk2[47].NEUR_V_UP_reg[47] ;
  output \genblk2[47].NEUR_V_DOWN_reg[47] ;
  output \genblk2[16].NEUR_V_UP_reg[16] ;
  output \genblk2[16].NEUR_V_DOWN_reg[16] ;
  output \genblk2[17].NEUR_V_UP_reg[17] ;
  output \genblk2[17].NEUR_V_DOWN_reg[17] ;
  output \genblk2[18].NEUR_V_UP_reg[18] ;
  output \genblk2[18].NEUR_V_DOWN_reg[18] ;
  output \genblk2[19].NEUR_V_UP_reg[19] ;
  output \genblk2[19].NEUR_V_DOWN_reg[19] ;
  output \genblk2[20].NEUR_V_UP_reg[20] ;
  output \genblk2[20].NEUR_V_DOWN_reg[20] ;
  output \genblk2[21].NEUR_V_UP_reg[21] ;
  output \genblk2[21].NEUR_V_DOWN_reg[21] ;
  output \genblk2[22].NEUR_V_UP_reg[22] ;
  output \genblk2[22].NEUR_V_DOWN_reg[22] ;
  output \genblk2[23].NEUR_V_UP_reg[23] ;
  output \genblk2[23].NEUR_V_DOWN_reg[23] ;
  output \genblk2[24].NEUR_V_UP_reg[24] ;
  output \genblk2[24].NEUR_V_DOWN_reg[24] ;
  output \genblk2[25].NEUR_V_UP_reg[25] ;
  output \genblk2[25].NEUR_V_DOWN_reg[25] ;
  output \genblk2[26].NEUR_V_UP_reg[26] ;
  output \genblk2[26].NEUR_V_DOWN_reg[26] ;
  output \genblk2[27].NEUR_V_UP_reg[27] ;
  output \genblk2[27].NEUR_V_DOWN_reg[27] ;
  output \genblk2[28].NEUR_V_UP_reg[28] ;
  output [7:0]CTRL_NEURMEM_ADDR;
  output \genblk2[28].NEUR_V_DOWN_reg[28] ;
  output \genblk2[29].NEUR_V_UP_reg[29] ;
  output \genblk2[29].NEUR_V_DOWN_reg[29] ;
  output \genblk2[30].NEUR_V_UP_reg[30] ;
  output \genblk2[30].NEUR_V_DOWN_reg[30] ;
  output \genblk2[31].NEUR_V_UP_reg[31] ;
  output \genblk2[31].NEUR_V_DOWN_reg[31] ;
  output \genblk2[0].NEUR_V_UP_reg[0] ;
  output \genblk2[0].NEUR_V_DOWN_reg[0] ;
  output \genblk2[1].NEUR_V_UP_reg[1] ;
  output \genblk2[1].NEUR_V_DOWN_reg[1] ;
  output \genblk2[2].NEUR_V_UP_reg[2] ;
  output \genblk2[2].NEUR_V_DOWN_reg[2] ;
  output \genblk2[3].NEUR_V_UP_reg[3] ;
  output \genblk2[3].NEUR_V_DOWN_reg[3] ;
  output \genblk2[4].NEUR_V_UP_reg[4] ;
  output \genblk2[4].NEUR_V_DOWN_reg[4] ;
  output \genblk2[5].NEUR_V_UP_reg[5] ;
  output \genblk2[5].NEUR_V_DOWN_reg[5] ;
  output \genblk2[6].NEUR_V_UP_reg[6] ;
  output \genblk2[6].NEUR_V_DOWN_reg[6] ;
  output \genblk2[7].NEUR_V_UP_reg[7] ;
  output \genblk2[7].NEUR_V_DOWN_reg[7] ;
  output \genblk2[8].NEUR_V_UP_reg[8] ;
  output \genblk2[8].NEUR_V_DOWN_reg[8] ;
  output \genblk2[9].NEUR_V_UP_reg[9] ;
  output \genblk2[9].NEUR_V_DOWN_reg[9] ;
  output \genblk2[10].NEUR_V_UP_reg[10] ;
  output \genblk2[10].NEUR_V_DOWN_reg[10] ;
  output \genblk2[11].NEUR_V_UP_reg[11] ;
  output \genblk2[11].NEUR_V_DOWN_reg[11] ;
  output \genblk2[12].NEUR_V_UP_reg[12] ;
  output \genblk2[12].NEUR_V_DOWN_reg[12] ;
  output \genblk2[13].NEUR_V_UP_reg[13] ;
  output \genblk2[13].NEUR_V_DOWN_reg[13] ;
  output \genblk2[14].NEUR_V_UP_reg[14] ;
  output \genblk2[14].NEUR_V_DOWN_reg[14] ;
  output \genblk2[15].NEUR_V_UP_reg[15] ;
  output \genblk2[15].NEUR_V_DOWN_reg[15] ;
  output \FSM_sequential_state_reg[1]_1 ;
  output \FSM_sequential_state_reg[0]_2 ;
  output [2:0]\FSM_sequential_state_reg[0]_3 ;
  output \FSM_sequential_state_reg[1]_2 ;
  output [6:0]SPI_OUT_AER_MONITOR_EN_reg;
  output synapse_state_event;
  output [2:0]\SPI_MONITOR_NEUR_ADDR_reg[2] ;
  output CTRL_NEURMEM_CS;
  output CTRL_NEURMEM_WE;
  output [12:0]CTRL_SYNARRAY_ADDR;
  output CTRL_SYNARRAY_CS;
  output [0:0]AR;
  output \FSM_sequential_state_reg[1]_3 ;
  output \FSM_sequential_state_reg[2]_32 ;
  output CTRL_AEROUT_POP_NEUR;
  output [4:0]CTRL_SCHED_VIRTS;
  output [0:0]CTRL_SCHED_EVENT_IN;
  output AERIN_ACK;
  output \neur_cnt_reg[7]_0 ;
  output \neur_cnt_reg[4]_1 ;
  output [7:0]data_in;
  output [0:0]WEA;
  output [0:0]\FSM_sequential_state_reg[3]_0 ;
  output [0:0]\FSM_sequential_state_reg[3]_1 ;
  output [0:0]\FSM_sequential_state_reg[3]_2 ;
  output [0:0]\FSM_sequential_state_reg[3]_3 ;
  output [0:0]\FSM_sequential_state_reg[3]_4 ;
  output [0:0]\FSM_sequential_state_reg[3]_5 ;
  output WE;
  output \FSM_sequential_state_reg[0]_4 ;
  output \FSM_sequential_state_reg[0]_5 ;
  output \FSM_sequential_state_reg[0]_6 ;
  output \FSM_sequential_state_reg[0]_7 ;
  output \FSM_sequential_state_reg[0]_8 ;
  output \FSM_sequential_state_reg[2]_33 ;
  output \FSM_sequential_state_reg[0]_9 ;
  output \FSM_sequential_state_reg[2]_34 ;
  output [7:0]\AERIN_ADDR[15] ;
  output \FSM_sequential_state_reg[0]_10 ;
  output [9:0]SPI_GATE_ACTIVITY_sync_reg_3;
  output [0:0]DI;
  output event_inh;
  output \FSM_sequential_state_reg[0]_11 ;
  output \FSM_sequential_state_reg[0]_12 ;
  output \FSM_sequential_state_reg[0]_13 ;
  output \FSM_sequential_state_reg[0]_14 ;
  output \FSM_sequential_state_reg[0]_15 ;
  output \FSM_sequential_state_reg[0]_16 ;
  output \FSM_sequential_state_reg[0]_17 ;
  output \FSM_sequential_state_reg[0]_18 ;
  output \FSM_sequential_state_reg[0]_19 ;
  output AERIN_ADDR_8_sp_1;
  output [0:0]\FSM_sequential_state_reg[1]_4 ;
  input AERIN_REQ;
  input CLK;
  input RST_sync;
  input CTRL_READBACK_EVENT;
  input CTRL_PROG_EVENT;
  input SPI_GATE_ACTIVITY;
  input \AEROUT_ADDR_reg[6] ;
  input [2:0]NEUR_EVENT_OUT;
  input empty_i_11__31;
  input [0:0]E;
  input [0:0]\genblk1[30].mem_reg[30][12] ;
  input [0:0]\genblk1[29].mem_reg[29][12] ;
  input [0:0]\genblk1[28].mem_reg[28][12] ;
  input [0:0]\genblk1[27].mem_reg[27][12] ;
  input [0:0]\genblk1[26].mem_reg[26][12] ;
  input [0:0]\genblk1[25].mem_reg[25][12] ;
  input [0:0]\genblk1[24].mem_reg[24][12] ;
  input [0:0]\genblk1[23].mem_reg[23][12] ;
  input [0:0]\genblk1[22].mem_reg[22][12] ;
  input [0:0]\genblk1[21].mem_reg[21][12] ;
  input [0:0]\genblk1[20].mem_reg[20][12] ;
  input [0:0]\genblk1[19].mem_reg[19][12] ;
  input [0:0]\genblk1[18].mem_reg[18][12] ;
  input [0:0]\genblk1[17].mem_reg[17][12] ;
  input [0:0]\genblk1[16].mem_reg[16][12] ;
  input [0:0]\genblk1[15].mem_reg[15][12] ;
  input [0:0]\genblk1[14].mem_reg[14][12] ;
  input [0:0]\genblk1[13].mem_reg[13][12] ;
  input [0:0]\genblk1[12].mem_reg[12][12] ;
  input [0:0]\genblk1[11].mem_reg[11][12] ;
  input [0:0]\genblk1[10].mem_reg[10][12] ;
  input [0:0]\genblk1[9].mem_reg[9][12] ;
  input [0:0]\genblk1[8].mem_reg[8][12] ;
  input [0:0]\genblk1[7].mem_reg[7][12] ;
  input [0:0]\genblk1[6].mem_reg[6][12] ;
  input [0:0]\genblk1[5].mem_reg[5][12] ;
  input [0:0]\genblk1[4].mem_reg[4][12] ;
  input [0:0]\genblk1[3].mem_reg[3][12] ;
  input [0:0]\genblk1[2].mem_reg[2][12] ;
  input [0:0]\genblk1[1].mem_reg[1][12] ;
  input [0:0]\genblk1[0].mem_reg[0][12] ;
  input SRAM_reg_1_0;
  input SRAM_reg_1_1;
  input AEROUT_CTRL_BUSY;
  input \FSM_sequential_state[2]_i_6_0 ;
  input SCHED_FULL;
  input [16:0]AERIN_ADDR;
  input [31:0]Qr;
  input SRAM_reg_7_0;
  input SRAM_reg_6_0;
  input SRAM_reg_5_0;
  input SRAM_reg_4_0;
  input SRAM_reg_3_0;
  input SRAM_reg_2_0;
  input SRAM_reg_1_2;
  input SRAM_reg_0_1;
  input \genblk2[243].NEUR_V_UP_reg[243]_0 ;
  input [255:0]NEUR_V_UP;
  input \genblk2[243].NEUR_V_DOWN_reg[243]_0 ;
  input [255:0]NEUR_V_DOWN;
  input [3:0]NEUR_STATE_MONITOR;
  input \AEROUT_ADDR_reg[6]_0 ;
  input SPI_OUT_AER_MONITOR_EN;
  input \AEROUT_ADDR_reg[6]_1 ;
  input \AEROUT_ADDR_reg[5] ;
  input \AEROUT_ADDR_reg[5]_0 ;
  input [12:0]SCHED_DATA_OUT;
  input SPI_AER_SRC_CTRL_nNEUR;
  input \AEROUT_ADDR_reg[4] ;
  input \AEROUT_ADDR_reg[4]_0 ;
  input [0:0]\AEROUT_ADDR_reg[4]_1 ;
  input \AEROUT_ADDR_reg[4]_2 ;
  input \AEROUT_ADDR_reg[3] ;
  input \AEROUT_ADDR_reg[3]_0 ;
  input \AEROUT_ADDR_reg[3]_1 ;
  input \AEROUT_ADDR_reg[2] ;
  input \AEROUT_ADDR_reg[2]_0 ;
  input \AEROUT_ADDR_reg[2]_1 ;
  input \AEROUT_ADDR_reg[1] ;
  input [0:0]\AEROUT_ADDR_reg[0] ;
  input \AEROUT_ADDR_reg[0]_0 ;
  input p_26_in;
  input [7:0]SPI_MONITOR_NEUR_ADDR;
  input [6:0]SPI_MONITOR_SYN_ADDR;
  input [0:0]S;
  input \FSM_sequential_state_reg[0]_20 ;
  input [1:0]CTRL_OP_CODE;
  input \FSM_sequential_state_reg[1]_5 ;
  input \FSM_sequential_state_reg[3]_6 ;
  input SCHED_EMPTY;
  input SRAM_reg_0_2;
  input SRAM_reg_0_3;
  input SRAM_reg_0_4;
  input SRAM_reg_0_5;
  input SRAM_reg_0_6;
  input SRAM_reg_0_7;
  input \AEROUT_ADDR[7]_i_4 ;
  input [12:0]CTRL_SPI_ADDR;
  input SPI_SDSP_ON_SYN_STIM;
  input empty_i_17__5;
  input empty_i_32__2;
  input \genblk1[3].mem[3][8]_i_18 ;
  input \genblk1[3].mem[3][8]_i_11__1 ;
  input \genblk1[3].mem[3][8]_i_7__21 ;
  input \genblk1[3].mem[3][8]_i_58 ;
  input SRAM_reg_7_1;
  input SRAM_reg_7_2;
  input SRAM_reg_7_i_8_0;
  input SRAM_reg_7_i_8_1;
  input SRAM_reg_7_i_8_2;
  input SRAM_reg_7_i_8_3;
  input SRAM_reg_3_i_8_0;
  input SPI_UPDATE_UNMAPPED_SYN;
  input SRAM_reg_6_1;
  input SRAM_reg_6_2;
  input SRAM_reg_6_i_8_0;
  input SRAM_reg_6_i_8_1;
  input SRAM_reg_6_i_8_2;
  input SRAM_reg_6_i_8_3;
  input SRAM_reg_2_i_8_0;
  input SRAM_reg_5_1;
  input SRAM_reg_5_2;
  input SRAM_reg_5_i_8_0;
  input SRAM_reg_5_i_8_1;
  input SRAM_reg_5_i_8_2;
  input SRAM_reg_5_i_8_3;
  input SRAM_reg_4_1;
  input SRAM_reg_4_2;
  input SRAM_reg_4_i_8_0;
  input SRAM_reg_4_i_8_1;
  input SRAM_reg_4_i_8_2;
  input SRAM_reg_4_i_8_3;
  input SRAM_reg_0_i_44_0;
  input SRAM_reg_3_1;
  input SRAM_reg_3_2;
  input SRAM_reg_3_i_8_1;
  input SRAM_reg_3_i_8_2;
  input SRAM_reg_3_i_8_3;
  input SRAM_reg_3_i_8_4;
  input SRAM_reg_2_1;
  input SRAM_reg_2_2;
  input SRAM_reg_2_i_8_1;
  input SRAM_reg_2_i_8_2;
  input SRAM_reg_2_i_8_3;
  input SRAM_reg_2_i_8_4;
  input SRAM_reg_1_3;
  input SRAM_reg_1_4;
  input SRAM_reg_1_i_8_0;
  input SRAM_reg_1_i_8_1;
  input SRAM_reg_1_i_8_2;
  input SRAM_reg_1_i_8_3;
  input SRAM_reg_0_8;
  input SRAM_reg_0_9;
  input SRAM_reg_0_i_44_1;
  input SRAM_reg_0_i_44_2;
  input SRAM_reg_0_i_44_3;
  input SRAM_reg_0_i_44_4;
  input [6:0]\AEROUT_ADDR[7]_i_4_0 ;
  input SRAM_reg_1_5;
  input SRAM_reg_1_6;
  input SRAM_reg_1_7;
  input SRAM_reg_1_8;
  input SRAM_reg_1_9;
  input SRAM_reg_1_10;
  input SRAM_reg_1_11;
  input SRAM_reg_1_12;
  input [2:0]O;
  input SYN_SIGN;
  input [7:0]state_inacc_next0;
  input [3:0]SRAM_reg_1_i_321;
  input [0:0]SRAM_reg_1_i_323;
  input \neuron_state_monitor_samp[0]_i_4 ;
  input \neuron_state_monitor_samp[0]_i_4_0 ;
  input SRAM_reg_1_13;
  input SRAM_reg_1_14;
  input [1:0]CTRL_PROG_DATA;
  input SRAM_reg_1_15;
  input SRAM_reg_1_16;
  input SRAM_reg_1_17;
  input SRAM_reg_1_18;
  input SRAM_reg_1_19;
  input SRAM_reg_1_20;
  input SRAM_reg_1_21;
  input SRAM_reg_1_22;

  wire AERIN_ACK;
  wire [16:0]AERIN_ADDR;
  wire [7:0]\AERIN_ADDR[15] ;
  wire AERIN_ADDR_4_sn_1;
  wire AERIN_ADDR_8_sn_1;
  wire AERIN_REQ;
  wire AERIN_REQ_sync;
  wire AERIN_REQ_sync_int;
  wire AERIN_REQ_sync_reg_0;
  wire \AEROUT_ADDR[0]_i_2_n_0 ;
  wire \AEROUT_ADDR[1]_i_2_n_0 ;
  wire \AEROUT_ADDR[2]_i_2_n_0 ;
  wire \AEROUT_ADDR[3]_i_2_n_0 ;
  wire \AEROUT_ADDR[4]_i_2_n_0 ;
  wire \AEROUT_ADDR[4]_i_4_n_0 ;
  wire \AEROUT_ADDR[7]_i_4 ;
  wire [6:0]\AEROUT_ADDR[7]_i_4_0 ;
  wire [0:0]\AEROUT_ADDR_reg[0] ;
  wire \AEROUT_ADDR_reg[0]_0 ;
  wire \AEROUT_ADDR_reg[1] ;
  wire \AEROUT_ADDR_reg[2] ;
  wire \AEROUT_ADDR_reg[2]_0 ;
  wire \AEROUT_ADDR_reg[2]_1 ;
  wire \AEROUT_ADDR_reg[3] ;
  wire \AEROUT_ADDR_reg[3]_0 ;
  wire \AEROUT_ADDR_reg[3]_1 ;
  wire \AEROUT_ADDR_reg[4] ;
  wire \AEROUT_ADDR_reg[4]_0 ;
  wire [0:0]\AEROUT_ADDR_reg[4]_1 ;
  wire \AEROUT_ADDR_reg[4]_2 ;
  wire \AEROUT_ADDR_reg[5] ;
  wire \AEROUT_ADDR_reg[5]_0 ;
  wire \AEROUT_ADDR_reg[6] ;
  wire \AEROUT_ADDR_reg[6]_0 ;
  wire \AEROUT_ADDR_reg[6]_1 ;
  wire AEROUT_CTRL_BUSY;
  wire AEROUT_REQ_reg;
  wire [0:0]AR;
  wire CLK;
  wire CTRL_AEROUT_POP_NEUR;
  wire [7:0]CTRL_NEURMEM_ADDR;
  wire CTRL_NEURMEM_CS;
  wire CTRL_NEURMEM_WE;
  wire [1:0]CTRL_NEUR_VIRTS;
  wire [1:0]CTRL_OP_CODE;
  wire [1:0]CTRL_PROG_DATA;
  wire CTRL_PROG_EVENT;
  wire CTRL_PROG_EVENT_sync;
  wire CTRL_PROG_EVENT_sync_int;
  wire CTRL_READBACK_EVENT;
  wire CTRL_READBACK_EVENT_sync;
  wire CTRL_READBACK_EVENT_sync_int;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire [4:0]CTRL_SCHED_VIRTS;
  wire [12:0]CTRL_SPI_ADDR;
  wire [12:0]CTRL_SYNARRAY_ADDR;
  wire CTRL_SYNARRAY_CS;
  wire CTRL_SYNARRAY_WE;
  wire [23:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_11_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_7_n_0 ;
  wire \FSM_sequential_state[1]_i_8_n_0 ;
  wire \FSM_sequential_state[1]_i_9_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_11_n_0 ;
  wire \FSM_sequential_state[2]_i_12_n_0 ;
  wire \FSM_sequential_state[2]_i_13_n_0 ;
  wire \FSM_sequential_state[2]_i_14_n_0 ;
  wire \FSM_sequential_state[2]_i_15_n_0 ;
  wire \FSM_sequential_state[2]_i_16_n_0 ;
  wire \FSM_sequential_state[2]_i_17_n_0 ;
  wire \FSM_sequential_state[2]_i_18_n_0 ;
  wire \FSM_sequential_state[2]_i_19_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_20_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_6_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire \FSM_sequential_state[3]_i_7_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_10 ;
  wire \FSM_sequential_state_reg[0]_11 ;
  wire \FSM_sequential_state_reg[0]_12 ;
  wire \FSM_sequential_state_reg[0]_13 ;
  wire \FSM_sequential_state_reg[0]_14 ;
  wire \FSM_sequential_state_reg[0]_15 ;
  wire \FSM_sequential_state_reg[0]_16 ;
  wire \FSM_sequential_state_reg[0]_17 ;
  wire \FSM_sequential_state_reg[0]_18 ;
  wire \FSM_sequential_state_reg[0]_19 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_20 ;
  wire [2:0]\FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[0]_7 ;
  wire \FSM_sequential_state_reg[0]_8 ;
  wire \FSM_sequential_state_reg[0]_9 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire [0:0]\FSM_sequential_state_reg[1]_4 ;
  wire \FSM_sequential_state_reg[1]_5 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_10 ;
  wire \FSM_sequential_state_reg[2]_11 ;
  wire \FSM_sequential_state_reg[2]_12 ;
  wire \FSM_sequential_state_reg[2]_13 ;
  wire \FSM_sequential_state_reg[2]_14 ;
  wire \FSM_sequential_state_reg[2]_15 ;
  wire \FSM_sequential_state_reg[2]_16 ;
  wire \FSM_sequential_state_reg[2]_17 ;
  wire \FSM_sequential_state_reg[2]_18 ;
  wire \FSM_sequential_state_reg[2]_19 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[2]_20 ;
  wire \FSM_sequential_state_reg[2]_21 ;
  wire \FSM_sequential_state_reg[2]_22 ;
  wire \FSM_sequential_state_reg[2]_23 ;
  wire \FSM_sequential_state_reg[2]_24 ;
  wire \FSM_sequential_state_reg[2]_25 ;
  wire \FSM_sequential_state_reg[2]_26 ;
  wire \FSM_sequential_state_reg[2]_27 ;
  wire \FSM_sequential_state_reg[2]_28 ;
  wire \FSM_sequential_state_reg[2]_29 ;
  wire \FSM_sequential_state_reg[2]_3 ;
  wire \FSM_sequential_state_reg[2]_30 ;
  wire \FSM_sequential_state_reg[2]_31 ;
  wire \FSM_sequential_state_reg[2]_32 ;
  wire \FSM_sequential_state_reg[2]_33 ;
  wire \FSM_sequential_state_reg[2]_34 ;
  wire \FSM_sequential_state_reg[2]_4 ;
  wire \FSM_sequential_state_reg[2]_5 ;
  wire \FSM_sequential_state_reg[2]_6 ;
  wire \FSM_sequential_state_reg[2]_7 ;
  wire \FSM_sequential_state_reg[2]_8 ;
  wire \FSM_sequential_state_reg[2]_9 ;
  wire [0:0]\FSM_sequential_state_reg[3]_0 ;
  wire [0:0]\FSM_sequential_state_reg[3]_1 ;
  wire [0:0]\FSM_sequential_state_reg[3]_2 ;
  wire [0:0]\FSM_sequential_state_reg[3]_3 ;
  wire [0:0]\FSM_sequential_state_reg[3]_4 ;
  wire [0:0]\FSM_sequential_state_reg[3]_5 ;
  wire \FSM_sequential_state_reg[3]_6 ;
  wire [2:0]NEUR_EVENT_OUT;
  wire [3:0]NEUR_STATE_MONITOR;
  wire [255:0]NEUR_V_DOWN;
  wire [255:0]NEUR_V_UP;
  wire [2:0]O;
  wire [7:0]Q;
  wire [31:0]Qr;
  wire RST_sync;
  wire [0:0]S;
  wire [12:0]SCHED_DATA_OUT;
  wire SCHED_EMPTY;
  wire SCHED_FULL;
  wire SPI_AER_SRC_CTRL_nNEUR;
  wire SPI_GATE_ACTIVITY;
  wire SPI_GATE_ACTIVITY_sync;
  wire SPI_GATE_ACTIVITY_sync0;
  wire SPI_GATE_ACTIVITY_sync_i_10_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_11_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_12_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_13_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_14_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_15_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_16_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_2_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_3_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_4_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_5_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_8_n_0;
  wire SPI_GATE_ACTIVITY_sync_i_9_n_0;
  wire SPI_GATE_ACTIVITY_sync_int;
  wire SPI_GATE_ACTIVITY_sync_reg_0;
  wire SPI_GATE_ACTIVITY_sync_reg_1;
  wire SPI_GATE_ACTIVITY_sync_reg_2;
  wire [9:0]SPI_GATE_ACTIVITY_sync_reg_3;
  wire [7:0]SPI_MONITOR_NEUR_ADDR;
  wire [2:0]\SPI_MONITOR_NEUR_ADDR_reg[2] ;
  wire [6:0]SPI_MONITOR_SYN_ADDR;
  wire SPI_OUT_AER_MONITOR_EN;
  wire [6:0]SPI_OUT_AER_MONITOR_EN_reg;
  wire SPI_SDSP_ON_SYN_STIM;
  wire SPI_UPDATE_UNMAPPED_SYN;
  wire SRAM_reg_0;
  wire SRAM_reg_0_0;
  wire SRAM_reg_0_1;
  wire SRAM_reg_0_2;
  wire SRAM_reg_0_3;
  wire SRAM_reg_0_4;
  wire SRAM_reg_0_5;
  wire SRAM_reg_0_6;
  wire SRAM_reg_0_7;
  wire SRAM_reg_0_8;
  wire SRAM_reg_0_9;
  wire SRAM_reg_0_i_120_n_0;
  wire SRAM_reg_0_i_20_n_0;
  wire SRAM_reg_0_i_21_n_0;
  wire SRAM_reg_0_i_22_n_0;
  wire SRAM_reg_0_i_24_n_0;
  wire SRAM_reg_0_i_26_n_0;
  wire SRAM_reg_0_i_28_n_0;
  wire SRAM_reg_0_i_30_n_0;
  wire SRAM_reg_0_i_32_n_0;
  wire SRAM_reg_0_i_34_n_0;
  wire SRAM_reg_0_i_36_n_0;
  wire SRAM_reg_0_i_37_n_0;
  wire SRAM_reg_0_i_38_n_0;
  wire SRAM_reg_0_i_39_n_0;
  wire SRAM_reg_0_i_40_n_0;
  wire SRAM_reg_0_i_41_n_0;
  wire SRAM_reg_0_i_43__0_n_0;
  wire SRAM_reg_0_i_44_0;
  wire SRAM_reg_0_i_44_1;
  wire SRAM_reg_0_i_44_2;
  wire SRAM_reg_0_i_44_3;
  wire SRAM_reg_0_i_44_4;
  wire SRAM_reg_0_i_44_n_0;
  wire SRAM_reg_0_i_49_n_0;
  wire SRAM_reg_0_i_50_n_0;
  wire SRAM_reg_0_i_51_n_0;
  wire SRAM_reg_0_i_63_n_0;
  wire SRAM_reg_0_i_64_n_0;
  wire SRAM_reg_0_i_65_n_0;
  wire SRAM_reg_0_i_66_n_0;
  wire SRAM_reg_0_i_85__0_n_0;
  wire SRAM_reg_0_i_86_n_0;
  wire SRAM_reg_1;
  wire SRAM_reg_1_0;
  wire SRAM_reg_1_1;
  wire SRAM_reg_1_10;
  wire SRAM_reg_1_11;
  wire SRAM_reg_1_12;
  wire SRAM_reg_1_13;
  wire SRAM_reg_1_14;
  wire SRAM_reg_1_15;
  wire SRAM_reg_1_16;
  wire SRAM_reg_1_17;
  wire SRAM_reg_1_18;
  wire SRAM_reg_1_19;
  wire SRAM_reg_1_2;
  wire SRAM_reg_1_20;
  wire SRAM_reg_1_21;
  wire SRAM_reg_1_22;
  wire SRAM_reg_1_3;
  wire SRAM_reg_1_4;
  wire SRAM_reg_1_5;
  wire SRAM_reg_1_6;
  wire SRAM_reg_1_7;
  wire SRAM_reg_1_8;
  wire SRAM_reg_1_9;
  wire SRAM_reg_1_i_19_n_0;
  wire [3:0]SRAM_reg_1_i_321;
  wire [0:0]SRAM_reg_1_i_323;
  wire SRAM_reg_1_i_7__0_n_0;
  wire SRAM_reg_1_i_84_n_0;
  wire SRAM_reg_1_i_8_0;
  wire SRAM_reg_1_i_8_1;
  wire SRAM_reg_1_i_8_2;
  wire SRAM_reg_1_i_8_3;
  wire SRAM_reg_1_i_8_n_0;
  wire SRAM_reg_2;
  wire SRAM_reg_2_0;
  wire SRAM_reg_2_1;
  wire SRAM_reg_2_2;
  wire SRAM_reg_2_i_7_n_0;
  wire SRAM_reg_2_i_8_0;
  wire SRAM_reg_2_i_8_1;
  wire SRAM_reg_2_i_8_2;
  wire SRAM_reg_2_i_8_3;
  wire SRAM_reg_2_i_8_4;
  wire SRAM_reg_2_i_8_n_0;
  wire SRAM_reg_3;
  wire SRAM_reg_3_0;
  wire SRAM_reg_3_1;
  wire SRAM_reg_3_2;
  wire SRAM_reg_3_i_7_n_0;
  wire SRAM_reg_3_i_8_0;
  wire SRAM_reg_3_i_8_1;
  wire SRAM_reg_3_i_8_2;
  wire SRAM_reg_3_i_8_3;
  wire SRAM_reg_3_i_8_4;
  wire SRAM_reg_3_i_8_n_0;
  wire SRAM_reg_4;
  wire SRAM_reg_4_0;
  wire SRAM_reg_4_1;
  wire SRAM_reg_4_2;
  wire SRAM_reg_4_i_20_n_0;
  wire SRAM_reg_4_i_7_n_0;
  wire SRAM_reg_4_i_8_0;
  wire SRAM_reg_4_i_8_1;
  wire SRAM_reg_4_i_8_2;
  wire SRAM_reg_4_i_8_3;
  wire SRAM_reg_4_i_8_n_0;
  wire SRAM_reg_5;
  wire SRAM_reg_5_0;
  wire SRAM_reg_5_1;
  wire SRAM_reg_5_2;
  wire SRAM_reg_5_i_19_n_0;
  wire SRAM_reg_5_i_7_n_0;
  wire SRAM_reg_5_i_8_0;
  wire SRAM_reg_5_i_8_1;
  wire SRAM_reg_5_i_8_2;
  wire SRAM_reg_5_i_8_3;
  wire SRAM_reg_5_i_8_n_0;
  wire SRAM_reg_6;
  wire SRAM_reg_6_0;
  wire SRAM_reg_6_1;
  wire SRAM_reg_6_2;
  wire SRAM_reg_6_i_7_n_0;
  wire SRAM_reg_6_i_8_0;
  wire SRAM_reg_6_i_8_1;
  wire SRAM_reg_6_i_8_2;
  wire SRAM_reg_6_i_8_3;
  wire SRAM_reg_6_i_8_n_0;
  wire [0:0]SRAM_reg_7;
  wire SRAM_reg_7_0;
  wire SRAM_reg_7_1;
  wire SRAM_reg_7_2;
  wire SRAM_reg_7_i_7_n_0;
  wire SRAM_reg_7_i_8_0;
  wire SRAM_reg_7_i_8_1;
  wire SRAM_reg_7_i_8_2;
  wire SRAM_reg_7_i_8_3;
  wire SYN_SIGN;
  wire WE;
  wire [0:0]WEA;
  wire \aer_out_0/neuron_state_event2 ;
  wire \aer_out_0/synapse_state_event_cond0 ;
  wire \ctrl_cnt[0]_i_1_n_0 ;
  wire \ctrl_cnt[10]_i_1_n_0 ;
  wire \ctrl_cnt[11]_i_1_n_0 ;
  wire \ctrl_cnt[12]_i_1_n_0 ;
  wire \ctrl_cnt[13]_i_1_n_0 ;
  wire \ctrl_cnt[14]_i_1_n_0 ;
  wire \ctrl_cnt[15]_i_1_n_0 ;
  wire \ctrl_cnt[16]_i_1_n_0 ;
  wire \ctrl_cnt[17]_i_1_n_0 ;
  wire \ctrl_cnt[18]_i_1_n_0 ;
  wire \ctrl_cnt[19]_i_1_n_0 ;
  wire \ctrl_cnt[1]_i_1_n_0 ;
  wire \ctrl_cnt[20]_i_1_n_0 ;
  wire \ctrl_cnt[21]_i_1_n_0 ;
  wire \ctrl_cnt[22]_i_1_n_0 ;
  wire \ctrl_cnt[23]_i_1_n_0 ;
  wire \ctrl_cnt[24]_i_1_n_0 ;
  wire \ctrl_cnt[25]_i_1_n_0 ;
  wire \ctrl_cnt[26]_i_1_n_0 ;
  wire \ctrl_cnt[27]_i_1_n_0 ;
  wire \ctrl_cnt[28]_i_1_n_0 ;
  wire \ctrl_cnt[29]_i_1_n_0 ;
  wire \ctrl_cnt[2]_i_1_n_0 ;
  wire \ctrl_cnt[30]_i_1_n_0 ;
  wire \ctrl_cnt[31]_i_1_n_0 ;
  wire \ctrl_cnt[31]_i_2_n_0 ;
  wire \ctrl_cnt[3]_i_1_n_0 ;
  wire \ctrl_cnt[4]_i_1_n_0 ;
  wire \ctrl_cnt[5]_i_1_n_0 ;
  wire \ctrl_cnt[6]_i_1_n_0 ;
  wire \ctrl_cnt[7]_i_1_n_0 ;
  wire \ctrl_cnt[8]_i_1_n_0 ;
  wire \ctrl_cnt[9]_i_1_n_0 ;
  wire \ctrl_cnt_reg[12]_i_2_n_0 ;
  wire \ctrl_cnt_reg[12]_i_2_n_1 ;
  wire \ctrl_cnt_reg[12]_i_2_n_2 ;
  wire \ctrl_cnt_reg[12]_i_2_n_3 ;
  wire \ctrl_cnt_reg[16]_i_2_n_0 ;
  wire \ctrl_cnt_reg[16]_i_2_n_1 ;
  wire \ctrl_cnt_reg[16]_i_2_n_2 ;
  wire \ctrl_cnt_reg[16]_i_2_n_3 ;
  wire \ctrl_cnt_reg[20]_i_2_n_0 ;
  wire \ctrl_cnt_reg[20]_i_2_n_1 ;
  wire \ctrl_cnt_reg[20]_i_2_n_2 ;
  wire \ctrl_cnt_reg[20]_i_2_n_3 ;
  wire \ctrl_cnt_reg[24]_i_2_n_0 ;
  wire \ctrl_cnt_reg[24]_i_2_n_1 ;
  wire \ctrl_cnt_reg[24]_i_2_n_2 ;
  wire \ctrl_cnt_reg[24]_i_2_n_3 ;
  wire \ctrl_cnt_reg[28]_i_2_n_0 ;
  wire \ctrl_cnt_reg[28]_i_2_n_1 ;
  wire \ctrl_cnt_reg[28]_i_2_n_2 ;
  wire \ctrl_cnt_reg[28]_i_2_n_3 ;
  wire \ctrl_cnt_reg[31]_i_3_n_2 ;
  wire \ctrl_cnt_reg[31]_i_3_n_3 ;
  wire \ctrl_cnt_reg[4]_i_2_n_0 ;
  wire \ctrl_cnt_reg[4]_i_2_n_1 ;
  wire \ctrl_cnt_reg[4]_i_2_n_2 ;
  wire \ctrl_cnt_reg[4]_i_2_n_3 ;
  wire \ctrl_cnt_reg[8]_i_2_n_0 ;
  wire \ctrl_cnt_reg[8]_i_2_n_1 ;
  wire \ctrl_cnt_reg[8]_i_2_n_2 ;
  wire \ctrl_cnt_reg[8]_i_2_n_3 ;
  wire \ctrl_cnt_reg_n_0_[0] ;
  wire \ctrl_cnt_reg_n_0_[10] ;
  wire \ctrl_cnt_reg_n_0_[11] ;
  wire \ctrl_cnt_reg_n_0_[12] ;
  wire \ctrl_cnt_reg_n_0_[13] ;
  wire \ctrl_cnt_reg_n_0_[14] ;
  wire \ctrl_cnt_reg_n_0_[15] ;
  wire \ctrl_cnt_reg_n_0_[16] ;
  wire \ctrl_cnt_reg_n_0_[17] ;
  wire \ctrl_cnt_reg_n_0_[18] ;
  wire \ctrl_cnt_reg_n_0_[19] ;
  wire \ctrl_cnt_reg_n_0_[20] ;
  wire \ctrl_cnt_reg_n_0_[21] ;
  wire \ctrl_cnt_reg_n_0_[22] ;
  wire \ctrl_cnt_reg_n_0_[23] ;
  wire \ctrl_cnt_reg_n_0_[24] ;
  wire \ctrl_cnt_reg_n_0_[25] ;
  wire \ctrl_cnt_reg_n_0_[26] ;
  wire \ctrl_cnt_reg_n_0_[27] ;
  wire \ctrl_cnt_reg_n_0_[28] ;
  wire \ctrl_cnt_reg_n_0_[29] ;
  wire \ctrl_cnt_reg_n_0_[30] ;
  wire \ctrl_cnt_reg_n_0_[31] ;
  wire \ctrl_cnt_reg_n_0_[6] ;
  wire \ctrl_cnt_reg_n_0_[7] ;
  wire \ctrl_cnt_reg_n_0_[8] ;
  wire \ctrl_cnt_reg_n_0_[9] ;
  wire [7:0]data_in;
  wire empty_i_11__31;
  wire empty_i_17__5;
  wire empty_i_32__2;
  wire event_inh;
  wire [0:0]\genblk1[0].mem_reg[0][12] ;
  wire [0:0]\genblk1[10].mem_reg[10][12] ;
  wire [0:0]\genblk1[11].mem_reg[11][12] ;
  wire [0:0]\genblk1[12].mem_reg[12][12] ;
  wire [0:0]\genblk1[13].mem_reg[13][12] ;
  wire [0:0]\genblk1[14].mem_reg[14][12] ;
  wire [0:0]\genblk1[15].mem_reg[15][12] ;
  wire [0:0]\genblk1[16].mem_reg[16][12] ;
  wire [0:0]\genblk1[17].mem_reg[17][12] ;
  wire [0:0]\genblk1[18].mem_reg[18][12] ;
  wire [0:0]\genblk1[19].mem_reg[19][12] ;
  wire [0:0]\genblk1[1].mem_reg[1][12] ;
  wire [0:0]\genblk1[20].mem_reg[20][12] ;
  wire [0:0]\genblk1[21].mem_reg[21][12] ;
  wire [0:0]\genblk1[22].mem_reg[22][12] ;
  wire [0:0]\genblk1[23].mem_reg[23][12] ;
  wire [0:0]\genblk1[24].mem_reg[24][12] ;
  wire [0:0]\genblk1[25].mem_reg[25][12] ;
  wire [0:0]\genblk1[26].mem_reg[26][12] ;
  wire [0:0]\genblk1[27].mem_reg[27][12] ;
  wire [0:0]\genblk1[28].mem_reg[28][12] ;
  wire [0:0]\genblk1[29].mem_reg[29][12] ;
  wire [0:0]\genblk1[2].mem_reg[2][12] ;
  wire [0:0]\genblk1[30].mem_reg[30][12] ;
  wire \genblk1[3].mem[3][0]_i_2_n_0 ;
  wire \genblk1[3].mem[3][0]_i_3_n_0 ;
  wire \genblk1[3].mem[3][0]_i_4_n_0 ;
  wire \genblk1[3].mem[3][1]_i_2_n_0 ;
  wire \genblk1[3].mem[3][1]_i_3_n_0 ;
  wire \genblk1[3].mem[3][1]_i_4_n_0 ;
  wire \genblk1[3].mem[3][2]_i_2_n_0 ;
  wire \genblk1[3].mem[3][2]_i_3_n_0 ;
  wire \genblk1[3].mem[3][2]_i_4_n_0 ;
  wire \genblk1[3].mem[3][3]_i_2_n_0 ;
  wire \genblk1[3].mem[3][3]_i_3_n_0 ;
  wire \genblk1[3].mem[3][3]_i_4_n_0 ;
  wire \genblk1[3].mem[3][4]_i_2_n_0 ;
  wire \genblk1[3].mem[3][4]_i_3_n_0 ;
  wire \genblk1[3].mem[3][4]_i_4_n_0 ;
  wire \genblk1[3].mem[3][5]_i_2_n_0 ;
  wire \genblk1[3].mem[3][5]_i_3_n_0 ;
  wire \genblk1[3].mem[3][5]_i_4_n_0 ;
  wire \genblk1[3].mem[3][6]_i_2_n_0 ;
  wire \genblk1[3].mem[3][6]_i_3_n_0 ;
  wire \genblk1[3].mem[3][6]_i_4_n_0 ;
  wire \genblk1[3].mem[3][7]_i_2_n_0 ;
  wire \genblk1[3].mem[3][7]_i_3_n_0 ;
  wire \genblk1[3].mem[3][7]_i_4_n_0 ;
  wire \genblk1[3].mem[3][7]_i_5_n_0 ;
  wire \genblk1[3].mem[3][8]_i_11__1 ;
  wire \genblk1[3].mem[3][8]_i_18 ;
  wire \genblk1[3].mem[3][8]_i_58 ;
  wire \genblk1[3].mem[3][8]_i_7__21 ;
  wire [0:0]\genblk1[3].mem_reg[3][12] ;
  wire [0:0]\genblk1[4].mem_reg[4][12] ;
  wire [0:0]\genblk1[5].mem_reg[5][12] ;
  wire [0:0]\genblk1[6].mem_reg[6][12] ;
  wire [0:0]\genblk1[7].mem_reg[7][12] ;
  wire [0:0]\genblk1[8].mem_reg[8][12] ;
  wire [0:0]\genblk1[9].mem_reg[9][12] ;
  wire \genblk2[0].NEUR_V_DOWN_reg[0] ;
  wire \genblk2[0].NEUR_V_UP[0]_i_2_n_0 ;
  wire \genblk2[0].NEUR_V_UP[0]_i_3_n_0 ;
  wire \genblk2[0].NEUR_V_UP[0]_i_5_n_0 ;
  wire \genblk2[0].NEUR_V_UP[0]_i_6_n_0 ;
  wire \genblk2[0].NEUR_V_UP_reg[0] ;
  wire \genblk2[100].NEUR_V_DOWN_reg[100] ;
  wire \genblk2[100].NEUR_V_UP_reg[100] ;
  wire \genblk2[101].NEUR_V_DOWN_reg[101] ;
  wire \genblk2[101].NEUR_V_UP_reg[101] ;
  wire \genblk2[102].NEUR_V_DOWN_reg[102] ;
  wire \genblk2[102].NEUR_V_UP_reg[102] ;
  wire \genblk2[103].NEUR_V_DOWN_reg[103] ;
  wire \genblk2[103].NEUR_V_UP_reg[103] ;
  wire \genblk2[104].NEUR_V_DOWN_reg[104] ;
  wire \genblk2[104].NEUR_V_UP_reg[104] ;
  wire \genblk2[105].NEUR_V_DOWN_reg[105] ;
  wire \genblk2[105].NEUR_V_UP_reg[105] ;
  wire \genblk2[106].NEUR_V_DOWN_reg[106] ;
  wire \genblk2[106].NEUR_V_UP_reg[106] ;
  wire \genblk2[107].NEUR_V_DOWN_reg[107] ;
  wire \genblk2[107].NEUR_V_UP_reg[107] ;
  wire \genblk2[108].NEUR_V_DOWN_reg[108] ;
  wire \genblk2[108].NEUR_V_UP_reg[108] ;
  wire \genblk2[109].NEUR_V_DOWN_reg[109] ;
  wire \genblk2[109].NEUR_V_UP_reg[109] ;
  wire \genblk2[10].NEUR_V_DOWN_reg[10] ;
  wire \genblk2[10].NEUR_V_UP[10]_i_2_n_0 ;
  wire \genblk2[10].NEUR_V_UP_reg[10] ;
  wire \genblk2[110].NEUR_V_DOWN_reg[110] ;
  wire \genblk2[110].NEUR_V_UP_reg[110] ;
  wire \genblk2[111].NEUR_V_DOWN_reg[111] ;
  wire \genblk2[111].NEUR_V_UP_reg[111] ;
  wire \genblk2[112].NEUR_V_DOWN_reg[112] ;
  wire \genblk2[112].NEUR_V_UP_reg[112] ;
  wire \genblk2[113].NEUR_V_DOWN_reg[113] ;
  wire \genblk2[113].NEUR_V_UP_reg[113] ;
  wire \genblk2[114].NEUR_V_DOWN_reg[114] ;
  wire \genblk2[114].NEUR_V_UP_reg[114] ;
  wire \genblk2[115].NEUR_V_DOWN_reg[115] ;
  wire \genblk2[115].NEUR_V_UP_reg[115] ;
  wire \genblk2[116].NEUR_V_DOWN_reg[116] ;
  wire \genblk2[116].NEUR_V_UP_reg[116] ;
  wire \genblk2[117].NEUR_V_DOWN_reg[117] ;
  wire \genblk2[117].NEUR_V_UP_reg[117] ;
  wire \genblk2[118].NEUR_V_DOWN_reg[118] ;
  wire \genblk2[118].NEUR_V_UP_reg[118] ;
  wire \genblk2[119].NEUR_V_DOWN_reg[119] ;
  wire \genblk2[119].NEUR_V_UP_reg[119] ;
  wire \genblk2[11].NEUR_V_DOWN_reg[11] ;
  wire \genblk2[11].NEUR_V_UP[11]_i_2_n_0 ;
  wire \genblk2[11].NEUR_V_UP_reg[11] ;
  wire \genblk2[120].NEUR_V_DOWN_reg[120] ;
  wire \genblk2[120].NEUR_V_UP_reg[120] ;
  wire \genblk2[121].NEUR_V_DOWN_reg[121] ;
  wire \genblk2[121].NEUR_V_UP_reg[121] ;
  wire \genblk2[122].NEUR_V_DOWN_reg[122] ;
  wire \genblk2[122].NEUR_V_UP_reg[122] ;
  wire \genblk2[123].NEUR_V_DOWN_reg[123] ;
  wire \genblk2[123].NEUR_V_UP_reg[123] ;
  wire \genblk2[124].NEUR_V_DOWN_reg[124] ;
  wire \genblk2[124].NEUR_V_UP_reg[124] ;
  wire \genblk2[125].NEUR_V_DOWN_reg[125] ;
  wire \genblk2[125].NEUR_V_UP_reg[125] ;
  wire \genblk2[126].NEUR_V_DOWN_reg[126] ;
  wire \genblk2[126].NEUR_V_UP_reg[126] ;
  wire \genblk2[127].NEUR_V_DOWN_reg[127] ;
  wire \genblk2[127].NEUR_V_UP_reg[127] ;
  wire \genblk2[128].NEUR_V_DOWN_reg[128] ;
  wire \genblk2[128].NEUR_V_UP[128]_i_2_n_0 ;
  wire \genblk2[128].NEUR_V_UP_reg[128] ;
  wire \genblk2[129].NEUR_V_DOWN_reg[129] ;
  wire \genblk2[129].NEUR_V_UP_reg[129] ;
  wire \genblk2[12].NEUR_V_DOWN_reg[12] ;
  wire \genblk2[12].NEUR_V_UP[12]_i_2_n_0 ;
  wire \genblk2[12].NEUR_V_UP_reg[12] ;
  wire \genblk2[130].NEUR_V_DOWN_reg[130] ;
  wire \genblk2[130].NEUR_V_UP_reg[130] ;
  wire \genblk2[131].NEUR_V_DOWN_reg[131] ;
  wire \genblk2[131].NEUR_V_UP_reg[131] ;
  wire \genblk2[132].NEUR_V_DOWN_reg[132] ;
  wire \genblk2[132].NEUR_V_UP_reg[132] ;
  wire \genblk2[133].NEUR_V_DOWN_reg[133] ;
  wire \genblk2[133].NEUR_V_UP_reg[133] ;
  wire \genblk2[134].NEUR_V_DOWN_reg[134] ;
  wire \genblk2[134].NEUR_V_UP_reg[134] ;
  wire \genblk2[135].NEUR_V_DOWN_reg[135] ;
  wire \genblk2[135].NEUR_V_UP_reg[135] ;
  wire \genblk2[136].NEUR_V_DOWN_reg[136] ;
  wire \genblk2[136].NEUR_V_UP_reg[136] ;
  wire \genblk2[137].NEUR_V_DOWN_reg[137] ;
  wire \genblk2[137].NEUR_V_UP_reg[137] ;
  wire \genblk2[138].NEUR_V_DOWN_reg[138] ;
  wire \genblk2[138].NEUR_V_UP_reg[138] ;
  wire \genblk2[139].NEUR_V_DOWN_reg[139] ;
  wire \genblk2[139].NEUR_V_UP_reg[139] ;
  wire \genblk2[13].NEUR_V_DOWN_reg[13] ;
  wire \genblk2[13].NEUR_V_UP[13]_i_2_n_0 ;
  wire \genblk2[13].NEUR_V_UP_reg[13] ;
  wire \genblk2[140].NEUR_V_DOWN_reg[140] ;
  wire \genblk2[140].NEUR_V_UP_reg[140] ;
  wire \genblk2[141].NEUR_V_DOWN_reg[141] ;
  wire \genblk2[141].NEUR_V_UP_reg[141] ;
  wire \genblk2[142].NEUR_V_DOWN_reg[142] ;
  wire \genblk2[142].NEUR_V_UP_reg[142] ;
  wire \genblk2[143].NEUR_V_DOWN_reg[143] ;
  wire \genblk2[143].NEUR_V_UP_reg[143] ;
  wire \genblk2[144].NEUR_V_DOWN_reg[144] ;
  wire \genblk2[144].NEUR_V_UP_reg[144] ;
  wire \genblk2[145].NEUR_V_DOWN_reg[145] ;
  wire \genblk2[145].NEUR_V_UP_reg[145] ;
  wire \genblk2[146].NEUR_V_DOWN_reg[146] ;
  wire \genblk2[146].NEUR_V_UP_reg[146] ;
  wire \genblk2[147].NEUR_V_DOWN_reg[147] ;
  wire \genblk2[147].NEUR_V_UP_reg[147] ;
  wire \genblk2[148].NEUR_V_DOWN_reg[148] ;
  wire \genblk2[148].NEUR_V_UP_reg[148] ;
  wire \genblk2[149].NEUR_V_DOWN_reg[149] ;
  wire \genblk2[149].NEUR_V_UP_reg[149] ;
  wire \genblk2[14].NEUR_V_DOWN_reg[14] ;
  wire \genblk2[14].NEUR_V_UP[14]_i_2_n_0 ;
  wire \genblk2[14].NEUR_V_UP_reg[14] ;
  wire \genblk2[150].NEUR_V_DOWN_reg[150] ;
  wire \genblk2[150].NEUR_V_UP_reg[150] ;
  wire \genblk2[151].NEUR_V_DOWN_reg[151] ;
  wire \genblk2[151].NEUR_V_UP_reg[151] ;
  wire \genblk2[152].NEUR_V_DOWN_reg[152] ;
  wire \genblk2[152].NEUR_V_UP_reg[152] ;
  wire \genblk2[153].NEUR_V_DOWN_reg[153] ;
  wire \genblk2[153].NEUR_V_UP_reg[153] ;
  wire \genblk2[154].NEUR_V_DOWN_reg[154] ;
  wire \genblk2[154].NEUR_V_UP_reg[154] ;
  wire \genblk2[155].NEUR_V_DOWN_reg[155] ;
  wire \genblk2[155].NEUR_V_UP_reg[155] ;
  wire \genblk2[156].NEUR_V_DOWN_reg[156] ;
  wire \genblk2[156].NEUR_V_UP_reg[156] ;
  wire \genblk2[157].NEUR_V_DOWN_reg[157] ;
  wire \genblk2[157].NEUR_V_UP_reg[157] ;
  wire \genblk2[158].NEUR_V_DOWN_reg[158] ;
  wire \genblk2[158].NEUR_V_UP_reg[158] ;
  wire \genblk2[159].NEUR_V_DOWN_reg[159] ;
  wire \genblk2[159].NEUR_V_UP_reg[159] ;
  wire \genblk2[15].NEUR_V_DOWN_reg[15] ;
  wire \genblk2[15].NEUR_V_UP[15]_i_2_n_0 ;
  wire \genblk2[15].NEUR_V_UP_reg[15] ;
  wire \genblk2[160].NEUR_V_DOWN_reg[160] ;
  wire \genblk2[160].NEUR_V_UP_reg[160] ;
  wire \genblk2[161].NEUR_V_DOWN_reg[161] ;
  wire \genblk2[161].NEUR_V_UP_reg[161] ;
  wire \genblk2[162].NEUR_V_DOWN_reg[162] ;
  wire \genblk2[162].NEUR_V_UP_reg[162] ;
  wire \genblk2[163].NEUR_V_DOWN_reg[163] ;
  wire \genblk2[163].NEUR_V_UP_reg[163] ;
  wire \genblk2[164].NEUR_V_DOWN_reg[164] ;
  wire \genblk2[164].NEUR_V_UP_reg[164] ;
  wire \genblk2[165].NEUR_V_DOWN_reg[165] ;
  wire \genblk2[165].NEUR_V_UP_reg[165] ;
  wire \genblk2[166].NEUR_V_DOWN_reg[166] ;
  wire \genblk2[166].NEUR_V_UP_reg[166] ;
  wire \genblk2[167].NEUR_V_DOWN_reg[167] ;
  wire \genblk2[167].NEUR_V_UP_reg[167] ;
  wire \genblk2[168].NEUR_V_DOWN_reg[168] ;
  wire \genblk2[168].NEUR_V_UP_reg[168] ;
  wire \genblk2[169].NEUR_V_DOWN_reg[169] ;
  wire \genblk2[169].NEUR_V_UP_reg[169] ;
  wire \genblk2[16].NEUR_V_DOWN_reg[16] ;
  wire \genblk2[16].NEUR_V_UP_reg[16] ;
  wire \genblk2[170].NEUR_V_DOWN_reg[170] ;
  wire \genblk2[170].NEUR_V_UP_reg[170] ;
  wire \genblk2[171].NEUR_V_DOWN_reg[171] ;
  wire \genblk2[171].NEUR_V_UP_reg[171] ;
  wire \genblk2[172].NEUR_V_DOWN_reg[172] ;
  wire \genblk2[172].NEUR_V_UP_reg[172] ;
  wire \genblk2[173].NEUR_V_DOWN_reg[173] ;
  wire \genblk2[173].NEUR_V_UP_reg[173] ;
  wire \genblk2[174].NEUR_V_DOWN_reg[174] ;
  wire \genblk2[174].NEUR_V_UP_reg[174] ;
  wire \genblk2[175].NEUR_V_DOWN_reg[175] ;
  wire \genblk2[175].NEUR_V_UP_reg[175] ;
  wire \genblk2[176].NEUR_V_DOWN_reg[176] ;
  wire \genblk2[176].NEUR_V_UP_reg[176] ;
  wire \genblk2[177].NEUR_V_DOWN_reg[177] ;
  wire \genblk2[177].NEUR_V_UP_reg[177] ;
  wire \genblk2[178].NEUR_V_DOWN_reg[178] ;
  wire \genblk2[178].NEUR_V_UP_reg[178] ;
  wire \genblk2[179].NEUR_V_DOWN_reg[179] ;
  wire \genblk2[179].NEUR_V_UP_reg[179] ;
  wire \genblk2[17].NEUR_V_DOWN_reg[17] ;
  wire \genblk2[17].NEUR_V_UP_reg[17] ;
  wire \genblk2[180].NEUR_V_DOWN_reg[180] ;
  wire \genblk2[180].NEUR_V_UP_reg[180] ;
  wire \genblk2[181].NEUR_V_DOWN_reg[181] ;
  wire \genblk2[181].NEUR_V_UP_reg[181] ;
  wire \genblk2[182].NEUR_V_DOWN_reg[182] ;
  wire \genblk2[182].NEUR_V_UP_reg[182] ;
  wire \genblk2[183].NEUR_V_DOWN_reg[183] ;
  wire \genblk2[183].NEUR_V_UP_reg[183] ;
  wire \genblk2[184].NEUR_V_DOWN_reg[184] ;
  wire \genblk2[184].NEUR_V_UP_reg[184] ;
  wire \genblk2[185].NEUR_V_DOWN_reg[185] ;
  wire \genblk2[185].NEUR_V_UP_reg[185] ;
  wire \genblk2[186].NEUR_V_DOWN_reg[186] ;
  wire \genblk2[186].NEUR_V_UP_reg[186] ;
  wire \genblk2[187].NEUR_V_DOWN_reg[187] ;
  wire \genblk2[187].NEUR_V_UP_reg[187] ;
  wire \genblk2[188].NEUR_V_DOWN_reg[188] ;
  wire \genblk2[188].NEUR_V_UP_reg[188] ;
  wire \genblk2[189].NEUR_V_DOWN_reg[189] ;
  wire \genblk2[189].NEUR_V_UP_reg[189] ;
  wire \genblk2[18].NEUR_V_DOWN_reg[18] ;
  wire \genblk2[18].NEUR_V_UP_reg[18] ;
  wire \genblk2[190].NEUR_V_DOWN_reg[190] ;
  wire \genblk2[190].NEUR_V_UP_reg[190] ;
  wire \genblk2[191].NEUR_V_DOWN_reg[191] ;
  wire \genblk2[191].NEUR_V_UP_reg[191] ;
  wire \genblk2[192].NEUR_V_DOWN_reg[192] ;
  wire \genblk2[192].NEUR_V_UP[192]_i_2_n_0 ;
  wire \genblk2[192].NEUR_V_UP_reg[192] ;
  wire \genblk2[193].NEUR_V_DOWN_reg[193] ;
  wire \genblk2[193].NEUR_V_UP_reg[193] ;
  wire \genblk2[194].NEUR_V_DOWN_reg[194] ;
  wire \genblk2[194].NEUR_V_UP_reg[194] ;
  wire \genblk2[195].NEUR_V_DOWN_reg[195] ;
  wire \genblk2[195].NEUR_V_UP_reg[195] ;
  wire \genblk2[196].NEUR_V_DOWN_reg[196] ;
  wire \genblk2[196].NEUR_V_UP_reg[196] ;
  wire \genblk2[197].NEUR_V_DOWN_reg[197] ;
  wire \genblk2[197].NEUR_V_UP_reg[197] ;
  wire \genblk2[198].NEUR_V_DOWN_reg[198] ;
  wire \genblk2[198].NEUR_V_UP_reg[198] ;
  wire \genblk2[199].NEUR_V_DOWN_reg[199] ;
  wire \genblk2[199].NEUR_V_UP_reg[199] ;
  wire \genblk2[19].NEUR_V_DOWN_reg[19] ;
  wire \genblk2[19].NEUR_V_UP_reg[19] ;
  wire \genblk2[1].NEUR_V_DOWN_reg[1] ;
  wire \genblk2[1].NEUR_V_UP[1]_i_2_n_0 ;
  wire \genblk2[1].NEUR_V_UP[1]_i_3_n_0 ;
  wire \genblk2[1].NEUR_V_UP[1]_i_4_n_0 ;
  wire \genblk2[1].NEUR_V_UP_reg[1] ;
  wire \genblk2[200].NEUR_V_DOWN_reg[200] ;
  wire \genblk2[200].NEUR_V_UP_reg[200] ;
  wire \genblk2[201].NEUR_V_DOWN_reg[201] ;
  wire \genblk2[201].NEUR_V_UP_reg[201] ;
  wire \genblk2[202].NEUR_V_DOWN_reg[202] ;
  wire \genblk2[202].NEUR_V_UP_reg[202] ;
  wire \genblk2[203].NEUR_V_DOWN_reg[203] ;
  wire \genblk2[203].NEUR_V_UP_reg[203] ;
  wire \genblk2[204].NEUR_V_DOWN_reg[204] ;
  wire \genblk2[204].NEUR_V_UP_reg[204] ;
  wire \genblk2[205].NEUR_V_DOWN_reg[205] ;
  wire \genblk2[205].NEUR_V_UP_reg[205] ;
  wire \genblk2[206].NEUR_V_DOWN_reg[206] ;
  wire \genblk2[206].NEUR_V_UP_reg[206] ;
  wire \genblk2[207].NEUR_V_DOWN_reg[207] ;
  wire \genblk2[207].NEUR_V_UP_reg[207] ;
  wire \genblk2[208].NEUR_V_DOWN_reg[208] ;
  wire \genblk2[208].NEUR_V_UP_reg[208] ;
  wire \genblk2[209].NEUR_V_DOWN_reg[209] ;
  wire \genblk2[209].NEUR_V_UP_reg[209] ;
  wire \genblk2[20].NEUR_V_DOWN_reg[20] ;
  wire \genblk2[20].NEUR_V_UP_reg[20] ;
  wire \genblk2[210].NEUR_V_DOWN_reg[210] ;
  wire \genblk2[210].NEUR_V_UP_reg[210] ;
  wire \genblk2[211].NEUR_V_DOWN_reg[211] ;
  wire \genblk2[211].NEUR_V_UP_reg[211] ;
  wire \genblk2[212].NEUR_V_DOWN_reg[212] ;
  wire \genblk2[212].NEUR_V_UP_reg[212] ;
  wire \genblk2[213].NEUR_V_DOWN_reg[213] ;
  wire \genblk2[213].NEUR_V_UP_reg[213] ;
  wire \genblk2[214].NEUR_V_DOWN_reg[214] ;
  wire \genblk2[214].NEUR_V_UP_reg[214] ;
  wire \genblk2[215].NEUR_V_DOWN_reg[215] ;
  wire \genblk2[215].NEUR_V_UP_reg[215] ;
  wire \genblk2[216].NEUR_V_DOWN_reg[216] ;
  wire \genblk2[216].NEUR_V_UP_reg[216] ;
  wire \genblk2[217].NEUR_V_DOWN_reg[217] ;
  wire \genblk2[217].NEUR_V_UP_reg[217] ;
  wire \genblk2[218].NEUR_V_DOWN_reg[218] ;
  wire \genblk2[218].NEUR_V_UP_reg[218] ;
  wire \genblk2[219].NEUR_V_DOWN_reg[219] ;
  wire \genblk2[219].NEUR_V_UP_reg[219] ;
  wire \genblk2[21].NEUR_V_DOWN_reg[21] ;
  wire \genblk2[21].NEUR_V_UP_reg[21] ;
  wire \genblk2[220].NEUR_V_DOWN_reg[220] ;
  wire \genblk2[220].NEUR_V_UP_reg[220] ;
  wire \genblk2[221].NEUR_V_DOWN_reg[221] ;
  wire \genblk2[221].NEUR_V_UP_reg[221] ;
  wire \genblk2[222].NEUR_V_DOWN_reg[222] ;
  wire \genblk2[222].NEUR_V_UP_reg[222] ;
  wire \genblk2[223].NEUR_V_DOWN_reg[223] ;
  wire \genblk2[223].NEUR_V_UP_reg[223] ;
  wire \genblk2[224].NEUR_V_DOWN_reg[224] ;
  wire \genblk2[224].NEUR_V_UP_reg[224] ;
  wire \genblk2[225].NEUR_V_DOWN_reg[225] ;
  wire \genblk2[225].NEUR_V_UP_reg[225] ;
  wire \genblk2[226].NEUR_V_DOWN_reg[226] ;
  wire \genblk2[226].NEUR_V_UP_reg[226] ;
  wire \genblk2[227].NEUR_V_DOWN_reg[227] ;
  wire \genblk2[227].NEUR_V_UP_reg[227] ;
  wire \genblk2[228].NEUR_V_DOWN_reg[228] ;
  wire \genblk2[228].NEUR_V_UP_reg[228] ;
  wire \genblk2[229].NEUR_V_DOWN_reg[229] ;
  wire \genblk2[229].NEUR_V_UP_reg[229] ;
  wire \genblk2[22].NEUR_V_DOWN_reg[22] ;
  wire \genblk2[22].NEUR_V_UP_reg[22] ;
  wire \genblk2[230].NEUR_V_DOWN_reg[230] ;
  wire \genblk2[230].NEUR_V_UP_reg[230] ;
  wire \genblk2[231].NEUR_V_DOWN_reg[231] ;
  wire \genblk2[231].NEUR_V_UP_reg[231] ;
  wire \genblk2[232].NEUR_V_DOWN_reg[232] ;
  wire \genblk2[232].NEUR_V_UP_reg[232] ;
  wire \genblk2[233].NEUR_V_DOWN_reg[233] ;
  wire \genblk2[233].NEUR_V_UP_reg[233] ;
  wire \genblk2[234].NEUR_V_DOWN_reg[234] ;
  wire \genblk2[234].NEUR_V_UP_reg[234] ;
  wire \genblk2[235].NEUR_V_DOWN_reg[235] ;
  wire \genblk2[235].NEUR_V_UP_reg[235] ;
  wire \genblk2[236].NEUR_V_DOWN_reg[236] ;
  wire \genblk2[236].NEUR_V_UP_reg[236] ;
  wire \genblk2[237].NEUR_V_DOWN_reg[237] ;
  wire \genblk2[237].NEUR_V_UP_reg[237] ;
  wire \genblk2[238].NEUR_V_DOWN_reg[238] ;
  wire \genblk2[238].NEUR_V_UP_reg[238] ;
  wire \genblk2[239].NEUR_V_DOWN_reg[239] ;
  wire \genblk2[239].NEUR_V_UP_reg[239] ;
  wire \genblk2[23].NEUR_V_DOWN_reg[23] ;
  wire \genblk2[23].NEUR_V_UP_reg[23] ;
  wire \genblk2[240].NEUR_V_DOWN_reg[240] ;
  wire \genblk2[240].NEUR_V_UP_reg[240] ;
  wire \genblk2[241].NEUR_V_DOWN_reg[241] ;
  wire \genblk2[241].NEUR_V_UP_reg[241] ;
  wire \genblk2[242].NEUR_V_DOWN_reg[242] ;
  wire \genblk2[242].NEUR_V_UP_reg[242] ;
  wire \genblk2[243].NEUR_V_DOWN_reg[243] ;
  wire \genblk2[243].NEUR_V_DOWN_reg[243]_0 ;
  wire \genblk2[243].NEUR_V_UP_reg[243] ;
  wire \genblk2[243].NEUR_V_UP_reg[243]_0 ;
  wire \genblk2[244].NEUR_V_DOWN_reg[244] ;
  wire \genblk2[244].NEUR_V_UP_reg[244] ;
  wire \genblk2[245].NEUR_V_DOWN_reg[245] ;
  wire \genblk2[245].NEUR_V_UP_reg[245] ;
  wire \genblk2[246].NEUR_V_DOWN_reg[246] ;
  wire \genblk2[246].NEUR_V_UP_reg[246] ;
  wire \genblk2[247].NEUR_V_DOWN_reg[247] ;
  wire \genblk2[247].NEUR_V_UP_reg[247] ;
  wire \genblk2[248].NEUR_V_DOWN_reg[248] ;
  wire \genblk2[248].NEUR_V_UP_reg[248] ;
  wire \genblk2[249].NEUR_V_DOWN_reg[249] ;
  wire \genblk2[249].NEUR_V_UP_reg[249] ;
  wire \genblk2[24].NEUR_V_DOWN_reg[24] ;
  wire \genblk2[24].NEUR_V_UP_reg[24] ;
  wire \genblk2[250].NEUR_V_DOWN_reg[250] ;
  wire \genblk2[250].NEUR_V_UP_reg[250] ;
  wire \genblk2[251].NEUR_V_DOWN_reg[251] ;
  wire \genblk2[251].NEUR_V_UP_reg[251] ;
  wire \genblk2[252].NEUR_V_DOWN_reg[252] ;
  wire \genblk2[252].NEUR_V_UP_reg[252] ;
  wire \genblk2[253].NEUR_V_DOWN_reg[253] ;
  wire \genblk2[253].NEUR_V_UP_reg[253] ;
  wire \genblk2[254].NEUR_V_DOWN_reg[254] ;
  wire \genblk2[254].NEUR_V_UP_reg[254] ;
  wire \genblk2[255].NEUR_V_DOWN_reg[255] ;
  wire \genblk2[255].NEUR_V_UP_reg[255] ;
  wire \genblk2[25].NEUR_V_DOWN_reg[25] ;
  wire \genblk2[25].NEUR_V_UP_reg[25] ;
  wire \genblk2[26].NEUR_V_DOWN_reg[26] ;
  wire \genblk2[26].NEUR_V_UP_reg[26] ;
  wire \genblk2[27].NEUR_V_DOWN_reg[27] ;
  wire \genblk2[27].NEUR_V_UP_reg[27] ;
  wire \genblk2[28].NEUR_V_DOWN_reg[28] ;
  wire \genblk2[28].NEUR_V_UP_reg[28] ;
  wire \genblk2[29].NEUR_V_DOWN_reg[29] ;
  wire \genblk2[29].NEUR_V_UP_reg[29] ;
  wire \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ;
  wire \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ;
  wire \genblk2[2].NEUR_V_DOWN_reg[2] ;
  wire \genblk2[2].NEUR_V_UP[2]_i_2_n_0 ;
  wire \genblk2[2].NEUR_V_UP_reg[2] ;
  wire \genblk2[30].NEUR_V_DOWN_reg[30] ;
  wire \genblk2[30].NEUR_V_UP_reg[30] ;
  wire \genblk2[31].NEUR_V_DOWN_reg[31] ;
  wire \genblk2[31].NEUR_V_UP_reg[31] ;
  wire \genblk2[32].NEUR_V_DOWN_reg[32] ;
  wire \genblk2[32].NEUR_V_UP_reg[32] ;
  wire \genblk2[33].NEUR_V_DOWN_reg[33] ;
  wire \genblk2[33].NEUR_V_UP_reg[33] ;
  wire \genblk2[34].NEUR_V_DOWN_reg[34] ;
  wire \genblk2[34].NEUR_V_UP_reg[34] ;
  wire \genblk2[35].NEUR_V_DOWN_reg[35] ;
  wire \genblk2[35].NEUR_V_UP_reg[35] ;
  wire \genblk2[36].NEUR_V_DOWN_reg[36] ;
  wire \genblk2[36].NEUR_V_UP_reg[36] ;
  wire \genblk2[37].NEUR_V_DOWN_reg[37] ;
  wire \genblk2[37].NEUR_V_UP_reg[37] ;
  wire \genblk2[38].NEUR_V_DOWN_reg[38] ;
  wire \genblk2[38].NEUR_V_UP_reg[38] ;
  wire \genblk2[39].NEUR_V_DOWN_reg[39] ;
  wire \genblk2[39].NEUR_V_UP_reg[39] ;
  wire \genblk2[3].NEUR_V_DOWN_reg[3] ;
  wire \genblk2[3].NEUR_V_UP[3]_i_2_n_0 ;
  wire \genblk2[3].NEUR_V_UP_reg[3] ;
  wire \genblk2[40].NEUR_V_DOWN_reg[40] ;
  wire \genblk2[40].NEUR_V_UP_reg[40] ;
  wire \genblk2[41].NEUR_V_DOWN_reg[41] ;
  wire \genblk2[41].NEUR_V_UP_reg[41] ;
  wire \genblk2[42].NEUR_V_DOWN_reg[42] ;
  wire \genblk2[42].NEUR_V_UP_reg[42] ;
  wire \genblk2[43].NEUR_V_DOWN_reg[43] ;
  wire \genblk2[43].NEUR_V_UP_reg[43] ;
  wire \genblk2[44].NEUR_V_DOWN_reg[44] ;
  wire \genblk2[44].NEUR_V_UP_reg[44] ;
  wire \genblk2[45].NEUR_V_DOWN_reg[45] ;
  wire \genblk2[45].NEUR_V_UP_reg[45] ;
  wire \genblk2[46].NEUR_V_DOWN_reg[46] ;
  wire \genblk2[46].NEUR_V_UP_reg[46] ;
  wire \genblk2[47].NEUR_V_DOWN_reg[47] ;
  wire \genblk2[47].NEUR_V_UP_reg[47] ;
  wire \genblk2[48].NEUR_V_DOWN_reg[48] ;
  wire \genblk2[48].NEUR_V_UP_reg[48] ;
  wire \genblk2[49].NEUR_V_DOWN_reg[49] ;
  wire \genblk2[49].NEUR_V_UP_reg[49] ;
  wire \genblk2[4].NEUR_V_DOWN_reg[4] ;
  wire \genblk2[4].NEUR_V_UP[4]_i_2_n_0 ;
  wire \genblk2[4].NEUR_V_UP_reg[4] ;
  wire \genblk2[50].NEUR_V_DOWN_reg[50] ;
  wire \genblk2[50].NEUR_V_UP_reg[50] ;
  wire \genblk2[51].NEUR_V_DOWN_reg[51] ;
  wire \genblk2[51].NEUR_V_UP_reg[51] ;
  wire \genblk2[52].NEUR_V_DOWN_reg[52] ;
  wire \genblk2[52].NEUR_V_UP_reg[52] ;
  wire \genblk2[53].NEUR_V_DOWN_reg[53] ;
  wire \genblk2[53].NEUR_V_UP_reg[53] ;
  wire \genblk2[54].NEUR_V_DOWN_reg[54] ;
  wire \genblk2[54].NEUR_V_UP_reg[54] ;
  wire \genblk2[55].NEUR_V_DOWN_reg[55] ;
  wire \genblk2[55].NEUR_V_UP_reg[55] ;
  wire \genblk2[56].NEUR_V_DOWN_reg[56] ;
  wire \genblk2[56].NEUR_V_UP_reg[56] ;
  wire \genblk2[57].NEUR_V_DOWN_reg[57] ;
  wire \genblk2[57].NEUR_V_UP_reg[57] ;
  wire \genblk2[58].NEUR_V_DOWN_reg[58] ;
  wire \genblk2[58].NEUR_V_UP_reg[58] ;
  wire \genblk2[59].NEUR_V_DOWN_reg[59] ;
  wire \genblk2[59].NEUR_V_UP_reg[59] ;
  wire \genblk2[5].NEUR_V_DOWN_reg[5] ;
  wire \genblk2[5].NEUR_V_UP[5]_i_2_n_0 ;
  wire \genblk2[5].NEUR_V_UP[5]_i_3_n_0 ;
  wire \genblk2[5].NEUR_V_UP[5]_i_4_n_0 ;
  wire \genblk2[5].NEUR_V_UP_reg[5] ;
  wire \genblk2[60].NEUR_V_DOWN_reg[60] ;
  wire \genblk2[60].NEUR_V_UP_reg[60] ;
  wire \genblk2[61].NEUR_V_DOWN_reg[61] ;
  wire \genblk2[61].NEUR_V_UP_reg[61] ;
  wire \genblk2[62].NEUR_V_DOWN_reg[62] ;
  wire \genblk2[62].NEUR_V_UP_reg[62] ;
  wire \genblk2[63].NEUR_V_DOWN_reg[63] ;
  wire \genblk2[63].NEUR_V_UP_reg[63] ;
  wire \genblk2[64].NEUR_V_DOWN_reg[64] ;
  wire \genblk2[64].NEUR_V_UP[64]_i_2_n_0 ;
  wire \genblk2[64].NEUR_V_UP_reg[64] ;
  wire \genblk2[65].NEUR_V_DOWN_reg[65] ;
  wire \genblk2[65].NEUR_V_UP_reg[65] ;
  wire \genblk2[66].NEUR_V_DOWN_reg[66] ;
  wire \genblk2[66].NEUR_V_UP_reg[66] ;
  wire \genblk2[67].NEUR_V_DOWN_reg[67] ;
  wire \genblk2[67].NEUR_V_UP_reg[67] ;
  wire \genblk2[68].NEUR_V_DOWN_reg[68] ;
  wire \genblk2[68].NEUR_V_UP_reg[68] ;
  wire \genblk2[69].NEUR_V_DOWN_reg[69] ;
  wire \genblk2[69].NEUR_V_UP_reg[69] ;
  wire \genblk2[6].NEUR_V_DOWN_reg[6] ;
  wire \genblk2[6].NEUR_V_UP[6]_i_2_n_0 ;
  wire \genblk2[6].NEUR_V_UP_reg[6] ;
  wire \genblk2[70].NEUR_V_DOWN_reg[70] ;
  wire \genblk2[70].NEUR_V_UP_reg[70] ;
  wire \genblk2[71].NEUR_V_DOWN_reg[71] ;
  wire \genblk2[71].NEUR_V_UP_reg[71] ;
  wire \genblk2[72].NEUR_V_DOWN_reg[72] ;
  wire \genblk2[72].NEUR_V_UP_reg[72] ;
  wire \genblk2[73].NEUR_V_DOWN_reg[73] ;
  wire \genblk2[73].NEUR_V_UP_reg[73] ;
  wire \genblk2[74].NEUR_V_DOWN_reg[74] ;
  wire \genblk2[74].NEUR_V_UP_reg[74] ;
  wire \genblk2[75].NEUR_V_DOWN_reg[75] ;
  wire \genblk2[75].NEUR_V_UP_reg[75] ;
  wire \genblk2[76].NEUR_V_DOWN_reg[76] ;
  wire \genblk2[76].NEUR_V_UP_reg[76] ;
  wire \genblk2[77].NEUR_V_DOWN_reg[77] ;
  wire \genblk2[77].NEUR_V_UP_reg[77] ;
  wire \genblk2[78].NEUR_V_DOWN_reg[78] ;
  wire \genblk2[78].NEUR_V_UP_reg[78] ;
  wire \genblk2[79].NEUR_V_DOWN_reg[79] ;
  wire \genblk2[79].NEUR_V_UP_reg[79] ;
  wire \genblk2[7].NEUR_V_DOWN_reg[7] ;
  wire \genblk2[7].NEUR_V_UP[7]_i_2_n_0 ;
  wire \genblk2[7].NEUR_V_UP_reg[7] ;
  wire \genblk2[80].NEUR_V_DOWN_reg[80] ;
  wire \genblk2[80].NEUR_V_UP_reg[80] ;
  wire \genblk2[81].NEUR_V_DOWN_reg[81] ;
  wire \genblk2[81].NEUR_V_UP_reg[81] ;
  wire \genblk2[82].NEUR_V_DOWN_reg[82] ;
  wire \genblk2[82].NEUR_V_UP_reg[82] ;
  wire \genblk2[83].NEUR_V_DOWN_reg[83] ;
  wire \genblk2[83].NEUR_V_UP_reg[83] ;
  wire \genblk2[84].NEUR_V_DOWN_reg[84] ;
  wire \genblk2[84].NEUR_V_UP_reg[84] ;
  wire \genblk2[85].NEUR_V_DOWN_reg[85] ;
  wire \genblk2[85].NEUR_V_UP_reg[85] ;
  wire \genblk2[86].NEUR_V_DOWN_reg[86] ;
  wire \genblk2[86].NEUR_V_UP_reg[86] ;
  wire \genblk2[87].NEUR_V_DOWN_reg[87] ;
  wire \genblk2[87].NEUR_V_UP_reg[87] ;
  wire \genblk2[88].NEUR_V_DOWN_reg[88] ;
  wire \genblk2[88].NEUR_V_UP_reg[88] ;
  wire \genblk2[89].NEUR_V_DOWN_reg[89] ;
  wire \genblk2[89].NEUR_V_UP_reg[89] ;
  wire \genblk2[8].NEUR_V_DOWN_reg[8] ;
  wire \genblk2[8].NEUR_V_UP[8]_i_2_n_0 ;
  wire \genblk2[8].NEUR_V_UP_reg[8] ;
  wire \genblk2[90].NEUR_V_DOWN_reg[90] ;
  wire \genblk2[90].NEUR_V_UP_reg[90] ;
  wire \genblk2[91].NEUR_V_DOWN_reg[91] ;
  wire \genblk2[91].NEUR_V_UP_reg[91] ;
  wire \genblk2[92].NEUR_V_DOWN_reg[92] ;
  wire \genblk2[92].NEUR_V_UP_reg[92] ;
  wire \genblk2[93].NEUR_V_DOWN_reg[93] ;
  wire \genblk2[93].NEUR_V_UP_reg[93] ;
  wire \genblk2[94].NEUR_V_DOWN_reg[94] ;
  wire \genblk2[94].NEUR_V_UP_reg[94] ;
  wire \genblk2[95].NEUR_V_DOWN_reg[95] ;
  wire \genblk2[95].NEUR_V_UP_reg[95] ;
  wire \genblk2[96].NEUR_V_DOWN_reg[96] ;
  wire \genblk2[96].NEUR_V_UP_reg[96] ;
  wire \genblk2[97].NEUR_V_DOWN_reg[97] ;
  wire \genblk2[97].NEUR_V_UP_reg[97] ;
  wire \genblk2[98].NEUR_V_DOWN_reg[98] ;
  wire \genblk2[98].NEUR_V_UP_reg[98] ;
  wire \genblk2[99].NEUR_V_DOWN_reg[99] ;
  wire \genblk2[99].NEUR_V_UP_reg[99] ;
  wire \genblk2[9].NEUR_V_DOWN_reg[9] ;
  wire \genblk2[9].NEUR_V_UP[9]_i_2_n_0 ;
  wire \genblk2[9].NEUR_V_UP_reg[9] ;
  wire [31:1]in56;
  wire neur_cnt;
  wire \neur_cnt[0]_i_1_n_0 ;
  wire \neur_cnt[1]_i_1_n_0 ;
  wire \neur_cnt[2]_i_1_n_0 ;
  wire \neur_cnt[3]_i_1_n_0 ;
  wire \neur_cnt[4]_i_1_n_0 ;
  wire \neur_cnt[4]_i_2_n_0 ;
  wire \neur_cnt[5]_i_1_n_0 ;
  wire \neur_cnt[5]_i_2_n_0 ;
  wire \neur_cnt[6]_i_1_n_0 ;
  wire \neur_cnt[6]_i_2_n_0 ;
  wire \neur_cnt[7]_i_2_n_0 ;
  wire \neur_cnt[7]_i_3_n_0 ;
  wire \neur_cnt[7]_i_4_n_0 ;
  wire \neur_cnt[7]_i_5_n_0 ;
  wire \neur_cnt_reg[4]_0 ;
  wire \neur_cnt_reg[4]_1 ;
  wire \neur_cnt_reg[5]_0 ;
  wire \neur_cnt_reg[7]_0 ;
  wire neuron_state_event;
  wire \neuron_state_monitor_samp[0]_i_4 ;
  wire \neuron_state_monitor_samp[0]_i_4_0 ;
  wire \neuron_state_monitor_samp[3]_i_10_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_11_n_0 ;
  wire [4:0]p_0_in;
  wire p_26_in;
  wire [3:0]state;
  wire [7:0]state_inacc_next0;
  wire synapse_state_event;
  wire synapse_state_event_cond;
  wire \synapse_state_samp[1]_i_2_n_0 ;
  wire \synapse_state_samp[1]_i_3_n_0 ;
  wire \synapse_state_samp[2]_i_2_n_0 ;
  wire \synapse_state_samp[2]_i_3_n_0 ;
  wire \synapse_state_samp[3]_i_10_n_0 ;
  wire \synapse_state_samp[3]_i_11_n_0 ;
  wire \synapse_state_samp[3]_i_12_n_0 ;
  wire \synapse_state_samp[3]_i_5_n_0 ;
  wire \synapse_state_samp[3]_i_6_n_0 ;
  wire \synapse_state_samp[3]_i_9_n_0 ;
  wire \synapse_state_samp_reg[3]_i_7_n_0 ;
  wire \synapse_state_samp_reg[3]_i_7_n_1 ;
  wire \synapse_state_samp_reg[3]_i_7_n_2 ;
  wire \synapse_state_samp_reg[3]_i_7_n_3 ;
  wire \synaptic_core_0/SYN_PRE0 ;
  wire \synaptic_core_0/SYN_PRE010_out ;
  wire \synaptic_core_0/SYN_PRE013_out ;
  wire \synaptic_core_0/SYN_PRE016_out ;
  wire \synaptic_core_0/SYN_PRE019_out ;
  wire \synaptic_core_0/SYN_PRE01_out ;
  wire \synaptic_core_0/SYN_PRE04_out ;
  wire \synaptic_core_0/SYN_PRE07_out ;
  wire \synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in ;
  wire \synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in ;
  wire \synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in ;
  wire \synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in ;
  wire \synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in ;
  wire \synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in ;
  wire \synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in ;
  wire \synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in ;
  wire \synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in ;
  wire [1:1]\synaptic_core_0/p_0_in ;
  wire [3:2]\NLW_ctrl_cnt_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_ctrl_cnt_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_synapse_state_samp_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_synapse_state_samp_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_synapse_state_samp_reg[3]_i_7_O_UNCONNECTED ;

  assign AERIN_ADDR_4_sp_1 = AERIN_ADDR_4_sn_1;
  assign AERIN_ADDR_8_sp_1 = AERIN_ADDR_8_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    AERIN_ACK_INST_0
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(AERIN_ACK));
  FDCE AERIN_REQ_sync_int_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(AERIN_REQ),
        .Q(AERIN_REQ_sync_int));
  FDCE AERIN_REQ_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(AERIN_REQ_sync_int),
        .Q(AERIN_REQ_sync));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[0]_i_1 
       (.I0(\AEROUT_ADDR[0]_i_2_n_0 ),
        .I1(SPI_OUT_AER_MONITOR_EN),
        .I2(SCHED_DATA_OUT[0]),
        .I3(SPI_AER_SRC_CTRL_nNEUR),
        .I4(CTRL_NEURMEM_ADDR[0]),
        .O(SPI_OUT_AER_MONITOR_EN_reg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[0]_i_2 
       (.I0(\AEROUT_ADDR_reg[0] ),
        .I1(synapse_state_event),
        .I2(NEUR_STATE_MONITOR[0]),
        .I3(AEROUT_REQ_reg),
        .I4(\AEROUT_ADDR_reg[0]_0 ),
        .O(\AEROUT_ADDR[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[1]_i_1 
       (.I0(\AEROUT_ADDR[1]_i_2_n_0 ),
        .I1(SPI_OUT_AER_MONITOR_EN),
        .I2(SCHED_DATA_OUT[1]),
        .I3(SPI_AER_SRC_CTRL_nNEUR),
        .I4(CTRL_NEURMEM_ADDR[1]),
        .O(SPI_OUT_AER_MONITOR_EN_reg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[1]_i_2 
       (.I0(\SPI_MONITOR_NEUR_ADDR_reg[2] [0]),
        .I1(synapse_state_event),
        .I2(NEUR_STATE_MONITOR[1]),
        .I3(AEROUT_REQ_reg),
        .I4(\AEROUT_ADDR_reg[1] ),
        .O(\AEROUT_ADDR[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[2]_i_1 
       (.I0(\AEROUT_ADDR[2]_i_2_n_0 ),
        .I1(SPI_OUT_AER_MONITOR_EN),
        .I2(SCHED_DATA_OUT[2]),
        .I3(SPI_AER_SRC_CTRL_nNEUR),
        .I4(CTRL_NEURMEM_ADDR[2]),
        .O(SPI_OUT_AER_MONITOR_EN_reg[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \AEROUT_ADDR[2]_i_2 
       (.I0(\SPI_MONITOR_NEUR_ADDR_reg[2] [1]),
        .I1(synapse_state_event),
        .I2(\AEROUT_ADDR_reg[2] ),
        .I3(\AEROUT_ADDR_reg[2]_0 ),
        .I4(AEROUT_REQ_reg),
        .I5(\AEROUT_ADDR_reg[2]_1 ),
        .O(\AEROUT_ADDR[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[3]_i_1 
       (.I0(\AEROUT_ADDR[3]_i_2_n_0 ),
        .I1(SPI_OUT_AER_MONITOR_EN),
        .I2(SCHED_DATA_OUT[3]),
        .I3(SPI_AER_SRC_CTRL_nNEUR),
        .I4(CTRL_NEURMEM_ADDR[3]),
        .O(SPI_OUT_AER_MONITOR_EN_reg[3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \AEROUT_ADDR[3]_i_2 
       (.I0(\SPI_MONITOR_NEUR_ADDR_reg[2] [2]),
        .I1(synapse_state_event),
        .I2(\AEROUT_ADDR_reg[3] ),
        .I3(\AEROUT_ADDR_reg[3]_0 ),
        .I4(AEROUT_REQ_reg),
        .I5(\AEROUT_ADDR_reg[3]_1 ),
        .O(\AEROUT_ADDR[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[4]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_2_n_0 ),
        .I1(SPI_OUT_AER_MONITOR_EN),
        .I2(SCHED_DATA_OUT[4]),
        .I3(SPI_AER_SRC_CTRL_nNEUR),
        .I4(\AEROUT_ADDR[4]_i_4_n_0 ),
        .O(SPI_OUT_AER_MONITOR_EN_reg[4]));
  LUT6 #(
    .INIT(64'hBFFFBF00BFFFBFFF)) 
    \AEROUT_ADDR[4]_i_2 
       (.I0(synapse_state_event),
        .I1(\AEROUT_ADDR_reg[4] ),
        .I2(\AEROUT_ADDR_reg[4]_0 ),
        .I3(AEROUT_REQ_reg),
        .I4(\AEROUT_ADDR_reg[4]_1 ),
        .I5(\AEROUT_ADDR_reg[4]_2 ),
        .O(\AEROUT_ADDR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \AEROUT_ADDR[4]_i_4 
       (.I0(\genblk1[3].mem[3][4]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][4]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][4]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\AEROUT_ADDR[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \AEROUT_ADDR[5]_i_1 
       (.I0(synapse_state_event),
        .I1(NEUR_STATE_MONITOR[2]),
        .I2(AEROUT_REQ_reg),
        .I3(\AEROUT_ADDR_reg[5] ),
        .I4(SPI_OUT_AER_MONITOR_EN),
        .I5(\AEROUT_ADDR_reg[5]_0 ),
        .O(SPI_OUT_AER_MONITOR_EN_reg[5]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \AEROUT_ADDR[6]_i_1 
       (.I0(synapse_state_event),
        .I1(NEUR_STATE_MONITOR[3]),
        .I2(AEROUT_REQ_reg),
        .I3(\AEROUT_ADDR_reg[6]_0 ),
        .I4(SPI_OUT_AER_MONITOR_EN),
        .I5(\AEROUT_ADDR_reg[6]_1 ),
        .O(SPI_OUT_AER_MONITOR_EN_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AEROUT_ADDR[6]_i_2 
       (.I0(synapse_state_event_cond),
        .I1(neuron_state_event),
        .O(synapse_state_event));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \AEROUT_ADDR[6]_i_4 
       (.I0(synapse_state_event_cond),
        .I1(neuron_state_event),
        .I2(\AEROUT_ADDR_reg[6] ),
        .O(AEROUT_REQ_reg));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \AEROUT_ADDR[7]_i_3 
       (.I0(RST_sync),
        .I1(SPI_GATE_ACTIVITY_sync),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \AEROUT_ADDR[7]_i_8 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\ctrl_cnt_reg_n_0_[0] ),
        .I5(\AEROUT_ADDR[7]_i_4 ),
        .O(CTRL_AEROUT_POP_NEUR));
  LUT6 #(
    .INIT(64'h0000000003C60000)) 
    \AEROUT_ADDR[7]_i_9 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(CTRL_NEURMEM_WE),
        .I5(\AEROUT_ADDR[7]_i_4_0 [6]),
        .O(\FSM_sequential_state_reg[0]_10 ));
  FDCE CTRL_PROG_EVENT_sync_int_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(CTRL_PROG_EVENT),
        .Q(CTRL_PROG_EVENT_sync_int));
  FDCE CTRL_PROG_EVENT_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(CTRL_PROG_EVENT_sync_int),
        .Q(CTRL_PROG_EVENT_sync));
  FDCE CTRL_READBACK_EVENT_sync_int_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(CTRL_READBACK_EVENT),
        .Q(CTRL_READBACK_EVENT_sync_int));
  FDCE CTRL_READBACK_EVENT_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(CTRL_READBACK_EVENT_sync_int),
        .Q(CTRL_READBACK_EVENT_sync));
  LUT6 #(
    .INIT(64'hFFABFFABFFABAAAA)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[0]_i_3_n_0 ),
        .I4(state[0]),
        .I5(\FSM_sequential_state[0]_i_4_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFCCCCC88FF8888)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[1]_i_9_n_0 ),
        .I1(\FSM_sequential_state[0]_i_5_n_0 ),
        .I2(\FSM_sequential_state[0]_i_6_n_0 ),
        .I3(state[3]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\FSM_sequential_state[2]_i_9_n_0 ),
        .I3(state[2]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002EE22222)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(\FSM_sequential_state_reg[0]_20 ),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(CTRL_OP_CODE[0]),
        .I3(CTRL_OP_CODE[1]),
        .I4(CTRL_PROG_EVENT_sync),
        .I5(AEROUT_CTRL_BUSY),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1313130310101010)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(CTRL_PROG_EVENT_sync),
        .I4(CTRL_READBACK_EVENT_sync),
        .I5(state[0]),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(state[0]),
        .I1(\ctrl_cnt_reg_n_0_[6] ),
        .I2(\ctrl_cnt_reg_n_0_[7] ),
        .I3(\ctrl_cnt_reg_n_0_[8] ),
        .I4(\FSM_sequential_state[2]_i_10_n_0 ),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEFFAE)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_state[1]_i_4_n_0 ),
        .I3(\FSM_sequential_state[1]_i_5_n_0 ),
        .I4(\FSM_sequential_state[1]_i_6_n_0 ),
        .I5(\FSM_sequential_state[1]_i_7_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_state[1]_i_11 
       (.I0(\ctrl_cnt_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .O(\FSM_sequential_state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(state[3]),
        .I2(\FSM_sequential_state[1]_i_9_n_0 ),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBFFF0000FFFF)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\FSM_sequential_state[2]_i_10_n_0 ),
        .I1(\ctrl_cnt_reg_n_0_[8] ),
        .I2(\ctrl_cnt_reg_n_0_[7] ),
        .I3(\ctrl_cnt_reg_n_0_[6] ),
        .I4(SRAM_reg_0_i_49_n_0),
        .I5(state[0]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0C20FFFF0C200000)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(CTRL_READBACK_EVENT_sync),
        .I1(CTRL_OP_CODE[1]),
        .I2(CTRL_OP_CODE[0]),
        .I3(CTRL_PROG_EVENT_sync),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(\FSM_sequential_state_reg[1]_5 ),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(AEROUT_CTRL_BUSY),
        .I1(state[1]),
        .I2(state[0]),
        .O(\FSM_sequential_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(\FSM_sequential_state[0]_i_3_n_0 ),
        .I1(state[3]),
        .O(\FSM_sequential_state[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_state[1]_i_9 
       (.I0(\FSM_sequential_state[2]_i_17_n_0 ),
        .I1(\FSM_sequential_state[1]_i_11_n_0 ),
        .I2(p_0_in[4]),
        .I3(p_0_in[3]),
        .O(\FSM_sequential_state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_4_n_0 ),
        .I4(state[1]),
        .I5(\FSM_sequential_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(\ctrl_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_state[2]_i_11 
       (.I0(SRAM_reg_0_i_66_n_0),
        .I1(\ctrl_cnt_reg_n_0_[9] ),
        .I2(\ctrl_cnt_reg_n_0_[8] ),
        .I3(\ctrl_cnt_reg_n_0_[11] ),
        .I4(\ctrl_cnt_reg_n_0_[10] ),
        .O(\FSM_sequential_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_12 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(\ctrl_cnt_reg_n_0_[13] ),
        .I4(\ctrl_cnt_reg_n_0_[12] ),
        .I5(\ctrl_cnt_reg_n_0_[14] ),
        .O(\FSM_sequential_state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_13 
       (.I0(\ctrl_cnt_reg_n_0_[18] ),
        .I1(\ctrl_cnt_reg_n_0_[21] ),
        .I2(\ctrl_cnt_reg_n_0_[20] ),
        .I3(\ctrl_cnt_reg_n_0_[19] ),
        .I4(\ctrl_cnt_reg_n_0_[23] ),
        .I5(\ctrl_cnt_reg_n_0_[22] ),
        .O(\FSM_sequential_state[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_state[2]_i_14 
       (.I0(\ctrl_cnt_reg_n_0_[15] ),
        .I1(\ctrl_cnt_reg_n_0_[16] ),
        .I2(\ctrl_cnt_reg_n_0_[17] ),
        .O(\FSM_sequential_state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \FSM_sequential_state[2]_i_15 
       (.I0(state[2]),
        .I1(\ctrl_cnt_reg_n_0_[0] ),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(\FSM_sequential_state[2]_i_18_n_0 ),
        .I5(\FSM_sequential_state[2]_i_19_n_0 ),
        .O(\FSM_sequential_state[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000F0B)) 
    \FSM_sequential_state[2]_i_16 
       (.I0(AERIN_ADDR_4_sn_1),
        .I1(AERIN_REQ_sync),
        .I2(\FSM_sequential_state[2]_i_6_0 ),
        .I3(SCHED_FULL),
        .I4(SPI_GATE_ACTIVITY_sync),
        .O(\FSM_sequential_state[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_sequential_state[2]_i_17 
       (.I0(\FSM_sequential_state[2]_i_11_n_0 ),
        .I1(\FSM_sequential_state[2]_i_13_n_0 ),
        .I2(\FSM_sequential_state[2]_i_20_n_0 ),
        .I3(\ctrl_cnt_reg_n_0_[30] ),
        .I4(\ctrl_cnt_reg_n_0_[31] ),
        .I5(SRAM_reg_0_i_65_n_0),
        .O(\FSM_sequential_state[2]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[2]_i_18 
       (.I0(\ctrl_cnt_reg_n_0_[7] ),
        .I1(\ctrl_cnt_reg_n_0_[6] ),
        .O(\FSM_sequential_state[2]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[2]_i_19 
       (.I0(\ctrl_cnt_reg_n_0_[30] ),
        .I1(\ctrl_cnt_reg_n_0_[31] ),
        .O(\FSM_sequential_state[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFFAFEAFAFAAAE)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state[2]_i_6_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_7_n_0 ),
        .I4(state[1]),
        .I5(AERIN_REQ_sync),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_state[2]_i_20 
       (.I0(\ctrl_cnt_reg_n_0_[14] ),
        .I1(\ctrl_cnt_reg_n_0_[12] ),
        .I2(\ctrl_cnt_reg_n_0_[13] ),
        .O(\FSM_sequential_state[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h5551FFFF)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(\FSM_sequential_state[2]_i_8_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_9_n_0 ),
        .I4(state[0]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(\FSM_sequential_state[2]_i_10_n_0 ),
        .I1(\ctrl_cnt_reg_n_0_[8] ),
        .I2(\ctrl_cnt_reg_n_0_[7] ),
        .I3(\ctrl_cnt_reg_n_0_[6] ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\FSM_sequential_state[2]_i_11_n_0 ),
        .I1(\FSM_sequential_state[2]_i_12_n_0 ),
        .I2(\FSM_sequential_state[2]_i_13_n_0 ),
        .I3(\FSM_sequential_state[2]_i_14_n_0 ),
        .I4(\FSM_sequential_state[2]_i_15_n_0 ),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF45)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(AEROUT_CTRL_BUSY),
        .I1(\FSM_sequential_state[2]_i_16_n_0 ),
        .I2(SPI_GATE_ACTIVITY_sync_i_8_n_0),
        .I3(state[2]),
        .I4(\FSM_sequential_state_reg[1]_3 ),
        .I5(state[3]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBFB)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(\neur_cnt[7]_i_4_n_0 ),
        .I1(Q[7]),
        .I2(\neur_cnt[7]_i_3_n_0 ),
        .I3(\FSM_sequential_state[1]_i_9_n_0 ),
        .I4(AERIN_ADDR[7]),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h05050505F3F3F3FF)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(\FSM_sequential_state[2]_i_5_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(CTRL_PROG_EVENT_sync),
        .I4(CTRL_READBACK_EVENT_sync),
        .I5(state[1]),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000F202)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(Q[7]),
        .I1(\neur_cnt[7]_i_4_n_0 ),
        .I2(AERIN_ADDR[7]),
        .I3(\FSM_sequential_state[2]_i_17_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10_n_0 ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABABAFABA)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(\FSM_sequential_state[3]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(AERIN_REQ_sync),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(AEROUT_CTRL_BUSY),
        .I4(\FSM_sequential_state_reg[3]_6 ),
        .I5(\FSM_sequential_state[3]_i_4_n_0 ),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(AERIN_REQ_sync),
        .I1(AERIN_ADDR_4_sn_1),
        .I2(SCHED_EMPTY),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(AERIN_ADDR[4]),
        .I1(AERIN_ADDR[6]),
        .I2(AERIN_ADDR[0]),
        .I3(AERIN_ADDR[3]),
        .I4(\FSM_sequential_state[3]_i_7_n_0 ),
        .O(AERIN_ADDR_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[3]_i_7 
       (.I0(AERIN_ADDR[1]),
        .I1(AERIN_ADDR[16]),
        .I2(AERIN_ADDR[2]),
        .I3(AERIN_ADDR[5]),
        .O(\FSM_sequential_state[3]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]));
  (* FSM_ENCODED_STATES = "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000" *) 
  FDCE \FSM_sequential_state_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(state[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA000088A8)) 
    SPI_GATE_ACTIVITY_sync_i_1
       (.I0(SPI_GATE_ACTIVITY_sync_int),
        .I1(SPI_GATE_ACTIVITY_sync_i_2_n_0),
        .I2(SPI_GATE_ACTIVITY_sync_i_3_n_0),
        .I3(SPI_GATE_ACTIVITY_sync_i_4_n_0),
        .I4(SPI_GATE_ACTIVITY_sync_i_5_n_0),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SPI_GATE_ACTIVITY_sync0));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEE)) 
    SPI_GATE_ACTIVITY_sync_i_10
       (.I0(SPI_GATE_ACTIVITY_sync_i_14_n_0),
        .I1(\FSM_sequential_state_reg[3]_6 ),
        .I2(SCHED_EMPTY),
        .I3(AERIN_REQ_sync),
        .I4(AERIN_REQ_sync_reg_0),
        .I5(SPI_GATE_ACTIVITY_sync_i_15_n_0),
        .O(SPI_GATE_ACTIVITY_sync_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFB5551FFFFFFFF)) 
    SPI_GATE_ACTIVITY_sync_i_11
       (.I0(state[1]),
        .I1(state[0]),
        .I2(CTRL_READBACK_EVENT_sync),
        .I3(CTRL_PROG_EVENT_sync),
        .I4(\FSM_sequential_state[0]_i_6_n_0 ),
        .I5(state[2]),
        .O(SPI_GATE_ACTIVITY_sync_i_11_n_0));
  LUT5 #(
    .INIT(32'hAAAAFCFF)) 
    SPI_GATE_ACTIVITY_sync_i_12
       (.I0(\FSM_sequential_state[0]_i_6_n_0 ),
        .I1(CTRL_PROG_EVENT_sync),
        .I2(CTRL_READBACK_EVENT_sync),
        .I3(state[0]),
        .I4(state[1]),
        .O(SPI_GATE_ACTIVITY_sync_i_12_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    SPI_GATE_ACTIVITY_sync_i_13
       (.I0(AERIN_ADDR[4]),
        .I1(AERIN_ADDR[2]),
        .I2(AERIN_ADDR[6]),
        .I3(SPI_GATE_ACTIVITY_sync_i_16_n_0),
        .I4(AERIN_ADDR[3]),
        .I5(AERIN_ADDR[5]),
        .O(SPI_GATE_ACTIVITY_sync_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hA00AAA2A)) 
    SPI_GATE_ACTIVITY_sync_i_14
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(CTRL_READBACK_EVENT_sync),
        .I2(CTRL_OP_CODE[0]),
        .I3(CTRL_OP_CODE[1]),
        .I4(CTRL_PROG_EVENT_sync),
        .O(SPI_GATE_ACTIVITY_sync_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    SPI_GATE_ACTIVITY_sync_i_15
       (.I0(\FSM_sequential_state[2]_i_16_n_0 ),
        .I1(AERIN_REQ_sync),
        .I2(AERIN_ADDR_4_sn_1),
        .I3(SPI_GATE_ACTIVITY_sync_i_13_n_0),
        .I4(AERIN_ADDR[16]),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SPI_GATE_ACTIVITY_sync_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h7)) 
    SPI_GATE_ACTIVITY_sync_i_16
       (.I0(AERIN_ADDR[0]),
        .I1(AERIN_ADDR[1]),
        .O(SPI_GATE_ACTIVITY_sync_i_16_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF4F7)) 
    SPI_GATE_ACTIVITY_sync_i_2
       (.I0(\FSM_sequential_state[1]_i_9_n_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\FSM_sequential_state[2]_i_7_n_0 ),
        .I4(state[2]),
        .I5(\FSM_sequential_state[1]_i_8_n_0 ),
        .O(SPI_GATE_ACTIVITY_sync_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    SPI_GATE_ACTIVITY_sync_i_3
       (.I0(AERIN_REQ_sync_reg_0),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SCHED_FULL),
        .I3(\FSM_sequential_state[3]_i_4_n_0 ),
        .I4(SPI_GATE_ACTIVITY_sync_i_8_n_0),
        .I5(SPI_GATE_ACTIVITY_sync_i_9_n_0),
        .O(SPI_GATE_ACTIVITY_sync_i_3_n_0));
  LUT6 #(
    .INIT(64'h5700570057005757)) 
    SPI_GATE_ACTIVITY_sync_i_4
       (.I0(\neur_cnt[4]_i_2_n_0 ),
        .I1(AEROUT_CTRL_BUSY),
        .I2(SPI_GATE_ACTIVITY_sync_i_10_n_0),
        .I3(SPI_GATE_ACTIVITY_sync_i_11_n_0),
        .I4(state[0]),
        .I5(\FSM_sequential_state_reg[1]_3 ),
        .O(SPI_GATE_ACTIVITY_sync_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    SPI_GATE_ACTIVITY_sync_i_5
       (.I0(AERIN_REQ_sync),
        .I1(state[3]),
        .I2(state[2]),
        .I3(SPI_GATE_ACTIVITY_sync_i_12_n_0),
        .O(SPI_GATE_ACTIVITY_sync_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    SPI_GATE_ACTIVITY_sync_i_6
       (.I0(AERIN_ADDR_4_sn_1),
        .I1(AERIN_REQ_sync),
        .I2(SPI_GATE_ACTIVITY_sync_i_13_n_0),
        .I3(AERIN_ADDR[16]),
        .O(AERIN_REQ_sync_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    SPI_GATE_ACTIVITY_sync_i_8
       (.I0(CTRL_PROG_EVENT_sync),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(CTRL_OP_CODE[0]),
        .I3(CTRL_OP_CODE[1]),
        .I4(CTRL_READBACK_EVENT_sync),
        .O(SPI_GATE_ACTIVITY_sync_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    SPI_GATE_ACTIVITY_sync_i_9
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(AEROUT_CTRL_BUSY),
        .O(SPI_GATE_ACTIVITY_sync_i_9_n_0));
  FDCE SPI_GATE_ACTIVITY_sync_int_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(SPI_GATE_ACTIVITY),
        .Q(SPI_GATE_ACTIVITY_sync_int));
  FDCE SPI_GATE_ACTIVITY_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(SPI_GATE_ACTIVITY_sync0),
        .Q(SPI_GATE_ACTIVITY_sync));
  LUT4 #(
    .INIT(16'h03C6)) 
    SRAM_reg_0_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(CTRL_NEURMEM_CS));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SRAM_reg_0_i_10
       (.I0(AERIN_ADDR[7]),
        .I1(\FSM_sequential_state_reg[2]_32 ),
        .I2(Q[7]),
        .I3(SRAM_reg_0_i_21_n_0),
        .I4(SRAM_reg_0_i_37_n_0),
        .O(CTRL_SYNARRAY_ADDR[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SRAM_reg_0_i_11
       (.I0(AERIN_ADDR[6]),
        .I1(\FSM_sequential_state_reg[2]_32 ),
        .I2(Q[6]),
        .I3(SRAM_reg_0_i_21_n_0),
        .I4(SRAM_reg_0_i_38_n_0),
        .O(CTRL_SYNARRAY_ADDR[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SRAM_reg_0_i_12
       (.I0(AERIN_ADDR[5]),
        .I1(\FSM_sequential_state_reg[2]_32 ),
        .I2(Q[5]),
        .I3(SRAM_reg_0_i_21_n_0),
        .I4(SRAM_reg_0_i_39_n_0),
        .O(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    SRAM_reg_0_i_120
       (.I0(state[2]),
        .I1(state[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(\ctrl_cnt_reg_n_0_[0] ),
        .O(SRAM_reg_0_i_120_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SRAM_reg_0_i_13
       (.I0(AERIN_ADDR[4]),
        .I1(\FSM_sequential_state_reg[2]_32 ),
        .I2(Q[4]),
        .I3(SRAM_reg_0_i_21_n_0),
        .I4(SRAM_reg_0_i_40_n_0),
        .O(CTRL_SYNARRAY_ADDR[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SRAM_reg_0_i_14
       (.I0(AERIN_ADDR[3]),
        .I1(\FSM_sequential_state_reg[2]_32 ),
        .I2(Q[3]),
        .I3(SRAM_reg_0_i_21_n_0),
        .I4(SRAM_reg_0_i_41_n_0),
        .O(CTRL_SYNARRAY_ADDR[0]));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_0_i_15
       (.I0(SRAM_reg_0_8),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_0_i_43__0_n_0),
        .I3(SRAM_reg_0_i_44_n_0),
        .I4(Qr[3]),
        .I5(Qr[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_0_i_16
       (.I0(SRAM_reg_0_9),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_0_i_43__0_n_0),
        .I3(Qr[2]),
        .I4(SRAM_reg_0_i_44_n_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_0_i_17__0
       (.I0(SRAM_reg_0_0),
        .I1(Qr[0]),
        .I2(SRAM_reg_0_1),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[1]),
        .I5(SRAM_reg_0_i_44_n_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_0_i_19
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFF100010)) 
    SRAM_reg_0_i_1__0
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(SRAM_reg_0_i_20_n_0),
        .O(CTRL_SYNARRAY_CS));
  MUXF7 SRAM_reg_0_i_2
       (.I0(SRAM_reg_0_i_22_n_0),
        .I1(SRAM_reg_0_2),
        .O(CTRL_SYNARRAY_ADDR[12]),
        .S(SRAM_reg_0_i_21_n_0));
  LUT6 #(
    .INIT(64'h00FF01FF00FF0000)) 
    SRAM_reg_0_i_20
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(state[1]),
        .O(SRAM_reg_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h0820)) 
    SRAM_reg_0_i_21
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(SRAM_reg_0_i_21_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    SRAM_reg_0_i_22
       (.I0(Q[7]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[15]),
        .I3(SRAM_reg_0_i_51_n_0),
        .I4(CTRL_SPI_ADDR[12]),
        .I5(\FSM_sequential_state_reg[2]_32 ),
        .O(SRAM_reg_0_i_22_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    SRAM_reg_0_i_24
       (.I0(Q[6]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[14]),
        .I3(SRAM_reg_0_i_51_n_0),
        .I4(CTRL_SPI_ADDR[11]),
        .I5(\FSM_sequential_state_reg[2]_32 ),
        .O(SRAM_reg_0_i_24_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    SRAM_reg_0_i_26
       (.I0(Q[5]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[13]),
        .I3(SRAM_reg_0_i_51_n_0),
        .I4(CTRL_SPI_ADDR[10]),
        .I5(\FSM_sequential_state_reg[2]_32 ),
        .O(SRAM_reg_0_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    SRAM_reg_0_i_28
       (.I0(Q[4]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[12]),
        .I3(SRAM_reg_0_i_51_n_0),
        .I4(CTRL_SPI_ADDR[9]),
        .I5(\FSM_sequential_state_reg[2]_32 ),
        .O(SRAM_reg_0_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    SRAM_reg_0_i_2__0
       (.I0(\genblk1[3].mem[3][5]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][5]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][5]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\neur_cnt_reg[5]_0 ));
  MUXF7 SRAM_reg_0_i_3
       (.I0(SRAM_reg_0_i_24_n_0),
        .I1(SRAM_reg_0_7),
        .O(CTRL_SYNARRAY_ADDR[11]),
        .S(SRAM_reg_0_i_21_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    SRAM_reg_0_i_30
       (.I0(Q[3]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[11]),
        .I3(SRAM_reg_0_i_51_n_0),
        .I4(CTRL_SPI_ADDR[8]),
        .I5(\FSM_sequential_state_reg[2]_32 ),
        .O(SRAM_reg_0_i_30_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    SRAM_reg_0_i_32
       (.I0(Q[2]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[10]),
        .I3(SRAM_reg_0_i_51_n_0),
        .I4(CTRL_SPI_ADDR[7]),
        .I5(\FSM_sequential_state_reg[2]_32 ),
        .O(SRAM_reg_0_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_0_i_34
       (.I0(CTRL_SPI_ADDR[6]),
        .I1(SRAM_reg_0_i_51_n_0),
        .I2(AERIN_ADDR[9]),
        .I3(AERIN_ADDR[7]),
        .I4(Q[1]),
        .O(SRAM_reg_0_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8FFD)) 
    SRAM_reg_0_i_35
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\FSM_sequential_state_reg[2]_32 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_0_i_36
       (.I0(CTRL_SPI_ADDR[5]),
        .I1(SRAM_reg_0_i_51_n_0),
        .I2(AERIN_ADDR[8]),
        .I3(AERIN_ADDR[7]),
        .I4(Q[0]),
        .O(SRAM_reg_0_i_36_n_0));
  LUT6 #(
    .INIT(64'h0000A00CA000C000)) 
    SRAM_reg_0_i_37
       (.I0(p_0_in[4]),
        .I1(CTRL_SPI_ADDR[4]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .I5(state[2]),
        .O(SRAM_reg_0_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000A00CA000C000)) 
    SRAM_reg_0_i_38
       (.I0(p_0_in[3]),
        .I1(CTRL_SPI_ADDR[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .I5(state[2]),
        .O(SRAM_reg_0_i_38_n_0));
  LUT6 #(
    .INIT(64'h0000A00CA000C000)) 
    SRAM_reg_0_i_39
       (.I0(p_0_in[2]),
        .I1(CTRL_SPI_ADDR[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .I5(state[2]),
        .O(SRAM_reg_0_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    SRAM_reg_0_i_3__0
       (.I0(\genblk1[3].mem[3][4]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][4]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][4]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\neur_cnt_reg[4]_0 ));
  MUXF7 SRAM_reg_0_i_4
       (.I0(SRAM_reg_0_i_26_n_0),
        .I1(SRAM_reg_0_3),
        .O(CTRL_SYNARRAY_ADDR[10]),
        .S(SRAM_reg_0_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000A00CA000C000)) 
    SRAM_reg_0_i_40
       (.I0(p_0_in[1]),
        .I1(CTRL_SPI_ADDR[1]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .I5(state[2]),
        .O(SRAM_reg_0_i_40_n_0));
  LUT6 #(
    .INIT(64'h0000A00CA000C000)) 
    SRAM_reg_0_i_41
       (.I0(p_0_in[0]),
        .I1(CTRL_SPI_ADDR[0]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .I5(state[2]),
        .O(SRAM_reg_0_i_41_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_0_i_43__0
       (.I0(SRAM_reg_0_0),
        .I1(Qr[0]),
        .I2(Qr[1]),
        .I3(SRAM_reg_0_i_44_n_0),
        .O(SRAM_reg_0_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_0_i_44
       (.I0(\synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in ),
        .I1(Qr[0]),
        .I2(Qr[2]),
        .I3(Qr[1]),
        .I4(\synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE0 ),
        .O(SRAM_reg_0_i_44_n_0));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_0_i_46
       (.I0(\synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in ),
        .I1(Qr[0]),
        .I2(Qr[2]),
        .I3(Qr[1]),
        .I4(\synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE0 ),
        .O(SRAM_reg_0_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    SRAM_reg_0_i_49
       (.I0(SRAM_reg_0_i_63_n_0),
        .I1(SRAM_reg_0_i_64_n_0),
        .I2(\FSM_sequential_state[2]_i_13_n_0 ),
        .I3(SRAM_reg_0_i_65_n_0),
        .I4(SRAM_reg_0_i_66_n_0),
        .I5(\FSM_sequential_state[2]_i_12_n_0 ),
        .O(SRAM_reg_0_i_49_n_0));
  MUXF7 SRAM_reg_0_i_5
       (.I0(SRAM_reg_0_i_28_n_0),
        .I1(SRAM_reg_0_6),
        .O(CTRL_SYNARRAY_ADDR[9]),
        .S(SRAM_reg_0_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFD5555FFFF)) 
    SRAM_reg_0_i_50
       (.I0(\ctrl_cnt_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(state[3]),
        .I5(state[2]),
        .O(SRAM_reg_0_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0610)) 
    SRAM_reg_0_i_51
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .O(SRAM_reg_0_i_51_n_0));
  MUXF7 SRAM_reg_0_i_6
       (.I0(SRAM_reg_0_i_30_n_0),
        .I1(SRAM_reg_0_4),
        .O(CTRL_SYNARRAY_ADDR[8]),
        .S(SRAM_reg_0_i_21_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_0_i_60
       (.I0(\synaptic_core_0/SYN_PRE0 ),
        .I1(Qr[2]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_0_i_44_3),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_0_i_44_4),
        .O(\synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_0_i_61
       (.I0(Qr[2]),
        .I1(\synaptic_core_0/SYN_PRE0 ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_0_i_44_1),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_0_i_44_2),
        .O(\synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in ));
  LUT6 #(
    .INIT(64'h7500750075000000)) 
    SRAM_reg_0_i_62
       (.I0(SRAM_reg_0_i_85__0_n_0),
        .I1(SRAM_reg_0_i_86_n_0),
        .I2(SRAM_reg_0_i_44_0),
        .I3(state[0]),
        .I4(Qr[3]),
        .I5(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    SRAM_reg_0_i_63
       (.I0(p_0_in[1]),
        .I1(\ctrl_cnt_reg_n_0_[8] ),
        .I2(p_0_in[0]),
        .I3(\ctrl_cnt_reg_n_0_[0] ),
        .I4(\ctrl_cnt_reg_n_0_[30] ),
        .I5(\ctrl_cnt_reg_n_0_[31] ),
        .O(SRAM_reg_0_i_63_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    SRAM_reg_0_i_64
       (.I0(\ctrl_cnt_reg_n_0_[9] ),
        .I1(\ctrl_cnt_reg_n_0_[10] ),
        .I2(\ctrl_cnt_reg_n_0_[11] ),
        .O(SRAM_reg_0_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    SRAM_reg_0_i_65
       (.I0(\ctrl_cnt_reg_n_0_[17] ),
        .I1(\ctrl_cnt_reg_n_0_[16] ),
        .I2(\ctrl_cnt_reg_n_0_[15] ),
        .I3(\ctrl_cnt_reg_n_0_[6] ),
        .I4(\ctrl_cnt_reg_n_0_[7] ),
        .O(SRAM_reg_0_i_65_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    SRAM_reg_0_i_66
       (.I0(\ctrl_cnt_reg_n_0_[26] ),
        .I1(\ctrl_cnt_reg_n_0_[24] ),
        .I2(\ctrl_cnt_reg_n_0_[27] ),
        .I3(\ctrl_cnt_reg_n_0_[25] ),
        .I4(\ctrl_cnt_reg_n_0_[28] ),
        .I5(\ctrl_cnt_reg_n_0_[29] ),
        .O(SRAM_reg_0_i_66_n_0));
  MUXF7 SRAM_reg_0_i_7
       (.I0(SRAM_reg_0_i_32_n_0),
        .I1(SRAM_reg_0_5),
        .O(CTRL_SYNARRAY_ADDR[7]),
        .S(SRAM_reg_0_i_21_n_0));
  LUT6 #(
    .INIT(64'h1110981801008000)) 
    SRAM_reg_0_i_76
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\ctrl_cnt_reg_n_0_[0] ),
        .I4(state[3]),
        .I5(SRAM_reg_0_i_49_n_0),
        .O(CTRL_NEURMEM_WE));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    SRAM_reg_0_i_8
       (.I0(AERIN_ADDR[9]),
        .I1(SCHED_DATA_OUT[1]),
        .I2(SRAM_reg_0_i_21_n_0),
        .I3(SRAM_reg_0_i_34_n_0),
        .I4(\FSM_sequential_state_reg[2]_32 ),
        .O(CTRL_SYNARRAY_ADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h45FF)) 
    SRAM_reg_0_i_85__0
       (.I0(SRAM_reg_0_i_120_n_0),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .O(SRAM_reg_0_i_85__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    SRAM_reg_0_i_86
       (.I0(AERIN_ADDR[2]),
        .I1(state[3]),
        .I2(state[2]),
        .O(SRAM_reg_0_i_86_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    SRAM_reg_0_i_9
       (.I0(AERIN_ADDR[8]),
        .I1(SCHED_DATA_OUT[0]),
        .I2(SRAM_reg_0_i_21_n_0),
        .I3(SRAM_reg_0_i_36_n_0),
        .I4(\FSM_sequential_state_reg[2]_32 ),
        .O(CTRL_SYNARRAY_ADDR[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E2)) 
    SRAM_reg_0_i_96__0
       (.I0(\neuron_state_monitor_samp[0]_i_4 ),
        .I1(CTRL_SYNARRAY_ADDR[5]),
        .I2(\neuron_state_monitor_samp[0]_i_4_0 ),
        .I3(\FSM_sequential_state_reg[0]_2 ),
        .I4(CTRL_NEUR_VIRTS[1]),
        .I5(\FSM_sequential_state_reg[1]_2 ),
        .O(AERIN_ADDR_8_sn_1));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_1_i_1
       (.I0(SRAM_reg_1_3),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_i_7__0_n_0),
        .I3(SRAM_reg_1_i_8_n_0),
        .I4(Qr[7]),
        .I5(Qr[6]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_1_i_10
       (.I0(\synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in ),
        .I1(Qr[4]),
        .I2(Qr[6]),
        .I3(Qr[5]),
        .I4(\synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE01_out ),
        .O(SRAM_reg_1));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_1_i_12
       (.I0(\synaptic_core_0/SYN_PRE01_out ),
        .I1(Qr[6]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_1_i_8_2),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_1_i_8_3),
        .O(\synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_1_i_13
       (.I0(Qr[6]),
        .I1(\synaptic_core_0/SYN_PRE01_out ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_1_i_8_0),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_1_i_8_1),
        .O(\synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SRAM_reg_1_i_136
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_1_0),
        .O(SPI_GATE_ACTIVITY_sync_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC440C44)) 
    SRAM_reg_1_i_13__0
       (.I0(SRAM_reg_0),
        .I1(\AEROUT_ADDR[7]_i_4_0 [2]),
        .I2(SRAM_reg_1_15),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(CTRL_PROG_DATA[0]),
        .I5(SRAM_reg_1_i_84_n_0),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[2]));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    SRAM_reg_1_i_14
       (.I0(SRAM_reg_0_i_85__0_n_0),
        .I1(SRAM_reg_1_i_19_n_0),
        .I2(state[0]),
        .I3(Qr[7]),
        .I4(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE01_out ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SRAM_reg_1_i_148
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_1_1),
        .O(SPI_GATE_ACTIVITY_sync_reg_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_14__0
       (.I0(SRAM_reg_1_16),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(\AEROUT_ADDR[7]_i_4_0 [3]),
        .I3(SRAM_reg_0),
        .I4(\AEROUT_ADDR[7]_i_4_0 [1]),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[1]));
  MUXF7 SRAM_reg_1_i_16__0
       (.I0(SRAM_reg_1_5),
        .I1(SRAM_reg_1_6),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[0]),
        .S(SPI_GATE_ACTIVITY_sync));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    SRAM_reg_1_i_19
       (.I0(state[2]),
        .I1(state[3]),
        .I2(SPI_SDSP_ON_SYN_STIM),
        .I3(AERIN_ADDR[1]),
        .I4(AERIN_ADDR[0]),
        .I5(AERIN_ADDR[2]),
        .O(SRAM_reg_1_i_19_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    SRAM_reg_1_i_191
       (.I0(\FSM_sequential_state_reg[0]_3 [1]),
        .I1(CTRL_NEUR_VIRTS[0]),
        .I2(\FSM_sequential_state_reg[0]_3 [0]),
        .I3(\FSM_sequential_state_reg[0]_3 [2]),
        .I4(CTRL_NEUR_VIRTS[1]),
        .O(\FSM_sequential_state_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    SRAM_reg_1_i_192
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(SCHED_DATA_OUT[8]),
        .O(CTRL_NEUR_VIRTS[0]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_1_i_2
       (.I0(SRAM_reg_1_4),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_i_7__0_n_0),
        .I3(Qr[6]),
        .I4(SRAM_reg_1_i_8_n_0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    SRAM_reg_1_i_281
       (.I0(Q[7]),
        .I1(SCHED_DATA_OUT[7]),
        .I2(SCHED_DATA_OUT[0]),
        .I3(Q[0]),
        .I4(Q[6]),
        .I5(SCHED_DATA_OUT[6]),
        .O(\neur_cnt_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    SRAM_reg_1_i_338
       (.I0(Q[4]),
        .I1(SCHED_DATA_OUT[4]),
        .O(\neur_cnt_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_366
       (.I0(O[0]),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[5]),
        .O(\FSM_sequential_state_reg[0]_15 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_368
       (.I0(SRAM_reg_1_i_321[3]),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[4]),
        .O(\FSM_sequential_state_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_369
       (.I0(O[2]),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[7]),
        .O(\FSM_sequential_state_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_370
       (.I0(O[1]),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[6]),
        .O(\FSM_sequential_state_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_371
       (.I0(SRAM_reg_1_i_321[0]),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[1]),
        .O(\FSM_sequential_state_reg[0]_18 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_372
       (.I0(SRAM_reg_1_i_323),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[0]),
        .O(\FSM_sequential_state_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_373
       (.I0(SRAM_reg_1_i_321[2]),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[3]),
        .O(\FSM_sequential_state_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    SRAM_reg_1_i_374
       (.I0(SRAM_reg_1_i_321[1]),
        .I1(SYN_SIGN),
        .I2(\FSM_sequential_state_reg[0]_2 ),
        .I3(CTRL_NEUR_VIRTS[1]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(state_inacc_next0[2]),
        .O(\FSM_sequential_state_reg[0]_16 ));
  MUXF7 SRAM_reg_1_i_37__0
       (.I0(SRAM_reg_1_21),
        .I1(SRAM_reg_1_22),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[9]),
        .S(SPI_GATE_ACTIVITY_sync));
  MUXF7 SRAM_reg_1_i_38__0
       (.I0(SRAM_reg_1_19),
        .I1(SRAM_reg_1_20),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[8]),
        .S(SPI_GATE_ACTIVITY_sync));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_1_i_3__0
       (.I0(SRAM_reg_1),
        .I1(Qr[4]),
        .I2(SRAM_reg_1_2),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[5]),
        .I5(SRAM_reg_1_i_8_n_0),
        .O(D[3]));
  MUXF7 SRAM_reg_1_i_49
       (.I0(SRAM_reg_1_11),
        .I1(SRAM_reg_1_12),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[7]),
        .S(SPI_GATE_ACTIVITY_sync));
  LUT6 #(
    .INIT(64'hFFF0DD880F00DD88)) 
    SRAM_reg_1_i_4__0
       (.I0(SRAM_reg_0),
        .I1(SRAM_reg_1_13),
        .I2(SRAM_reg_1_14),
        .I3(\AEROUT_ADDR[7]_i_4_0 [5]),
        .I4(SPI_GATE_ACTIVITY_sync),
        .I5(CTRL_PROG_DATA[1]),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[3]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_1_i_5
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state_reg[3]_0 ));
  MUXF7 SRAM_reg_1_i_50
       (.I0(SRAM_reg_1_9),
        .I1(SRAM_reg_1_10),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[6]),
        .S(SPI_GATE_ACTIVITY_sync));
  MUXF7 SRAM_reg_1_i_51
       (.I0(SRAM_reg_1_7),
        .I1(SRAM_reg_1_8),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[5]),
        .S(SPI_GATE_ACTIVITY_sync));
  MUXF7 SRAM_reg_1_i_56
       (.I0(SRAM_reg_1_17),
        .I1(SRAM_reg_1_18),
        .O(SPI_GATE_ACTIVITY_sync_reg_3[4]),
        .S(SPI_GATE_ACTIVITY_sync));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_58
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\AEROUT_ADDR[7]_i_4_0 [0]),
        .O(SRAM_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SRAM_reg_1_i_78
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_0),
        .O(SPI_GATE_ACTIVITY_sync_reg_0));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_1_i_7__0
       (.I0(SRAM_reg_1),
        .I1(Qr[4]),
        .I2(Qr[5]),
        .I3(SRAM_reg_1_i_8_n_0),
        .O(SRAM_reg_1_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_1_i_8
       (.I0(\synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in ),
        .I1(Qr[4]),
        .I2(Qr[6]),
        .I3(Qr[5]),
        .I4(\synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE01_out ),
        .O(SRAM_reg_1_i_8_n_0));
  LUT6 #(
    .INIT(64'h0A500A5000000010)) 
    SRAM_reg_1_i_81
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(\FSM_sequential_state_reg[0]_2 ),
        .I5(CTRL_NEUR_VIRTS[0]),
        .O(\FSM_sequential_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    SRAM_reg_1_i_84
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\AEROUT_ADDR[7]_i_4_0 [0]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(\AEROUT_ADDR[7]_i_4_0 [4]),
        .O(SRAM_reg_1_i_84_n_0));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_2_i_1
       (.I0(SRAM_reg_2_1),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_2_i_7_n_0),
        .I3(SRAM_reg_2_i_8_n_0),
        .I4(Qr[11]),
        .I5(Qr[10]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_2_i_10
       (.I0(\synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in ),
        .I1(Qr[8]),
        .I2(Qr[10]),
        .I3(Qr[9]),
        .I4(\synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE04_out ),
        .O(SRAM_reg_2));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_2_i_13
       (.I0(\synaptic_core_0/SYN_PRE04_out ),
        .I1(Qr[10]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_2_i_8_3),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_2_i_8_4),
        .O(\synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_2_i_14
       (.I0(Qr[10]),
        .I1(\synaptic_core_0/SYN_PRE04_out ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_2_i_8_1),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_2_i_8_2),
        .O(\synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in ));
  LUT6 #(
    .INIT(64'h7500750075000000)) 
    SRAM_reg_2_i_15
       (.I0(SRAM_reg_0_i_85__0_n_0),
        .I1(SRAM_reg_0_i_86_n_0),
        .I2(SRAM_reg_2_i_8_0),
        .I3(state[0]),
        .I4(Qr[11]),
        .I5(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE04_out ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_2_i_2
       (.I0(SRAM_reg_2_2),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_2_i_7_n_0),
        .I3(Qr[10]),
        .I4(SRAM_reg_2_i_8_n_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_2_i_3
       (.I0(SRAM_reg_2),
        .I1(Qr[8]),
        .I2(SRAM_reg_2_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[9]),
        .I5(SRAM_reg_2_i_8_n_0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_2_i_5
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state_reg[3]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_2_i_7
       (.I0(SRAM_reg_2),
        .I1(Qr[8]),
        .I2(Qr[9]),
        .I3(SRAM_reg_2_i_8_n_0),
        .O(SRAM_reg_2_i_7_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_2_i_8
       (.I0(\synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in ),
        .I1(Qr[8]),
        .I2(Qr[10]),
        .I3(Qr[9]),
        .I4(\synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE04_out ),
        .O(SRAM_reg_2_i_8_n_0));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_3_i_1
       (.I0(SRAM_reg_3_1),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_3_i_7_n_0),
        .I3(SRAM_reg_3_i_8_n_0),
        .I4(Qr[15]),
        .I5(Qr[14]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_3_i_10
       (.I0(\synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in ),
        .I1(Qr[12]),
        .I2(Qr[14]),
        .I3(Qr[13]),
        .I4(\synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE07_out ),
        .O(SRAM_reg_3));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_3_i_12
       (.I0(\synaptic_core_0/SYN_PRE07_out ),
        .I1(Qr[14]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_3_i_8_3),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_3_i_8_4),
        .O(\synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_3_i_13
       (.I0(Qr[14]),
        .I1(\synaptic_core_0/SYN_PRE07_out ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_3_i_8_1),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_3_i_8_2),
        .O(\synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in ));
  LUT6 #(
    .INIT(64'h7500750075000000)) 
    SRAM_reg_3_i_14
       (.I0(SRAM_reg_0_i_85__0_n_0),
        .I1(SRAM_reg_0_i_86_n_0),
        .I2(SRAM_reg_3_i_8_0),
        .I3(state[0]),
        .I4(Qr[15]),
        .I5(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE07_out ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_3_i_2
       (.I0(SRAM_reg_3_2),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_3_i_7_n_0),
        .I3(Qr[14]),
        .I4(SRAM_reg_3_i_8_n_0),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_3_i_3
       (.I0(SRAM_reg_3),
        .I1(Qr[12]),
        .I2(SRAM_reg_3_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[13]),
        .I5(SRAM_reg_3_i_8_n_0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_3_i_5
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state_reg[3]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_3_i_7
       (.I0(SRAM_reg_3),
        .I1(Qr[12]),
        .I2(Qr[13]),
        .I3(SRAM_reg_3_i_8_n_0),
        .O(SRAM_reg_3_i_7_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_3_i_8
       (.I0(\synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in ),
        .I1(Qr[12]),
        .I2(Qr[14]),
        .I3(Qr[13]),
        .I4(\synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE07_out ),
        .O(SRAM_reg_3_i_8_n_0));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_4_i_1
       (.I0(SRAM_reg_4_1),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_4_i_7_n_0),
        .I3(SRAM_reg_4_i_8_n_0),
        .I4(Qr[19]),
        .I5(Qr[18]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_4_i_10
       (.I0(\synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in ),
        .I1(Qr[16]),
        .I2(Qr[18]),
        .I3(Qr[17]),
        .I4(\synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE010_out ),
        .O(SRAM_reg_4));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_4_i_13
       (.I0(\synaptic_core_0/SYN_PRE010_out ),
        .I1(Qr[18]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_4_i_8_2),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_4_i_8_3),
        .O(\synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_4_i_14
       (.I0(Qr[18]),
        .I1(\synaptic_core_0/SYN_PRE010_out ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_4_i_8_0),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_4_i_8_1),
        .O(\synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in ));
  LUT6 #(
    .INIT(64'hD500D500D5000000)) 
    SRAM_reg_4_i_15
       (.I0(SRAM_reg_0_i_85__0_n_0),
        .I1(SRAM_reg_0_i_44_0),
        .I2(SRAM_reg_4_i_20_n_0),
        .I3(state[0]),
        .I4(Qr[19]),
        .I5(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE010_out ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_4_i_2
       (.I0(SRAM_reg_4_2),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_4_i_7_n_0),
        .I3(Qr[18]),
        .I4(SRAM_reg_4_i_8_n_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h08)) 
    SRAM_reg_4_i_20
       (.I0(AERIN_ADDR[2]),
        .I1(state[3]),
        .I2(state[2]),
        .O(SRAM_reg_4_i_20_n_0));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_4_i_3
       (.I0(SRAM_reg_4),
        .I1(Qr[16]),
        .I2(SRAM_reg_4_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[17]),
        .I5(SRAM_reg_4_i_8_n_0),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_4_i_5
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state_reg[3]_3 ));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_4_i_7
       (.I0(SRAM_reg_4),
        .I1(Qr[16]),
        .I2(Qr[17]),
        .I3(SRAM_reg_4_i_8_n_0),
        .O(SRAM_reg_4_i_7_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_4_i_8
       (.I0(\synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in ),
        .I1(Qr[16]),
        .I2(Qr[18]),
        .I3(Qr[17]),
        .I4(\synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE010_out ),
        .O(SRAM_reg_4_i_8_n_0));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_5_i_1
       (.I0(SRAM_reg_5_1),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_5_i_7_n_0),
        .I3(SRAM_reg_5_i_8_n_0),
        .I4(Qr[23]),
        .I5(Qr[22]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_5_i_10
       (.I0(\synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in ),
        .I1(Qr[20]),
        .I2(Qr[22]),
        .I3(Qr[21]),
        .I4(\synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE013_out ),
        .O(SRAM_reg_5));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_5_i_12
       (.I0(\synaptic_core_0/SYN_PRE013_out ),
        .I1(Qr[22]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_5_i_8_2),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_5_i_8_3),
        .O(\synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_5_i_13
       (.I0(Qr[22]),
        .I1(\synaptic_core_0/SYN_PRE013_out ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_5_i_8_0),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_5_i_8_1),
        .O(\synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in ));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    SRAM_reg_5_i_14
       (.I0(SRAM_reg_0_i_85__0_n_0),
        .I1(SRAM_reg_5_i_19_n_0),
        .I2(state[0]),
        .I3(Qr[23]),
        .I4(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE013_out ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    SRAM_reg_5_i_19
       (.I0(state[2]),
        .I1(state[3]),
        .I2(AERIN_ADDR[2]),
        .I3(SPI_SDSP_ON_SYN_STIM),
        .I4(AERIN_ADDR[1]),
        .I5(AERIN_ADDR[0]),
        .O(SRAM_reg_5_i_19_n_0));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_5_i_2
       (.I0(SRAM_reg_5_2),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_5_i_7_n_0),
        .I3(Qr[22]),
        .I4(SRAM_reg_5_i_8_n_0),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_5_i_3
       (.I0(SRAM_reg_5),
        .I1(Qr[20]),
        .I2(SRAM_reg_5_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[21]),
        .I5(SRAM_reg_5_i_8_n_0),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_5_i_5
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state_reg[3]_4 ));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_5_i_7
       (.I0(SRAM_reg_5),
        .I1(Qr[20]),
        .I2(Qr[21]),
        .I3(SRAM_reg_5_i_8_n_0),
        .O(SRAM_reg_5_i_7_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_5_i_8
       (.I0(\synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in ),
        .I1(Qr[20]),
        .I2(Qr[22]),
        .I3(Qr[21]),
        .I4(\synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE013_out ),
        .O(SRAM_reg_5_i_8_n_0));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_6_i_1
       (.I0(SRAM_reg_6_1),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_6_i_7_n_0),
        .I3(SRAM_reg_6_i_8_n_0),
        .I4(Qr[27]),
        .I5(Qr[26]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_6_i_10
       (.I0(\synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in ),
        .I1(Qr[24]),
        .I2(Qr[26]),
        .I3(Qr[25]),
        .I4(\synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE016_out ),
        .O(SRAM_reg_6));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_6_i_13
       (.I0(\synaptic_core_0/SYN_PRE016_out ),
        .I1(Qr[26]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_6_i_8_2),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_6_i_8_3),
        .O(\synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_6_i_14
       (.I0(Qr[26]),
        .I1(\synaptic_core_0/SYN_PRE016_out ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_6_i_8_0),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_6_i_8_1),
        .O(\synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in ));
  LUT6 #(
    .INIT(64'hD500D500D5000000)) 
    SRAM_reg_6_i_15
       (.I0(SRAM_reg_0_i_85__0_n_0),
        .I1(SRAM_reg_2_i_8_0),
        .I2(SRAM_reg_4_i_20_n_0),
        .I3(state[0]),
        .I4(Qr[27]),
        .I5(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE016_out ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_6_i_2
       (.I0(SRAM_reg_6_2),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_6_i_7_n_0),
        .I3(Qr[26]),
        .I4(SRAM_reg_6_i_8_n_0),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_6_i_3
       (.I0(SRAM_reg_6),
        .I1(Qr[24]),
        .I2(SRAM_reg_6_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[25]),
        .I5(SRAM_reg_6_i_8_n_0),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_6_i_5
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state_reg[3]_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_6_i_7
       (.I0(SRAM_reg_6),
        .I1(Qr[24]),
        .I2(Qr[25]),
        .I3(SRAM_reg_6_i_8_n_0),
        .O(SRAM_reg_6_i_7_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_6_i_8
       (.I0(\synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in ),
        .I1(Qr[24]),
        .I2(Qr[26]),
        .I3(Qr[25]),
        .I4(\synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE016_out ),
        .O(SRAM_reg_6_i_8_n_0));
  LUT6 #(
    .INIT(64'hBB8B88B8B8BB8B88)) 
    SRAM_reg_7_i_1
       (.I0(SRAM_reg_7_1),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_7_i_7_n_0),
        .I3(\synaptic_core_0/p_0_in ),
        .I4(Qr[31]),
        .I5(Qr[30]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h7FFC2AAAFFFFAAAA)) 
    SRAM_reg_7_i_10
       (.I0(\synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in ),
        .I1(Qr[28]),
        .I2(Qr[30]),
        .I3(Qr[29]),
        .I4(\synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE019_out ),
        .O(SRAM_reg_7));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    SRAM_reg_7_i_12
       (.I0(\synaptic_core_0/SYN_PRE019_out ),
        .I1(Qr[30]),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_7_i_8_2),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_7_i_8_3),
        .O(\synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in ));
  LUT6 #(
    .INIT(64'hC4C4C4040404C404)) 
    SRAM_reg_7_i_13
       (.I0(Qr[30]),
        .I1(\synaptic_core_0/SYN_PRE019_out ),
        .I2(\neur_cnt[7]_i_5_n_0 ),
        .I3(SRAM_reg_7_i_8_0),
        .I4(CTRL_SYNARRAY_ADDR[4]),
        .I5(SRAM_reg_7_i_8_1),
        .O(\synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    SRAM_reg_7_i_14
       (.I0(SRAM_reg_3_i_8_0),
        .I1(SRAM_reg_4_i_20_n_0),
        .I2(SRAM_reg_0_i_85__0_n_0),
        .I3(state[0]),
        .I4(Qr[31]),
        .I5(SPI_UPDATE_UNMAPPED_SYN),
        .O(\synaptic_core_0/SYN_PRE019_out ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    SRAM_reg_7_i_2
       (.I0(SRAM_reg_7_2),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_7_i_7_n_0),
        .I3(Qr[30]),
        .I4(\synaptic_core_0/p_0_in ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    SRAM_reg_7_i_3
       (.I0(SRAM_reg_7),
        .I1(Qr[28]),
        .I2(SRAM_reg_7_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[29]),
        .I5(\synaptic_core_0/p_0_in ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    SRAM_reg_7_i_5
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(WE));
  LUT4 #(
    .INIT(16'hF880)) 
    SRAM_reg_7_i_7
       (.I0(SRAM_reg_7),
        .I1(Qr[28]),
        .I2(Qr[29]),
        .I3(\synaptic_core_0/p_0_in ),
        .O(SRAM_reg_7_i_7_n_0));
  LUT6 #(
    .INIT(64'h5554000055550000)) 
    SRAM_reg_7_i_8
       (.I0(\synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in ),
        .I1(Qr[28]),
        .I2(Qr[30]),
        .I3(Qr[29]),
        .I4(\synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in ),
        .I5(\synaptic_core_0/SYN_PRE019_out ),
        .O(\synaptic_core_0/p_0_in ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \ctrl_cnt[0]_i_1 
       (.I0(\ctrl_cnt_reg_n_0_[0] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[10]_i_1 
       (.I0(in56[10]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[11]_i_1 
       (.I0(in56[11]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[12]_i_1 
       (.I0(in56[12]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[13]_i_1 
       (.I0(in56[13]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[14]_i_1 
       (.I0(in56[14]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[15]_i_1 
       (.I0(in56[15]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[16]_i_1 
       (.I0(in56[16]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[17]_i_1 
       (.I0(in56[17]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[18]_i_1 
       (.I0(in56[18]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[19]_i_1 
       (.I0(in56[19]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[1]_i_1 
       (.I0(in56[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[20]_i_1 
       (.I0(in56[20]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[21]_i_1 
       (.I0(in56[21]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[22]_i_1 
       (.I0(in56[22]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[23]_i_1 
       (.I0(in56[23]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[24]_i_1 
       (.I0(in56[24]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[25]_i_1 
       (.I0(in56[25]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[26]_i_1 
       (.I0(in56[26]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[27]_i_1 
       (.I0(in56[27]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[28]_i_1 
       (.I0(in56[28]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[29]_i_1 
       (.I0(in56[29]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[2]_i_1 
       (.I0(in56[2]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[30]_i_1 
       (.I0(in56[30]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ctrl_cnt[31]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(AEROUT_CTRL_BUSY),
        .O(\ctrl_cnt[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[31]_i_2 
       (.I0(in56[31]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[3]_i_1 
       (.I0(in56[3]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[4]_i_1 
       (.I0(in56[4]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[5]_i_1 
       (.I0(in56[5]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[6]_i_1 
       (.I0(in56[6]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[7]_i_1 
       (.I0(in56[7]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[8]_i_1 
       (.I0(in56[8]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ctrl_cnt[9]_i_1 
       (.I0(in56[9]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\ctrl_cnt[9]_i_1_n_0 ));
  FDCE \ctrl_cnt_reg[0] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[0]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[0] ));
  FDCE \ctrl_cnt_reg[10] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[10]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[10] ));
  FDCE \ctrl_cnt_reg[11] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[11]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[11] ));
  FDCE \ctrl_cnt_reg[12] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[12]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[12]_i_2 
       (.CI(\ctrl_cnt_reg[8]_i_2_n_0 ),
        .CO({\ctrl_cnt_reg[12]_i_2_n_0 ,\ctrl_cnt_reg[12]_i_2_n_1 ,\ctrl_cnt_reg[12]_i_2_n_2 ,\ctrl_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in56[12:9]),
        .S({\ctrl_cnt_reg_n_0_[12] ,\ctrl_cnt_reg_n_0_[11] ,\ctrl_cnt_reg_n_0_[10] ,\ctrl_cnt_reg_n_0_[9] }));
  FDCE \ctrl_cnt_reg[13] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[13]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[13] ));
  FDCE \ctrl_cnt_reg[14] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[14]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[14] ));
  FDCE \ctrl_cnt_reg[15] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[15]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[15] ));
  FDCE \ctrl_cnt_reg[16] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[16]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[16]_i_2 
       (.CI(\ctrl_cnt_reg[12]_i_2_n_0 ),
        .CO({\ctrl_cnt_reg[16]_i_2_n_0 ,\ctrl_cnt_reg[16]_i_2_n_1 ,\ctrl_cnt_reg[16]_i_2_n_2 ,\ctrl_cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in56[16:13]),
        .S({\ctrl_cnt_reg_n_0_[16] ,\ctrl_cnt_reg_n_0_[15] ,\ctrl_cnt_reg_n_0_[14] ,\ctrl_cnt_reg_n_0_[13] }));
  FDCE \ctrl_cnt_reg[17] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[17]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[17] ));
  FDCE \ctrl_cnt_reg[18] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[18]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[18] ));
  FDCE \ctrl_cnt_reg[19] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[19]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[19] ));
  FDCE \ctrl_cnt_reg[1] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[1]_i_1_n_0 ),
        .Q(p_0_in[0]));
  FDCE \ctrl_cnt_reg[20] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[20]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[20]_i_2 
       (.CI(\ctrl_cnt_reg[16]_i_2_n_0 ),
        .CO({\ctrl_cnt_reg[20]_i_2_n_0 ,\ctrl_cnt_reg[20]_i_2_n_1 ,\ctrl_cnt_reg[20]_i_2_n_2 ,\ctrl_cnt_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in56[20:17]),
        .S({\ctrl_cnt_reg_n_0_[20] ,\ctrl_cnt_reg_n_0_[19] ,\ctrl_cnt_reg_n_0_[18] ,\ctrl_cnt_reg_n_0_[17] }));
  FDCE \ctrl_cnt_reg[21] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[21]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[21] ));
  FDCE \ctrl_cnt_reg[22] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[22]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[22] ));
  FDCE \ctrl_cnt_reg[23] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[23]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[23] ));
  FDCE \ctrl_cnt_reg[24] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[24]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[24] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[24]_i_2 
       (.CI(\ctrl_cnt_reg[20]_i_2_n_0 ),
        .CO({\ctrl_cnt_reg[24]_i_2_n_0 ,\ctrl_cnt_reg[24]_i_2_n_1 ,\ctrl_cnt_reg[24]_i_2_n_2 ,\ctrl_cnt_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in56[24:21]),
        .S({\ctrl_cnt_reg_n_0_[24] ,\ctrl_cnt_reg_n_0_[23] ,\ctrl_cnt_reg_n_0_[22] ,\ctrl_cnt_reg_n_0_[21] }));
  FDCE \ctrl_cnt_reg[25] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[25]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[25] ));
  FDCE \ctrl_cnt_reg[26] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[26]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[26] ));
  FDCE \ctrl_cnt_reg[27] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[27]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[27] ));
  FDCE \ctrl_cnt_reg[28] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[28]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[28]_i_2 
       (.CI(\ctrl_cnt_reg[24]_i_2_n_0 ),
        .CO({\ctrl_cnt_reg[28]_i_2_n_0 ,\ctrl_cnt_reg[28]_i_2_n_1 ,\ctrl_cnt_reg[28]_i_2_n_2 ,\ctrl_cnt_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in56[28:25]),
        .S({\ctrl_cnt_reg_n_0_[28] ,\ctrl_cnt_reg_n_0_[27] ,\ctrl_cnt_reg_n_0_[26] ,\ctrl_cnt_reg_n_0_[25] }));
  FDCE \ctrl_cnt_reg[29] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[29]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[29] ));
  FDCE \ctrl_cnt_reg[2] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[2]_i_1_n_0 ),
        .Q(p_0_in[1]));
  FDCE \ctrl_cnt_reg[30] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[30]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[30] ));
  FDCE \ctrl_cnt_reg[31] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[31]_i_2_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[31]_i_3 
       (.CI(\ctrl_cnt_reg[28]_i_2_n_0 ),
        .CO({\NLW_ctrl_cnt_reg[31]_i_3_CO_UNCONNECTED [3:2],\ctrl_cnt_reg[31]_i_3_n_2 ,\ctrl_cnt_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ctrl_cnt_reg[31]_i_3_O_UNCONNECTED [3],in56[31:29]}),
        .S({1'b0,\ctrl_cnt_reg_n_0_[31] ,\ctrl_cnt_reg_n_0_[30] ,\ctrl_cnt_reg_n_0_[29] }));
  FDCE \ctrl_cnt_reg[3] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[3]_i_1_n_0 ),
        .Q(p_0_in[2]));
  FDCE \ctrl_cnt_reg[4] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[4]_i_1_n_0 ),
        .Q(p_0_in[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ctrl_cnt_reg[4]_i_2_n_0 ,\ctrl_cnt_reg[4]_i_2_n_1 ,\ctrl_cnt_reg[4]_i_2_n_2 ,\ctrl_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(\ctrl_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in56[4:1]),
        .S(p_0_in[3:0]));
  FDCE \ctrl_cnt_reg[5] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[5]_i_1_n_0 ),
        .Q(p_0_in[4]));
  FDCE \ctrl_cnt_reg[6] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[6]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[6] ));
  FDCE \ctrl_cnt_reg[7] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[7]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[7] ));
  FDCE \ctrl_cnt_reg[8] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[8]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_cnt_reg[8]_i_2 
       (.CI(\ctrl_cnt_reg[4]_i_2_n_0 ),
        .CO({\ctrl_cnt_reg[8]_i_2_n_0 ,\ctrl_cnt_reg[8]_i_2_n_1 ,\ctrl_cnt_reg[8]_i_2_n_2 ,\ctrl_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in56[8:5]),
        .S({\ctrl_cnt_reg_n_0_[8] ,\ctrl_cnt_reg_n_0_[7] ,\ctrl_cnt_reg_n_0_[6] ,p_0_in[4]}));
  FDCE \ctrl_cnt_reg[9] 
       (.C(CLK),
        .CE(\ctrl_cnt[31]_i_1_n_0 ),
        .CLR(RST_sync),
        .D(\ctrl_cnt[9]_i_1_n_0 ),
        .Q(\ctrl_cnt_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    empty_i_18
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(CTRL_SCHED_EVENT_IN));
  LUT6 #(
    .INIT(64'hFFBF0000FFFFFFFF)) 
    empty_i_22__4
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(NEUR_EVENT_OUT[0]),
        .I5(empty_i_11__31),
        .O(\FSM_sequential_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_i_27
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(empty_i_17__5),
        .O(\FSM_sequential_state_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    empty_i_3
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    empty_i_32
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(NEUR_EVENT_OUT[2]),
        .O(\FSM_sequential_state_reg[2]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_i_43
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(empty_i_32__2),
        .O(\FSM_sequential_state_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][0]_i_1 
       (.I0(AERIN_ADDR[8]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[0]),
        .O(\AERIN_ADDR[15] [0]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \genblk1[0].mem[0][10]_i_1 
       (.I0(AERIN_ADDR[5]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(CTRL_SCHED_VIRTS[2]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \genblk1[0].mem[0][11]_i_1 
       (.I0(AERIN_ADDR[6]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(CTRL_SCHED_VIRTS[3]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[0].mem[0][12]_i_1 
       (.I0(\genblk1[0].mem_reg[0][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_31 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \genblk1[0].mem[0][12]_i_2 
       (.I0(AERIN_ADDR[7]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(CTRL_SCHED_VIRTS[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][1]_i_1 
       (.I0(AERIN_ADDR[9]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[1]),
        .O(\AERIN_ADDR[15] [1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][2]_i_1 
       (.I0(AERIN_ADDR[10]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[2]),
        .O(\AERIN_ADDR[15] [2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][3]_i_1 
       (.I0(AERIN_ADDR[11]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[3]),
        .O(\AERIN_ADDR[15] [3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][4]_i_1 
       (.I0(AERIN_ADDR[12]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[4]),
        .O(\AERIN_ADDR[15] [4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][5]_i_1 
       (.I0(AERIN_ADDR[13]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[5]),
        .O(\AERIN_ADDR[15] [5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][6]_i_1 
       (.I0(AERIN_ADDR[14]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[6]),
        .O(\AERIN_ADDR[15] [6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \genblk1[0].mem[0][7]_i_2 
       (.I0(AERIN_ADDR[15]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_NEURMEM_ADDR[7]),
        .O(\AERIN_ADDR[15] [7]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \genblk1[0].mem[0][8]_i_1 
       (.I0(AERIN_ADDR[3]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(CTRL_SCHED_VIRTS[0]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \genblk1[0].mem[0][9]_i_1 
       (.I0(AERIN_ADDR[4]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(CTRL_SCHED_VIRTS[1]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[10].mem[10][12]_i_1 
       (.I0(\genblk1[10].mem_reg[10][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_21 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[11].mem[11][12]_i_1 
       (.I0(\genblk1[11].mem_reg[11][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_20 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[12].mem[12][12]_i_1 
       (.I0(\genblk1[12].mem_reg[12][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_19 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[13].mem[13][12]_i_1 
       (.I0(\genblk1[13].mem_reg[13][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_18 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[14].mem[14][12]_i_1 
       (.I0(\genblk1[14].mem_reg[14][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_17 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[15].mem[15][12]_i_1 
       (.I0(\genblk1[15].mem_reg[15][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_16 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[16].mem[16][12]_i_1 
       (.I0(\genblk1[16].mem_reg[16][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_15 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[17].mem[17][12]_i_1 
       (.I0(\genblk1[17].mem_reg[17][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_14 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[18].mem[18][12]_i_1 
       (.I0(\genblk1[18].mem_reg[18][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_13 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[19].mem[19][12]_i_1 
       (.I0(\genblk1[19].mem_reg[19][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_12 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[1].mem[1][12]_i_1 
       (.I0(\genblk1[1].mem_reg[1][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_30 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[20].mem[20][12]_i_1 
       (.I0(\genblk1[20].mem_reg[20][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_11 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[21].mem[21][12]_i_1 
       (.I0(\genblk1[21].mem_reg[21][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[22].mem[22][12]_i_1 
       (.I0(\genblk1[22].mem_reg[22][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[23].mem[23][12]_i_1 
       (.I0(\genblk1[23].mem_reg[23][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[24].mem[24][12]_i_1 
       (.I0(\genblk1[24].mem_reg[24][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[25].mem[25][12]_i_1 
       (.I0(\genblk1[25].mem_reg[25][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[26].mem[26][12]_i_1 
       (.I0(\genblk1[26].mem_reg[26][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[27].mem[27][12]_i_1 
       (.I0(\genblk1[27].mem_reg[27][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[28].mem[28][12]_i_1 
       (.I0(\genblk1[28].mem_reg[28][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[29].mem[29][12]_i_1 
       (.I0(\genblk1[29].mem_reg[29][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[2].mem[2][12]_i_1 
       (.I0(\genblk1[2].mem_reg[2][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[30].mem[30][12]_i_1 
       (.I0(\genblk1[30].mem_reg[30][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[31].mem[31][12]_i_1 
       (.I0(E),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E2AAEA)) 
    \genblk1[3].mem[3][0]_i_1 
       (.I0(Q[0]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[8]),
        .I3(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\genblk1[3].mem[3][0]_i_2_n_0 ),
        .O(CTRL_NEURMEM_ADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E2AAEA)) 
    \genblk1[3].mem[3][0]_i_1__0 
       (.I0(Q[0]),
        .I1(AERIN_ADDR[7]),
        .I2(AERIN_ADDR[8]),
        .I3(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\genblk1[3].mem[3][0]_i_2_n_0 ),
        .O(data_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF54040000)) 
    \genblk1[3].mem[3][0]_i_2 
       (.I0(state[3]),
        .I1(CTRL_SPI_ADDR[0]),
        .I2(state[2]),
        .I3(SCHED_DATA_OUT[0]),
        .I4(\genblk1[3].mem[3][0]_i_3_n_0 ),
        .I5(\genblk1[3].mem[3][0]_i_4_n_0 ),
        .O(\genblk1[3].mem[3][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][0]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\genblk1[3].mem[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][0]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[0]),
        .I3(state[3]),
        .I4(CTRL_SPI_ADDR[0]),
        .I5(state[2]),
        .O(\genblk1[3].mem[3][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[3].mem[3][12]_i_1 
       (.I0(\genblk1[3].mem_reg[3][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_28 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][1]_i_1 
       (.I0(\genblk1[3].mem[3][1]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][1]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][1]_i_4_n_0 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(CTRL_NEURMEM_ADDR[1]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][1]_i_1__0 
       (.I0(\genblk1[3].mem[3][1]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][1]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][1]_i_4_n_0 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(data_in[1]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][1]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[1]),
        .I3(state[3]),
        .I4(CTRL_SPI_ADDR[1]),
        .I5(state[2]),
        .O(\genblk1[3].mem[3][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][1]_i_3 
       (.I0(AERIN_ADDR[9]),
        .I1(AERIN_ADDR[7]),
        .I2(Q[1]),
        .O(\genblk1[3].mem[3][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][1]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(SCHED_DATA_OUT[1]),
        .I3(state[2]),
        .I4(CTRL_SPI_ADDR[1]),
        .I5(state[3]),
        .O(\genblk1[3].mem[3][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][2]_i_1 
       (.I0(\genblk1[3].mem[3][2]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][2]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][2]_i_4_n_0 ),
        .I4(Q[2]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(CTRL_NEURMEM_ADDR[2]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][2]_i_1__0 
       (.I0(\genblk1[3].mem[3][2]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][2]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][2]_i_4_n_0 ),
        .I4(Q[2]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(data_in[2]));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \genblk1[3].mem[3][2]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[2]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(CTRL_SPI_ADDR[2]),
        .O(\genblk1[3].mem[3][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][2]_i_3 
       (.I0(AERIN_ADDR[10]),
        .I1(AERIN_ADDR[7]),
        .I2(Q[2]),
        .O(\genblk1[3].mem[3][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \genblk1[3].mem[3][2]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(SCHED_DATA_OUT[2]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(CTRL_SPI_ADDR[2]),
        .O(\genblk1[3].mem[3][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][3]_i_1 
       (.I0(\genblk1[3].mem[3][3]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][3]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][3]_i_4_n_0 ),
        .I4(Q[3]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(CTRL_NEURMEM_ADDR[3]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][3]_i_1__0 
       (.I0(\genblk1[3].mem[3][3]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][3]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][3]_i_4_n_0 ),
        .I4(Q[3]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(data_in[3]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][3]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[3]),
        .I3(state[3]),
        .I4(CTRL_SPI_ADDR[3]),
        .I5(state[2]),
        .O(\genblk1[3].mem[3][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][3]_i_3 
       (.I0(AERIN_ADDR[11]),
        .I1(AERIN_ADDR[7]),
        .I2(Q[3]),
        .O(\genblk1[3].mem[3][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][3]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(SCHED_DATA_OUT[3]),
        .I3(state[2]),
        .I4(CTRL_SPI_ADDR[3]),
        .I5(state[3]),
        .O(\genblk1[3].mem[3][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][4]_i_1 
       (.I0(\genblk1[3].mem[3][4]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][4]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][4]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(CTRL_NEURMEM_ADDR[4]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][4]_i_1__0 
       (.I0(\genblk1[3].mem[3][4]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][4]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][4]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(data_in[4]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][4]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[4]),
        .I3(state[3]),
        .I4(CTRL_SPI_ADDR[4]),
        .I5(state[2]),
        .O(\genblk1[3].mem[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][4]_i_3 
       (.I0(AERIN_ADDR[12]),
        .I1(AERIN_ADDR[7]),
        .I2(Q[4]),
        .O(\genblk1[3].mem[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][4]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(SCHED_DATA_OUT[4]),
        .I3(state[2]),
        .I4(CTRL_SPI_ADDR[4]),
        .I5(state[3]),
        .O(\genblk1[3].mem[3][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][5]_i_1 
       (.I0(\genblk1[3].mem[3][5]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][5]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][5]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(CTRL_NEURMEM_ADDR[5]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][5]_i_1__0 
       (.I0(\genblk1[3].mem[3][5]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][5]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][5]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(data_in[5]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][5]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[5]),
        .I3(state[3]),
        .I4(CTRL_SPI_ADDR[5]),
        .I5(state[2]),
        .O(\genblk1[3].mem[3][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][5]_i_3 
       (.I0(AERIN_ADDR[13]),
        .I1(AERIN_ADDR[7]),
        .I2(Q[5]),
        .O(\genblk1[3].mem[3][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][5]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(SCHED_DATA_OUT[5]),
        .I3(state[2]),
        .I4(CTRL_SPI_ADDR[5]),
        .I5(state[3]),
        .O(\genblk1[3].mem[3][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][6]_i_1 
       (.I0(\genblk1[3].mem[3][6]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][6]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][6]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(CTRL_NEURMEM_ADDR[6]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][6]_i_1__0 
       (.I0(\genblk1[3].mem[3][6]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][6]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][6]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(data_in[6]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][6]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[6]),
        .I3(state[3]),
        .I4(CTRL_SPI_ADDR[6]),
        .I5(state[2]),
        .O(\genblk1[3].mem[3][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][6]_i_3 
       (.I0(AERIN_ADDR[14]),
        .I1(AERIN_ADDR[7]),
        .I2(Q[6]),
        .O(\genblk1[3].mem[3][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][6]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(SCHED_DATA_OUT[6]),
        .I3(state[2]),
        .I4(CTRL_SPI_ADDR[6]),
        .I5(state[3]),
        .O(\genblk1[3].mem[3][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][7]_i_1 
       (.I0(\genblk1[3].mem[3][7]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][7]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][7]_i_5_n_0 ),
        .I4(Q[7]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(CTRL_NEURMEM_ADDR[7]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][7]_i_1__0 
       (.I0(\genblk1[3].mem[3][7]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][7]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][7]_i_5_n_0 ),
        .I4(Q[7]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(data_in[7]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][7]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(AERIN_ADDR[7]),
        .I3(state[3]),
        .I4(CTRL_SPI_ADDR[7]),
        .I5(state[2]),
        .O(\genblk1[3].mem[3][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][7]_i_3 
       (.I0(AERIN_ADDR[15]),
        .I1(AERIN_ADDR[7]),
        .I2(Q[7]),
        .O(\genblk1[3].mem[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \genblk1[3].mem[3][7]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .O(\genblk1[3].mem[3][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \genblk1[3].mem[3][7]_i_5 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(SCHED_DATA_OUT[7]),
        .I3(state[2]),
        .I4(CTRL_SPI_ADDR[7]),
        .I5(state[3]),
        .O(\genblk1[3].mem[3][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \genblk1[3].mem[3][7]_i_6 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_11__2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\genblk1[3].mem[3][8]_i_7__21 ),
        .O(\FSM_sequential_state_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_12__2 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\genblk1[3].mem[3][8]_i_11__1 ),
        .O(\FSM_sequential_state_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[3].mem[3][8]_i_14__2 
       (.I0(NEUR_EVENT_OUT[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_40 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\genblk1[3].mem[3][8]_i_18 ),
        .O(\FSM_sequential_state_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFBF00000040FFFF)) 
    \genblk1[3].mem[3][8]_i_43 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(NEUR_EVENT_OUT[0]),
        .I5(empty_i_11__31),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h55557555FFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_9__17 
       (.I0(NEUR_EVENT_OUT[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(\genblk1[3].mem[3][8]_i_58 ),
        .O(\FSM_sequential_state_reg[0]_9 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[4].mem[4][12]_i_1 
       (.I0(\genblk1[4].mem_reg[4][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_27 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[5].mem[5][12]_i_1 
       (.I0(\genblk1[5].mem_reg[5][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_26 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[6].mem[6][12]_i_1 
       (.I0(\genblk1[6].mem_reg[6][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_25 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[7].mem[7][12]_i_1 
       (.I0(\genblk1[7].mem_reg[7][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_24 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[8].mem[8][12]_i_1 
       (.I0(\genblk1[8].mem_reg[8][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_23 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \genblk1[9].mem[9][12]_i_1 
       (.I0(\genblk1[9].mem_reg[9][12] ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state_reg[2]_22 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[0].NEUR_V_DOWN[0]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\neur_cnt_reg[4]_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[0]),
        .O(\genblk2[0].NEUR_V_DOWN_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[0].NEUR_V_UP[0]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[0]),
        .O(\genblk2[0].NEUR_V_UP_reg[0] ));
  LUT3 #(
    .INIT(8'h02)) 
    \genblk2[0].NEUR_V_UP[0]_i_2 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_6_n_0 ),
        .I1(CTRL_NEURMEM_ADDR[7]),
        .I2(CTRL_NEURMEM_ADDR[6]),
        .O(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk2[0].NEUR_V_UP[0]_i_3 
       (.I0(\genblk1[3].mem[3][5]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][5]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][5]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \genblk2[0].NEUR_V_UP[0]_i_5 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h200A2208)) 
    \genblk2[0].NEUR_V_UP[0]_i_6 
       (.I0(CTRL_NEURMEM_WE),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\genblk2[0].NEUR_V_UP[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[100].NEUR_V_DOWN[100]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[100]),
        .O(\genblk2[100].NEUR_V_DOWN_reg[100] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[100].NEUR_V_UP[100]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[100]),
        .O(\genblk2[100].NEUR_V_UP_reg[100] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[101].NEUR_V_DOWN[101]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[101]),
        .O(\genblk2[101].NEUR_V_DOWN_reg[101] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[101].NEUR_V_UP[101]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[101]),
        .O(\genblk2[101].NEUR_V_UP_reg[101] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[102].NEUR_V_DOWN[102]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[102]),
        .O(\genblk2[102].NEUR_V_DOWN_reg[102] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[102].NEUR_V_UP[102]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[102]),
        .O(\genblk2[102].NEUR_V_UP_reg[102] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[103].NEUR_V_DOWN[103]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[103]),
        .O(\genblk2[103].NEUR_V_DOWN_reg[103] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[103].NEUR_V_UP[103]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[103]),
        .O(\genblk2[103].NEUR_V_UP_reg[103] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[104].NEUR_V_DOWN[104]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[104]),
        .O(\genblk2[104].NEUR_V_DOWN_reg[104] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[104].NEUR_V_UP[104]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[104]),
        .O(\genblk2[104].NEUR_V_UP_reg[104] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[105].NEUR_V_DOWN[105]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[105]),
        .O(\genblk2[105].NEUR_V_DOWN_reg[105] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[105].NEUR_V_UP[105]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[105]),
        .O(\genblk2[105].NEUR_V_UP_reg[105] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[106].NEUR_V_DOWN[106]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[106]),
        .O(\genblk2[106].NEUR_V_DOWN_reg[106] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[106].NEUR_V_UP[106]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[106]),
        .O(\genblk2[106].NEUR_V_UP_reg[106] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[107].NEUR_V_DOWN[107]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[107]),
        .O(\genblk2[107].NEUR_V_DOWN_reg[107] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[107].NEUR_V_UP[107]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[107]),
        .O(\genblk2[107].NEUR_V_UP_reg[107] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[108].NEUR_V_DOWN[108]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[108]),
        .O(\genblk2[108].NEUR_V_DOWN_reg[108] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[108].NEUR_V_UP[108]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[108]),
        .O(\genblk2[108].NEUR_V_UP_reg[108] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[109].NEUR_V_DOWN[109]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[109]),
        .O(\genblk2[109].NEUR_V_DOWN_reg[109] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[109].NEUR_V_UP[109]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[109]),
        .O(\genblk2[109].NEUR_V_UP_reg[109] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[10].NEUR_V_DOWN[10]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[10]),
        .O(\genblk2[10].NEUR_V_DOWN_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[10].NEUR_V_UP[10]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[10]),
        .O(\genblk2[10].NEUR_V_UP_reg[10] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \genblk2[10].NEUR_V_UP[10]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[110].NEUR_V_DOWN[110]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[110]),
        .O(\genblk2[110].NEUR_V_DOWN_reg[110] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[110].NEUR_V_UP[110]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[110]),
        .O(\genblk2[110].NEUR_V_UP_reg[110] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[111].NEUR_V_DOWN[111]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[111]),
        .O(\genblk2[111].NEUR_V_DOWN_reg[111] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[111].NEUR_V_UP[111]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[111]),
        .O(\genblk2[111].NEUR_V_UP_reg[111] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[112].NEUR_V_DOWN[112]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[112]),
        .O(\genblk2[112].NEUR_V_DOWN_reg[112] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[112].NEUR_V_UP[112]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[112]),
        .O(\genblk2[112].NEUR_V_UP_reg[112] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[113].NEUR_V_DOWN[113]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[113]),
        .O(\genblk2[113].NEUR_V_DOWN_reg[113] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[113].NEUR_V_UP[113]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[113]),
        .O(\genblk2[113].NEUR_V_UP_reg[113] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[114].NEUR_V_DOWN[114]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[114]),
        .O(\genblk2[114].NEUR_V_DOWN_reg[114] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[114].NEUR_V_UP[114]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[114]),
        .O(\genblk2[114].NEUR_V_UP_reg[114] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[115].NEUR_V_DOWN[115]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[115]),
        .O(\genblk2[115].NEUR_V_DOWN_reg[115] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[115].NEUR_V_UP[115]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[115]),
        .O(\genblk2[115].NEUR_V_UP_reg[115] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[116].NEUR_V_DOWN[116]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[116]),
        .O(\genblk2[116].NEUR_V_DOWN_reg[116] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[116].NEUR_V_UP[116]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[116]),
        .O(\genblk2[116].NEUR_V_UP_reg[116] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[117].NEUR_V_DOWN[117]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[117]),
        .O(\genblk2[117].NEUR_V_DOWN_reg[117] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[117].NEUR_V_UP[117]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[117]),
        .O(\genblk2[117].NEUR_V_UP_reg[117] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[118].NEUR_V_DOWN[118]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[118]),
        .O(\genblk2[118].NEUR_V_DOWN_reg[118] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[118].NEUR_V_UP[118]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[118]),
        .O(\genblk2[118].NEUR_V_UP_reg[118] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[119].NEUR_V_DOWN[119]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[119]),
        .O(\genblk2[119].NEUR_V_DOWN_reg[119] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[119].NEUR_V_UP[119]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[119]),
        .O(\genblk2[119].NEUR_V_UP_reg[119] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[11].NEUR_V_DOWN[11]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[11]),
        .O(\genblk2[11].NEUR_V_DOWN_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[11].NEUR_V_UP[11]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[11]),
        .O(\genblk2[11].NEUR_V_UP_reg[11] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \genblk2[11].NEUR_V_UP[11]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[120].NEUR_V_DOWN[120]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[120]),
        .O(\genblk2[120].NEUR_V_DOWN_reg[120] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[120].NEUR_V_UP[120]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[120]),
        .O(\genblk2[120].NEUR_V_UP_reg[120] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[121].NEUR_V_DOWN[121]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[121]),
        .O(\genblk2[121].NEUR_V_DOWN_reg[121] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[121].NEUR_V_UP[121]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[121]),
        .O(\genblk2[121].NEUR_V_UP_reg[121] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[122].NEUR_V_DOWN[122]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[122]),
        .O(\genblk2[122].NEUR_V_DOWN_reg[122] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[122].NEUR_V_UP[122]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[122]),
        .O(\genblk2[122].NEUR_V_UP_reg[122] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[123].NEUR_V_DOWN[123]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[123]),
        .O(\genblk2[123].NEUR_V_DOWN_reg[123] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[123].NEUR_V_UP[123]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[123]),
        .O(\genblk2[123].NEUR_V_UP_reg[123] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[124].NEUR_V_DOWN[124]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[124]),
        .O(\genblk2[124].NEUR_V_DOWN_reg[124] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[124].NEUR_V_UP[124]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[124]),
        .O(\genblk2[124].NEUR_V_UP_reg[124] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[125].NEUR_V_DOWN[125]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[125]),
        .O(\genblk2[125].NEUR_V_DOWN_reg[125] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[125].NEUR_V_UP[125]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[125]),
        .O(\genblk2[125].NEUR_V_UP_reg[125] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[126].NEUR_V_DOWN[126]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[126]),
        .O(\genblk2[126].NEUR_V_DOWN_reg[126] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[126].NEUR_V_UP[126]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[126]),
        .O(\genblk2[126].NEUR_V_UP_reg[126] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[127].NEUR_V_DOWN[127]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[127]),
        .O(\genblk2[127].NEUR_V_DOWN_reg[127] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[127].NEUR_V_UP[127]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[127]),
        .O(\genblk2[127].NEUR_V_UP_reg[127] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[128].NEUR_V_DOWN[128]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[128]),
        .O(\genblk2[128].NEUR_V_DOWN_reg[128] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[128].NEUR_V_UP[128]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[128]),
        .O(\genblk2[128].NEUR_V_UP_reg[128] ));
  LUT3 #(
    .INIT(8'hDF)) 
    \genblk2[128].NEUR_V_UP[128]_i_2 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_6_n_0 ),
        .I1(CTRL_NEURMEM_ADDR[6]),
        .I2(CTRL_NEURMEM_ADDR[7]),
        .O(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[129].NEUR_V_DOWN[129]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[129]),
        .O(\genblk2[129].NEUR_V_DOWN_reg[129] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[129].NEUR_V_UP[129]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[129]),
        .O(\genblk2[129].NEUR_V_UP_reg[129] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[12].NEUR_V_DOWN[12]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[12]),
        .O(\genblk2[12].NEUR_V_DOWN_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[12].NEUR_V_UP[12]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(CTRL_NEURMEM_ADDR[5]),
        .I2(CTRL_NEURMEM_ADDR[4]),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[12]),
        .O(\genblk2[12].NEUR_V_UP_reg[12] ));
  LUT4 #(
    .INIT(16'h1000)) 
    \genblk2[12].NEUR_V_UP[12]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[130].NEUR_V_DOWN[130]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[130]),
        .O(\genblk2[130].NEUR_V_DOWN_reg[130] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[130].NEUR_V_UP[130]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[130]),
        .O(\genblk2[130].NEUR_V_UP_reg[130] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[131].NEUR_V_DOWN[131]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[131]),
        .O(\genblk2[131].NEUR_V_DOWN_reg[131] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[131].NEUR_V_UP[131]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[131]),
        .O(\genblk2[131].NEUR_V_UP_reg[131] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[132].NEUR_V_DOWN[132]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[132]),
        .O(\genblk2[132].NEUR_V_DOWN_reg[132] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[132].NEUR_V_UP[132]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[132]),
        .O(\genblk2[132].NEUR_V_UP_reg[132] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[133].NEUR_V_DOWN[133]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[133]),
        .O(\genblk2[133].NEUR_V_DOWN_reg[133] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[133].NEUR_V_UP[133]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[133]),
        .O(\genblk2[133].NEUR_V_UP_reg[133] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[134].NEUR_V_DOWN[134]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[134]),
        .O(\genblk2[134].NEUR_V_DOWN_reg[134] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[134].NEUR_V_UP[134]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[134]),
        .O(\genblk2[134].NEUR_V_UP_reg[134] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[135].NEUR_V_DOWN[135]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[135]),
        .O(\genblk2[135].NEUR_V_DOWN_reg[135] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[135].NEUR_V_UP[135]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[135]),
        .O(\genblk2[135].NEUR_V_UP_reg[135] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[136].NEUR_V_DOWN[136]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[136]),
        .O(\genblk2[136].NEUR_V_DOWN_reg[136] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[136].NEUR_V_UP[136]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[136]),
        .O(\genblk2[136].NEUR_V_UP_reg[136] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[137].NEUR_V_DOWN[137]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[137]),
        .O(\genblk2[137].NEUR_V_DOWN_reg[137] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[137].NEUR_V_UP[137]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[137]),
        .O(\genblk2[137].NEUR_V_UP_reg[137] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[138].NEUR_V_DOWN[138]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[138]),
        .O(\genblk2[138].NEUR_V_DOWN_reg[138] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[138].NEUR_V_UP[138]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[138]),
        .O(\genblk2[138].NEUR_V_UP_reg[138] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[139].NEUR_V_DOWN[139]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[139]),
        .O(\genblk2[139].NEUR_V_DOWN_reg[139] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[139].NEUR_V_UP[139]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[139]),
        .O(\genblk2[139].NEUR_V_UP_reg[139] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[13].NEUR_V_DOWN[13]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[13]),
        .O(\genblk2[13].NEUR_V_DOWN_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[13].NEUR_V_UP[13]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[13]),
        .O(\genblk2[13].NEUR_V_UP_reg[13] ));
  LUT4 #(
    .INIT(16'h2000)) 
    \genblk2[13].NEUR_V_UP[13]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[0]),
        .I1(CTRL_NEURMEM_ADDR[1]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[140].NEUR_V_DOWN[140]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[140]),
        .O(\genblk2[140].NEUR_V_DOWN_reg[140] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[140].NEUR_V_UP[140]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[140]),
        .O(\genblk2[140].NEUR_V_UP_reg[140] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[141].NEUR_V_DOWN[141]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[141]),
        .O(\genblk2[141].NEUR_V_DOWN_reg[141] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[141].NEUR_V_UP[141]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[141]),
        .O(\genblk2[141].NEUR_V_UP_reg[141] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[142].NEUR_V_DOWN[142]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[142]),
        .O(\genblk2[142].NEUR_V_DOWN_reg[142] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[142].NEUR_V_UP[142]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[142]),
        .O(\genblk2[142].NEUR_V_UP_reg[142] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[143].NEUR_V_DOWN[143]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[143]),
        .O(\genblk2[143].NEUR_V_DOWN_reg[143] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[143].NEUR_V_UP[143]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[143]),
        .O(\genblk2[143].NEUR_V_UP_reg[143] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[144].NEUR_V_DOWN[144]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[144]),
        .O(\genblk2[144].NEUR_V_DOWN_reg[144] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[144].NEUR_V_UP[144]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[144]),
        .O(\genblk2[144].NEUR_V_UP_reg[144] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[145].NEUR_V_DOWN[145]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[145]),
        .O(\genblk2[145].NEUR_V_DOWN_reg[145] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[145].NEUR_V_UP[145]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[145]),
        .O(\genblk2[145].NEUR_V_UP_reg[145] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[146].NEUR_V_DOWN[146]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[146]),
        .O(\genblk2[146].NEUR_V_DOWN_reg[146] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[146].NEUR_V_UP[146]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[146]),
        .O(\genblk2[146].NEUR_V_UP_reg[146] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[147].NEUR_V_DOWN[147]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[147]),
        .O(\genblk2[147].NEUR_V_DOWN_reg[147] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[147].NEUR_V_UP[147]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[147]),
        .O(\genblk2[147].NEUR_V_UP_reg[147] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[148].NEUR_V_DOWN[148]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[148]),
        .O(\genblk2[148].NEUR_V_DOWN_reg[148] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[148].NEUR_V_UP[148]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[148]),
        .O(\genblk2[148].NEUR_V_UP_reg[148] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[149].NEUR_V_DOWN[149]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[149]),
        .O(\genblk2[149].NEUR_V_DOWN_reg[149] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[149].NEUR_V_UP[149]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[149]),
        .O(\genblk2[149].NEUR_V_UP_reg[149] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[14].NEUR_V_DOWN[14]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[14]),
        .O(\genblk2[14].NEUR_V_DOWN_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[14].NEUR_V_UP[14]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[14]),
        .O(\genblk2[14].NEUR_V_UP_reg[14] ));
  LUT4 #(
    .INIT(16'h2000)) 
    \genblk2[14].NEUR_V_UP[14]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[150].NEUR_V_DOWN[150]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[150]),
        .O(\genblk2[150].NEUR_V_DOWN_reg[150] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[150].NEUR_V_UP[150]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[150]),
        .O(\genblk2[150].NEUR_V_UP_reg[150] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[151].NEUR_V_DOWN[151]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[151]),
        .O(\genblk2[151].NEUR_V_DOWN_reg[151] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[151].NEUR_V_UP[151]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[151]),
        .O(\genblk2[151].NEUR_V_UP_reg[151] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[152].NEUR_V_DOWN[152]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[152]),
        .O(\genblk2[152].NEUR_V_DOWN_reg[152] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[152].NEUR_V_UP[152]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[152]),
        .O(\genblk2[152].NEUR_V_UP_reg[152] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[153].NEUR_V_DOWN[153]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[153]),
        .O(\genblk2[153].NEUR_V_DOWN_reg[153] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[153].NEUR_V_UP[153]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[153]),
        .O(\genblk2[153].NEUR_V_UP_reg[153] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[154].NEUR_V_DOWN[154]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[154]),
        .O(\genblk2[154].NEUR_V_DOWN_reg[154] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[154].NEUR_V_UP[154]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[154]),
        .O(\genblk2[154].NEUR_V_UP_reg[154] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[155].NEUR_V_DOWN[155]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[155]),
        .O(\genblk2[155].NEUR_V_DOWN_reg[155] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[155].NEUR_V_UP[155]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[155]),
        .O(\genblk2[155].NEUR_V_UP_reg[155] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[156].NEUR_V_DOWN[156]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[156]),
        .O(\genblk2[156].NEUR_V_DOWN_reg[156] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[156].NEUR_V_UP[156]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[156]),
        .O(\genblk2[156].NEUR_V_UP_reg[156] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[157].NEUR_V_DOWN[157]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[157]),
        .O(\genblk2[157].NEUR_V_DOWN_reg[157] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[157].NEUR_V_UP[157]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[157]),
        .O(\genblk2[157].NEUR_V_UP_reg[157] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[158].NEUR_V_DOWN[158]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[158]),
        .O(\genblk2[158].NEUR_V_DOWN_reg[158] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[158].NEUR_V_UP[158]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[158]),
        .O(\genblk2[158].NEUR_V_UP_reg[158] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[159].NEUR_V_DOWN[159]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[159]),
        .O(\genblk2[159].NEUR_V_DOWN_reg[159] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[159].NEUR_V_UP[159]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[159]),
        .O(\genblk2[159].NEUR_V_UP_reg[159] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[15].NEUR_V_DOWN[15]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[15]),
        .O(\genblk2[15].NEUR_V_DOWN_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[15].NEUR_V_UP[15]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[15]),
        .O(\genblk2[15].NEUR_V_UP_reg[15] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \genblk2[15].NEUR_V_UP[15]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[160].NEUR_V_DOWN[160]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[160]),
        .O(\genblk2[160].NEUR_V_DOWN_reg[160] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[160].NEUR_V_UP[160]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[160]),
        .O(\genblk2[160].NEUR_V_UP_reg[160] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[161].NEUR_V_DOWN[161]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[161]),
        .O(\genblk2[161].NEUR_V_DOWN_reg[161] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[161].NEUR_V_UP[161]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[161]),
        .O(\genblk2[161].NEUR_V_UP_reg[161] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[162].NEUR_V_DOWN[162]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[162]),
        .O(\genblk2[162].NEUR_V_DOWN_reg[162] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[162].NEUR_V_UP[162]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[162]),
        .O(\genblk2[162].NEUR_V_UP_reg[162] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[163].NEUR_V_DOWN[163]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[163]),
        .O(\genblk2[163].NEUR_V_DOWN_reg[163] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[163].NEUR_V_UP[163]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[163]),
        .O(\genblk2[163].NEUR_V_UP_reg[163] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[164].NEUR_V_DOWN[164]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[164]),
        .O(\genblk2[164].NEUR_V_DOWN_reg[164] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[164].NEUR_V_UP[164]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[164]),
        .O(\genblk2[164].NEUR_V_UP_reg[164] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[165].NEUR_V_DOWN[165]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[165]),
        .O(\genblk2[165].NEUR_V_DOWN_reg[165] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[165].NEUR_V_UP[165]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[165]),
        .O(\genblk2[165].NEUR_V_UP_reg[165] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[166].NEUR_V_DOWN[166]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[166]),
        .O(\genblk2[166].NEUR_V_DOWN_reg[166] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[166].NEUR_V_UP[166]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[166]),
        .O(\genblk2[166].NEUR_V_UP_reg[166] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[167].NEUR_V_DOWN[167]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[167]),
        .O(\genblk2[167].NEUR_V_DOWN_reg[167] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[167].NEUR_V_UP[167]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[167]),
        .O(\genblk2[167].NEUR_V_UP_reg[167] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[168].NEUR_V_DOWN[168]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[168]),
        .O(\genblk2[168].NEUR_V_DOWN_reg[168] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[168].NEUR_V_UP[168]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[168]),
        .O(\genblk2[168].NEUR_V_UP_reg[168] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[169].NEUR_V_DOWN[169]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[169]),
        .O(\genblk2[169].NEUR_V_DOWN_reg[169] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[169].NEUR_V_UP[169]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[169]),
        .O(\genblk2[169].NEUR_V_UP_reg[169] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[16].NEUR_V_DOWN[16]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[16]),
        .O(\genblk2[16].NEUR_V_DOWN_reg[16] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[16].NEUR_V_UP[16]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[16]),
        .O(\genblk2[16].NEUR_V_UP_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[170].NEUR_V_DOWN[170]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[170]),
        .O(\genblk2[170].NEUR_V_DOWN_reg[170] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[170].NEUR_V_UP[170]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[170]),
        .O(\genblk2[170].NEUR_V_UP_reg[170] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[171].NEUR_V_DOWN[171]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[171]),
        .O(\genblk2[171].NEUR_V_DOWN_reg[171] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[171].NEUR_V_UP[171]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[171]),
        .O(\genblk2[171].NEUR_V_UP_reg[171] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[172].NEUR_V_DOWN[172]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[172]),
        .O(\genblk2[172].NEUR_V_DOWN_reg[172] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[172].NEUR_V_UP[172]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[172]),
        .O(\genblk2[172].NEUR_V_UP_reg[172] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[173].NEUR_V_DOWN[173]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[173]),
        .O(\genblk2[173].NEUR_V_DOWN_reg[173] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[173].NEUR_V_UP[173]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[173]),
        .O(\genblk2[173].NEUR_V_UP_reg[173] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[174].NEUR_V_DOWN[174]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[174]),
        .O(\genblk2[174].NEUR_V_DOWN_reg[174] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[174].NEUR_V_UP[174]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[174]),
        .O(\genblk2[174].NEUR_V_UP_reg[174] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[175].NEUR_V_DOWN[175]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[175]),
        .O(\genblk2[175].NEUR_V_DOWN_reg[175] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[175].NEUR_V_UP[175]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[175]),
        .O(\genblk2[175].NEUR_V_UP_reg[175] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[176].NEUR_V_DOWN[176]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[176]),
        .O(\genblk2[176].NEUR_V_DOWN_reg[176] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[176].NEUR_V_UP[176]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[176]),
        .O(\genblk2[176].NEUR_V_UP_reg[176] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[177].NEUR_V_DOWN[177]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[177]),
        .O(\genblk2[177].NEUR_V_DOWN_reg[177] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[177].NEUR_V_UP[177]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[177]),
        .O(\genblk2[177].NEUR_V_UP_reg[177] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[178].NEUR_V_DOWN[178]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[178]),
        .O(\genblk2[178].NEUR_V_DOWN_reg[178] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[178].NEUR_V_UP[178]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[178]),
        .O(\genblk2[178].NEUR_V_UP_reg[178] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[179].NEUR_V_DOWN[179]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[179]),
        .O(\genblk2[179].NEUR_V_DOWN_reg[179] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[179].NEUR_V_UP[179]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[179]),
        .O(\genblk2[179].NEUR_V_UP_reg[179] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[17].NEUR_V_DOWN[17]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[17]),
        .O(\genblk2[17].NEUR_V_DOWN_reg[17] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[17].NEUR_V_UP[17]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[17]),
        .O(\genblk2[17].NEUR_V_UP_reg[17] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[180].NEUR_V_DOWN[180]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[180]),
        .O(\genblk2[180].NEUR_V_DOWN_reg[180] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[180].NEUR_V_UP[180]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[180]),
        .O(\genblk2[180].NEUR_V_UP_reg[180] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[181].NEUR_V_DOWN[181]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[181]),
        .O(\genblk2[181].NEUR_V_DOWN_reg[181] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[181].NEUR_V_UP[181]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[181]),
        .O(\genblk2[181].NEUR_V_UP_reg[181] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[182].NEUR_V_DOWN[182]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[182]),
        .O(\genblk2[182].NEUR_V_DOWN_reg[182] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[182].NEUR_V_UP[182]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[182]),
        .O(\genblk2[182].NEUR_V_UP_reg[182] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[183].NEUR_V_DOWN[183]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[183]),
        .O(\genblk2[183].NEUR_V_DOWN_reg[183] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[183].NEUR_V_UP[183]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[183]),
        .O(\genblk2[183].NEUR_V_UP_reg[183] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[184].NEUR_V_DOWN[184]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[184]),
        .O(\genblk2[184].NEUR_V_DOWN_reg[184] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[184].NEUR_V_UP[184]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[184]),
        .O(\genblk2[184].NEUR_V_UP_reg[184] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[185].NEUR_V_DOWN[185]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[185]),
        .O(\genblk2[185].NEUR_V_DOWN_reg[185] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[185].NEUR_V_UP[185]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[185]),
        .O(\genblk2[185].NEUR_V_UP_reg[185] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[186].NEUR_V_DOWN[186]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[186]),
        .O(\genblk2[186].NEUR_V_DOWN_reg[186] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[186].NEUR_V_UP[186]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[186]),
        .O(\genblk2[186].NEUR_V_UP_reg[186] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[187].NEUR_V_DOWN[187]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[187]),
        .O(\genblk2[187].NEUR_V_DOWN_reg[187] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[187].NEUR_V_UP[187]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[187]),
        .O(\genblk2[187].NEUR_V_UP_reg[187] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[188].NEUR_V_DOWN[188]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[188]),
        .O(\genblk2[188].NEUR_V_DOWN_reg[188] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[188].NEUR_V_UP[188]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[188]),
        .O(\genblk2[188].NEUR_V_UP_reg[188] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[189].NEUR_V_DOWN[189]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[189]),
        .O(\genblk2[189].NEUR_V_DOWN_reg[189] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[189].NEUR_V_UP[189]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[189]),
        .O(\genblk2[189].NEUR_V_UP_reg[189] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[18].NEUR_V_DOWN[18]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[18]),
        .O(\genblk2[18].NEUR_V_DOWN_reg[18] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[18].NEUR_V_UP[18]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[18]),
        .O(\genblk2[18].NEUR_V_UP_reg[18] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[190].NEUR_V_DOWN[190]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[190]),
        .O(\genblk2[190].NEUR_V_DOWN_reg[190] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[190].NEUR_V_UP[190]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[190]),
        .O(\genblk2[190].NEUR_V_UP_reg[190] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[191].NEUR_V_DOWN[191]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[191]),
        .O(\genblk2[191].NEUR_V_DOWN_reg[191] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[191].NEUR_V_UP[191]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[128].NEUR_V_UP[128]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[191]),
        .O(\genblk2[191].NEUR_V_UP_reg[191] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[192].NEUR_V_DOWN[192]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[192]),
        .O(\genblk2[192].NEUR_V_DOWN_reg[192] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[192].NEUR_V_UP[192]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[192]),
        .O(\genblk2[192].NEUR_V_UP_reg[192] ));
  LUT3 #(
    .INIT(8'h7F)) 
    \genblk2[192].NEUR_V_UP[192]_i_2 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_6_n_0 ),
        .I1(CTRL_NEURMEM_ADDR[7]),
        .I2(CTRL_NEURMEM_ADDR[6]),
        .O(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[193].NEUR_V_DOWN[193]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[193]),
        .O(\genblk2[193].NEUR_V_DOWN_reg[193] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[193].NEUR_V_UP[193]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[193]),
        .O(\genblk2[193].NEUR_V_UP_reg[193] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[194].NEUR_V_DOWN[194]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[194]),
        .O(\genblk2[194].NEUR_V_DOWN_reg[194] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[194].NEUR_V_UP[194]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[194]),
        .O(\genblk2[194].NEUR_V_UP_reg[194] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[195].NEUR_V_DOWN[195]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[195]),
        .O(\genblk2[195].NEUR_V_DOWN_reg[195] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[195].NEUR_V_UP[195]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[195]),
        .O(\genblk2[195].NEUR_V_UP_reg[195] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[196].NEUR_V_DOWN[196]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[196]),
        .O(\genblk2[196].NEUR_V_DOWN_reg[196] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[196].NEUR_V_UP[196]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[196]),
        .O(\genblk2[196].NEUR_V_UP_reg[196] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[197].NEUR_V_DOWN[197]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[197]),
        .O(\genblk2[197].NEUR_V_DOWN_reg[197] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[197].NEUR_V_UP[197]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[197]),
        .O(\genblk2[197].NEUR_V_UP_reg[197] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[198].NEUR_V_DOWN[198]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[198]),
        .O(\genblk2[198].NEUR_V_DOWN_reg[198] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[198].NEUR_V_UP[198]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[198]),
        .O(\genblk2[198].NEUR_V_UP_reg[198] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[199].NEUR_V_DOWN[199]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[199]),
        .O(\genblk2[199].NEUR_V_DOWN_reg[199] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[199].NEUR_V_UP[199]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[199]),
        .O(\genblk2[199].NEUR_V_UP_reg[199] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[19].NEUR_V_DOWN[19]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[19]),
        .O(\genblk2[19].NEUR_V_DOWN_reg[19] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[19].NEUR_V_UP[19]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[19]),
        .O(\genblk2[19].NEUR_V_UP_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[1].NEUR_V_DOWN[1]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\neur_cnt_reg[4]_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[1]),
        .O(\genblk2[1].NEUR_V_DOWN_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[1].NEUR_V_UP[1]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[1]),
        .O(\genblk2[1].NEUR_V_UP_reg[1] ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk2[1].NEUR_V_UP[1]_i_2 
       (.I0(\genblk1[3].mem[3][5]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][5]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][5]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk2[1].NEUR_V_UP[1]_i_3 
       (.I0(\genblk1[3].mem[3][4]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][4]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][4]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \genblk2[1].NEUR_V_UP[1]_i_4 
       (.I0(CTRL_NEURMEM_ADDR[3]),
        .I1(CTRL_NEURMEM_ADDR[2]),
        .I2(CTRL_NEURMEM_ADDR[0]),
        .I3(CTRL_NEURMEM_ADDR[1]),
        .O(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[200].NEUR_V_DOWN[200]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[200]),
        .O(\genblk2[200].NEUR_V_DOWN_reg[200] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[200].NEUR_V_UP[200]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[200]),
        .O(\genblk2[200].NEUR_V_UP_reg[200] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[201].NEUR_V_DOWN[201]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[201]),
        .O(\genblk2[201].NEUR_V_DOWN_reg[201] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[201].NEUR_V_UP[201]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[201]),
        .O(\genblk2[201].NEUR_V_UP_reg[201] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[202].NEUR_V_DOWN[202]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[202]),
        .O(\genblk2[202].NEUR_V_DOWN_reg[202] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[202].NEUR_V_UP[202]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[202]),
        .O(\genblk2[202].NEUR_V_UP_reg[202] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[203].NEUR_V_DOWN[203]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[203]),
        .O(\genblk2[203].NEUR_V_DOWN_reg[203] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[203].NEUR_V_UP[203]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[203]),
        .O(\genblk2[203].NEUR_V_UP_reg[203] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[204].NEUR_V_DOWN[204]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[204]),
        .O(\genblk2[204].NEUR_V_DOWN_reg[204] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[204].NEUR_V_UP[204]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[204]),
        .O(\genblk2[204].NEUR_V_UP_reg[204] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[205].NEUR_V_DOWN[205]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[205]),
        .O(\genblk2[205].NEUR_V_DOWN_reg[205] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[205].NEUR_V_UP[205]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[205]),
        .O(\genblk2[205].NEUR_V_UP_reg[205] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[206].NEUR_V_DOWN[206]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[206]),
        .O(\genblk2[206].NEUR_V_DOWN_reg[206] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[206].NEUR_V_UP[206]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[206]),
        .O(\genblk2[206].NEUR_V_UP_reg[206] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[207].NEUR_V_DOWN[207]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[207]),
        .O(\genblk2[207].NEUR_V_DOWN_reg[207] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[207].NEUR_V_UP[207]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[207]),
        .O(\genblk2[207].NEUR_V_UP_reg[207] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[208].NEUR_V_DOWN[208]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[208]),
        .O(\genblk2[208].NEUR_V_DOWN_reg[208] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[208].NEUR_V_UP[208]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[208]),
        .O(\genblk2[208].NEUR_V_UP_reg[208] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[209].NEUR_V_DOWN[209]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[209]),
        .O(\genblk2[209].NEUR_V_DOWN_reg[209] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[209].NEUR_V_UP[209]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[209]),
        .O(\genblk2[209].NEUR_V_UP_reg[209] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[20].NEUR_V_DOWN[20]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[20]),
        .O(\genblk2[20].NEUR_V_DOWN_reg[20] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[20].NEUR_V_UP[20]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[20]),
        .O(\genblk2[20].NEUR_V_UP_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[210].NEUR_V_DOWN[210]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[210]),
        .O(\genblk2[210].NEUR_V_DOWN_reg[210] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[210].NEUR_V_UP[210]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[210]),
        .O(\genblk2[210].NEUR_V_UP_reg[210] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[211].NEUR_V_DOWN[211]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[211]),
        .O(\genblk2[211].NEUR_V_DOWN_reg[211] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[211].NEUR_V_UP[211]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[211]),
        .O(\genblk2[211].NEUR_V_UP_reg[211] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[212].NEUR_V_DOWN[212]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[212]),
        .O(\genblk2[212].NEUR_V_DOWN_reg[212] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[212].NEUR_V_UP[212]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[212]),
        .O(\genblk2[212].NEUR_V_UP_reg[212] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[213].NEUR_V_DOWN[213]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[213]),
        .O(\genblk2[213].NEUR_V_DOWN_reg[213] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[213].NEUR_V_UP[213]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[213]),
        .O(\genblk2[213].NEUR_V_UP_reg[213] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[214].NEUR_V_DOWN[214]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[214]),
        .O(\genblk2[214].NEUR_V_DOWN_reg[214] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[214].NEUR_V_UP[214]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[214]),
        .O(\genblk2[214].NEUR_V_UP_reg[214] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[215].NEUR_V_DOWN[215]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[215]),
        .O(\genblk2[215].NEUR_V_DOWN_reg[215] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[215].NEUR_V_UP[215]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[215]),
        .O(\genblk2[215].NEUR_V_UP_reg[215] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[216].NEUR_V_DOWN[216]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[216]),
        .O(\genblk2[216].NEUR_V_DOWN_reg[216] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[216].NEUR_V_UP[216]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[216]),
        .O(\genblk2[216].NEUR_V_UP_reg[216] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[217].NEUR_V_DOWN[217]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[217]),
        .O(\genblk2[217].NEUR_V_DOWN_reg[217] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[217].NEUR_V_UP[217]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[217]),
        .O(\genblk2[217].NEUR_V_UP_reg[217] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[218].NEUR_V_DOWN[218]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[218]),
        .O(\genblk2[218].NEUR_V_DOWN_reg[218] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[218].NEUR_V_UP[218]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[218]),
        .O(\genblk2[218].NEUR_V_UP_reg[218] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[219].NEUR_V_DOWN[219]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[219]),
        .O(\genblk2[219].NEUR_V_DOWN_reg[219] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[219].NEUR_V_UP[219]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[219]),
        .O(\genblk2[219].NEUR_V_UP_reg[219] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[21].NEUR_V_DOWN[21]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[21]),
        .O(\genblk2[21].NEUR_V_DOWN_reg[21] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[21].NEUR_V_UP[21]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[21]),
        .O(\genblk2[21].NEUR_V_UP_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[220].NEUR_V_DOWN[220]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[220]),
        .O(\genblk2[220].NEUR_V_DOWN_reg[220] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[220].NEUR_V_UP[220]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[220]),
        .O(\genblk2[220].NEUR_V_UP_reg[220] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[221].NEUR_V_DOWN[221]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[221]),
        .O(\genblk2[221].NEUR_V_DOWN_reg[221] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[221].NEUR_V_UP[221]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[221]),
        .O(\genblk2[221].NEUR_V_UP_reg[221] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[222].NEUR_V_DOWN[222]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[222]),
        .O(\genblk2[222].NEUR_V_DOWN_reg[222] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[222].NEUR_V_UP[222]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[222]),
        .O(\genblk2[222].NEUR_V_UP_reg[222] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[223].NEUR_V_DOWN[223]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[223]),
        .O(\genblk2[223].NEUR_V_DOWN_reg[223] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[223].NEUR_V_UP[223]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[223]),
        .O(\genblk2[223].NEUR_V_UP_reg[223] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[224].NEUR_V_DOWN[224]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[224]),
        .O(\genblk2[224].NEUR_V_DOWN_reg[224] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[224].NEUR_V_UP[224]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[224]),
        .O(\genblk2[224].NEUR_V_UP_reg[224] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[225].NEUR_V_DOWN[225]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[225]),
        .O(\genblk2[225].NEUR_V_DOWN_reg[225] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[225].NEUR_V_UP[225]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[225]),
        .O(\genblk2[225].NEUR_V_UP_reg[225] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[226].NEUR_V_DOWN[226]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[226]),
        .O(\genblk2[226].NEUR_V_DOWN_reg[226] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[226].NEUR_V_UP[226]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[226]),
        .O(\genblk2[226].NEUR_V_UP_reg[226] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[227].NEUR_V_DOWN[227]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[227]),
        .O(\genblk2[227].NEUR_V_DOWN_reg[227] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[227].NEUR_V_UP[227]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[227]),
        .O(\genblk2[227].NEUR_V_UP_reg[227] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[228].NEUR_V_DOWN[228]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[228]),
        .O(\genblk2[228].NEUR_V_DOWN_reg[228] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[228].NEUR_V_UP[228]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[228]),
        .O(\genblk2[228].NEUR_V_UP_reg[228] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[229].NEUR_V_DOWN[229]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[229]),
        .O(\genblk2[229].NEUR_V_DOWN_reg[229] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[229].NEUR_V_UP[229]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[229]),
        .O(\genblk2[229].NEUR_V_UP_reg[229] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[22].NEUR_V_DOWN[22]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[22]),
        .O(\genblk2[22].NEUR_V_DOWN_reg[22] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[22].NEUR_V_UP[22]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[22]),
        .O(\genblk2[22].NEUR_V_UP_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[230].NEUR_V_DOWN[230]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[230]),
        .O(\genblk2[230].NEUR_V_DOWN_reg[230] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[230].NEUR_V_UP[230]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[230]),
        .O(\genblk2[230].NEUR_V_UP_reg[230] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[231].NEUR_V_DOWN[231]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[231]),
        .O(\genblk2[231].NEUR_V_DOWN_reg[231] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[231].NEUR_V_UP[231]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[231]),
        .O(\genblk2[231].NEUR_V_UP_reg[231] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[232].NEUR_V_DOWN[232]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[232]),
        .O(\genblk2[232].NEUR_V_DOWN_reg[232] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[232].NEUR_V_UP[232]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[232]),
        .O(\genblk2[232].NEUR_V_UP_reg[232] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[233].NEUR_V_DOWN[233]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[233]),
        .O(\genblk2[233].NEUR_V_DOWN_reg[233] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[233].NEUR_V_UP[233]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[233]),
        .O(\genblk2[233].NEUR_V_UP_reg[233] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[234].NEUR_V_DOWN[234]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[234]),
        .O(\genblk2[234].NEUR_V_DOWN_reg[234] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[234].NEUR_V_UP[234]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[234]),
        .O(\genblk2[234].NEUR_V_UP_reg[234] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[235].NEUR_V_DOWN[235]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[235]),
        .O(\genblk2[235].NEUR_V_DOWN_reg[235] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[235].NEUR_V_UP[235]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[235]),
        .O(\genblk2[235].NEUR_V_UP_reg[235] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[236].NEUR_V_DOWN[236]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[236]),
        .O(\genblk2[236].NEUR_V_DOWN_reg[236] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[236].NEUR_V_UP[236]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[236]),
        .O(\genblk2[236].NEUR_V_UP_reg[236] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[237].NEUR_V_DOWN[237]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[237]),
        .O(\genblk2[237].NEUR_V_DOWN_reg[237] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[237].NEUR_V_UP[237]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[237]),
        .O(\genblk2[237].NEUR_V_UP_reg[237] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[238].NEUR_V_DOWN[238]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[238]),
        .O(\genblk2[238].NEUR_V_DOWN_reg[238] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[238].NEUR_V_UP[238]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[238]),
        .O(\genblk2[238].NEUR_V_UP_reg[238] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[239].NEUR_V_DOWN[239]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[239]),
        .O(\genblk2[239].NEUR_V_DOWN_reg[239] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[239].NEUR_V_UP[239]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[239]),
        .O(\genblk2[239].NEUR_V_UP_reg[239] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[23].NEUR_V_DOWN[23]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[23]),
        .O(\genblk2[23].NEUR_V_DOWN_reg[23] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[23].NEUR_V_UP[23]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[23]),
        .O(\genblk2[23].NEUR_V_UP_reg[23] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[240].NEUR_V_DOWN[240]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[240]),
        .O(\genblk2[240].NEUR_V_DOWN_reg[240] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[240].NEUR_V_UP[240]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[240]),
        .O(\genblk2[240].NEUR_V_UP_reg[240] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[241].NEUR_V_DOWN[241]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[241]),
        .O(\genblk2[241].NEUR_V_DOWN_reg[241] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[241].NEUR_V_UP[241]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[241]),
        .O(\genblk2[241].NEUR_V_UP_reg[241] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[242].NEUR_V_DOWN[242]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[242]),
        .O(\genblk2[242].NEUR_V_DOWN_reg[242] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[242].NEUR_V_UP[242]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[242]),
        .O(\genblk2[242].NEUR_V_UP_reg[242] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[243].NEUR_V_DOWN[243]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[243]),
        .O(\genblk2[243].NEUR_V_DOWN_reg[243] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[243].NEUR_V_UP[243]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[243]),
        .O(\genblk2[243].NEUR_V_UP_reg[243] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[244].NEUR_V_DOWN[244]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[244]),
        .O(\genblk2[244].NEUR_V_DOWN_reg[244] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[244].NEUR_V_UP[244]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[244]),
        .O(\genblk2[244].NEUR_V_UP_reg[244] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[245].NEUR_V_DOWN[245]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[245]),
        .O(\genblk2[245].NEUR_V_DOWN_reg[245] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[245].NEUR_V_UP[245]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[245]),
        .O(\genblk2[245].NEUR_V_UP_reg[245] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[246].NEUR_V_DOWN[246]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[246]),
        .O(\genblk2[246].NEUR_V_DOWN_reg[246] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[246].NEUR_V_UP[246]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[246]),
        .O(\genblk2[246].NEUR_V_UP_reg[246] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[247].NEUR_V_DOWN[247]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[247]),
        .O(\genblk2[247].NEUR_V_DOWN_reg[247] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[247].NEUR_V_UP[247]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[247]),
        .O(\genblk2[247].NEUR_V_UP_reg[247] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[248].NEUR_V_DOWN[248]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[248]),
        .O(\genblk2[248].NEUR_V_DOWN_reg[248] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[248].NEUR_V_UP[248]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[248]),
        .O(\genblk2[248].NEUR_V_UP_reg[248] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[249].NEUR_V_DOWN[249]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[249]),
        .O(\genblk2[249].NEUR_V_DOWN_reg[249] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[249].NEUR_V_UP[249]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[249]),
        .O(\genblk2[249].NEUR_V_UP_reg[249] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[24].NEUR_V_DOWN[24]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[24]),
        .O(\genblk2[24].NEUR_V_DOWN_reg[24] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[24].NEUR_V_UP[24]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[24]),
        .O(\genblk2[24].NEUR_V_UP_reg[24] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[250].NEUR_V_DOWN[250]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[250]),
        .O(\genblk2[250].NEUR_V_DOWN_reg[250] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[250].NEUR_V_UP[250]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[250]),
        .O(\genblk2[250].NEUR_V_UP_reg[250] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[251].NEUR_V_DOWN[251]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[251]),
        .O(\genblk2[251].NEUR_V_DOWN_reg[251] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[251].NEUR_V_UP[251]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[251]),
        .O(\genblk2[251].NEUR_V_UP_reg[251] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[252].NEUR_V_DOWN[252]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[252]),
        .O(\genblk2[252].NEUR_V_DOWN_reg[252] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[252].NEUR_V_UP[252]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[252]),
        .O(\genblk2[252].NEUR_V_UP_reg[252] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[253].NEUR_V_DOWN[253]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[253]),
        .O(\genblk2[253].NEUR_V_DOWN_reg[253] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[253].NEUR_V_UP[253]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[253]),
        .O(\genblk2[253].NEUR_V_UP_reg[253] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[254].NEUR_V_DOWN[254]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[254]),
        .O(\genblk2[254].NEUR_V_DOWN_reg[254] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[254].NEUR_V_UP[254]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[254]),
        .O(\genblk2[254].NEUR_V_UP_reg[254] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[255].NEUR_V_DOWN[255]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[255]),
        .O(\genblk2[255].NEUR_V_DOWN_reg[255] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \genblk2[255].NEUR_V_UP[255]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[192].NEUR_V_UP[192]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[255]),
        .O(\genblk2[255].NEUR_V_UP_reg[255] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[25].NEUR_V_DOWN[25]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[25]),
        .O(\genblk2[25].NEUR_V_DOWN_reg[25] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[25].NEUR_V_UP[25]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[25]),
        .O(\genblk2[25].NEUR_V_UP_reg[25] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[26].NEUR_V_DOWN[26]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[26]),
        .O(\genblk2[26].NEUR_V_DOWN_reg[26] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[26].NEUR_V_UP[26]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[26]),
        .O(\genblk2[26].NEUR_V_UP_reg[26] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[27].NEUR_V_DOWN[27]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[27]),
        .O(\genblk2[27].NEUR_V_DOWN_reg[27] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[27].NEUR_V_UP[27]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[27]),
        .O(\genblk2[27].NEUR_V_UP_reg[27] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[28].NEUR_V_DOWN[28]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[28]),
        .O(\genblk2[28].NEUR_V_DOWN_reg[28] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[28].NEUR_V_UP[28]_i_1 
       (.I0(CTRL_NEURMEM_ADDR[4]),
        .I1(CTRL_NEURMEM_ADDR[5]),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[28]),
        .O(\genblk2[28].NEUR_V_UP_reg[28] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[29].NEUR_V_DOWN[29]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[29]),
        .O(\genblk2[29].NEUR_V_DOWN_reg[29] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[29].NEUR_V_UP[29]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[29]),
        .O(\genblk2[29].NEUR_V_UP_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[2].NEUR_V_DOWN[2]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[2]),
        .O(\genblk2[2].NEUR_V_DOWN_reg[2] ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk2[2].NEUR_V_DOWN[2]_i_2 
       (.I0(\genblk1[3].mem[3][5]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][5]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][5]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk2[2].NEUR_V_DOWN[2]_i_3 
       (.I0(\genblk1[3].mem[3][4]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][4]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][4]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[2].NEUR_V_UP[2]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[2]),
        .O(\genblk2[2].NEUR_V_UP_reg[2] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \genblk2[2].NEUR_V_UP[2]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[3]),
        .I1(CTRL_NEURMEM_ADDR[2]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(CTRL_NEURMEM_ADDR[0]),
        .O(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[30].NEUR_V_DOWN[30]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[30]),
        .O(\genblk2[30].NEUR_V_DOWN_reg[30] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[30].NEUR_V_UP[30]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[30]),
        .O(\genblk2[30].NEUR_V_UP_reg[30] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[31].NEUR_V_DOWN[31]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[31]),
        .O(\genblk2[31].NEUR_V_DOWN_reg[31] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[31].NEUR_V_UP[31]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[31]),
        .O(\genblk2[31].NEUR_V_UP_reg[31] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[32].NEUR_V_DOWN[32]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[32]),
        .O(\genblk2[32].NEUR_V_DOWN_reg[32] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[32].NEUR_V_UP[32]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[32]),
        .O(\genblk2[32].NEUR_V_UP_reg[32] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[33].NEUR_V_DOWN[33]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[33]),
        .O(\genblk2[33].NEUR_V_DOWN_reg[33] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[33].NEUR_V_UP[33]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[33]),
        .O(\genblk2[33].NEUR_V_UP_reg[33] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[34].NEUR_V_DOWN[34]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[34]),
        .O(\genblk2[34].NEUR_V_DOWN_reg[34] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[34].NEUR_V_UP[34]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[34]),
        .O(\genblk2[34].NEUR_V_UP_reg[34] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[35].NEUR_V_DOWN[35]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[35]),
        .O(\genblk2[35].NEUR_V_DOWN_reg[35] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[35].NEUR_V_UP[35]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[35]),
        .O(\genblk2[35].NEUR_V_UP_reg[35] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[36].NEUR_V_DOWN[36]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[36]),
        .O(\genblk2[36].NEUR_V_DOWN_reg[36] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[36].NEUR_V_UP[36]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[36]),
        .O(\genblk2[36].NEUR_V_UP_reg[36] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[37].NEUR_V_DOWN[37]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[37]),
        .O(\genblk2[37].NEUR_V_DOWN_reg[37] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[37].NEUR_V_UP[37]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[37]),
        .O(\genblk2[37].NEUR_V_UP_reg[37] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[38].NEUR_V_DOWN[38]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[38]),
        .O(\genblk2[38].NEUR_V_DOWN_reg[38] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[38].NEUR_V_UP[38]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[38]),
        .O(\genblk2[38].NEUR_V_UP_reg[38] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[39].NEUR_V_DOWN[39]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[39]),
        .O(\genblk2[39].NEUR_V_DOWN_reg[39] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[39].NEUR_V_UP[39]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[39]),
        .O(\genblk2[39].NEUR_V_UP_reg[39] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[3].NEUR_V_DOWN[3]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[3]),
        .O(\genblk2[3].NEUR_V_DOWN_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[3].NEUR_V_UP[3]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[3]),
        .O(\genblk2[3].NEUR_V_UP_reg[3] ));
  LUT4 #(
    .INIT(16'h1000)) 
    \genblk2[3].NEUR_V_UP[3]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[3]),
        .I1(CTRL_NEURMEM_ADDR[2]),
        .I2(CTRL_NEURMEM_ADDR[1]),
        .I3(CTRL_NEURMEM_ADDR[0]),
        .O(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[40].NEUR_V_DOWN[40]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[40]),
        .O(\genblk2[40].NEUR_V_DOWN_reg[40] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[40].NEUR_V_UP[40]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[40]),
        .O(\genblk2[40].NEUR_V_UP_reg[40] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[41].NEUR_V_DOWN[41]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[41]),
        .O(\genblk2[41].NEUR_V_DOWN_reg[41] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[41].NEUR_V_UP[41]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[41]),
        .O(\genblk2[41].NEUR_V_UP_reg[41] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[42].NEUR_V_DOWN[42]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[42]),
        .O(\genblk2[42].NEUR_V_DOWN_reg[42] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[42].NEUR_V_UP[42]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[42]),
        .O(\genblk2[42].NEUR_V_UP_reg[42] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[43].NEUR_V_DOWN[43]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[43]),
        .O(\genblk2[43].NEUR_V_DOWN_reg[43] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[43].NEUR_V_UP[43]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[43]),
        .O(\genblk2[43].NEUR_V_UP_reg[43] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[44].NEUR_V_DOWN[44]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[44]),
        .O(\genblk2[44].NEUR_V_DOWN_reg[44] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[44].NEUR_V_UP[44]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[44]),
        .O(\genblk2[44].NEUR_V_UP_reg[44] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[45].NEUR_V_DOWN[45]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[45]),
        .O(\genblk2[45].NEUR_V_DOWN_reg[45] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[45].NEUR_V_UP[45]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[45]),
        .O(\genblk2[45].NEUR_V_UP_reg[45] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[46].NEUR_V_DOWN[46]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[46]),
        .O(\genblk2[46].NEUR_V_DOWN_reg[46] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[46].NEUR_V_UP[46]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[46]),
        .O(\genblk2[46].NEUR_V_UP_reg[46] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[47].NEUR_V_DOWN[47]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[47]),
        .O(\genblk2[47].NEUR_V_DOWN_reg[47] ));
  LUT6 #(
    .INIT(64'hFFDFFFFF20000000)) 
    \genblk2[47].NEUR_V_UP[47]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[47]),
        .O(\genblk2[47].NEUR_V_UP_reg[47] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[48].NEUR_V_DOWN[48]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[48]),
        .O(\genblk2[48].NEUR_V_DOWN_reg[48] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[48].NEUR_V_UP[48]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[48]),
        .O(\genblk2[48].NEUR_V_UP_reg[48] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[49].NEUR_V_DOWN[49]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[49]),
        .O(\genblk2[49].NEUR_V_DOWN_reg[49] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[49].NEUR_V_UP[49]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[49]),
        .O(\genblk2[49].NEUR_V_UP_reg[49] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[4].NEUR_V_DOWN[4]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[4]),
        .O(\genblk2[4].NEUR_V_DOWN_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[4].NEUR_V_UP[4]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(CTRL_NEURMEM_ADDR[5]),
        .I2(CTRL_NEURMEM_ADDR[4]),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[4]),
        .O(\genblk2[4].NEUR_V_UP_reg[4] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \genblk2[4].NEUR_V_UP[4]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[2]),
        .I3(CTRL_NEURMEM_ADDR[3]),
        .O(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[50].NEUR_V_DOWN[50]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[50]),
        .O(\genblk2[50].NEUR_V_DOWN_reg[50] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[50].NEUR_V_UP[50]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[50]),
        .O(\genblk2[50].NEUR_V_UP_reg[50] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[51].NEUR_V_DOWN[51]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[51]),
        .O(\genblk2[51].NEUR_V_DOWN_reg[51] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[51].NEUR_V_UP[51]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[51]),
        .O(\genblk2[51].NEUR_V_UP_reg[51] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[52].NEUR_V_DOWN[52]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[52]),
        .O(\genblk2[52].NEUR_V_DOWN_reg[52] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[52].NEUR_V_UP[52]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[52]),
        .O(\genblk2[52].NEUR_V_UP_reg[52] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[53].NEUR_V_DOWN[53]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[53]),
        .O(\genblk2[53].NEUR_V_DOWN_reg[53] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[53].NEUR_V_UP[53]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[53]),
        .O(\genblk2[53].NEUR_V_UP_reg[53] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[54].NEUR_V_DOWN[54]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[54]),
        .O(\genblk2[54].NEUR_V_DOWN_reg[54] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[54].NEUR_V_UP[54]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[54]),
        .O(\genblk2[54].NEUR_V_UP_reg[54] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[55].NEUR_V_DOWN[55]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[55]),
        .O(\genblk2[55].NEUR_V_DOWN_reg[55] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[55].NEUR_V_UP[55]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[55]),
        .O(\genblk2[55].NEUR_V_UP_reg[55] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[56].NEUR_V_DOWN[56]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[56]),
        .O(\genblk2[56].NEUR_V_DOWN_reg[56] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[56].NEUR_V_UP[56]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[56]),
        .O(\genblk2[56].NEUR_V_UP_reg[56] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[57].NEUR_V_DOWN[57]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[57]),
        .O(\genblk2[57].NEUR_V_DOWN_reg[57] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[57].NEUR_V_UP[57]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[57]),
        .O(\genblk2[57].NEUR_V_UP_reg[57] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[58].NEUR_V_DOWN[58]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[58]),
        .O(\genblk2[58].NEUR_V_DOWN_reg[58] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[58].NEUR_V_UP[58]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[58]),
        .O(\genblk2[58].NEUR_V_UP_reg[58] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[59].NEUR_V_DOWN[59]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[59]),
        .O(\genblk2[59].NEUR_V_DOWN_reg[59] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[59].NEUR_V_UP[59]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[59]),
        .O(\genblk2[59].NEUR_V_UP_reg[59] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[5].NEUR_V_DOWN[5]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[5]),
        .O(\genblk2[5].NEUR_V_DOWN_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[5].NEUR_V_UP[5]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[5]),
        .O(\genblk2[5].NEUR_V_UP_reg[5] ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk2[5].NEUR_V_UP[5]_i_2 
       (.I0(\genblk1[3].mem[3][5]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][5]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][5]_i_4_n_0 ),
        .I4(Q[5]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk2[5].NEUR_V_UP[5]_i_3 
       (.I0(\genblk1[3].mem[3][4]_i_2_n_0 ),
        .I1(\genblk1[3].mem[3][4]_i_3_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(\genblk1[3].mem[3][4]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \genblk2[5].NEUR_V_UP[5]_i_4 
       (.I0(CTRL_NEURMEM_ADDR[0]),
        .I1(CTRL_NEURMEM_ADDR[1]),
        .I2(CTRL_NEURMEM_ADDR[2]),
        .I3(CTRL_NEURMEM_ADDR[3]),
        .O(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[60].NEUR_V_DOWN[60]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[60]),
        .O(\genblk2[60].NEUR_V_DOWN_reg[60] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[60].NEUR_V_UP[60]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[60]),
        .O(\genblk2[60].NEUR_V_UP_reg[60] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[61].NEUR_V_DOWN[61]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[61]),
        .O(\genblk2[61].NEUR_V_DOWN_reg[61] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[61].NEUR_V_UP[61]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[61]),
        .O(\genblk2[61].NEUR_V_UP_reg[61] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[62].NEUR_V_DOWN[62]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[62]),
        .O(\genblk2[62].NEUR_V_DOWN_reg[62] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[62].NEUR_V_UP[62]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[62]),
        .O(\genblk2[62].NEUR_V_UP_reg[62] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[63].NEUR_V_DOWN[63]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[63]),
        .O(\genblk2[63].NEUR_V_DOWN_reg[63] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF80000000)) 
    \genblk2[63].NEUR_V_UP[63]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[63]),
        .O(\genblk2[63].NEUR_V_UP_reg[63] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[64].NEUR_V_DOWN[64]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[64]),
        .O(\genblk2[64].NEUR_V_DOWN_reg[64] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[64].NEUR_V_UP[64]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[64]),
        .O(\genblk2[64].NEUR_V_UP_reg[64] ));
  LUT3 #(
    .INIT(8'hDF)) 
    \genblk2[64].NEUR_V_UP[64]_i_2 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_6_n_0 ),
        .I1(CTRL_NEURMEM_ADDR[7]),
        .I2(CTRL_NEURMEM_ADDR[6]),
        .O(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[65].NEUR_V_DOWN[65]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[65]),
        .O(\genblk2[65].NEUR_V_DOWN_reg[65] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[65].NEUR_V_UP[65]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[65]),
        .O(\genblk2[65].NEUR_V_UP_reg[65] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[66].NEUR_V_DOWN[66]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[66]),
        .O(\genblk2[66].NEUR_V_DOWN_reg[66] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[66].NEUR_V_UP[66]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[66]),
        .O(\genblk2[66].NEUR_V_UP_reg[66] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[67].NEUR_V_DOWN[67]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[67]),
        .O(\genblk2[67].NEUR_V_DOWN_reg[67] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[67].NEUR_V_UP[67]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[67]),
        .O(\genblk2[67].NEUR_V_UP_reg[67] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[68].NEUR_V_DOWN[68]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[68]),
        .O(\genblk2[68].NEUR_V_DOWN_reg[68] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[68].NEUR_V_UP[68]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[68]),
        .O(\genblk2[68].NEUR_V_UP_reg[68] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[69].NEUR_V_DOWN[69]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[69]),
        .O(\genblk2[69].NEUR_V_DOWN_reg[69] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[69].NEUR_V_UP[69]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[69]),
        .O(\genblk2[69].NEUR_V_UP_reg[69] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[6].NEUR_V_DOWN[6]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[6]),
        .O(\genblk2[6].NEUR_V_DOWN_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[6].NEUR_V_UP[6]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[6]),
        .O(\genblk2[6].NEUR_V_UP_reg[6] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \genblk2[6].NEUR_V_UP[6]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[2]),
        .I3(CTRL_NEURMEM_ADDR[3]),
        .O(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[70].NEUR_V_DOWN[70]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[70]),
        .O(\genblk2[70].NEUR_V_DOWN_reg[70] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[70].NEUR_V_UP[70]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[70]),
        .O(\genblk2[70].NEUR_V_UP_reg[70] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[71].NEUR_V_DOWN[71]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[71]),
        .O(\genblk2[71].NEUR_V_DOWN_reg[71] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[71].NEUR_V_UP[71]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[71]),
        .O(\genblk2[71].NEUR_V_UP_reg[71] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[72].NEUR_V_DOWN[72]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[72]),
        .O(\genblk2[72].NEUR_V_DOWN_reg[72] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[72].NEUR_V_UP[72]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[72]),
        .O(\genblk2[72].NEUR_V_UP_reg[72] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[73].NEUR_V_DOWN[73]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[73]),
        .O(\genblk2[73].NEUR_V_DOWN_reg[73] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[73].NEUR_V_UP[73]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[73]),
        .O(\genblk2[73].NEUR_V_UP_reg[73] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[74].NEUR_V_DOWN[74]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[74]),
        .O(\genblk2[74].NEUR_V_DOWN_reg[74] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[74].NEUR_V_UP[74]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[74]),
        .O(\genblk2[74].NEUR_V_UP_reg[74] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[75].NEUR_V_DOWN[75]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[75]),
        .O(\genblk2[75].NEUR_V_DOWN_reg[75] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[75].NEUR_V_UP[75]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[75]),
        .O(\genblk2[75].NEUR_V_UP_reg[75] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[76].NEUR_V_DOWN[76]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[76]),
        .O(\genblk2[76].NEUR_V_DOWN_reg[76] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[76].NEUR_V_UP[76]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[76]),
        .O(\genblk2[76].NEUR_V_UP_reg[76] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[77].NEUR_V_DOWN[77]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[77]),
        .O(\genblk2[77].NEUR_V_DOWN_reg[77] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[77].NEUR_V_UP[77]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[77]),
        .O(\genblk2[77].NEUR_V_UP_reg[77] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[78].NEUR_V_DOWN[78]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[78]),
        .O(\genblk2[78].NEUR_V_DOWN_reg[78] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[78].NEUR_V_UP[78]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[78]),
        .O(\genblk2[78].NEUR_V_UP_reg[78] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[79].NEUR_V_DOWN[79]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[79]),
        .O(\genblk2[79].NEUR_V_DOWN_reg[79] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \genblk2[79].NEUR_V_UP[79]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[79]),
        .O(\genblk2[79].NEUR_V_UP_reg[79] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[7].NEUR_V_DOWN[7]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[7]),
        .O(\genblk2[7].NEUR_V_DOWN_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[7].NEUR_V_UP[7]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[7]),
        .O(\genblk2[7].NEUR_V_UP_reg[7] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \genblk2[7].NEUR_V_UP[7]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[2]),
        .I3(CTRL_NEURMEM_ADDR[3]),
        .O(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[80].NEUR_V_DOWN[80]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[80]),
        .O(\genblk2[80].NEUR_V_DOWN_reg[80] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[80].NEUR_V_UP[80]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[80]),
        .O(\genblk2[80].NEUR_V_UP_reg[80] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[81].NEUR_V_DOWN[81]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[81]),
        .O(\genblk2[81].NEUR_V_DOWN_reg[81] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[81].NEUR_V_UP[81]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[81]),
        .O(\genblk2[81].NEUR_V_UP_reg[81] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[82].NEUR_V_DOWN[82]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[82]),
        .O(\genblk2[82].NEUR_V_DOWN_reg[82] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[82].NEUR_V_UP[82]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[82]),
        .O(\genblk2[82].NEUR_V_UP_reg[82] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[83].NEUR_V_DOWN[83]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[83]),
        .O(\genblk2[83].NEUR_V_DOWN_reg[83] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[83].NEUR_V_UP[83]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[83]),
        .O(\genblk2[83].NEUR_V_UP_reg[83] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[84].NEUR_V_DOWN[84]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[84]),
        .O(\genblk2[84].NEUR_V_DOWN_reg[84] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[84].NEUR_V_UP[84]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[4].NEUR_V_UP[4]_i_2_n_0 ),
        .I5(NEUR_V_UP[84]),
        .O(\genblk2[84].NEUR_V_UP_reg[84] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[85].NEUR_V_DOWN[85]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[85]),
        .O(\genblk2[85].NEUR_V_DOWN_reg[85] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[85].NEUR_V_UP[85]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[5].NEUR_V_UP[5]_i_4_n_0 ),
        .I5(NEUR_V_UP[85]),
        .O(\genblk2[85].NEUR_V_UP_reg[85] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[86].NEUR_V_DOWN[86]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[86]),
        .O(\genblk2[86].NEUR_V_DOWN_reg[86] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[86].NEUR_V_UP[86]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[6].NEUR_V_UP[6]_i_2_n_0 ),
        .I5(NEUR_V_UP[86]),
        .O(\genblk2[86].NEUR_V_UP_reg[86] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[87].NEUR_V_DOWN[87]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[87]),
        .O(\genblk2[87].NEUR_V_DOWN_reg[87] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[87].NEUR_V_UP[87]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[7].NEUR_V_UP[7]_i_2_n_0 ),
        .I5(NEUR_V_UP[87]),
        .O(\genblk2[87].NEUR_V_UP_reg[87] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[88].NEUR_V_DOWN[88]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[88]),
        .O(\genblk2[88].NEUR_V_DOWN_reg[88] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[88].NEUR_V_UP[88]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[88]),
        .O(\genblk2[88].NEUR_V_UP_reg[88] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[89].NEUR_V_DOWN[89]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[89]),
        .O(\genblk2[89].NEUR_V_DOWN_reg[89] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[89].NEUR_V_UP[89]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[89]),
        .O(\genblk2[89].NEUR_V_UP_reg[89] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[8].NEUR_V_DOWN[8]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\neur_cnt_reg[4]_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[8]),
        .O(\genblk2[8].NEUR_V_DOWN_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[8].NEUR_V_UP[8]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ),
        .I5(NEUR_V_UP[8]),
        .O(\genblk2[8].NEUR_V_UP_reg[8] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \genblk2[8].NEUR_V_UP[8]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[1]),
        .I1(CTRL_NEURMEM_ADDR[0]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[8].NEUR_V_UP[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[90].NEUR_V_DOWN[90]_i_1 
       (.I0(\neur_cnt_reg[4]_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[90]),
        .O(\genblk2[90].NEUR_V_DOWN_reg[90] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[90].NEUR_V_UP[90]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[10].NEUR_V_UP[10]_i_2_n_0 ),
        .I5(NEUR_V_UP[90]),
        .O(\genblk2[90].NEUR_V_UP_reg[90] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[91].NEUR_V_DOWN[91]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[91]),
        .O(\genblk2[91].NEUR_V_DOWN_reg[91] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[91].NEUR_V_UP[91]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[11].NEUR_V_UP[11]_i_2_n_0 ),
        .I5(NEUR_V_UP[91]),
        .O(\genblk2[91].NEUR_V_UP_reg[91] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[92].NEUR_V_DOWN[92]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[92]),
        .O(\genblk2[92].NEUR_V_DOWN_reg[92] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[92].NEUR_V_UP[92]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[12].NEUR_V_UP[12]_i_2_n_0 ),
        .I5(NEUR_V_UP[92]),
        .O(\genblk2[92].NEUR_V_UP_reg[92] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[93].NEUR_V_DOWN[93]_i_1 
       (.I0(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I1(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[93]),
        .O(\genblk2[93].NEUR_V_DOWN_reg[93] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[93].NEUR_V_UP[93]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[13].NEUR_V_UP[13]_i_2_n_0 ),
        .I5(NEUR_V_UP[93]),
        .O(\genblk2[93].NEUR_V_UP_reg[93] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[94].NEUR_V_DOWN[94]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[94]),
        .O(\genblk2[94].NEUR_V_DOWN_reg[94] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[94].NEUR_V_UP[94]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[14].NEUR_V_UP[14]_i_2_n_0 ),
        .I5(NEUR_V_UP[94]),
        .O(\genblk2[94].NEUR_V_UP_reg[94] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[95].NEUR_V_DOWN[95]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[2]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[95]),
        .O(\genblk2[95].NEUR_V_DOWN_reg[95] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[95].NEUR_V_UP[95]_i_1 
       (.I0(\genblk2[5].NEUR_V_UP[5]_i_3_n_0 ),
        .I1(\genblk2[5].NEUR_V_UP[5]_i_2_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(NEUR_STATE_MONITOR[3]),
        .I4(\genblk2[15].NEUR_V_UP[15]_i_2_n_0 ),
        .I5(NEUR_V_UP[95]),
        .O(\genblk2[95].NEUR_V_UP_reg[95] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[96].NEUR_V_DOWN[96]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_DOWN[96]),
        .O(\genblk2[96].NEUR_V_DOWN_reg[96] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[96].NEUR_V_UP[96]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_3_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_4_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[0].NEUR_V_UP[0]_i_5_n_0 ),
        .I5(NEUR_V_UP[96]),
        .O(\genblk2[96].NEUR_V_UP_reg[96] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[97].NEUR_V_DOWN[97]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_DOWN[97]),
        .O(\genblk2[97].NEUR_V_DOWN_reg[97] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[97].NEUR_V_UP[97]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[1].NEUR_V_UP[1]_i_4_n_0 ),
        .I5(NEUR_V_UP[97]),
        .O(\genblk2[97].NEUR_V_UP_reg[97] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[98].NEUR_V_DOWN[98]_i_1 
       (.I0(\neur_cnt_reg[5]_0 ),
        .I1(\neur_cnt_reg[4]_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[98]),
        .O(\genblk2[98].NEUR_V_DOWN_reg[98] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[98].NEUR_V_UP[98]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[2].NEUR_V_UP[2]_i_2_n_0 ),
        .I5(NEUR_V_UP[98]),
        .O(\genblk2[98].NEUR_V_UP_reg[98] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[99].NEUR_V_DOWN[99]_i_1 
       (.I0(\genblk2[2].NEUR_V_DOWN[2]_i_2_n_0 ),
        .I1(\genblk2[2].NEUR_V_DOWN[2]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[99]),
        .O(\genblk2[99].NEUR_V_DOWN_reg[99] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[99].NEUR_V_UP[99]_i_1 
       (.I0(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I2(\genblk2[64].NEUR_V_UP[64]_i_2_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[3].NEUR_V_UP[3]_i_2_n_0 ),
        .I5(NEUR_V_UP[99]),
        .O(\genblk2[99].NEUR_V_UP_reg[99] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[9].NEUR_V_DOWN[9]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\neur_cnt_reg[5]_0 ),
        .I2(\neur_cnt_reg[4]_0 ),
        .I3(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_DOWN[9]),
        .O(\genblk2[9].NEUR_V_DOWN_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFDFFFF02000000)) 
    \genblk2[9].NEUR_V_UP[9]_i_1 
       (.I0(\genblk2[0].NEUR_V_UP[0]_i_2_n_0 ),
        .I1(\genblk2[1].NEUR_V_UP[1]_i_2_n_0 ),
        .I2(\genblk2[1].NEUR_V_UP[1]_i_3_n_0 ),
        .I3(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .I4(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ),
        .I5(NEUR_V_UP[9]),
        .O(\genblk2[9].NEUR_V_UP_reg[9] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \genblk2[9].NEUR_V_UP[9]_i_2 
       (.I0(CTRL_NEURMEM_ADDR[0]),
        .I1(CTRL_NEURMEM_ADDR[1]),
        .I2(CTRL_NEURMEM_ADDR[3]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .O(\genblk2[9].NEUR_V_UP[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \neur_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\neur_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666666660)) 
    \neur_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\neur_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \neur_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\neur_cnt[4]_i_2_n_0 ),
        .O(\neur_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \neur_cnt[3]_i_1 
       (.I0(\neur_cnt[4]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\neur_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \neur_cnt[4]_i_1 
       (.I0(\neur_cnt[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\neur_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \neur_cnt[4]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .O(\neur_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00000000FFFE)) 
    \neur_cnt[5]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\neur_cnt[5]_i_2_n_0 ),
        .I5(Q[5]),
        .O(\neur_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \neur_cnt[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\neur_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00000000FFFE)) 
    \neur_cnt[6]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\neur_cnt[6]_i_2_n_0 ),
        .I5(Q[6]),
        .O(\neur_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \neur_cnt[6]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\neur_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000100010001FFFF)) 
    \neur_cnt[7]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\neur_cnt[7]_i_3_n_0 ),
        .I5(AEROUT_CTRL_BUSY),
        .O(neur_cnt));
  LUT6 #(
    .INIT(64'hFFFE00000000FFFE)) 
    \neur_cnt[7]_i_2 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\neur_cnt[7]_i_4_n_0 ),
        .I5(Q[7]),
        .O(\neur_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE00000FFEEFFEE)) 
    \neur_cnt[7]_i_3 
       (.I0(\neur_cnt[7]_i_5_n_0 ),
        .I1(\FSM_sequential_state[2]_i_10_n_0 ),
        .I2(\genblk1[3].mem[3][7]_i_4_n_0 ),
        .I3(AERIN_ADDR[7]),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(\ctrl_cnt_reg_n_0_[0] ),
        .O(\neur_cnt[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \neur_cnt[7]_i_4 
       (.I0(\neur_cnt[6]_i_2_n_0 ),
        .I1(Q[6]),
        .O(\neur_cnt[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \neur_cnt[7]_i_5 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\neur_cnt[7]_i_5_n_0 ));
  FDCE \neur_cnt_reg[0] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \neur_cnt_reg[1] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \neur_cnt_reg[2] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \neur_cnt_reg[3] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \neur_cnt_reg[4] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \neur_cnt_reg[5] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \neur_cnt_reg[6] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \neur_cnt_reg[7] 
       (.C(CLK),
        .CE(neur_cnt),
        .CLR(RST_sync),
        .D(\neur_cnt[7]_i_2_n_0 ),
        .Q(Q[7]));
  LUT6 #(
    .INIT(64'hAA80808080808080)) 
    \neuron_state_monitor_samp[3]_i_1 
       (.I0(SPI_OUT_AER_MONITOR_EN),
        .I1(p_26_in),
        .I2(SPI_AER_SRC_CTRL_nNEUR),
        .I3(CTRL_NEURMEM_CS),
        .I4(CTRL_NEURMEM_WE),
        .I5(\aer_out_0/neuron_state_event2 ),
        .O(neuron_state_event));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \neuron_state_monitor_samp[3]_i_10 
       (.I0(CTRL_NEURMEM_ADDR[3]),
        .I1(SPI_MONITOR_NEUR_ADDR[3]),
        .I2(SPI_MONITOR_NEUR_ADDR[5]),
        .I3(\neur_cnt_reg[5]_0 ),
        .I4(SPI_MONITOR_NEUR_ADDR[4]),
        .I5(\neur_cnt_reg[4]_0 ),
        .O(\neuron_state_monitor_samp[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \neuron_state_monitor_samp[3]_i_11 
       (.I0(CTRL_NEURMEM_ADDR[0]),
        .I1(SPI_MONITOR_NEUR_ADDR[0]),
        .I2(SPI_MONITOR_NEUR_ADDR[2]),
        .I3(CTRL_NEURMEM_ADDR[2]),
        .I4(SPI_MONITOR_NEUR_ADDR[1]),
        .I5(CTRL_NEURMEM_ADDR[1]),
        .O(\neuron_state_monitor_samp[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \neuron_state_monitor_samp[3]_i_4 
       (.I0(SPI_MONITOR_NEUR_ADDR[7]),
        .I1(CTRL_NEURMEM_ADDR[7]),
        .I2(SPI_MONITOR_NEUR_ADDR[6]),
        .I3(CTRL_NEURMEM_ADDR[6]),
        .I4(\neuron_state_monitor_samp[3]_i_10_n_0 ),
        .I5(\neuron_state_monitor_samp[3]_i_11_n_0 ),
        .O(\aer_out_0/neuron_state_event2 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    state_core_next_i1_carry_i_16
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(SCHED_DATA_OUT[11]),
        .O(\FSM_sequential_state_reg[0]_3 [1]));
  LUT5 #(
    .INIT(32'h00400000)) 
    state_core_next_i1_carry_i_20
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(SCHED_DATA_OUT[12]),
        .O(\FSM_sequential_state_reg[0]_3 [2]));
  LUT5 #(
    .INIT(32'h00400000)) 
    state_core_next_i1_carry_i_23
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(SCHED_DATA_OUT[10]),
        .O(\FSM_sequential_state_reg[0]_3 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    state_inacc_next0_carry__0_i_4
       (.I0(event_inh),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry_i_1
       (.I0(\FSM_sequential_state_reg[0]_11 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .O(event_inh));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    state_inacc_next0_carry_i_10
       (.I0(CTRL_NEUR_VIRTS[1]),
        .I1(\FSM_sequential_state_reg[0]_2 ),
        .I2(\neuron_state_monitor_samp[0]_i_4_0 ),
        .I3(CTRL_SYNARRAY_ADDR[5]),
        .I4(\neuron_state_monitor_samp[0]_i_4 ),
        .O(\FSM_sequential_state_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5AFF5BF)) 
    state_inacc_next0_carry_i_11
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(\FSM_sequential_state_reg[0]_2 ),
        .I5(CTRL_NEUR_VIRTS[0]),
        .O(\FSM_sequential_state_reg[1]_2 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    state_inacc_next0_carry_i_12
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(SCHED_DATA_OUT[9]),
        .O(CTRL_NEUR_VIRTS[1]));
  LUT2 #(
    .INIT(4'h2)) 
    state_inacc_next0_carry_i_2
       (.I0(\FSM_sequential_state_reg[0]_11 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .O(\FSM_sequential_state_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[1]_i_2 
       (.I0(D[9]),
        .I1(D[6]),
        .I2(SPI_MONITOR_NEUR_ADDR[1]),
        .I3(D[3]),
        .I4(SPI_MONITOR_NEUR_ADDR[0]),
        .I5(D[0]),
        .O(\synapse_state_samp[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[1]_i_3 
       (.I0(D[21]),
        .I1(D[18]),
        .I2(SPI_MONITOR_NEUR_ADDR[1]),
        .I3(D[15]),
        .I4(SPI_MONITOR_NEUR_ADDR[0]),
        .I5(D[12]),
        .O(\synapse_state_samp[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[2]_i_2 
       (.I0(D[10]),
        .I1(D[7]),
        .I2(SPI_MONITOR_NEUR_ADDR[1]),
        .I3(D[4]),
        .I4(SPI_MONITOR_NEUR_ADDR[0]),
        .I5(D[1]),
        .O(\synapse_state_samp[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[2]_i_3 
       (.I0(D[22]),
        .I1(D[19]),
        .I2(SPI_MONITOR_NEUR_ADDR[1]),
        .I3(D[16]),
        .I4(SPI_MONITOR_NEUR_ADDR[0]),
        .I5(D[13]),
        .O(\synapse_state_samp[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \synapse_state_samp[3]_i_1 
       (.I0(\aer_out_0/synapse_state_event_cond0 ),
        .I1(SPI_OUT_AER_MONITOR_EN),
        .I2(CTRL_SYNARRAY_CS),
        .I3(CTRL_SYNARRAY_WE),
        .O(synapse_state_event_cond));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \synapse_state_samp[3]_i_10 
       (.I0(CTRL_SYNARRAY_ADDR[6]),
        .I1(SPI_MONITOR_SYN_ADDR[1]),
        .I2(SPI_MONITOR_SYN_ADDR[3]),
        .I3(CTRL_SYNARRAY_ADDR[8]),
        .I4(SPI_MONITOR_SYN_ADDR[2]),
        .I5(CTRL_SYNARRAY_ADDR[7]),
        .O(\synapse_state_samp[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \synapse_state_samp[3]_i_11 
       (.I0(CTRL_SYNARRAY_ADDR[3]),
        .I1(SPI_MONITOR_NEUR_ADDR[6]),
        .I2(SPI_MONITOR_SYN_ADDR[0]),
        .I3(CTRL_SYNARRAY_ADDR[5]),
        .I4(SPI_MONITOR_NEUR_ADDR[7]),
        .I5(CTRL_SYNARRAY_ADDR[4]),
        .O(\synapse_state_samp[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \synapse_state_samp[3]_i_12 
       (.I0(CTRL_SYNARRAY_ADDR[0]),
        .I1(SPI_MONITOR_NEUR_ADDR[3]),
        .I2(SPI_MONITOR_NEUR_ADDR[5]),
        .I3(CTRL_SYNARRAY_ADDR[2]),
        .I4(SPI_MONITOR_NEUR_ADDR[4]),
        .I5(CTRL_SYNARRAY_ADDR[1]),
        .O(\synapse_state_samp[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h10FF000020200000)) 
    \synapse_state_samp[3]_i_4 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(SRAM_reg_0_i_49_n_0),
        .I3(SRAM_reg_0_i_50_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(CTRL_SYNARRAY_WE));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[3]_i_5 
       (.I0(D[11]),
        .I1(D[8]),
        .I2(SPI_MONITOR_NEUR_ADDR[1]),
        .I3(D[5]),
        .I4(SPI_MONITOR_NEUR_ADDR[0]),
        .I5(D[2]),
        .O(\synapse_state_samp[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[3]_i_6 
       (.I0(D[23]),
        .I1(D[20]),
        .I2(SPI_MONITOR_NEUR_ADDR[1]),
        .I3(D[17]),
        .I4(SPI_MONITOR_NEUR_ADDR[0]),
        .I5(D[14]),
        .O(\synapse_state_samp[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \synapse_state_samp[3]_i_9 
       (.I0(CTRL_SYNARRAY_ADDR[9]),
        .I1(SPI_MONITOR_SYN_ADDR[4]),
        .I2(SPI_MONITOR_SYN_ADDR[6]),
        .I3(CTRL_SYNARRAY_ADDR[11]),
        .I4(SPI_MONITOR_SYN_ADDR[5]),
        .I5(CTRL_SYNARRAY_ADDR[10]),
        .O(\synapse_state_samp[3]_i_9_n_0 ));
  MUXF7 \synapse_state_samp_reg[1]_i_1 
       (.I0(\synapse_state_samp[1]_i_2_n_0 ),
        .I1(\synapse_state_samp[1]_i_3_n_0 ),
        .O(\SPI_MONITOR_NEUR_ADDR_reg[2] [0]),
        .S(SPI_MONITOR_NEUR_ADDR[2]));
  MUXF7 \synapse_state_samp_reg[2]_i_1 
       (.I0(\synapse_state_samp[2]_i_2_n_0 ),
        .I1(\synapse_state_samp[2]_i_3_n_0 ),
        .O(\SPI_MONITOR_NEUR_ADDR_reg[2] [1]),
        .S(SPI_MONITOR_NEUR_ADDR[2]));
  MUXF7 \synapse_state_samp_reg[3]_i_2 
       (.I0(\synapse_state_samp[3]_i_5_n_0 ),
        .I1(\synapse_state_samp[3]_i_6_n_0 ),
        .O(\SPI_MONITOR_NEUR_ADDR_reg[2] [2]),
        .S(SPI_MONITOR_NEUR_ADDR[2]));
  CARRY4 \synapse_state_samp_reg[3]_i_3 
       (.CI(\synapse_state_samp_reg[3]_i_7_n_0 ),
        .CO({\NLW_synapse_state_samp_reg[3]_i_3_CO_UNCONNECTED [3:1],\aer_out_0/synapse_state_event_cond0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_synapse_state_samp_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  CARRY4 \synapse_state_samp_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\synapse_state_samp_reg[3]_i_7_n_0 ,\synapse_state_samp_reg[3]_i_7_n_1 ,\synapse_state_samp_reg[3]_i_7_n_2 ,\synapse_state_samp_reg[3]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_synapse_state_samp_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\synapse_state_samp[3]_i_9_n_0 ,\synapse_state_samp[3]_i_10_n_0 ,\synapse_state_samp[3]_i_11_n_0 ,\synapse_state_samp[3]_i_12_n_0 }));
endmodule

module ODIN_design_ODIN_0_0_fifo
   (empty_burst_fifo,
    \priority_reg[7] ,
    \priority_reg[5] ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[5]_0 ,
    \priority_reg[0] ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[4] ,
    \priority_reg[3] ,
    data_out_fifo,
    \fill_cnt_reg[4]_0 ,
    Q,
    \write_ptr_reg[0]_0 ,
    \priority_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[3].mem[3][8]_i_7 ,
    \genblk1[3].mem[3][8]_i_4__3_0 ,
    \genblk1[3].mem[3][8]_i_3__28_0 ,
    \genblk1[3].mem[3][8]_i_3__28_1 ,
    \genblk1[3].mem[3][8]_i_11__6_0 ,
    \read_ptr_reg[0]_0 ,
    \read_ptr_reg[0]_1 ,
    \read_ptr_reg[0]_2 ,
    \read_ptr_reg[0]_3 ,
    \genblk1[3].mem[3][8]_i_3__15 ,
    \genblk1[3].mem[3][8]_i_3__15_0 ,
    \genblk1[3].mem[3][8]_i_3__15_1 ,
    \genblk1[3].mem[3][8]_i_3__15_2 ,
    \genblk1[3].mem[3][8]_i_7__1 ,
    \genblk1[3].mem[3][8]_i_7__1_0 ,
    \genblk1[3].mem[3][8]_i_7__1_1 ,
    \genblk1[3].mem[3][8]_i_7__1_2 ,
    \genblk1[3].mem[3][8]_i_7__1_3 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[3].mem[3][8]_i_3__15_3 ,
    \genblk1[3].mem[3][8]_i_3__15_4 ,
    \priority_reg[0]_1 ,
    \genblk1[3].mem[3][8]_i_3__15_5 ,
    \genblk1[3].mem[3][8]_i_3__15_6 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[3].mem[3][8]_i_10_0 ,
    \genblk1[3].mem[3][8]_i_10_1 ,
    \genblk1[3].mem[3][8]_i_5__9_0 ,
    \genblk1[3].mem[3][8]_i_5__9_1 ,
    \genblk1[3].mem[3][8]_i_3__28_2 ,
    \genblk1[3].mem[3][8]_i_3__28_3 ,
    \genblk1[3].mem[3][8]_i_8__16_0 ,
    \genblk1[3].mem[3][8]_i_8__16_1 ,
    CLK,
    rst_priority,
    data_in);
  output [0:0]empty_burst_fifo;
  output \priority_reg[7] ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[0] ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[4] ;
  output \priority_reg[3] ;
  output [8:0]data_out_fifo;
  input \fill_cnt_reg[4]_0 ;
  input [5:0]Q;
  input \write_ptr_reg[0]_0 ;
  input \priority_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[3].mem[3][8]_i_7 ;
  input \genblk1[3].mem[3][8]_i_4__3_0 ;
  input \genblk1[3].mem[3][8]_i_3__28_0 ;
  input \genblk1[3].mem[3][8]_i_3__28_1 ;
  input \genblk1[3].mem[3][8]_i_11__6_0 ;
  input \read_ptr_reg[0]_0 ;
  input \read_ptr_reg[0]_1 ;
  input \read_ptr_reg[0]_2 ;
  input \read_ptr_reg[0]_3 ;
  input \genblk1[3].mem[3][8]_i_3__15 ;
  input \genblk1[3].mem[3][8]_i_3__15_0 ;
  input \genblk1[3].mem[3][8]_i_3__15_1 ;
  input \genblk1[3].mem[3][8]_i_3__15_2 ;
  input \genblk1[3].mem[3][8]_i_7__1 ;
  input \genblk1[3].mem[3][8]_i_7__1_0 ;
  input \genblk1[3].mem[3][8]_i_7__1_1 ;
  input \genblk1[3].mem[3][8]_i_7__1_2 ;
  input \genblk1[3].mem[3][8]_i_7__1_3 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[3].mem[3][8]_i_3__15_3 ;
  input \genblk1[3].mem[3][8]_i_3__15_4 ;
  input \priority_reg[0]_1 ;
  input \genblk1[3].mem[3][8]_i_3__15_5 ;
  input \genblk1[3].mem[3][8]_i_3__15_6 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[3].mem[3][8]_i_10_0 ;
  input \genblk1[3].mem[3][8]_i_10_1 ;
  input \genblk1[3].mem[3][8]_i_5__9_0 ;
  input \genblk1[3].mem[3][8]_i_5__9_1 ;
  input \genblk1[3].mem[3][8]_i_3__28_2 ;
  input \genblk1[3].mem[3][8]_i_3__28_3 ;
  input \genblk1[3].mem[3][8]_i_8__16_0 ;
  input \genblk1[3].mem[3][8]_i_8__16_1 ;
  input CLK;
  input rst_priority;
  input [7:0]data_in;

  wire CLK;
  wire [5:0]Q;
  wire [7:0]data_in;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_10__39_n_0;
  wire empty_i_1_n_0;
  wire empty_i_20__3_n_0;
  wire \fill_cnt[0]_i_1_n_0 ;
  wire \fill_cnt[1]_i_1__35_n_0 ;
  wire \fill_cnt[2]_i_1_n_0 ;
  wire \fill_cnt[3]_i_1_n_0 ;
  wire \fill_cnt[3]_i_2_n_0 ;
  wire \fill_cnt[4]_i_1_n_0 ;
  wire \fill_cnt[4]_i_2_n_0 ;
  wire \fill_cnt[4]_i_3__34_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__8_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire [8:0]\genblk1[0].mem_reg[0]_3 ;
  wire \genblk1[1].mem[1][8]_i_1__7_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_2 ;
  wire \genblk1[2].mem[2][8]_i_1__7_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_1 ;
  wire \genblk1[3].mem[3][8]_i_10_0 ;
  wire \genblk1[3].mem[3][8]_i_10_1 ;
  wire \genblk1[3].mem[3][8]_i_11__6_0 ;
  wire \genblk1[3].mem[3][8]_i_11__6_n_0 ;
  wire \genblk1[3].mem[3][8]_i_12__1_n_0 ;
  wire \genblk1[3].mem[3][8]_i_1__7_n_0 ;
  wire \genblk1[3].mem[3][8]_i_21_n_0 ;
  wire \genblk1[3].mem[3][8]_i_25_n_0 ;
  wire \genblk1[3].mem[3][8]_i_32_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__15 ;
  wire \genblk1[3].mem[3][8]_i_3__15_0 ;
  wire \genblk1[3].mem[3][8]_i_3__15_1 ;
  wire \genblk1[3].mem[3][8]_i_3__15_2 ;
  wire \genblk1[3].mem[3][8]_i_3__15_3 ;
  wire \genblk1[3].mem[3][8]_i_3__15_4 ;
  wire \genblk1[3].mem[3][8]_i_3__15_5 ;
  wire \genblk1[3].mem[3][8]_i_3__15_6 ;
  wire \genblk1[3].mem[3][8]_i_3__28_0 ;
  wire \genblk1[3].mem[3][8]_i_3__28_1 ;
  wire \genblk1[3].mem[3][8]_i_3__28_2 ;
  wire \genblk1[3].mem[3][8]_i_3__28_3 ;
  wire \genblk1[3].mem[3][8]_i_4__3_0 ;
  wire \genblk1[3].mem[3][8]_i_4__3_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__9_0 ;
  wire \genblk1[3].mem[3][8]_i_5__9_1 ;
  wire \genblk1[3].mem[3][8]_i_5__9_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7 ;
  wire \genblk1[3].mem[3][8]_i_7__1 ;
  wire \genblk1[3].mem[3][8]_i_7__1_0 ;
  wire \genblk1[3].mem[3][8]_i_7__1_1 ;
  wire \genblk1[3].mem[3][8]_i_7__1_2 ;
  wire \genblk1[3].mem[3][8]_i_7__1_3 ;
  wire \genblk1[3].mem[3][8]_i_8__16_0 ;
  wire \genblk1[3].mem[3][8]_i_8__16_1 ;
  wire \genblk1[3].mem[3][8]_i_8__16_n_0 ;
  wire \genblk1[3].mem[3][8]_i_9__20_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_0 ;
  wire [0:0]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n0;
  wire \priority_reg[0] ;
  wire \priority_reg[0]_0 ;
  wire \priority_reg[0]_1 ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[7] ;
  wire push_req_n0;
  wire \read_ptr[0]_i_1_n_0 ;
  wire \read_ptr[1]_i_1_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire \read_ptr_reg[0]_3 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1_n_0 ;
  wire \write_ptr[4]_i_1_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[0]_i_35 
       (.I0(\genblk1[1].mem_reg[1]_2 [2]),
        .I1(\genblk1[0].mem_reg[0]_3 [2]),
        .I2(\genblk1[3].mem_reg[3]_0 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[0]_i_36 
       (.I0(\genblk1[1].mem_reg[1]_2 [0]),
        .I1(\genblk1[0].mem_reg[0]_3 [0]),
        .I2(\genblk1[3].mem_reg[3]_0 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[0]_i_37 
       (.I0(\genblk1[1].mem_reg[1]_2 [4]),
        .I1(\genblk1[0].mem_reg[0]_3 [4]),
        .I2(\genblk1[3].mem_reg[3]_0 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[1]_i_30 
       (.I0(\genblk1[1].mem_reg[1]_2 [5]),
        .I1(\genblk1[0].mem_reg[0]_3 [5]),
        .I2(\genblk1[3].mem_reg[3]_0 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[1]_i_31 
       (.I0(\genblk1[1].mem_reg[1]_2 [1]),
        .I1(\genblk1[0].mem_reg[0]_3 [1]),
        .I2(\genblk1[3].mem_reg[3]_0 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[6]_i_26 
       (.I0(\genblk1[1].mem_reg[1]_2 [6]),
        .I1(\genblk1[0].mem_reg[0]_3 [6]),
        .I2(\genblk1[3].mem_reg[3]_0 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_214 
       (.I0(\genblk1[1].mem_reg[1]_2 [7]),
        .I1(\genblk1[0].mem_reg[0]_3 [7]),
        .I2(\genblk1[3].mem_reg[3]_0 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_936 
       (.I0(\genblk1[1].mem_reg[1]_2 [8]),
        .I1(\genblk1[0].mem_reg[0]_3 [8]),
        .I2(\genblk1[3].mem_reg[3]_0 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    SRAM_reg_0_i_165
       (.I0(\genblk1[1].mem_reg[1]_2 [3]),
        .I1(\genblk1[0].mem_reg[0]_3 [3]),
        .I2(\genblk1[3].mem_reg[3]_0 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_1 [3]),
        .O(data_out_fifo[3]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1
       (.I0(empty0),
        .I1(push_req_n0),
        .I2(pop_req_n0),
        .I3(empty_burst_fifo),
        .O(empty_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    empty_i_10__39
       (.I0(fill_cnt_reg[2]),
        .I1(fill_cnt_reg[1]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[3]),
        .I4(fill_cnt_reg[0]),
        .I5(empty_i_20__3_n_0),
        .O(empty_i_10__39_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    empty_i_20__3
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_2 ),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\read_ptr_reg[0]_3 ),
        .O(empty_i_20__3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_3__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    empty_i_4__56
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(Q[0]),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(\priority_reg[7] ),
        .I4(empty_i_10__39_n_0),
        .O(push_req_n0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_5__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .O(pop_req_n0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__35 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0),
        .I3(push_req_n0),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__35_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0),
        .I3(push_req_n0),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1 
       (.I0(push_req_n0),
        .I1(\fill_cnt[3]_i_2_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2 
       (.I0(\priority_reg[0] ),
        .I1(\read_ptr_reg[0]_3 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0),
        .I2(pop_req_n0),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__34_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    \fill_cnt[4]_i_3__34 
       (.I0(\fill_cnt[3]_i_2_n_0 ),
        .I1(empty_i_10__39_n_0),
        .I2(\priority_reg[7] ),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(Q[0]),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__34_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__35_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__8 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0),
        .O(\genblk1[0].mem[0][8]_i_1__8_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[0]),
        .Q(\genblk1[0].mem_reg[0]_3 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[1]),
        .Q(\genblk1[0].mem_reg[0]_3 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[2]),
        .Q(\genblk1[0].mem_reg[0]_3 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[3]),
        .Q(\genblk1[0].mem_reg[0]_3 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[4]),
        .Q(\genblk1[0].mem_reg[0]_3 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[5]),
        .Q(\genblk1[0].mem_reg[0]_3 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[6]),
        .Q(\genblk1[0].mem_reg[0]_3 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(data_in[7]),
        .Q(\genblk1[0].mem_reg[0]_3 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__8_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_3 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__7 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0),
        .O(\genblk1[1].mem[1][8]_i_1__7_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[0]),
        .Q(\genblk1[1].mem_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[1]),
        .Q(\genblk1[1].mem_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[2]),
        .Q(\genblk1[1].mem_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[3]),
        .Q(\genblk1[1].mem_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[4]),
        .Q(\genblk1[1].mem_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[5]),
        .Q(\genblk1[1].mem_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[6]),
        .Q(\genblk1[1].mem_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(data_in[7]),
        .Q(\genblk1[1].mem_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__7_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_2 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__7 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0),
        .O(\genblk1[2].mem[2][8]_i_1__7_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[0]),
        .Q(\genblk1[2].mem_reg[2]_1 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[1]),
        .Q(\genblk1[2].mem_reg[2]_1 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[2]),
        .Q(\genblk1[2].mem_reg[2]_1 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[3]),
        .Q(\genblk1[2].mem_reg[2]_1 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[4]),
        .Q(\genblk1[2].mem_reg[2]_1 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[5]),
        .Q(\genblk1[2].mem_reg[2]_1 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[6]),
        .Q(\genblk1[2].mem_reg[2]_1 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(data_in[7]),
        .Q(\genblk1[2].mem_reg[2]_1 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__7_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_1 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80A080A08FAF80AF)) 
    \genblk1[3].mem[3][8]_i_10 
       (.I0(\genblk1[3].mem[3][8]_i_25_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__15 ),
        .I2(\genblk1[3].mem[3][8]_i_3__15_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__15_1 ),
        .I4(\genblk1[3].mem[3][8]_i_3__15_2 ),
        .I5(\priority_reg[5] ),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'hF0F00040F0F03070)) 
    \genblk1[3].mem[3][8]_i_11__6 
       (.I0(\genblk1[3].mem[3][8]_i_4__3_0 ),
        .I1(Q[1]),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(Q[2]),
        .I4(\genblk1[3].mem[3][8]_i_32_n_0 ),
        .I5(\priority_reg[5]_0 ),
        .O(\genblk1[3].mem[3][8]_i_11__6_n_0 ));
  LUT6 #(
    .INIT(64'h82C3C3C38200C3C3)) 
    \genblk1[3].mem[3][8]_i_12__1 
       (.I0(\genblk1[3].mem[3][8]_i_5__9_0 ),
        .I1(Q[1]),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_5__9_1 ),
        .O(\genblk1[3].mem[3][8]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBBF0B0B0BB0)) 
    \genblk1[3].mem[3][8]_i_14 
       (.I0(\genblk1[3].mem[3][8]_i_3__15_3 ),
        .I1(\genblk1[3].mem[3][8]_i_3__15_4 ),
        .I2(Q[1]),
        .I3(\priority_reg[0]_1 ),
        .I4(\genblk1[3].mem[3][8]_i_3__15_5 ),
        .I5(\genblk1[3].mem[3][8]_i_3__15_6 ),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__7 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0),
        .O(\genblk1[3].mem[3][8]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFFCAFCFCFAFCF)) 
    \genblk1[3].mem[3][8]_i_21 
       (.I0(\genblk1[3].mem[3][8]_i_8__16_0 ),
        .I1(\genblk1[3].mem[3][8]_i_8__16_1 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\priority_reg[2]_rep__0 ),
        .I5(Q[2]),
        .O(\genblk1[3].mem[3][8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBEBBBEBBFFFF3C33)) 
    \genblk1[3].mem[3][8]_i_25 
       (.I0(\genblk1[3].mem[3][8]_i_10_0 ),
        .I1(Q[2]),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_10_1 ),
        .I5(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0EEE000000000)) 
    \genblk1[3].mem[3][8]_i_2__48 
       (.I0(\priority_reg[1]_rep__0 ),
        .I1(Q[0]),
        .I2(\genblk1[3].mem[3][8]_i_4__3_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\genblk1[3].mem[3][8]_i_5__9_n_0 ),
        .I5(\priority_reg[7] ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0000000002AAA800)) 
    \genblk1[3].mem[3][8]_i_30 
       (.I0(Q[3]),
        .I1(\priority_reg[0]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\genblk1[3].mem[3][8]_i_7 ),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000000002A8)) 
    \genblk1[3].mem[3][8]_i_32 
       (.I0(Q[1]),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\priority_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\genblk1[3].mem[3][8]_i_11__6_0 ),
        .I5(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    \genblk1[3].mem[3][8]_i_33 
       (.I0(Q[3]),
        .I1(\genblk1[3].mem[3][8]_i_7__1 ),
        .I2(\genblk1[3].mem[3][8]_i_7__1_0 ),
        .I3(\genblk1[3].mem[3][8]_i_7__1_1 ),
        .I4(\genblk1[3].mem[3][8]_i_7__1_2 ),
        .I5(\genblk1[3].mem[3][8]_i_7__1_3 ),
        .O(\priority_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hDDCFDDCC)) 
    \genblk1[3].mem[3][8]_i_3__28 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[3].mem[3][8]_i_8__16_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_9__20_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[0]_0 ),
        .O(\priority_reg[1]_rep__0 ));
  LUT5 #(
    .INIT(32'hFFFF04FF)) 
    \genblk1[3].mem[3][8]_i_4__3 
       (.I0(\priority_reg[4] ),
        .I1(\priority_reg[0]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(Q[0]),
        .I4(\genblk1[3].mem[3][8]_i_11__6_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEFF00FF00ABAB)) 
    \genblk1[3].mem[3][8]_i_5__9 
       (.I0(\genblk1[3].mem[3][8]_i_12__1_n_0 ),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\priority_reg[3] ),
        .I4(\priority_reg[0]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_0 ),
        .O(\genblk1[3].mem[3][8]_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'h1011111111111111)) 
    \genblk1[3].mem[3][8]_i_6__41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\priority_reg[7] ));
  LUT6 #(
    .INIT(64'h3F33000055550000)) 
    \genblk1[3].mem[3][8]_i_8__16 
       (.I0(\genblk1[3].mem[3][8]_i_21_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__28_2 ),
        .I2(\genblk1[3].mem[3][8]_i_3__28_3 ),
        .I3(\genblk1[3].mem[3][8]_i_3__15_4 ),
        .I4(\priority_reg[2]_rep__0 ),
        .I5(Q[1]),
        .O(\genblk1[3].mem[3][8]_i_8__16_n_0 ));
  LUT6 #(
    .INIT(64'hF7D5FFFFFFFFF7D5)) 
    \genblk1[3].mem[3][8]_i_9__20 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\genblk1[3].mem[3][8]_i_3__28_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__28_1 ),
        .I4(\priority_reg[2]_rep__0 ),
        .I5(Q[1]),
        .O(\genblk1[3].mem[3][8]_i_9__20_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[0]),
        .Q(\genblk1[3].mem_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[1]),
        .Q(\genblk1[3].mem_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[2]),
        .Q(\genblk1[3].mem_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[3]),
        .Q(\genblk1[3].mem_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[4]),
        .Q(\genblk1[3].mem_reg[3]_0 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[5]),
        .Q(\genblk1[3].mem_reg[3]_0 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[6]),
        .Q(\genblk1[3].mem_reg[3]_0 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(data_in[7]),
        .Q(\genblk1[3].mem_reg[3]_0 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__7_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_0 [8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \priority[0]_i_2 
       (.I0(\priority_reg[0]_0 ),
        .I1(\priority_reg[0]_1 ),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \read_ptr[0]_i_3 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_0 ),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\read_ptr_reg[0]_2 ),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1 
       (.I0(push_req_n0),
        .O(\write_ptr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_0
   (empty_burst_fifo,
    \priority_reg[3] ,
    \priority_reg[3]_0 ,
    \priority_reg[2]_rep__1 ,
    data_out_fifo,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_2 ,
    \genblk1[3].mem[3][8]_i_5__52 ,
    Q,
    \genblk1[3].mem[3][8]_i_4__12 ,
    \genblk1[3].mem[3][8]_i_4__12_0 ,
    \read_ptr_reg[0]_0 ,
    \read_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \fill_cnt[4]_i_3__40_0 ,
    \fill_cnt[4]_i_3__40_1 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[3] ;
  output \priority_reg[3]_0 ;
  output \priority_reg[2]_rep__1 ;
  output [8:0]data_out_fifo;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_2 ;
  input \genblk1[3].mem[3][8]_i_5__52 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_4__12 ;
  input \genblk1[3].mem[3][8]_i_4__12_0 ;
  input \read_ptr_reg[0]_0 ;
  input \read_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \fill_cnt[4]_i_3__40_0 ;
  input \fill_cnt[4]_i_3__40_1 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__9_n_0;
  wire empty_i_5__28_n_0;
  wire empty_i_8__0_n_0;
  wire \fill_cnt[0]_i_1__9_n_0 ;
  wire \fill_cnt[1]_i_1__41_n_0 ;
  wire \fill_cnt[2]_i_1__9_n_0 ;
  wire \fill_cnt[3]_i_1__9_n_0 ;
  wire \fill_cnt[3]_i_2__9_n_0 ;
  wire \fill_cnt[4]_i_1__9_n_0 ;
  wire \fill_cnt[4]_i_2__9_n_0 ;
  wire \fill_cnt[4]_i_3__40_0 ;
  wire \fill_cnt[4]_i_3__40_1 ;
  wire \fill_cnt[4]_i_3__40_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__18_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_43 ;
  wire \genblk1[1].mem[1][8]_i_1__17_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_42 ;
  wire \genblk1[2].mem[2][8]_i_1__17_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_41 ;
  wire \genblk1[3].mem[3][8]_i_1__17_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__18_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__12 ;
  wire \genblk1[3].mem[3][8]_i_4__12_0 ;
  wire \genblk1[3].mem[3][8]_i_4__19_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__52 ;
  wire [8:0]\genblk1[3].mem_reg[3]_40 ;
  wire [10:10]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n037_out;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire push_req_n039_out;
  wire \read_ptr[0]_i_1__9_n_0 ;
  wire \read_ptr[1]_i_1__9_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__9_n_0 ;
  wire \write_ptr[4]_i_1__9_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_338 
       (.I0(\genblk1[1].mem_reg[1]_42 [3]),
        .I1(\genblk1[0].mem_reg[0]_43 [3]),
        .I2(\genblk1[3].mem_reg[3]_40 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_466 
       (.I0(\genblk1[1].mem_reg[1]_42 [5]),
        .I1(\genblk1[0].mem_reg[0]_43 [5]),
        .I2(\genblk1[3].mem_reg[3]_40 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_542 
       (.I0(\genblk1[1].mem_reg[1]_42 [4]),
        .I1(\genblk1[0].mem_reg[0]_43 [4]),
        .I2(\genblk1[3].mem_reg[3]_40 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_684 
       (.I0(\genblk1[1].mem_reg[1]_42 [7]),
        .I1(\genblk1[0].mem_reg[0]_43 [7]),
        .I2(\genblk1[3].mem_reg[3]_40 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_756 
       (.I0(\genblk1[1].mem_reg[1]_42 [1]),
        .I1(\genblk1[0].mem_reg[0]_43 [1]),
        .I2(\genblk1[3].mem_reg[3]_40 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_788 
       (.I0(\genblk1[1].mem_reg[1]_42 [8]),
        .I1(\genblk1[0].mem_reg[0]_43 [8]),
        .I2(\genblk1[3].mem_reg[3]_40 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_804 
       (.I0(\genblk1[1].mem_reg[1]_42 [0]),
        .I1(\genblk1[0].mem_reg[0]_43 [0]),
        .I2(\genblk1[3].mem_reg[3]_40 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_868 
       (.I0(\genblk1[1].mem_reg[1]_42 [2]),
        .I1(\genblk1[0].mem_reg[0]_43 [2]),
        .I2(\genblk1[3].mem_reg[3]_40 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_908 
       (.I0(\genblk1[1].mem_reg[1]_42 [6]),
        .I1(\genblk1[0].mem_reg[0]_43 [6]),
        .I2(\genblk1[3].mem_reg[3]_40 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_41 [6]),
        .O(data_out_fifo[6]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__9
       (.I0(empty0),
        .I1(push_req_n039_out),
        .I2(pop_req_n037_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__8
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    empty_i_3__18
       (.I0(\fill_cnt_reg[4]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__28_n_0),
        .I3(\fill_cnt_reg[4]_1 ),
        .I4(\fill_cnt_reg[4]_0 ),
        .O(push_req_n039_out));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__40
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(empty_burst_fifo),
        .O(pop_req_n037_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040007)) 
    empty_i_5__28
       (.I0(\fill_cnt[4]_i_3__40_0 ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\fill_cnt[4]_i_3__40_1 ),
        .I5(empty_i_8__0_n_0),
        .O(empty_i_5__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__0_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__9_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__9 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__41 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n037_out),
        .I3(push_req_n039_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__41_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__9 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n037_out),
        .I3(push_req_n039_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__9 
       (.I0(push_req_n039_out),
        .I1(\fill_cnt[3]_i_2__9_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h0000FEFF)) 
    \fill_cnt[3]_i_2__9 
       (.I0(\read_ptr_reg[0]_1 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\read_ptr_reg[0]_0 ),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__9 
       (.I0(empty_burst_fifo),
        .I1(push_req_n039_out),
        .I2(pop_req_n037_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__9 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__40_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__40 
       (.I0(\fill_cnt[3]_i_2__9_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(empty_i_5__28_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_2 ),
        .O(\fill_cnt[4]_i_3__40_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__9_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__41_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__9_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__9_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__9_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__18 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n039_out),
        .O(\genblk1[0].mem[0][8]_i_1__18_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_43 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_43 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_43 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_43 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_43 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_43 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_43 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_43 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__18_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_43 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__17 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n039_out),
        .O(\genblk1[1].mem[1][8]_i_1__17_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_42 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_42 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_42 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_42 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_42 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_42 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_42 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_42 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__17_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_42 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__17 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n039_out),
        .O(\genblk1[2].mem[2][8]_i_1__17_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_41 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_41 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_41 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_41 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_41 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_41 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_41 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_41 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__17_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_41 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__17 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n039_out),
        .O(\genblk1[3].mem[3][8]_i_1__17_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \genblk1[3].mem[3][8]_i_2__37 
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__18_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_4__19_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_3__11 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \genblk1[3].mem[3][8]_i_3__18 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\genblk1[3].mem[3][8]_i_3__18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_4__19 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_11 ),
        .I4(\genblk1[0].mem_reg[0][8]_12 ),
        .I5(\priority_reg[3]_0 ),
        .O(\genblk1[3].mem[3][8]_i_4__19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFEFFFE)) 
    \genblk1[3].mem[3][8]_i_7__43 
       (.I0(\genblk1[3].mem[3][8]_i_4__12 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\priority_reg[3] ),
        .I5(\genblk1[3].mem[3][8]_i_4__12_0 ),
        .O(\priority_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1[3].mem[3][8]_i_8__28 
       (.I0(\genblk1[3].mem[3][8]_i_5__52 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\priority_reg[3] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_40 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_40 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_40 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_40 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_40 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_40 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_40 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_40 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__17_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_40 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \read_ptr[0]_i_1__9 
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__9 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n037_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__9_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__9_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__9_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__9 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__9 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__9 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__9 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__9 
       (.I0(push_req_n039_out),
        .O(\write_ptr[4]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__9 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__9_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__9_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_1
   (empty_burst_fifo,
    \priority_reg[1]_rep__0 ,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[4] ,
    \priority_reg[2]_rep__1_1 ,
    \priority_reg[5]_2 ,
    data_out_fifo,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    empty_i_17__1,
    empty_i_17__1_0,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    empty_i_3__20,
    empty_i_3__20_0,
    empty_i_3__20_1,
    \genblk1[3].mem[3][8]_i_3__18 ,
    empty_i_3__20_2,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[3].mem[3][8]_i_3__18_0 ,
    \genblk1[3].mem[3][8]_i_3__18_1 ,
    \genblk1[3].mem[3][8]_i_3__18_2 ,
    \genblk1[3].mem[3][8]_i_4__8 ,
    \genblk1[3].mem[3][8]_i_4__8_0 ,
    \fill_cnt[4]_i_3__5_0 ,
    \fill_cnt[4]_i_3__5_1 ,
    empty_i_3__18,
    empty_i_6__18,
    empty_i_6__18_0,
    empty_i_6__18_1,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[3].mem[3][8]_i_3__18_3 ,
    \genblk1[3].mem[3][8]_i_3__18_4 ,
    empty_i_8__26,
    empty_i_8__26_0,
    empty_i_7__30,
    empty_i_7__30_0,
    empty_i_7__30_1,
    empty_i_7__30_2,
    empty_i_7__30_3,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep__1_1 ;
  output \priority_reg[5]_2 ;
  output [8:0]data_out_fifo;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input empty_i_17__1;
  input empty_i_17__1_0;
  input \fill_cnt_reg[1]_0 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input empty_i_3__20;
  input empty_i_3__20_0;
  input empty_i_3__20_1;
  input \genblk1[3].mem[3][8]_i_3__18 ;
  input empty_i_3__20_2;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[3].mem[3][8]_i_3__18_0 ;
  input \genblk1[3].mem[3][8]_i_3__18_1 ;
  input \genblk1[3].mem[3][8]_i_3__18_2 ;
  input \genblk1[3].mem[3][8]_i_4__8 ;
  input \genblk1[3].mem[3][8]_i_4__8_0 ;
  input \fill_cnt[4]_i_3__5_0 ;
  input \fill_cnt[4]_i_3__5_1 ;
  input empty_i_3__18;
  input empty_i_6__18;
  input empty_i_6__18_0;
  input empty_i_6__18_1;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[3].mem[3][8]_i_3__18_3 ;
  input \genblk1[3].mem[3][8]_i_3__18_4 ;
  input empty_i_8__26;
  input empty_i_8__26_0;
  input empty_i_7__30;
  input empty_i_7__30_0;
  input empty_i_7__30_1;
  input empty_i_7__30_2;
  input empty_i_7__30_3;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire CLK;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_17__1;
  wire empty_i_17__1_0;
  wire empty_i_1__10_n_0;
  wire empty_i_3__18;
  wire empty_i_3__20;
  wire empty_i_3__20_0;
  wire empty_i_3__20_1;
  wire empty_i_3__20_2;
  wire empty_i_6__13_n_0;
  wire empty_i_6__18;
  wire empty_i_6__18_0;
  wire empty_i_6__18_1;
  wire empty_i_7__30;
  wire empty_i_7__30_0;
  wire empty_i_7__30_1;
  wire empty_i_7__30_2;
  wire empty_i_7__30_3;
  wire empty_i_8__26;
  wire empty_i_8__26_0;
  wire empty_i_9__1_n_0;
  wire \fill_cnt[0]_i_1__10_n_0 ;
  wire \fill_cnt[1]_i_1__6_n_0 ;
  wire \fill_cnt[2]_i_1__10_n_0 ;
  wire \fill_cnt[3]_i_1__10_n_0 ;
  wire \fill_cnt[3]_i_2__10_n_0 ;
  wire \fill_cnt[4]_i_1__10_n_0 ;
  wire \fill_cnt[4]_i_2__10_n_0 ;
  wire \fill_cnt[4]_i_3__5_0 ;
  wire \fill_cnt[4]_i_3__5_1 ;
  wire \fill_cnt[4]_i_3__5_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__21_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire [8:0]\genblk1[0].mem_reg[0]_47 ;
  wire \genblk1[1].mem[1][8]_i_1__20_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_46 ;
  wire \genblk1[2].mem[2][8]_i_1__20_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_45 ;
  wire \genblk1[3].mem[3][8]_i_1__20_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__18 ;
  wire \genblk1[3].mem[3][8]_i_3__18_0 ;
  wire \genblk1[3].mem[3][8]_i_3__18_1 ;
  wire \genblk1[3].mem[3][8]_i_3__18_2 ;
  wire \genblk1[3].mem[3][8]_i_3__18_3 ;
  wire \genblk1[3].mem[3][8]_i_3__18_4 ;
  wire \genblk1[3].mem[3][8]_i_4__8 ;
  wire \genblk1[3].mem[3][8]_i_4__8_0 ;
  wire \genblk1[3].mem[3][8]_i_4__9_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__23_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_44 ;
  wire [11:11]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n041_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[2]_rep__1_1 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire push_req_n043_out;
  wire \read_ptr[0]_i_1__10_n_0 ;
  wire \read_ptr[1]_i_1__10_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__10_n_0 ;
  wire \write_ptr[4]_i_1__10_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_660 
       (.I0(\genblk1[1].mem_reg[1]_46 [2]),
        .I1(\genblk1[0].mem_reg[0]_47 [2]),
        .I2(\genblk1[3].mem_reg[3]_44 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_724 
       (.I0(\genblk1[1].mem_reg[1]_46 [6]),
        .I1(\genblk1[0].mem_reg[0]_47 [6]),
        .I2(\genblk1[3].mem_reg[3]_44 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_740 
       (.I0(\genblk1[1].mem_reg[1]_46 [0]),
        .I1(\genblk1[0].mem_reg[0]_47 [0]),
        .I2(\genblk1[3].mem_reg[3]_44 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_764 
       (.I0(\genblk1[1].mem_reg[1]_46 [8]),
        .I1(\genblk1[0].mem_reg[0]_47 [8]),
        .I2(\genblk1[3].mem_reg[3]_44 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_780 
       (.I0(\genblk1[1].mem_reg[1]_46 [4]),
        .I1(\genblk1[0].mem_reg[0]_47 [4]),
        .I2(\genblk1[3].mem_reg[3]_44 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_812 
       (.I0(\genblk1[1].mem_reg[1]_46 [7]),
        .I1(\genblk1[0].mem_reg[0]_47 [7]),
        .I2(\genblk1[3].mem_reg[3]_44 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_828 
       (.I0(\genblk1[1].mem_reg[1]_46 [3]),
        .I1(\genblk1[0].mem_reg[0]_47 [3]),
        .I2(\genblk1[3].mem_reg[3]_44 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_836 
       (.I0(\genblk1[1].mem_reg[1]_46 [1]),
        .I1(\genblk1[0].mem_reg[0]_47 [1]),
        .I2(\genblk1[3].mem_reg[3]_44 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_932 
       (.I0(\genblk1[1].mem_reg[1]_46 [5]),
        .I1(\genblk1[0].mem_reg[0]_47 [5]),
        .I2(\genblk1[3].mem_reg[3]_44 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_45 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'h0003555500005555)) 
    empty_i_10__25
       (.I0(empty_i_7__30),
        .I1(empty_i_7__30_0),
        .I2(empty_i_7__30_1),
        .I3(empty_i_7__30_2),
        .I4(empty_i_7__30_3),
        .I5(Q[3]),
        .O(\priority_reg[5]_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    empty_i_10__40
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\priority_reg[5]_1 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__10
       (.I0(empty0),
        .I1(push_req_n043_out),
        .I2(pop_req_n041_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h88801115)) 
    empty_i_28__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(empty_i_17__1_0),
        .I3(empty_i_17__1),
        .I4(Q[3]),
        .O(\priority_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__9
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    empty_i_3__21
       (.I0(\priority_reg[2]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__13_n_0),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\priority_reg[1]_rep__0 ),
        .O(push_req_n043_out));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__6
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\fill_cnt_reg[1]_1 ),
        .I4(empty_burst_fifo),
        .O(pop_req_n041_out));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__10
       (.I0(empty_i_3__20),
        .I1(empty_i_3__20_0),
        .I2(empty_i_3__20_1),
        .I3(\genblk1[3].mem[3][8]_i_3__18 ),
        .I4(empty_i_3__20_2),
        .O(\priority_reg[2]_rep ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001000D)) 
    empty_i_6__13
       (.I0(\fill_cnt[4]_i_3__5_0 ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\fill_cnt[4]_i_3__5_1 ),
        .I5(empty_i_9__1_n_0),
        .O(empty_i_6__13_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_6__19
       (.I0(\priority_reg[5] ),
        .I1(empty_i_3__18),
        .I2(\priority_reg[5]_0 ),
        .O(\priority_reg[1]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hA0A0C0C0AFAFCFC0)) 
    empty_i_9__24
       (.I0(\priority_reg[5]_1 ),
        .I1(empty_i_6__18),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(\priority_reg[4] ),
        .I4(empty_i_6__18_0),
        .I5(empty_i_6__18_1),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_9__38
       (.I0(\priority_reg[5]_1 ),
        .I1(\priority_reg[5]_2 ),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(empty_i_8__26),
        .I4(empty_i_6__18_0),
        .I5(empty_i_8__26_0),
        .O(\priority_reg[5] ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__10_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__10 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__6 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n041_out),
        .I3(push_req_n043_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__10 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n041_out),
        .I3(push_req_n043_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__10 
       (.I0(push_req_n043_out),
        .I1(\fill_cnt[3]_i_2__10_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__10 
       (.I0(pop_req_n041_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__10 
       (.I0(empty_burst_fifo),
        .I1(push_req_n043_out),
        .I2(pop_req_n041_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__10 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__5_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__5 
       (.I0(\fill_cnt[3]_i_2__10_n_0 ),
        .I1(\priority_reg[1]_rep__0 ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_6__13_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[2]_rep ),
        .O(\fill_cnt[4]_i_3__5_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__10_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__6_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__10_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__10_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__10_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__21 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n043_out),
        .O(\genblk1[0].mem[0][8]_i_1__21_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_47 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_47 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_47 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_47 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_47 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_47 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_47 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_47 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__21_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_47 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__20 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n043_out),
        .O(\genblk1[1].mem[1][8]_i_1__20_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_46 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_46 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_46 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_46 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_46 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_46 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_46 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_46 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__20_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_46 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__20 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n043_out),
        .O(\genblk1[2].mem[2][8]_i_1__20_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_45 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_45 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_45 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_45 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_45 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_45 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_45 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_45 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__20_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_45 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \genblk1[3].mem[3][8]_i_16__1 
       (.I0(empty_i_17__1),
        .I1(empty_i_17__1_0),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__20 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n043_out),
        .O(\genblk1[3].mem[3][8]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \genblk1[3].mem[3][8]_i_2__38 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__9_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[3].mem[3][8]_i_6__23_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT4 #(
    .INIT(16'h0200)) 
    \genblk1[3].mem[3][8]_i_4__9 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[2]_rep__1 ),
        .O(\genblk1[3].mem[3][8]_i_4__9_n_0 ));
  LUT5 #(
    .INIT(32'h5555303F)) 
    \genblk1[3].mem[3][8]_i_5__7 
       (.I0(\priority_reg[2]_rep__1_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__18_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__18_1 ),
        .I3(\genblk1[3].mem[3][8]_i_3__18_2 ),
        .I4(\genblk1[3].mem[3][8]_i_3__18 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \genblk1[3].mem[3][8]_i_6__23 
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\priority_reg[2]_rep__1_1 ),
        .O(\genblk1[3].mem[3][8]_i_6__23_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \genblk1[3].mem[3][8]_i_6__24 
       (.I0(\genblk1[3].mem[3][8]_i_3__18_3 ),
        .I1(\genblk1[3].mem[3][8]_i_3__18_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[3].mem[3][8]_i_3__18_4 ),
        .O(\priority_reg[2]_rep__1_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \genblk1[3].mem[3][8]_i_8__1 
       (.I0(\genblk1[3].mem[3][8]_i_4__8 ),
        .I1(\genblk1[3].mem[3][8]_i_3__18_1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__8_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\priority_reg[2]_rep__1_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_44 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_44 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_44 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_44 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_44 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_44 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_44 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_44 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__20_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_44 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__10 
       (.I0(pop_req_n041_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__10 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n041_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__10_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__10_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__10_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__10 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__10 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__10 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__10 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__10 
       (.I0(push_req_n043_out),
        .O(\write_ptr[4]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__10 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__10_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__10_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_10
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[0] ,
    \priority_reg[4] ,
    \priority_reg[5] ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \read_ptr_reg[0]_0 ,
    Q,
    \read_ptr_reg[0]_1 ,
    \read_ptr_reg[0]_2 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    empty_i_9__23_0,
    empty_i_4__56,
    empty_i_4__56_0,
    empty_i_9__23_1,
    empty_i_9__23_2,
    empty_i_15__1,
    empty_i_15__1_0,
    empty_i_15__1_1,
    empty_i_15__1_2,
    empty_i_15__1_3,
    empty_i_15__1_4,
    \fill_cnt[4]_i_3__21_0 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt[4]_i_3__21_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \AEROUT_ADDR[7]_i_116 ,
    last_spk_in_burst_int1,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[0] ;
  output \priority_reg[4] ;
  output \priority_reg[5] ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output [6:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \read_ptr_reg[0]_0 ;
  input [5:0]Q;
  input \read_ptr_reg[0]_1 ;
  input \read_ptr_reg[0]_2 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input empty_i_9__23_0;
  input empty_i_4__56;
  input empty_i_4__56_0;
  input empty_i_9__23_1;
  input empty_i_9__23_2;
  input empty_i_15__1;
  input empty_i_15__1_0;
  input empty_i_15__1_1;
  input empty_i_15__1_2;
  input empty_i_15__1_3;
  input empty_i_15__1_4;
  input \fill_cnt[4]_i_3__21_0 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt[4]_i_3__21_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input [5:0]\AEROUT_ADDR[7]_i_116 ;
  input [1:0]last_spk_in_burst_int1;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [5:0]\AEROUT_ADDR[7]_i_116 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [14:13]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_12_n_0;
  wire empty_i_15__1;
  wire empty_i_15__1_0;
  wire empty_i_15__1_1;
  wire empty_i_15__1_2;
  wire empty_i_15__1_3;
  wire empty_i_15__1_4;
  wire empty_i_19__2_n_0;
  wire empty_i_1__0_n_0;
  wire empty_i_4__56;
  wire empty_i_4__56_0;
  wire empty_i_6__36_n_0;
  wire empty_i_9__23_0;
  wire empty_i_9__23_1;
  wire empty_i_9__23_2;
  wire \fill_cnt[0]_i_1__0_n_0 ;
  wire \fill_cnt[1]_i_1__22_n_0 ;
  wire \fill_cnt[2]_i_1__0_n_0 ;
  wire \fill_cnt[3]_i_1__0_n_0 ;
  wire \fill_cnt[3]_i_2__0_n_0 ;
  wire \fill_cnt[4]_i_1__0_n_0 ;
  wire \fill_cnt[4]_i_2__0_n_0 ;
  wire \fill_cnt[4]_i_3__21_0 ;
  wire \fill_cnt[4]_i_3__21_1 ;
  wire \fill_cnt[4]_i_3__21_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \genblk1[0].mem[0][8]_i_1__17_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire [8:0]\genblk1[0].mem_reg[0]_7 ;
  wire \genblk1[1].mem[1][8]_i_1__16_n_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire [6:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_6 ;
  wire \genblk1[2].mem[2][8]_i_1__16_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_5 ;
  wire \genblk1[3].mem[3][8]_i_1__16_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__29_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_4 ;
  wire [1:1]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n01_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire push_req_n03_out;
  wire \read_ptr[0]_i_1__0_n_0 ;
  wire \read_ptr[1]_i_1__0_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__0_n_0 ;
  wire \write_ptr[4]_i_1__0_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h000F3535F0FF3535)) 
    \AEROUT_ADDR[7]_i_157 
       (.I0(data_out_fifo[13]),
        .I1(\AEROUT_ADDR[7]_i_116 [2]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_116 [0]),
        .I4(last_spk_in_burst_int1[0]),
        .I5(\AEROUT_ADDR[7]_i_116 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'h000F3535F0FF3535)) 
    \AEROUT_ADDR[7]_i_253 
       (.I0(data_out_fifo[14]),
        .I1(\AEROUT_ADDR[7]_i_116 [3]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_116 [1]),
        .I4(last_spk_in_burst_int1[0]),
        .I5(\AEROUT_ADDR[7]_i_116 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_352 
       (.I0(\genblk1[1].mem_reg[1]_6 [4]),
        .I1(\genblk1[0].mem_reg[0]_7 [4]),
        .I2(\genblk1[3].mem_reg[3]_4 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [4]),
        .O(data_out_fifo[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_486 
       (.I0(\genblk1[1].mem_reg[1]_6 [6]),
        .I1(\genblk1[0].mem_reg[0]_7 [6]),
        .I2(\genblk1[3].mem_reg[3]_4 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_556 
       (.I0(\genblk1[1].mem_reg[1]_6 [5]),
        .I1(\genblk1[0].mem_reg[0]_7 [5]),
        .I2(\genblk1[3].mem_reg[3]_4 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [5]),
        .O(data_out_fifo[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_696 
       (.I0(\genblk1[1].mem_reg[1]_6 [8]),
        .I1(\genblk1[0].mem_reg[0]_7 [8]),
        .I2(\genblk1[3].mem_reg[3]_4 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_728 
       (.I0(\genblk1[1].mem_reg[1]_6 [0]),
        .I1(\genblk1[0].mem_reg[0]_7 [0]),
        .I2(\genblk1[3].mem_reg[3]_4 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [0]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_768 
       (.I0(\genblk1[1].mem_reg[1]_6 [2]),
        .I1(\genblk1[0].mem_reg[0]_7 [2]),
        .I2(\genblk1[3].mem_reg[3]_4 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [2]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_816 
       (.I0(\genblk1[1].mem_reg[1]_6 [1]),
        .I1(\genblk1[0].mem_reg[0]_7 [1]),
        .I2(\genblk1[3].mem_reg[3]_4 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_880 
       (.I0(\genblk1[1].mem_reg[1]_6 [3]),
        .I1(\genblk1[0].mem_reg[0]_7 [3]),
        .I2(\genblk1[3].mem_reg[3]_4 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [3]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_896 
       (.I0(\genblk1[1].mem_reg[1]_6 [7]),
        .I1(\genblk1[0].mem_reg[0]_7 [7]),
        .I2(\genblk1[3].mem_reg[3]_4 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_5 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_12
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000AABA00000000)) 
    empty_i_19__2
       (.I0(\priority_reg[5] ),
        .I1(empty_i_9__23_1),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(empty_i_9__23_0),
        .I5(empty_i_9__23_2),
        .O(empty_i_19__2_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__0
       (.I0(empty0),
        .I1(push_req_n03_out),
        .I2(pop_req_n01_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0000FFFFFFFDAAAA)) 
    empty_i_34
       (.I0(empty_i_15__1),
        .I1(empty_i_15__1_0),
        .I2(empty_i_15__1_1),
        .I3(empty_i_15__1_2),
        .I4(empty_i_15__1_3),
        .I5(empty_i_15__1_4),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hF8F8FFF8)) 
    empty_i_3__17
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\write_ptr_reg[0]_0 ),
        .I2(empty_i_6__36_n_0),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[1]_rep ),
        .O(push_req_n03_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_4__22
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\priority_reg[4] ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .O(pop_req_n01_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0001000)) 
    empty_i_6__36
       (.I0(\fill_cnt[4]_i_3__21_0 ),
        .I1(Q[0]),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\fill_cnt[4]_i_3__21_1 ),
        .I4(\priority_reg[4] ),
        .I5(empty_i_12_n_0),
        .O(empty_i_6__36_n_0));
  LUT4 #(
    .INIT(16'h000D)) 
    empty_i_9__23
       (.I0(empty_i_9__23_0),
        .I1(empty_i_4__56),
        .I2(empty_i_4__56_0),
        .I3(empty_i_19__2_n_0),
        .O(\priority_reg[1]_rep ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__0_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__0 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__22 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n01_out),
        .I3(push_req_n03_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__0 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n01_out),
        .I3(push_req_n03_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__0 
       (.I0(push_req_n03_out),
        .I1(\fill_cnt[3]_i_2__0_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2__0 
       (.I0(\priority_reg[0] ),
        .I1(\priority_reg[4] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__0 
       (.I0(empty_burst_fifo),
        .I1(push_req_n03_out),
        .I2(pop_req_n01_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__0 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__21_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000008A008A008A)) 
    \fill_cnt[4]_i_3__21 
       (.I0(\fill_cnt[3]_i_2__0_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_6__36_n_0),
        .I4(\write_ptr_reg[0]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_1 ),
        .O(\fill_cnt[4]_i_3__21_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__0_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__22_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__0_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__0_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__0_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__17 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n03_out),
        .O(\genblk1[0].mem[0][8]_i_1__17_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_7 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_7 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_7 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_7 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_7 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_7 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_7 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_7 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__17_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_7 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__16 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n03_out),
        .O(\genblk1[1].mem[1][8]_i_1__16_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_6 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_6 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_6 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_6 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_6 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_6 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_6 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_6 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__16_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_6 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__16 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n03_out),
        .O(\genblk1[2].mem[2][8]_i_1__16_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_5 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_5 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_5 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_5 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_5 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_5 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_5 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_5 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__16_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_5 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__16 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n03_out),
        .O(\genblk1[3].mem[3][8]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \genblk1[3].mem[3][8]_i_2__44 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\genblk1[3].mem[3][8]_i_6__29_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \genblk1[3].mem[3][8]_i_6__29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(Q[0]),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\priority_reg[4] ),
        .O(\genblk1[3].mem[3][8]_i_6__29_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_4 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_4 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_4 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_4 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_4 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_4 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_4 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_4 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__16_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_4 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\priority_reg[4] ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \read_ptr[0]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\priority_reg[4] ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \read_ptr[0]_i_2__4 
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[0]),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\read_ptr_reg[0]_2 ),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__0 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n01_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__0_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__0_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__0_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__0 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__0 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__0 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__0 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__0 
       (.I0(push_req_n03_out),
        .O(\write_ptr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__0 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__0_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__0_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_11
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[5] ,
    \priority_reg[3] ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    empty_i_3__39,
    empty_i_3__39_0,
    empty_i_3__39_1,
    empty_i_3__39_2,
    empty_i_3__39_3,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \fill_cnt[4]_i_3__46_0 ,
    empty_i_3__40_0,
    empty_i_6__22,
    empty_i_6__22_0,
    empty_i_6__22_1,
    empty_i_6__22_2,
    empty_i_3__26,
    empty_i_3__26_0,
    empty_i_3__26_1,
    empty_i_3__26_2,
    empty_i_3__40_1,
    \fill_cnt[4]_i_4__18_0 ,
    \fill_cnt[4]_i_4__18_1 ,
    \fill_cnt[4]_i_4__18_2 ,
    \fill_cnt[4]_i_4__18_3 ,
    \fill_cnt[4]_i_4__18_4 ,
    empty_i_5__37,
    empty_i_5__37_0,
    empty_i_5__37_1,
    empty_i_5__37_2,
    empty_i_5__37_3,
    empty_i_5__37_4,
    \fill_cnt[4]_i_5__5 ,
    \fill_cnt[4]_i_5__5_0 ,
    \fill_cnt[4]_i_5__5_1 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[5] ;
  output \priority_reg[3] ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input empty_i_3__39;
  input empty_i_3__39_0;
  input empty_i_3__39_1;
  input empty_i_3__39_2;
  input empty_i_3__39_3;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \fill_cnt[4]_i_3__46_0 ;
  input empty_i_3__40_0;
  input empty_i_6__22;
  input empty_i_6__22_0;
  input empty_i_6__22_1;
  input empty_i_6__22_2;
  input empty_i_3__26;
  input empty_i_3__26_0;
  input empty_i_3__26_1;
  input empty_i_3__26_2;
  input empty_i_3__40_1;
  input \fill_cnt[4]_i_4__18_0 ;
  input \fill_cnt[4]_i_4__18_1 ;
  input \fill_cnt[4]_i_4__18_2 ;
  input \fill_cnt[4]_i_4__18_3 ;
  input \fill_cnt[4]_i_4__18_4 ;
  input empty_i_5__37;
  input empty_i_5__37_0;
  input empty_i_5__37_1;
  input empty_i_5__37_2;
  input empty_i_5__37_3;
  input empty_i_5__37_4;
  input \fill_cnt[4]_i_5__5 ;
  input \fill_cnt[4]_i_5__5_0 ;
  input \fill_cnt[4]_i_5__5_1 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__19_n_0;
  wire empty_i_3__26;
  wire empty_i_3__26_0;
  wire empty_i_3__26_1;
  wire empty_i_3__26_2;
  wire empty_i_3__39;
  wire empty_i_3__39_0;
  wire empty_i_3__39_1;
  wire empty_i_3__39_2;
  wire empty_i_3__39_3;
  wire empty_i_3__40_0;
  wire empty_i_3__40_1;
  wire empty_i_5__36_n_0;
  wire empty_i_5__37;
  wire empty_i_5__37_0;
  wire empty_i_5__37_1;
  wire empty_i_5__37_2;
  wire empty_i_5__37_3;
  wire empty_i_5__37_4;
  wire empty_i_6__22;
  wire empty_i_6__22_0;
  wire empty_i_6__22_1;
  wire empty_i_6__22_2;
  wire empty_i_6__35_n_0;
  wire empty_i_8__2_n_0;
  wire \fill_cnt[0]_i_1__19_n_0 ;
  wire \fill_cnt[1]_i_1__47_n_0 ;
  wire \fill_cnt[2]_i_1__19_n_0 ;
  wire \fill_cnt[3]_i_1__19_n_0 ;
  wire \fill_cnt[3]_i_2__19_n_0 ;
  wire \fill_cnt[4]_i_1__19_n_0 ;
  wire \fill_cnt[4]_i_2__19_n_0 ;
  wire \fill_cnt[4]_i_3__46_0 ;
  wire \fill_cnt[4]_i_3__46_n_0 ;
  wire \fill_cnt[4]_i_4__18_0 ;
  wire \fill_cnt[4]_i_4__18_1 ;
  wire \fill_cnt[4]_i_4__18_2 ;
  wire \fill_cnt[4]_i_4__18_3 ;
  wire \fill_cnt[4]_i_4__18_4 ;
  wire \fill_cnt[4]_i_4__18_n_0 ;
  wire \fill_cnt[4]_i_5__10_n_0 ;
  wire \fill_cnt[4]_i_5__5 ;
  wire \fill_cnt[4]_i_5__5_0 ;
  wire \fill_cnt[4]_i_5__5_1 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__40_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire [8:0]\genblk1[0].mem_reg[0]_83 ;
  wire \genblk1[1].mem[1][8]_i_1__39_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_82 ;
  wire \genblk1[2].mem[2][8]_i_1__39_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_81 ;
  wire \genblk1[3].mem[3][8]_i_1__39_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__20_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_80 ;
  wire [20:20]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n077_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[5] ;
  wire push_req_n079_out;
  wire \read_ptr[0]_i_1__19_n_0 ;
  wire \read_ptr[1]_i_1__19_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__19_n_0 ;
  wire \write_ptr[4]_i_1__19_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_438 
       (.I0(\genblk1[1].mem_reg[1]_82 [3]),
        .I1(\genblk1[0].mem_reg[0]_83 [3]),
        .I2(\genblk1[3].mem_reg[3]_80 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_567 
       (.I0(\genblk1[1].mem_reg[1]_82 [2]),
        .I1(\genblk1[0].mem_reg[0]_83 [2]),
        .I2(\genblk1[3].mem_reg[3]_80 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_666 
       (.I0(\genblk1[1].mem_reg[1]_82 [1]),
        .I1(\genblk1[0].mem_reg[0]_83 [1]),
        .I2(\genblk1[3].mem_reg[3]_80 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_706 
       (.I0(\genblk1[1].mem_reg[1]_82 [5]),
        .I1(\genblk1[0].mem_reg[0]_83 [5]),
        .I2(\genblk1[3].mem_reg[3]_80 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_746 
       (.I0(\genblk1[1].mem_reg[1]_82 [7]),
        .I1(\genblk1[0].mem_reg[0]_83 [7]),
        .I2(\genblk1[3].mem_reg[3]_80 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_794 
       (.I0(\genblk1[1].mem_reg[1]_82 [6]),
        .I1(\genblk1[0].mem_reg[0]_83 [6]),
        .I2(\genblk1[3].mem_reg[3]_80 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_842 
       (.I0(\genblk1[1].mem_reg[1]_82 [0]),
        .I1(\genblk1[0].mem_reg[0]_83 [0]),
        .I2(\genblk1[3].mem_reg[3]_80 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_858 
       (.I0(\genblk1[1].mem_reg[1]_82 [8]),
        .I1(\genblk1[0].mem_reg[0]_83 [8]),
        .I2(\genblk1[3].mem_reg[3]_80 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_914 
       (.I0(\genblk1[1].mem_reg[1]_82 [4]),
        .I1(\genblk1[0].mem_reg[0]_83 [4]),
        .I2(\genblk1[3].mem_reg[3]_80 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_81 [4]),
        .O(data_out_fifo[4]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__19
       (.I0(empty0),
        .I1(push_req_n079_out),
        .I2(pop_req_n077_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__18
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__40
       (.I0(\priority_reg[1]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_5__36_n_0),
        .I3(empty_i_6__35_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n079_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__46
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n077_out));
  LUT4 #(
    .INIT(16'h0002)) 
    empty_i_5__36
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[1]_rep__0_0 ),
        .O(empty_i_5__36_n_0));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    empty_i_5__41
       (.I0(empty_i_3__26),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(empty_i_3__26_0),
        .I3(empty_i_3__26_1),
        .I4(empty_i_3__26_2),
        .O(\priority_reg[1]_rep__0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_6__35
       (.I0(empty_i_8__2_n_0),
        .I1(empty_i_3__40_1),
        .I2(\fill_cnt[4]_i_4__18_0 ),
        .I3(\priority_reg[5] ),
        .I4(empty_i_3__40_0),
        .O(empty_i_6__35_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_7__10
       (.I0(empty_i_3__39),
        .I1(empty_i_3__39_0),
        .I2(empty_i_3__39_1),
        .I3(empty_i_3__39_2),
        .I4(empty_i_3__39_3),
        .O(\priority_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__2
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    empty_i_8__42
       (.I0(empty_i_5__37),
        .I1(empty_i_5__37_0),
        .I2(empty_i_5__37_1),
        .I3(empty_i_5__37_2),
        .I4(empty_i_5__37_3),
        .I5(empty_i_5__37_4),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    empty_i_9__26
       (.I0(empty_i_6__22),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(empty_i_6__22_0),
        .I3(empty_i_6__22_1),
        .I4(empty_i_3__39_2),
        .I5(empty_i_6__22_2),
        .O(\priority_reg[1]_rep__0_0 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__19_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__19 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__47 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n077_out),
        .I3(push_req_n079_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__47_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__19 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n077_out),
        .I3(push_req_n079_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__19 
       (.I0(push_req_n079_out),
        .I1(\fill_cnt[3]_i_2__19_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__19 
       (.I0(pop_req_n077_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__19_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__19 
       (.I0(empty_burst_fifo),
        .I1(push_req_n079_out),
        .I2(pop_req_n077_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__19 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__46_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__19_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__46 
       (.I0(\fill_cnt[3]_i_2__19_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt[4]_i_4__18_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(\fill_cnt[4]_i_3__46_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \fill_cnt[4]_i_4__18 
       (.I0(\priority_reg[1]_rep__0_0 ),
        .I1(\fill_cnt[4]_i_3__46_0 ),
        .I2(empty_i_3__40_0),
        .I3(\fill_cnt[4]_i_5__10_n_0 ),
        .I4(empty_i_8__2_n_0),
        .O(\fill_cnt[4]_i_4__18_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \fill_cnt[4]_i_5__10 
       (.I0(\fill_cnt[4]_i_4__18_1 ),
        .I1(\fill_cnt[4]_i_4__18_2 ),
        .I2(\fill_cnt[4]_i_4__18_0 ),
        .I3(\priority_reg[3] ),
        .I4(\fill_cnt[4]_i_4__18_3 ),
        .I5(\fill_cnt[4]_i_4__18_4 ),
        .O(\fill_cnt[4]_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'h40F400000F00FFFF)) 
    \fill_cnt[4]_i_7__2 
       (.I0(\fill_cnt[4]_i_5__5 ),
        .I1(\fill_cnt[4]_i_5__5_0 ),
        .I2(Q[1]),
        .I3(\fill_cnt[4]_i_5__5_1 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3] ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__19_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__47_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__19_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__19_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__19_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__40 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n079_out),
        .O(\genblk1[0].mem[0][8]_i_1__40_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_83 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_83 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_83 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_83 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_83 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_83 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_83 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_83 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__40_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_83 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__39 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n079_out),
        .O(\genblk1[1].mem[1][8]_i_1__39_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_82 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_82 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_82 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_82 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_82 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_82 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_82 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_82 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__39_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_82 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__39 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n079_out),
        .O(\genblk1[2].mem[2][8]_i_1__39_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_81 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_81 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_81 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_81 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_81 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_81 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_81 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_81 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__39_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_81 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__39 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n079_out),
        .O(\genblk1[3].mem[3][8]_i_1__39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \genblk1[3].mem[3][8]_i_2__30 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[3].mem[3][8]_i_5__20_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_5__20 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_5__20_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_80 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_80 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_80 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_80 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_80 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_80 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_80 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_80 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__39_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_80 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__19 
       (.I0(pop_req_n077_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__19 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n077_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__19_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__19_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__19_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__19 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__19 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__19 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__19 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__19 
       (.I0(push_req_n079_out),
        .O(\write_ptr[4]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__19 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__19_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__19_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_12
   (empty_burst_fifo,
    \priority_reg[1] ,
    \priority_reg[7] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[4] ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[2]_rep__1_1 ,
    \priority_reg[1]_rep__2 ,
    \priority_reg[4]_0 ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[7]_1 ,
    \priority_reg[5]_2 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    last_spk_in_burst_int1,
    SRAM_reg_1_i_337,
    SRAM_reg_1_i_337_0,
    Q,
    \AEROUT_ADDR[7]_i_47_0 ,
    \AEROUT_ADDR[7]_i_32_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_9__2 ,
    \genblk1[3].mem[3][8]_i_9__2_0 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \fill_cnt[4]_i_3__11_0 ,
    \fill_cnt[4]_i_3__11_1 ,
    \fill_cnt[4]_i_3__11_2 ,
    \fill_cnt[4]_i_3__11_3 ,
    \fill_cnt[4]_i_3__11_4 ,
    \fill_cnt[4]_i_3__11_5 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    \genblk1[0].mem_reg[0][8]_15 ,
    \fill_cnt[4]_i_3__11_6 ,
    \fill_cnt[4]_i_3__11_7 ,
    \genblk1[3].mem[3][8]_i_3__20 ,
    \genblk1[3].mem[3][8]_i_5__41 ,
    SRAM_reg_0_i_59,
    \AEROUT_ADDR[7]_i_13 ,
    \AEROUT_ADDR[6]_i_20 ,
    SRAM_reg_0_i_74,
    SRAM_reg_0_i_74_0,
    SRAM_reg_0_i_68,
    SRAM_reg_0_i_68_0,
    SRAM_reg_0_i_68_1,
    \AEROUT_ADDR[7]_i_13_0 ,
    SRAM_reg_0_i_67,
    SRAM_reg_0_i_67_0,
    SRAM_reg_0_i_67_1,
    \AEROUT_ADDR[7]_i_17 ,
    \AEROUT_ADDR[7]_i_17_0 ,
    \AEROUT_ADDR[7]_i_17_1 ,
    \AEROUT_ADDR[7]_i_98_0 ,
    \AEROUT_ADDR[7]_i_43_0 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1] ;
  output \priority_reg[7] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[2]_rep__1_1 ;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[4]_0 ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[5]_2 ;
  output [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input [7:0]last_spk_in_burst_int1;
  input SRAM_reg_1_i_337;
  input SRAM_reg_1_i_337_0;
  input [6:0]Q;
  input \AEROUT_ADDR[7]_i_47_0 ;
  input \AEROUT_ADDR[7]_i_32_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_9__2 ;
  input \genblk1[3].mem[3][8]_i_9__2_0 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \fill_cnt[4]_i_3__11_0 ;
  input \fill_cnt[4]_i_3__11_1 ;
  input \fill_cnt[4]_i_3__11_2 ;
  input \fill_cnt[4]_i_3__11_3 ;
  input \fill_cnt[4]_i_3__11_4 ;
  input \fill_cnt[4]_i_3__11_5 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input \genblk1[0].mem_reg[0][8]_15 ;
  input \fill_cnt[4]_i_3__11_6 ;
  input \fill_cnt[4]_i_3__11_7 ;
  input \genblk1[3].mem[3][8]_i_3__20 ;
  input \genblk1[3].mem[3][8]_i_5__41 ;
  input SRAM_reg_0_i_59;
  input \AEROUT_ADDR[7]_i_13 ;
  input \AEROUT_ADDR[6]_i_20 ;
  input SRAM_reg_0_i_74;
  input SRAM_reg_0_i_74_0;
  input SRAM_reg_0_i_68;
  input SRAM_reg_0_i_68_0;
  input SRAM_reg_0_i_68_1;
  input \AEROUT_ADDR[7]_i_13_0 ;
  input SRAM_reg_0_i_67;
  input SRAM_reg_0_i_67_0;
  input SRAM_reg_0_i_67_1;
  input \AEROUT_ADDR[7]_i_17 ;
  input \AEROUT_ADDR[7]_i_17_0 ;
  input \AEROUT_ADDR[7]_i_17_1 ;
  input [8:0]\AEROUT_ADDR[7]_i_98_0 ;
  input \AEROUT_ADDR[7]_i_43_0 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[6]_i_20 ;
  wire \AEROUT_ADDR[7]_i_113_n_0 ;
  wire \AEROUT_ADDR[7]_i_13 ;
  wire \AEROUT_ADDR[7]_i_13_0 ;
  wire \AEROUT_ADDR[7]_i_150_n_0 ;
  wire \AEROUT_ADDR[7]_i_17 ;
  wire \AEROUT_ADDR[7]_i_17_0 ;
  wire \AEROUT_ADDR[7]_i_17_1 ;
  wire \AEROUT_ADDR[7]_i_215_n_0 ;
  wire \AEROUT_ADDR[7]_i_246_n_0 ;
  wire \AEROUT_ADDR[7]_i_32_0 ;
  wire \AEROUT_ADDR[7]_i_43_0 ;
  wire \AEROUT_ADDR[7]_i_47_0 ;
  wire \AEROUT_ADDR[7]_i_68_n_0 ;
  wire [8:0]\AEROUT_ADDR[7]_i_98_0 ;
  wire \AEROUT_ADDR[7]_i_98_n_0 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire SRAM_reg_0_i_59;
  wire SRAM_reg_0_i_67;
  wire SRAM_reg_0_i_67_0;
  wire SRAM_reg_0_i_67_1;
  wire SRAM_reg_0_i_68;
  wire SRAM_reg_0_i_68_0;
  wire SRAM_reg_0_i_68_1;
  wire SRAM_reg_0_i_74;
  wire SRAM_reg_0_i_74_0;
  wire SRAM_reg_1_i_337;
  wire SRAM_reg_1_i_337_0;
  wire [191:189]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__20_n_0;
  wire empty_i_6__34_n_0;
  wire empty_i_7__19_n_0;
  wire empty_i_9__2_n_0;
  wire \fill_cnt[0]_i_1__20_n_0 ;
  wire \fill_cnt[1]_i_1__12_n_0 ;
  wire \fill_cnt[2]_i_1__20_n_0 ;
  wire \fill_cnt[3]_i_1__20_n_0 ;
  wire \fill_cnt[3]_i_2__20_n_0 ;
  wire \fill_cnt[4]_i_1__20_n_0 ;
  wire \fill_cnt[4]_i_2__20_n_0 ;
  wire \fill_cnt[4]_i_3__11_0 ;
  wire \fill_cnt[4]_i_3__11_1 ;
  wire \fill_cnt[4]_i_3__11_2 ;
  wire \fill_cnt[4]_i_3__11_3 ;
  wire \fill_cnt[4]_i_3__11_4 ;
  wire \fill_cnt[4]_i_3__11_5 ;
  wire \fill_cnt[4]_i_3__11_6 ;
  wire \fill_cnt[4]_i_3__11_7 ;
  wire \fill_cnt[4]_i_3__11_n_0 ;
  wire \fill_cnt[4]_i_4__24_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__39_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_15 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_87 ;
  wire \genblk1[1].mem[1][8]_i_1__38_n_0 ;
  wire [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_86 ;
  wire \genblk1[2].mem[2][8]_i_1__38_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_85 ;
  wire \genblk1[3].mem[3][8]_i_1__38_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__20 ;
  wire \genblk1[3].mem[3][8]_i_4__21_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__41 ;
  wire \genblk1[3].mem[3][8]_i_9__2 ;
  wire \genblk1[3].mem[3][8]_i_9__2_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_84 ;
  wire [21:21]last_spk_in_burst_fifo;
  wire [7:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n081_out;
  wire \priority_reg[1] ;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[2]_rep__1_1 ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire push_req_n083_out;
  wire \read_ptr[0]_i_1__20_n_0 ;
  wire \read_ptr[1]_i_1__20_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__20_n_0 ;
  wire \write_ptr[4]_i_1__20_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \AEROUT_ADDR[0]_i_8 
       (.I0(\priority_reg[5]_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(SRAM_reg_0_i_59),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[1]_i_20 
       (.I0(\priority_reg[7]_1 ),
        .I1(last_spk_in_burst_int1[1]),
        .I2(SRAM_reg_0_i_74),
        .I3(last_spk_in_burst_int1[2]),
        .I4(SRAM_reg_0_i_74_0),
        .O(\priority_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[6]_i_23 
       (.I0(\priority_reg[7]_0 ),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[7]_i_13 ),
        .I3(last_spk_in_burst_int1[2]),
        .I4(\AEROUT_ADDR[6]_i_20 ),
        .O(\priority_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \AEROUT_ADDR[7]_i_113 
       (.I0(\AEROUT_ADDR[7]_i_246_n_0 ),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_47_0 ),
        .I4(last_spk_in_burst_int1[2]),
        .O(\AEROUT_ADDR[7]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_150 
       (.I0(data_out_fifo[189]),
        .I1(\AEROUT_ADDR[7]_i_98_0 [6]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(last_spk_in_burst_int1[6]),
        .I4(\AEROUT_ADDR[7]_i_98_0 [0]),
        .I5(\AEROUT_ADDR[7]_i_98_0 [3]),
        .O(\AEROUT_ADDR[7]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_179 
       (.I0(\genblk1[1].mem_reg[1]_86 [6]),
        .I1(\genblk1[0].mem_reg[0]_87 [6]),
        .I2(\genblk1[3].mem_reg[3]_84 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_215 
       (.I0(data_out_fifo[191]),
        .I1(\AEROUT_ADDR[7]_i_98_0 [8]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(last_spk_in_burst_int1[6]),
        .I4(\AEROUT_ADDR[7]_i_98_0 [2]),
        .I5(\AEROUT_ADDR[7]_i_98_0 [5]),
        .O(\AEROUT_ADDR[7]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \AEROUT_ADDR[7]_i_22 
       (.I0(last_spk_in_burst_int1[0]),
        .I1(\priority_reg[7]_0 ),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_13 ),
        .I4(last_spk_in_burst_int1[2]),
        .I5(\AEROUT_ADDR[7]_i_13_0 ),
        .O(\priority_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_226 
       (.I0(\genblk1[1].mem_reg[1]_86 [5]),
        .I1(\genblk1[0].mem_reg[0]_87 [5]),
        .I2(\genblk1[3].mem_reg[3]_84 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_246 
       (.I0(data_out_fifo[190]),
        .I1(\AEROUT_ADDR[7]_i_98_0 [7]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(last_spk_in_burst_int1[6]),
        .I4(\AEROUT_ADDR[7]_i_98_0 [1]),
        .I5(\AEROUT_ADDR[7]_i_98_0 [4]),
        .O(\AEROUT_ADDR[7]_i_246_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_309 
       (.I0(\genblk1[1].mem_reg[1]_86 [8]),
        .I1(\genblk1[0].mem_reg[0]_87 [8]),
        .I2(\genblk1[3].mem_reg[3]_84 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \AEROUT_ADDR[7]_i_32 
       (.I0(\AEROUT_ADDR[7]_i_68_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_17 ),
        .I2(\AEROUT_ADDR[7]_i_17_0 ),
        .I3(\AEROUT_ADDR[7]_i_17_1 ),
        .I4(last_spk_in_burst_int1[7]),
        .O(\priority_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_324 
       (.I0(\genblk1[1].mem_reg[1]_86 [0]),
        .I1(\genblk1[0].mem_reg[0]_87 [0]),
        .I2(\genblk1[3].mem_reg[3]_84 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [0]),
        .O(data_out_fifo[189]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_360 
       (.I0(\genblk1[1].mem_reg[1]_86 [4]),
        .I1(\genblk1[0].mem_reg[0]_87 [4]),
        .I2(\genblk1[3].mem_reg[3]_84 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [4]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \AEROUT_ADDR[7]_i_43 
       (.I0(\AEROUT_ADDR[7]_i_98_n_0 ),
        .I1(SRAM_reg_0_i_68),
        .I2(SRAM_reg_0_i_68_0),
        .I3(SRAM_reg_0_i_68_1),
        .I4(last_spk_in_burst_int1[7]),
        .O(\priority_reg[7] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_456 
       (.I0(\genblk1[1].mem_reg[1]_86 [2]),
        .I1(\genblk1[0].mem_reg[0]_87 [2]),
        .I2(\genblk1[3].mem_reg[3]_84 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [2]),
        .O(data_out_fifo[191]));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \AEROUT_ADDR[7]_i_47 
       (.I0(\AEROUT_ADDR[7]_i_113_n_0 ),
        .I1(SRAM_reg_0_i_67),
        .I2(SRAM_reg_0_i_67_0),
        .I3(SRAM_reg_0_i_67_1),
        .I4(last_spk_in_burst_int1[7]),
        .O(\priority_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_528 
       (.I0(\genblk1[1].mem_reg[1]_86 [1]),
        .I1(\genblk1[0].mem_reg[0]_87 [1]),
        .I2(\genblk1[3].mem_reg[3]_84 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [1]),
        .O(data_out_fifo[190]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_588 
       (.I0(\genblk1[1].mem_reg[1]_86 [7]),
        .I1(\genblk1[0].mem_reg[0]_87 [7]),
        .I2(\genblk1[3].mem_reg[3]_84 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_636 
       (.I0(\genblk1[1].mem_reg[1]_86 [3]),
        .I1(\genblk1[0].mem_reg[0]_87 [3]),
        .I2(\genblk1[3].mem_reg[3]_84 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_85 [3]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \AEROUT_ADDR[7]_i_68 
       (.I0(\AEROUT_ADDR[7]_i_150_n_0 ),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_32_0 ),
        .I4(last_spk_in_burst_int1[2]),
        .O(\AEROUT_ADDR[7]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h37F7)) 
    \AEROUT_ADDR[7]_i_98 
       (.I0(\AEROUT_ADDR[7]_i_215_n_0 ),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR[7]_i_43_0 ),
        .O(\AEROUT_ADDR[7]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hA808FD5D00000000)) 
    SRAM_reg_1_i_384
       (.I0(last_spk_in_burst_int1[0]),
        .I1(\priority_reg[7] ),
        .I2(last_spk_in_burst_int1[1]),
        .I3(SRAM_reg_1_i_337),
        .I4(SRAM_reg_1_i_337_0),
        .I5(Q[1]),
        .O(\priority_reg[1] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__20
       (.I0(empty0),
        .I1(push_req_n083_out),
        .I2(pop_req_n081_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__19
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    empty_i_3__39
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(empty_i_6__34_n_0),
        .I5(empty_i_7__19_n_0),
        .O(push_req_n083_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__12
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n081_out));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_6__34
       (.I0(empty_i_9__2_n_0),
        .I1(\fill_cnt[4]_i_3__11_6 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\fill_cnt[4]_i_3__11_7 ),
        .I4(\genblk1[0].mem_reg[0][8]_12 ),
        .O(empty_i_6__34_n_0));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    empty_i_7__19
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\fill_cnt[4]_i_3__11_0 ),
        .I4(\fill_cnt[4]_i_3__11_1 ),
        .I5(\fill_cnt[4]_i_3__11_2 ),
        .O(empty_i_7__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__2
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__2_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__20_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__20 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__12 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n081_out),
        .I3(push_req_n083_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__20 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n081_out),
        .I3(push_req_n083_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__20 
       (.I0(push_req_n083_out),
        .I1(\fill_cnt[3]_i_2__20_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__20 
       (.I0(pop_req_n081_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__20_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__20 
       (.I0(empty_burst_fifo),
        .I1(push_req_n083_out),
        .I2(pop_req_n081_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__20 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__11_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020002)) 
    \fill_cnt[4]_i_3__11 
       (.I0(\fill_cnt[3]_i_2__20_n_0 ),
        .I1(empty_i_7__19_n_0),
        .I2(empty_i_6__34_n_0),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\fill_cnt_reg[4]_0 ),
        .I5(\fill_cnt[4]_i_4__24_n_0 ),
        .O(\fill_cnt[4]_i_3__11_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \fill_cnt[4]_i_4__24 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\fill_cnt[4]_i_3__11_3 ),
        .I2(\fill_cnt[4]_i_3__11_4 ),
        .I3(\fill_cnt[4]_i_3__11_5 ),
        .O(\fill_cnt[4]_i_4__24_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__20_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__12_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__20_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__20_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__20_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__39 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n083_out),
        .O(\genblk1[0].mem[0][8]_i_1__39_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_87 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_87 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_87 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_87 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_87 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_87 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_87 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_87 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__39_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_87 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__38 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n083_out),
        .O(\genblk1[1].mem[1][8]_i_1__38_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_86 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_86 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_86 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_86 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_86 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_86 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_86 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_86 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__38_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_86 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__38 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n083_out),
        .O(\genblk1[2].mem[2][8]_i_1__38_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_85 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_85 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_85 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_85 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_85 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_85 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_85 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_85 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__38_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_85 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__38 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n083_out),
        .O(\genblk1[3].mem[3][8]_i_1__38_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__31 
       (.I0(\priority_reg[2]_rep__1_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\genblk1[3].mem[3][8]_i_4__21_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[2]_rep__1 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_3__23 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\priority_reg[2]_rep__1_1 ),
        .O(\priority_reg[2]_rep__1_0 ));
  LUT5 #(
    .INIT(32'h00330F55)) 
    \genblk1[3].mem[3][8]_i_3__32 
       (.I0(\genblk1[0].mem_reg[0][8]_13 ),
        .I1(\genblk1[0].mem_reg[0][8]_14 ),
        .I2(\genblk1[0].mem_reg[0][8]_15 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .O(\priority_reg[1]_rep__2 ));
  LUT6 #(
    .INIT(64'hFFFF470047004700)) 
    \genblk1[3].mem[3][8]_i_4__21 
       (.I0(\genblk1[0].mem_reg[0][8]_9 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\genblk1[0].mem_reg[0][8]_11 ),
        .I4(\genblk1[0].mem_reg[0][8]_12 ),
        .I5(\priority_reg[1]_rep__2 ),
        .O(\genblk1[3].mem[3][8]_i_4__21_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \genblk1[3].mem[3][8]_i_4__44 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\priority_reg[4] ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT5 #(
    .INIT(32'hBEBEBE82)) 
    \genblk1[3].mem[3][8]_i_5__42 
       (.I0(\genblk1[3].mem[3][8]_i_3__20 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\priority_reg[4]_0 ),
        .I4(Q[2]),
        .O(\priority_reg[2]_rep__1_1 ));
  LUT5 #(
    .INIT(32'hFFFAFFFC)) 
    \genblk1[3].mem[3][8]_i_6__6 
       (.I0(\genblk1[3].mem[3][8]_i_9__2 ),
        .I1(\genblk1[3].mem[3][8]_i_9__2_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'hFEAA57FFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__27 
       (.I0(Q[3]),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\genblk1[3].mem[3][8]_i_5__41 ),
        .O(\priority_reg[4]_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_84 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_84 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_84 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_84 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_84 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_84 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_84 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_84 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__38_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_84 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__20 
       (.I0(pop_req_n081_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__20 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n081_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__20_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__20_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__20_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__20 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__20 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__20 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__20 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__20 
       (.I0(push_req_n083_out),
        .O(\write_ptr[4]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__20 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__20_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__20_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_13
   (empty_burst_fifo,
    \priority_reg[1]_rep__0 ,
    \priority_reg[4] ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[3] ,
    \priority_reg[5] ,
    \priority_reg[3]_0 ,
    \priority_reg[2]_rep__0_0 ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    Q,
    empty_i_9__26,
    empty_i_9__26_0,
    empty_i_9__26_1,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt[4]_i_3__53_0 ,
    \fill_cnt[4]_i_3__53_1 ,
    \fill_cnt[4]_i_3__53_2 ,
    \fill_cnt[4]_i_3__53_3 ,
    \fill_cnt[4]_i_3__53_4 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_4__17 ,
    \genblk1[3].mem[3][8]_i_4__17_0 ,
    \genblk1[3].mem[3][8]_i_4__17_1 ,
    empty_i_7__19,
    empty_i_7__19_0,
    empty_i_7__46,
    empty_i_7__19_1,
    empty_i_7__19_2,
    empty_i_3__39,
    empty_i_6__35,
    \fill_cnt[4]_i_3__53_5 ,
    empty_i_6__35_0,
    empty_i_5__41,
    empty_i_5__41_0,
    empty_i_5__41_1,
    empty_i_5__41_2,
    empty_i_7__46_0,
    empty_i_7__46_1,
    empty_i_7__46_2,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[3] ;
  output \priority_reg[5] ;
  output \priority_reg[3]_0 ;
  output \priority_reg[2]_rep__0_0 ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input [5:0]Q;
  input empty_i_9__26;
  input empty_i_9__26_0;
  input empty_i_9__26_1;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt[4]_i_3__53_0 ;
  input \fill_cnt[4]_i_3__53_1 ;
  input \fill_cnt[4]_i_3__53_2 ;
  input \fill_cnt[4]_i_3__53_3 ;
  input \fill_cnt[4]_i_3__53_4 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_4__17 ;
  input \genblk1[3].mem[3][8]_i_4__17_0 ;
  input \genblk1[3].mem[3][8]_i_4__17_1 ;
  input empty_i_7__19;
  input empty_i_7__19_0;
  input empty_i_7__46;
  input empty_i_7__19_1;
  input empty_i_7__19_2;
  input empty_i_3__39;
  input empty_i_6__35;
  input \fill_cnt[4]_i_3__53_5 ;
  input empty_i_6__35_0;
  input empty_i_5__41;
  input empty_i_5__41_0;
  input empty_i_5__41_1;
  input empty_i_5__41_2;
  input empty_i_7__46_0;
  input empty_i_7__46_1;
  input empty_i_7__46_2;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__21_n_0;
  wire empty_i_3__39;
  wire empty_i_5__14_n_0;
  wire empty_i_5__41;
  wire empty_i_5__41_0;
  wire empty_i_5__41_1;
  wire empty_i_5__41_2;
  wire empty_i_6__35;
  wire empty_i_6__35_0;
  wire empty_i_6__49_n_0;
  wire empty_i_7__19;
  wire empty_i_7__19_0;
  wire empty_i_7__19_1;
  wire empty_i_7__19_2;
  wire empty_i_7__20_n_0;
  wire empty_i_7__46;
  wire empty_i_7__46_0;
  wire empty_i_7__46_1;
  wire empty_i_7__46_2;
  wire empty_i_9__26;
  wire empty_i_9__26_0;
  wire empty_i_9__26_1;
  wire empty_i_9__3_n_0;
  wire \fill_cnt[0]_i_1__21_n_0 ;
  wire \fill_cnt[1]_i_1__54_n_0 ;
  wire \fill_cnt[2]_i_1__21_n_0 ;
  wire \fill_cnt[3]_i_1__21_n_0 ;
  wire \fill_cnt[3]_i_2__21_n_0 ;
  wire \fill_cnt[4]_i_1__21_n_0 ;
  wire \fill_cnt[4]_i_2__21_n_0 ;
  wire \fill_cnt[4]_i_3__53_0 ;
  wire \fill_cnt[4]_i_3__53_1 ;
  wire \fill_cnt[4]_i_3__53_2 ;
  wire \fill_cnt[4]_i_3__53_3 ;
  wire \fill_cnt[4]_i_3__53_4 ;
  wire \fill_cnt[4]_i_3__53_5 ;
  wire \fill_cnt[4]_i_3__53_n_0 ;
  wire \fill_cnt[4]_i_4__17_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__38_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire [8:0]\genblk1[0].mem_reg[0]_91 ;
  wire \genblk1[1].mem[1][8]_i_1__37_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_90 ;
  wire \genblk1[2].mem[2][8]_i_1__37_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_89 ;
  wire \genblk1[3].mem[3][8]_i_1__37_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__17 ;
  wire \genblk1[3].mem[3][8]_i_4__17_0 ;
  wire \genblk1[3].mem[3][8]_i_4__17_1 ;
  wire \genblk1[3].mem[3][8]_i_5__23_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_88 ;
  wire [22:22]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n085_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire push_req_n087_out;
  wire \read_ptr[0]_i_1__21_n_0 ;
  wire \read_ptr[1]_i_1__21_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__21_n_0 ;
  wire \write_ptr[4]_i_1__21_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_210 
       (.I0(\genblk1[1].mem_reg[1]_90 [1]),
        .I1(\genblk1[0].mem_reg[0]_91 [1]),
        .I2(\genblk1[3].mem_reg[3]_88 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_265 
       (.I0(\genblk1[1].mem_reg[1]_90 [0]),
        .I1(\genblk1[0].mem_reg[0]_91 [0]),
        .I2(\genblk1[3].mem_reg[3]_88 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_350 
       (.I0(\genblk1[1].mem_reg[1]_90 [7]),
        .I1(\genblk1[0].mem_reg[0]_91 [7]),
        .I2(\genblk1[3].mem_reg[3]_88 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_554 
       (.I0(\genblk1[1].mem_reg[1]_90 [8]),
        .I1(\genblk1[0].mem_reg[0]_91 [8]),
        .I2(\genblk1[3].mem_reg[3]_88 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_734 
       (.I0(\genblk1[1].mem_reg[1]_90 [3]),
        .I1(\genblk1[0].mem_reg[0]_91 [3]),
        .I2(\genblk1[3].mem_reg[3]_88 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_774 
       (.I0(\genblk1[1].mem_reg[1]_90 [5]),
        .I1(\genblk1[0].mem_reg[0]_91 [5]),
        .I2(\genblk1[3].mem_reg[3]_88 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_822 
       (.I0(\genblk1[1].mem_reg[1]_90 [4]),
        .I1(\genblk1[0].mem_reg[0]_91 [4]),
        .I2(\genblk1[3].mem_reg[3]_88 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_886 
       (.I0(\genblk1[1].mem_reg[1]_90 [6]),
        .I1(\genblk1[0].mem_reg[0]_91 [6]),
        .I2(\genblk1[3].mem_reg[3]_88 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_942 
       (.I0(\genblk1[1].mem_reg[1]_90 [2]),
        .I1(\genblk1[0].mem_reg[0]_91 [2]),
        .I2(\genblk1[3].mem_reg[3]_88 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_89 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    empty_i_10__18
       (.I0(empty_i_7__19_1),
        .I1(empty_i_7__46),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(empty_i_7__19_2),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hE20000B8E2FFFFB8)) 
    empty_i_10__37
       (.I0(empty_i_7__46_0),
        .I1(Q[1]),
        .I2(empty_i_7__46_1),
        .I3(empty_i_7__46),
        .I4(empty_i_6__35),
        .I5(empty_i_7__46_2),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFF0002)) 
    empty_i_10__42
       (.I0(Q[2]),
        .I1(empty_i_9__26),
        .I2(empty_i_9__26_0),
        .I3(empty_i_9__26_1),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'hAA2AFFFFAA2A0000)) 
    empty_i_11__8
       (.I0(empty_i_7__19),
        .I1(empty_i_7__19_0),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(empty_i_7__46),
        .I5(\priority_reg[4] ),
        .O(\priority_reg[3] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__21
       (.I0(empty0),
        .I1(push_req_n087_out),
        .I2(pop_req_n085_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__20
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__38
       (.I0(\priority_reg[1]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__14_n_0),
        .I3(empty_i_6__49_n_0),
        .I4(\write_ptr_reg[0]_0 ),
        .I5(empty_i_7__20_n_0),
        .O(push_req_n087_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__53
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n085_out));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    empty_i_5__14
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\fill_cnt[4]_i_3__53_0 ),
        .I2(\fill_cnt[4]_i_3__53_1 ),
        .I3(\fill_cnt[4]_i_3__53_2 ),
        .I4(\fill_cnt[4]_i_3__53_3 ),
        .I5(\fill_cnt[4]_i_3__53_4 ),
        .O(empty_i_5__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_5__42
       (.I0(empty_i_3__39),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\priority_reg[5] ),
        .O(\priority_reg[1]_rep__0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_6__49
       (.I0(empty_i_9__3_n_0),
        .I1(\priority_reg[3]_0 ),
        .I2(empty_i_6__35),
        .I3(\priority_reg[2]_rep__0_0 ),
        .I4(\fill_cnt[4]_i_3__53_5 ),
        .O(empty_i_6__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_7__20
       (.I0(\priority_reg[3] ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\priority_reg[2]_rep__1 ),
        .O(empty_i_7__20_n_0));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    empty_i_8__49
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(empty_i_5__41),
        .I3(empty_i_5__41_0),
        .I4(empty_i_5__41_1),
        .I5(empty_i_5__41_2),
        .O(\priority_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__3
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__3_n_0));
  LUT6 #(
    .INIT(64'hE00007FFE06007FF)) 
    empty_i_9__40
       (.I0(\genblk1[3].mem[3][8]_i_4__17_0 ),
        .I1(empty_i_6__35),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(empty_i_6__35_0),
        .O(\priority_reg[2]_rep__0_0 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__21_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__21 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__54 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n085_out),
        .I3(push_req_n087_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__54_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__21 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n085_out),
        .I3(push_req_n087_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__21 
       (.I0(push_req_n087_out),
        .I1(\fill_cnt[3]_i_2__21_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__21 
       (.I0(pop_req_n085_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__21_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__21 
       (.I0(empty_burst_fifo),
        .I1(push_req_n087_out),
        .I2(pop_req_n085_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__21 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__53_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__21_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \fill_cnt[4]_i_3__53 
       (.I0(\fill_cnt[3]_i_2__21_n_0 ),
        .I1(\fill_cnt[4]_i_4__17_n_0 ),
        .I2(empty_i_6__49_n_0),
        .I3(empty_i_5__14_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(\fill_cnt[4]_i_3__53_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \fill_cnt[4]_i_4__17 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[2]_rep__1 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\priority_reg[3] ),
        .O(\fill_cnt[4]_i_4__17_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__21_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__54_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__21_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__21_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__21_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__38 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n087_out),
        .O(\genblk1[0].mem[0][8]_i_1__38_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_91 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_91 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_91 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_91 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_91 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_91 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_91 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_91 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__38_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_91 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__37 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n087_out),
        .O(\genblk1[1].mem[1][8]_i_1__37_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_90 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_90 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_90 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_90 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_90 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_90 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_90 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_90 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__37_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_90 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__37 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n087_out),
        .O(\genblk1[2].mem[2][8]_i_1__37_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_89 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_89 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_89 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_89 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_89 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_89 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_89 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_89 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__37_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_89 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__37 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n087_out),
        .O(\genblk1[3].mem[3][8]_i_1__37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \genblk1[3].mem[3][8]_i_2__28 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[3].mem[3][8]_i_5__23_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_5__23 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\priority_reg[2]_rep__0 ),
        .O(\genblk1[3].mem[3][8]_i_5__23_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \genblk1[3].mem[3][8]_i_6__15 
       (.I0(\genblk1[3].mem[3][8]_i_4__17 ),
        .I1(\genblk1[3].mem[3][8]_i_4__17_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__17_1 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\priority_reg[2]_rep__0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_88 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_88 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_88 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_88 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_88 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_88 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_88 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_88 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__37_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_88 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__21 
       (.I0(pop_req_n085_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__21 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n085_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__21_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__21_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__21_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__21 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__21 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__21 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__21 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__21 
       (.I0(push_req_n087_out),
        .O(\write_ptr[4]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__21 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__21_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__21_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_14
   (empty_burst_fifo,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[4] ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[2]_rep__1_1 ,
    \priority_reg[3] ,
    SPI_OPEN_LOOP_sync_reg,
    \priority_reg[5]_1 ,
    \priority_reg[3]_0 ,
    \priority_reg[3]_1 ,
    \priority_reg[3]_2 ,
    \priority_reg[5]_2 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    Q,
    \genblk1[3].mem[3][8]_i_4__4 ,
    \genblk1[3].mem[3][8]_i_4__4_0 ,
    \genblk1[3].mem[3][8]_i_4__4_1 ,
    \genblk1[3].mem[3][8]_i_3__10 ,
    \genblk1[3].mem[3][8]_i_3__10_0 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \fill_cnt[4]_i_3__18_0 ,
    \fill_cnt[4]_i_3__18_1 ,
    \fill_cnt[4]_i_3__18_2 ,
    \fill_cnt[4]_i_3__18_3 ,
    \fill_cnt[4]_i_3__18_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[3].mem[3][8]_i_7__0 ,
    \genblk1[3].mem[3][8]_i_7__0_0 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    empty_i_3__37_0,
    empty_i_3__37_1,
    empty_i_3__37_2,
    \fill_cnt[4]_i_4__16_0 ,
    \fill_cnt[4]_i_4__16_1 ,
    \fill_cnt[4]_i_4__16_2 ,
    \fill_cnt[4]_i_5__7_0 ,
    \fill_cnt[4]_i_5__7_1 ,
    empty_i_3__36,
    empty_i_3__36_0,
    empty_i_8__36,
    empty_i_8__36_0,
    empty_i_8__36_1,
    empty_i_8__36_2,
    empty_i_8__36_3,
    CTRL_SCHED_EVENT_IN,
    empty_i_12__8_0,
    empty_i_12__8_1,
    empty_i_12__8_2,
    empty_i_12__8_3,
    empty_i_12__8_4,
    \fill_cnt[4]_i_5__7_2 ,
    \fill_cnt[4]_i_5__7_3 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[3].mem[3][8]_i_5__32 ,
    \genblk1[3].mem[3][8]_i_5__32_0 ,
    empty_i_3__37_3,
    empty_i_3__37_4,
    \fill_cnt[4]_i_5__10 ,
    \fill_cnt[4]_i_5__10_0 ,
    \fill_cnt[4]_i_5__10_1 ,
    empty_i_8__34,
    \fill_cnt[4]_i_5__10_2 ,
    \fill_cnt[4]_i_5__10_3 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_43 ,
    \AEROUT_ADDR[7]_i_101_0 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output [0:0]empty_burst_fifo;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[4] ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[2]_rep__1_1 ;
  output \priority_reg[3] ;
  output SPI_OPEN_LOOP_sync_reg;
  output \priority_reg[5]_1 ;
  output \priority_reg[3]_0 ;
  output \priority_reg[3]_1 ;
  output \priority_reg[3]_2 ;
  output \priority_reg[5]_2 ;
  output [7:0]\genblk1[1].mem_reg[1][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_4__4 ;
  input \genblk1[3].mem[3][8]_i_4__4_0 ;
  input \genblk1[3].mem[3][8]_i_4__4_1 ;
  input \genblk1[3].mem[3][8]_i_3__10 ;
  input \genblk1[3].mem[3][8]_i_3__10_0 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \fill_cnt[4]_i_3__18_0 ;
  input \fill_cnt[4]_i_3__18_1 ;
  input \fill_cnt[4]_i_3__18_2 ;
  input \fill_cnt[4]_i_3__18_3 ;
  input \fill_cnt[4]_i_3__18_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[3].mem[3][8]_i_7__0 ;
  input \genblk1[3].mem[3][8]_i_7__0_0 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input empty_i_3__37_0;
  input empty_i_3__37_1;
  input empty_i_3__37_2;
  input \fill_cnt[4]_i_4__16_0 ;
  input \fill_cnt[4]_i_4__16_1 ;
  input \fill_cnt[4]_i_4__16_2 ;
  input \fill_cnt[4]_i_5__7_0 ;
  input \fill_cnt[4]_i_5__7_1 ;
  input empty_i_3__36;
  input empty_i_3__36_0;
  input empty_i_8__36;
  input empty_i_8__36_0;
  input empty_i_8__36_1;
  input empty_i_8__36_2;
  input empty_i_8__36_3;
  input [0:0]CTRL_SCHED_EVENT_IN;
  input empty_i_12__8_0;
  input [0:0]empty_i_12__8_1;
  input empty_i_12__8_2;
  input empty_i_12__8_3;
  input empty_i_12__8_4;
  input \fill_cnt[4]_i_5__7_2 ;
  input \fill_cnt[4]_i_5__7_3 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[3].mem[3][8]_i_5__32 ;
  input \genblk1[3].mem[3][8]_i_5__32_0 ;
  input empty_i_3__37_3;
  input empty_i_3__37_4;
  input \fill_cnt[4]_i_5__10 ;
  input \fill_cnt[4]_i_5__10_0 ;
  input \fill_cnt[4]_i_5__10_1 ;
  input empty_i_8__34;
  input \fill_cnt[4]_i_5__10_2 ;
  input \fill_cnt[4]_i_5__10_3 ;
  input [4:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_43 ;
  input [2:0]\AEROUT_ADDR[7]_i_101_0 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire [2:0]\AEROUT_ADDR[7]_i_101_0 ;
  wire \AEROUT_ADDR[7]_i_221_n_0 ;
  wire \AEROUT_ADDR[7]_i_43 ;
  wire CLK;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire [5:0]Q;
  wire SPI_OPEN_LOOP_sync_reg;
  wire [207:207]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_12__0_n_0;
  wire empty_i_12__8_0;
  wire [0:0]empty_i_12__8_1;
  wire empty_i_12__8_2;
  wire empty_i_12__8_3;
  wire empty_i_12__8_4;
  wire empty_i_16__0_n_0;
  wire empty_i_1__22_n_0;
  wire empty_i_3__36;
  wire empty_i_3__36_0;
  wire empty_i_3__37_0;
  wire empty_i_3__37_1;
  wire empty_i_3__37_2;
  wire empty_i_3__37_3;
  wire empty_i_3__37_4;
  wire empty_i_6__21_n_0;
  wire empty_i_7__46_n_0;
  wire empty_i_8__13_n_0;
  wire empty_i_8__34;
  wire empty_i_8__36;
  wire empty_i_8__36_0;
  wire empty_i_8__36_1;
  wire empty_i_8__36_2;
  wire empty_i_8__36_3;
  wire \fill_cnt[0]_i_1__22_n_0 ;
  wire \fill_cnt[1]_i_1__19_n_0 ;
  wire \fill_cnt[2]_i_1__22_n_0 ;
  wire \fill_cnt[3]_i_1__22_n_0 ;
  wire \fill_cnt[3]_i_2__22_n_0 ;
  wire \fill_cnt[4]_i_1__22_n_0 ;
  wire \fill_cnt[4]_i_2__22_n_0 ;
  wire \fill_cnt[4]_i_3__18_0 ;
  wire \fill_cnt[4]_i_3__18_1 ;
  wire \fill_cnt[4]_i_3__18_2 ;
  wire \fill_cnt[4]_i_3__18_3 ;
  wire \fill_cnt[4]_i_3__18_4 ;
  wire \fill_cnt[4]_i_3__18_n_0 ;
  wire \fill_cnt[4]_i_4__16_0 ;
  wire \fill_cnt[4]_i_4__16_1 ;
  wire \fill_cnt[4]_i_4__16_2 ;
  wire \fill_cnt[4]_i_4__16_n_0 ;
  wire \fill_cnt[4]_i_5__10 ;
  wire \fill_cnt[4]_i_5__10_0 ;
  wire \fill_cnt[4]_i_5__10_1 ;
  wire \fill_cnt[4]_i_5__10_2 ;
  wire \fill_cnt[4]_i_5__10_3 ;
  wire \fill_cnt[4]_i_5__7_0 ;
  wire \fill_cnt[4]_i_5__7_1 ;
  wire \fill_cnt[4]_i_5__7_2 ;
  wire \fill_cnt[4]_i_5__7_3 ;
  wire \fill_cnt[4]_i_5__7_n_0 ;
  wire \fill_cnt[4]_i_6__9_n_0 ;
  wire \fill_cnt[4]_i_7__3_n_0 ;
  wire \fill_cnt[4]_i_8_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__37_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_95 ;
  wire \genblk1[1].mem[1][8]_i_1__36_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_94 ;
  wire \genblk1[2].mem[2][8]_i_1__36_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_93 ;
  wire \genblk1[3].mem[3][8]_i_1__36_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__10 ;
  wire \genblk1[3].mem[3][8]_i_3__10_0 ;
  wire \genblk1[3].mem[3][8]_i_4__23_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__4 ;
  wire \genblk1[3].mem[3][8]_i_4__4_0 ;
  wire \genblk1[3].mem[3][8]_i_4__4_1 ;
  wire \genblk1[3].mem[3][8]_i_5__32 ;
  wire \genblk1[3].mem[3][8]_i_5__32_0 ;
  wire \genblk1[3].mem[3][8]_i_7__0 ;
  wire \genblk1[3].mem[3][8]_i_7__0_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_92 ;
  wire [23:23]last_spk_in_burst_fifo;
  wire [4:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n089_out;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[2]_rep__1_1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[3]_2 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire push_req_n091_out;
  wire \read_ptr[0]_i_1__22_n_0 ;
  wire \read_ptr[1]_i_1__22_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__22_n_0 ;
  wire \write_ptr[4]_i_1__22_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \AEROUT_ADDR[7]_i_101 
       (.I0(last_spk_in_burst_int1[0]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[7]_i_221_n_0 ),
        .I3(last_spk_in_burst_int1[2]),
        .I4(\AEROUT_ADDR[7]_i_43 ),
        .O(\priority_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_221 
       (.I0(data_out_fifo),
        .I1(\AEROUT_ADDR[7]_i_101_0 [2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(last_spk_in_burst_int1[4]),
        .I4(\AEROUT_ADDR[7]_i_101_0 [0]),
        .I5(\AEROUT_ADDR[7]_i_101_0 [1]),
        .O(\AEROUT_ADDR[7]_i_221_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_410 
       (.I0(\genblk1[1].mem_reg[1]_94 [4]),
        .I1(\genblk1[0].mem_reg[0]_95 [4]),
        .I2(\genblk1[3].mem_reg[3]_92 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [4]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_442 
       (.I0(\genblk1[1].mem_reg[1]_94 [8]),
        .I1(\genblk1[0].mem_reg[0]_95 [8]),
        .I2(\genblk1[3].mem_reg[3]_92 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_480 
       (.I0(\genblk1[1].mem_reg[1]_94 [0]),
        .I1(\genblk1[0].mem_reg[0]_95 [0]),
        .I2(\genblk1[3].mem_reg[3]_92 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [0]),
        .O(data_out_fifo));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_507 
       (.I0(\genblk1[1].mem_reg[1]_94 [3]),
        .I1(\genblk1[0].mem_reg[0]_95 [3]),
        .I2(\genblk1[3].mem_reg[3]_92 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [3]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_571 
       (.I0(\genblk1[1].mem_reg[1]_94 [7]),
        .I1(\genblk1[0].mem_reg[0]_95 [7]),
        .I2(\genblk1[3].mem_reg[3]_92 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_678 
       (.I0(\genblk1[1].mem_reg[1]_94 [6]),
        .I1(\genblk1[0].mem_reg[0]_95 [6]),
        .I2(\genblk1[3].mem_reg[3]_92 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_702 
       (.I0(\genblk1[1].mem_reg[1]_94 [2]),
        .I1(\genblk1[0].mem_reg[0]_95 [2]),
        .I2(\genblk1[3].mem_reg[3]_92 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [2]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_854 
       (.I0(\genblk1[1].mem_reg[1]_94 [5]),
        .I1(\genblk1[0].mem_reg[0]_95 [5]),
        .I2(\genblk1[3].mem_reg[3]_92 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_902 
       (.I0(\genblk1[1].mem_reg[1]_94 [1]),
        .I1(\genblk1[0].mem_reg[0]_95 [1]),
        .I2(\genblk1[3].mem_reg[3]_92 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_93 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'hEEE80000333FFFFF)) 
    empty_i_10__31
       (.I0(empty_i_8__34),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_12__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h88888B888B8B8B8B)) 
    empty_i_12__8
       (.I0(empty_i_16__0_n_0),
        .I1(empty_i_8__36),
        .I2(empty_i_8__36_0),
        .I3(empty_i_8__36_1),
        .I4(empty_i_8__36_2),
        .I5(empty_i_8__36_3),
        .O(SPI_OPEN_LOOP_sync_reg));
  LUT6 #(
    .INIT(64'hBA000000FFFFFFFF)) 
    empty_i_16__0
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(empty_i_12__8_0),
        .I2(empty_i_12__8_1),
        .I3(empty_i_12__8_2),
        .I4(empty_i_12__8_3),
        .I5(empty_i_12__8_4),
        .O(empty_i_16__0_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__22
       (.I0(empty0),
        .I1(push_req_n091_out),
        .I2(pop_req_n089_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__21
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__37
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_6__21_n_0),
        .I3(empty_i_7__46_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(empty_i_8__13_n_0),
        .O(push_req_n091_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__19
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n089_out));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__43
       (.I0(empty_i_3__36),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\priority_reg[3] ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(empty_i_3__36_0),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    empty_i_6__21
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(empty_i_3__37_0),
        .I4(empty_i_3__37_1),
        .I5(empty_i_3__37_2),
        .O(empty_i_6__21_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_7__46
       (.I0(empty_i_12__0_n_0),
        .I1(empty_i_3__37_3),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(empty_i_3__37_4),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .O(empty_i_7__46_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_8__13
       (.I0(\fill_cnt[4]_i_3__18_0 ),
        .I1(\fill_cnt[4]_i_3__18_1 ),
        .I2(\fill_cnt[4]_i_3__18_2 ),
        .I3(\fill_cnt[4]_i_3__18_3 ),
        .I4(\fill_cnt[4]_i_3__18_4 ),
        .O(empty_i_8__13_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__22_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__22 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__19 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n089_out),
        .I3(push_req_n091_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__22 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n089_out),
        .I3(push_req_n091_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__22 
       (.I0(push_req_n091_out),
        .I1(\fill_cnt[3]_i_2__22_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__22 
       (.I0(pop_req_n089_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__22_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__22 
       (.I0(empty_burst_fifo),
        .I1(push_req_n091_out),
        .I2(pop_req_n089_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__22 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__18_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__18 
       (.I0(\fill_cnt[3]_i_2__22_n_0 ),
        .I1(empty_i_8__13_n_0),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt[4]_i_4__16_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\priority_reg[2]_rep__1 ),
        .O(\fill_cnt[4]_i_3__18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \fill_cnt[4]_i_4__16 
       (.I0(\fill_cnt[4]_i_5__7_n_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\fill_cnt[4]_i_6__9_n_0 ),
        .I4(empty_i_12__0_n_0),
        .O(\fill_cnt[4]_i_4__16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_5__7 
       (.I0(\fill_cnt[4]_i_4__16_0 ),
        .I1(\fill_cnt[4]_i_7__3_n_0 ),
        .I2(empty_i_3__37_1),
        .I3(\fill_cnt[4]_i_4__16_1 ),
        .I4(\fill_cnt[4]_i_4__16_2 ),
        .I5(\fill_cnt[4]_i_8_n_0 ),
        .O(\fill_cnt[4]_i_5__7_n_0 ));
  LUT5 #(
    .INIT(32'hA80100FF)) 
    \fill_cnt[4]_i_6__11 
       (.I0(Q[1]),
        .I1(\fill_cnt[4]_i_5__10 ),
        .I2(\fill_cnt[4]_i_4__16_2 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\priority_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFAF3F30A0A03F30)) 
    \fill_cnt[4]_i_6__9 
       (.I0(\priority_reg[3]_0 ),
        .I1(empty_i_12__8_4),
        .I2(\fill_cnt[4]_i_5__10 ),
        .I3(\priority_reg[3]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(\priority_reg[3]_2 ),
        .O(\fill_cnt[4]_i_6__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFB0FFB0FFB5FFB0)) 
    \fill_cnt[4]_i_7__3 
       (.I0(Q[1]),
        .I1(\fill_cnt[4]_i_5__7_2 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(empty_i_8__36_1),
        .I5(\fill_cnt[4]_i_5__7_3 ),
        .O(\fill_cnt[4]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h20DF62DF20DF20DF)) 
    \fill_cnt[4]_i_7__6 
       (.I0(Q[1]),
        .I1(\fill_cnt[4]_i_5__10_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\fill_cnt[4]_i_5__10_1 ),
        .I5(empty_i_8__36_1),
        .O(\priority_reg[3]_2 ));
  LUT5 #(
    .INIT(32'hFFFFFC50)) 
    \fill_cnt[4]_i_8 
       (.I0(\fill_cnt[4]_i_5__7_0 ),
        .I1(\fill_cnt[4]_i_5__7_1 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\fill_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8E8E0030F3FFFFFF)) 
    \fill_cnt[4]_i_8__3 
       (.I0(\fill_cnt[4]_i_5__10_2 ),
        .I1(Q[1]),
        .I2(\fill_cnt[4]_i_5__10_0 ),
        .I3(\fill_cnt[4]_i_5__10_3 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3]_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__22_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__19_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__22_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__22_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__22_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__37 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n091_out),
        .O(\genblk1[0].mem[0][8]_i_1__37_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_95 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_95 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_95 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_95 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_95 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_95 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_95 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_95 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__37_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_95 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__36 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n091_out),
        .O(\genblk1[1].mem[1][8]_i_1__36_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_94 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_94 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_94 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_94 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_94 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_94 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_94 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_94 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__36_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_94 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__36 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n091_out),
        .O(\genblk1[2].mem[2][8]_i_1__36_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_93 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_93 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_93 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_93 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_93 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_93 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_93 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_93 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__36_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_93 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__36 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n091_out),
        .O(\genblk1[3].mem[3][8]_i_1__36_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__29 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__23_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[2]_rep__1_0 ),
        .O(last_spk_in_burst_fifo));
  LUT4 #(
    .INIT(16'h404C)) 
    \genblk1[3].mem[3][8]_i_3__40 
       (.I0(\priority_reg[5]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\priority_reg[2]_rep__1_1 ));
  LUT6 #(
    .INIT(64'hFFFF470047004700)) 
    \genblk1[3].mem[3][8]_i_4__23 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .I5(\priority_reg[2]_rep__1_1 ),
        .O(\genblk1[3].mem[3][8]_i_4__23_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \genblk1[3].mem[3][8]_i_4__45 
       (.I0(\priority_reg[4] ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\priority_reg[5] ),
        .I5(\priority_reg[5]_0 ),
        .O(\priority_reg[2]_rep__1_0 ));
  LUT5 #(
    .INIT(32'hBFBFFF00)) 
    \genblk1[3].mem[3][8]_i_6__36 
       (.I0(\genblk1[3].mem[3][8]_i_5__32 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\genblk1[3].mem[3][8]_i_5__32_0 ),
        .I4(empty_i_8__36),
        .O(\priority_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hFFFCEFEF)) 
    \genblk1[3].mem[3][8]_i_6__49 
       (.I0(\genblk1[3].mem[3][8]_i_3__10 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\genblk1[3].mem[3][8]_i_3__10_0 ),
        .I4(Q[1]),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAAFAFAEEEE)) 
    \genblk1[3].mem[3][8]_i_7__42 
       (.I0(Q[3]),
        .I1(\genblk1[3].mem[3][8]_i_4__4 ),
        .I2(\genblk1[3].mem[3][8]_i_4__4_0 ),
        .I3(\genblk1[3].mem[3][8]_i_4__4_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFFFCFA)) 
    \genblk1[3].mem[3][8]_i_8__2 
       (.I0(\genblk1[3].mem[3][8]_i_7__0 ),
        .I1(\genblk1[3].mem[3][8]_i_7__0_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\priority_reg[4] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_92 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_92 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_92 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_92 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_92 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_92 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_92 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_92 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__36_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_92 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__22 
       (.I0(pop_req_n089_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__22 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n089_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__22_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__22_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__22_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__22 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__22 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__22 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__22 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__22 
       (.I0(push_req_n091_out),
        .O(\write_ptr[4]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__22 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__22_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__22_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_15
   (empty_burst_fifo,
    \priority_reg[5] ,
    \priority_reg[1]_rep__2 ,
    \priority_reg[3] ,
    \priority_reg[3]_0 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[5]_0 ,
    \priority_reg[4] ,
    \priority_reg[5]_1 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[3]_1 ,
    \priority_reg[2]_rep__0_0 ,
    \priority_reg[2]_rep__0_1 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt_reg[4]_0 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_43 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \fill_cnt[4]_i_3__31_0 ,
    \fill_cnt[4]_i_3__31_1 ,
    \fill_cnt[4]_i_3__31_2 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \fill_cnt[4]_i_3__31_3 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[3].mem[3][8]_i_3__23 ,
    \genblk1[3].mem[3][8]_i_3__23_0 ,
    \genblk1[3].mem[3][8]_i_3__23_1 ,
    \genblk1[3].mem[3][8]_i_8__21 ,
    \genblk1[3].mem[3][8]_i_4__23 ,
    \genblk1[3].mem[3][8]_i_4__23_0 ,
    \genblk1[3].mem[3][8]_i_4__23_1 ,
    \genblk1[3].mem[3][8]_i_4__23_2 ,
    \genblk1[3].mem[3][8]_i_7__10 ,
    empty_i_3__36_0,
    \fill_cnt[4]_i_3__31_4 ,
    empty_i_6__21,
    empty_i_6__21_0,
    empty_i_6__21_1,
    \genblk1[3].mem[3][8]_i_4__21 ,
    \genblk1[3].mem[3][8]_i_8__12 ,
    \genblk1[3].mem[3][8]_i_8__12_0 ,
    \genblk1[3].mem[3][8]_i_6__22_0 ,
    \genblk1[3].mem[3][8]_i_3__22 ,
    \genblk1[3].mem[3][8]_i_8__21_0 ,
    empty_i_3__36_1,
    \fill_cnt[4]_i_4__15_0 ,
    \fill_cnt[4]_i_4__15_1 ,
    \fill_cnt[4]_i_4__15_2 ,
    \fill_cnt[4]_i_4__15_3 ,
    empty_i_7__43,
    \AEROUT_ADDR[7]_i_99_0 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[5] ;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[3] ;
  output \priority_reg[3]_0 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[4] ;
  output \priority_reg[5]_1 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[3]_1 ;
  output \priority_reg[2]_rep__0_0 ;
  output \priority_reg[2]_rep__0_1 ;
  output [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt_reg[4]_0 ;
  input [4:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_43 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \fill_cnt[4]_i_3__31_0 ;
  input \fill_cnt[4]_i_3__31_1 ;
  input \fill_cnt[4]_i_3__31_2 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \fill_cnt[4]_i_3__31_3 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[3].mem[3][8]_i_3__23 ;
  input \genblk1[3].mem[3][8]_i_3__23_0 ;
  input \genblk1[3].mem[3][8]_i_3__23_1 ;
  input \genblk1[3].mem[3][8]_i_8__21 ;
  input \genblk1[3].mem[3][8]_i_4__23 ;
  input \genblk1[3].mem[3][8]_i_4__23_0 ;
  input \genblk1[3].mem[3][8]_i_4__23_1 ;
  input \genblk1[3].mem[3][8]_i_4__23_2 ;
  input \genblk1[3].mem[3][8]_i_7__10 ;
  input empty_i_3__36_0;
  input \fill_cnt[4]_i_3__31_4 ;
  input empty_i_6__21;
  input empty_i_6__21_0;
  input empty_i_6__21_1;
  input \genblk1[3].mem[3][8]_i_4__21 ;
  input \genblk1[3].mem[3][8]_i_8__12 ;
  input \genblk1[3].mem[3][8]_i_8__12_0 ;
  input \genblk1[3].mem[3][8]_i_6__22_0 ;
  input \genblk1[3].mem[3][8]_i_3__22 ;
  input \genblk1[3].mem[3][8]_i_8__21_0 ;
  input empty_i_3__36_1;
  input \fill_cnt[4]_i_4__15_0 ;
  input \fill_cnt[4]_i_4__15_1 ;
  input \fill_cnt[4]_i_4__15_2 ;
  input \fill_cnt[4]_i_4__15_3 ;
  input empty_i_7__43;
  input [8:0]\AEROUT_ADDR[7]_i_99_0 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[7]_i_217_n_0 ;
  wire \AEROUT_ADDR[7]_i_43 ;
  wire [8:0]\AEROUT_ADDR[7]_i_99_0 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [223:221]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__23_n_0;
  wire empty_i_3__36_0;
  wire empty_i_3__36_1;
  wire empty_i_5__13_n_0;
  wire empty_i_6__20_n_0;
  wire empty_i_6__21;
  wire empty_i_6__21_0;
  wire empty_i_6__21_1;
  wire empty_i_7__43;
  wire empty_i_7__44_n_0;
  wire empty_i_9__4_n_0;
  wire \fill_cnt[0]_i_1__23_n_0 ;
  wire \fill_cnt[1]_i_1__32_n_0 ;
  wire \fill_cnt[2]_i_1__23_n_0 ;
  wire \fill_cnt[3]_i_1__23_n_0 ;
  wire \fill_cnt[3]_i_2__23_n_0 ;
  wire \fill_cnt[4]_i_1__23_n_0 ;
  wire \fill_cnt[4]_i_2__23_n_0 ;
  wire \fill_cnt[4]_i_3__31_0 ;
  wire \fill_cnt[4]_i_3__31_1 ;
  wire \fill_cnt[4]_i_3__31_2 ;
  wire \fill_cnt[4]_i_3__31_3 ;
  wire \fill_cnt[4]_i_3__31_4 ;
  wire \fill_cnt[4]_i_3__31_n_0 ;
  wire \fill_cnt[4]_i_4__15_0 ;
  wire \fill_cnt[4]_i_4__15_1 ;
  wire \fill_cnt[4]_i_4__15_2 ;
  wire \fill_cnt[4]_i_4__15_3 ;
  wire \fill_cnt[4]_i_4__15_n_0 ;
  wire \fill_cnt[4]_i_5__12_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__36_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_99 ;
  wire \genblk1[1].mem[1][8]_i_1__35_n_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_98 ;
  wire \genblk1[2].mem[2][8]_i_1__35_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_97 ;
  wire \genblk1[3].mem[3][8]_i_1__35_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__10_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__22 ;
  wire \genblk1[3].mem[3][8]_i_3__23 ;
  wire \genblk1[3].mem[3][8]_i_3__23_0 ;
  wire \genblk1[3].mem[3][8]_i_3__23_1 ;
  wire \genblk1[3].mem[3][8]_i_4__21 ;
  wire \genblk1[3].mem[3][8]_i_4__23 ;
  wire \genblk1[3].mem[3][8]_i_4__23_0 ;
  wire \genblk1[3].mem[3][8]_i_4__23_1 ;
  wire \genblk1[3].mem[3][8]_i_4__23_2 ;
  wire \genblk1[3].mem[3][8]_i_5__29_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__22_0 ;
  wire \genblk1[3].mem[3][8]_i_7__10 ;
  wire \genblk1[3].mem[3][8]_i_8__12 ;
  wire \genblk1[3].mem[3][8]_i_8__12_0 ;
  wire \genblk1[3].mem[3][8]_i_8__15_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__21 ;
  wire \genblk1[3].mem[3][8]_i_8__21_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_96 ;
  wire [24:24]last_spk_in_burst_fifo;
  wire [4:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n093_out;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__0_1 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire push_req_n095_out;
  wire \read_ptr[0]_i_1__23_n_0 ;
  wire \read_ptr[1]_i_1__23_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__23_n_0 ;
  wire \write_ptr[4]_i_1__23_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_153 
       (.I0(data_out_fifo[221]),
        .I1(\AEROUT_ADDR[7]_i_99_0 [6]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(last_spk_in_burst_int1[4]),
        .I4(\AEROUT_ADDR[7]_i_99_0 [0]),
        .I5(\AEROUT_ADDR[7]_i_99_0 [3]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_217 
       (.I0(data_out_fifo[223]),
        .I1(\AEROUT_ADDR[7]_i_99_0 [8]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(last_spk_in_burst_int1[4]),
        .I4(\AEROUT_ADDR[7]_i_99_0 [2]),
        .I5(\AEROUT_ADDR[7]_i_99_0 [5]),
        .O(\AEROUT_ADDR[7]_i_217_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_249 
       (.I0(data_out_fifo[222]),
        .I1(\AEROUT_ADDR[7]_i_99_0 [7]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(last_spk_in_burst_int1[4]),
        .I4(\AEROUT_ADDR[7]_i_99_0 [1]),
        .I5(\AEROUT_ADDR[7]_i_99_0 [4]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_336 
       (.I0(\genblk1[1].mem_reg[1]_98 [5]),
        .I1(\genblk1[0].mem_reg[0]_99 [5]),
        .I2(\genblk1[3].mem_reg[3]_96 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [5]),
        .O(data_out_fifo[221]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_464 
       (.I0(\genblk1[1].mem_reg[1]_98 [7]),
        .I1(\genblk1[0].mem_reg[0]_99 [7]),
        .I2(\genblk1[3].mem_reg[3]_96 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [7]),
        .O(data_out_fifo[223]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_540 
       (.I0(\genblk1[1].mem_reg[1]_98 [6]),
        .I1(\genblk1[0].mem_reg[0]_99 [6]),
        .I2(\genblk1[3].mem_reg[3]_96 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [6]),
        .O(data_out_fifo[222]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_718 
       (.I0(\genblk1[1].mem_reg[1]_98 [1]),
        .I1(\genblk1[0].mem_reg[0]_99 [1]),
        .I2(\genblk1[3].mem_reg[3]_96 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_758 
       (.I0(\genblk1[1].mem_reg[1]_98 [3]),
        .I1(\genblk1[0].mem_reg[0]_99 [3]),
        .I2(\genblk1[3].mem_reg[3]_96 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [3]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_806 
       (.I0(\genblk1[1].mem_reg[1]_98 [2]),
        .I1(\genblk1[0].mem_reg[0]_99 [2]),
        .I2(\genblk1[3].mem_reg[3]_96 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [2]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_870 
       (.I0(\genblk1[1].mem_reg[1]_98 [4]),
        .I1(\genblk1[0].mem_reg[0]_99 [4]),
        .I2(\genblk1[3].mem_reg[3]_96 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [4]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_910 
       (.I0(\genblk1[1].mem_reg[1]_98 [8]),
        .I1(\genblk1[0].mem_reg[0]_99 [8]),
        .I2(\genblk1[3].mem_reg[3]_96 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_926 
       (.I0(\genblk1[1].mem_reg[1]_98 [0]),
        .I1(\genblk1[0].mem_reg[0]_99 [0]),
        .I2(\genblk1[3].mem_reg[3]_96 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_97 [0]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \AEROUT_ADDR[7]_i_99 
       (.I0(last_spk_in_burst_int1[1]),
        .I1(\AEROUT_ADDR[7]_i_217_n_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_43 ),
        .I4(last_spk_in_burst_int1[0]),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hFC40010003FFFFFF)) 
    empty_i_10__29
       (.I0(empty_i_7__43),
        .I1(\genblk1[3].mem[3][8]_i_4__23_0 ),
        .I2(\genblk1[3].mem[3][8]_i_8__21 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\priority_reg[2]_rep__0_1 ));
  LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
    empty_i_11__7
       (.I0(empty_i_6__21),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(empty_i_6__21_0),
        .I5(empty_i_6__21_1),
        .O(\priority_reg[2]_rep__1 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__23
       (.I0(empty0),
        .I1(push_req_n095_out),
        .I2(pop_req_n093_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__22
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF44F4)) 
    empty_i_3__36
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_5__13_n_0),
        .I4(empty_i_6__20_n_0),
        .I5(empty_i_7__44_n_0),
        .O(push_req_n095_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__32
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n093_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_5__13
       (.I0(\fill_cnt[4]_i_3__31_0 ),
        .I1(\fill_cnt[4]_i_3__31_1 ),
        .I2(\fill_cnt[4]_i_3__31_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\fill_cnt[4]_i_3__31_3 ),
        .O(empty_i_5__13_n_0));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    empty_i_6__20
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[2]_rep__1 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(empty_i_3__36_0),
        .O(empty_i_6__20_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_7__44
       (.I0(empty_i_9__4_n_0),
        .I1(\priority_reg[2]_rep__0_1 ),
        .I2(\genblk1[3].mem[3][8]_i_8__21 ),
        .I3(empty_i_3__36_1),
        .I4(\fill_cnt[4]_i_4__15_0 ),
        .O(empty_i_7__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__4
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__4_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__23_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__23 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__32 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n093_out),
        .I3(push_req_n095_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__32_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__23 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n093_out),
        .I3(push_req_n095_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__23 
       (.I0(push_req_n095_out),
        .I1(\fill_cnt[3]_i_2__23_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__23 
       (.I0(pop_req_n093_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__23_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__23 
       (.I0(empty_burst_fifo),
        .I1(push_req_n095_out),
        .I2(pop_req_n093_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__23 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__31_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__23_n_0 ));
  LUT6 #(
    .INIT(64'h2022202200002022)) 
    \fill_cnt[4]_i_3__31 
       (.I0(\fill_cnt[3]_i_2__23_n_0 ),
        .I1(\fill_cnt[4]_i_4__15_n_0 ),
        .I2(empty_i_5__13_n_0),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__15 
       (.I0(empty_i_3__36_0),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\priority_reg[2]_rep__1 ),
        .I3(\fill_cnt[4]_i_3__31_4 ),
        .I4(\fill_cnt[4]_i_5__12_n_0 ),
        .I5(empty_i_9__4_n_0),
        .O(\fill_cnt[4]_i_4__15_n_0 ));
  LUT6 #(
    .INIT(64'h0808808AA8A8808A)) 
    \fill_cnt[4]_i_5__12 
       (.I0(\fill_cnt[4]_i_4__15_0 ),
        .I1(\fill_cnt[4]_i_4__15_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\fill_cnt[4]_i_4__15_2 ),
        .I4(\genblk1[3].mem[3][8]_i_8__21 ),
        .I5(\fill_cnt[4]_i_4__15_3 ),
        .O(\fill_cnt[4]_i_5__12_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__23_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__32_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__23_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__23_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__23_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__36 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n095_out),
        .O(\genblk1[0].mem[0][8]_i_1__36_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_99 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_99 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_99 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_99 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_99 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_99 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_99 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_99 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__36_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_99 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__35 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n095_out),
        .O(\genblk1[1].mem[1][8]_i_1__35_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_98 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_98 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_98 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_98 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_98 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_98 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_98 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_98 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__35_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_98 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__35 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n095_out),
        .O(\genblk1[2].mem[2][8]_i_1__35_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_97 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_97 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_97 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_97 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_97 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_97 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_97 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_97 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__35_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_97 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__35 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n095_out),
        .O(\genblk1[3].mem[3][8]_i_1__35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \genblk1[3].mem[3][8]_i_2__34 
       (.I0(\priority_reg[1]_rep__2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__10_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[3].mem[3][8]_i_5__29_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \genblk1[3].mem[3][8]_i_3__10 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_3__10_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \genblk1[3].mem[3][8]_i_3__24 
       (.I0(\priority_reg[3] ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\priority_reg[3]_0 ),
        .O(\priority_reg[1]_rep__2 ));
  LUT6 #(
    .INIT(64'hAFCFAFCFAFCFCFAF)) 
    \genblk1[3].mem[3][8]_i_5__13 
       (.I0(\genblk1[3].mem[3][8]_i_3__23 ),
        .I1(\genblk1[3].mem[3][8]_i_3__23_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__23_1 ),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_8__21 ),
        .I5(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_5__29 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[2]_rep__0 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\priority_reg[5]_0 ),
        .O(\genblk1[3].mem[3][8]_i_5__29_n_0 ));
  LUT5 #(
    .INIT(32'hEFFBE00B)) 
    \genblk1[3].mem[3][8]_i_5__41 
       (.I0(\genblk1[3].mem[3][8]_i_3__22 ),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(\priority_reg[2]_rep__0_0 ),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'hBF8F8C8CBF8FBF8F)) 
    \genblk1[3].mem[3][8]_i_6__20 
       (.I0(\genblk1[3].mem[3][8]_i_4__23 ),
        .I1(\genblk1[3].mem[3][8]_i_4__23_0 ),
        .I2(\priority_reg[4] ),
        .I3(\priority_reg[5]_1 ),
        .I4(\genblk1[3].mem[3][8]_i_4__23_1 ),
        .I5(\genblk1[3].mem[3][8]_i_4__23_2 ),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'h00FDFFFF00FD0000)) 
    \genblk1[3].mem[3][8]_i_6__22 
       (.I0(\priority_reg[4] ),
        .I1(Q[3]),
        .I2(\genblk1[3].mem[3][8]_i_4__21 ),
        .I3(\genblk1[3].mem[3][8]_i_8__15_n_0 ),
        .I4(\genblk1[3].mem[3][8]_i_4__23_0 ),
        .I5(\priority_reg[3]_1 ),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE1FFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__24 
       (.I0(\genblk1[3].mem[3][8]_i_4__23_0 ),
        .I1(\genblk1[3].mem[3][8]_i_8__21 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_8__21_0 ),
        .O(\priority_reg[2]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \genblk1[3].mem[3][8]_i_8__15 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\genblk1[3].mem[3][8]_i_6__22_0 ),
        .O(\genblk1[3].mem[3][8]_i_8__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_8__8 
       (.I0(Q[3]),
        .I1(\genblk1[3].mem[3][8]_i_7__10 ),
        .O(\priority_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_9__18 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\priority_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFFEFAFE)) 
    \genblk1[3].mem[3][8]_i_9__4 
       (.I0(Q[1]),
        .I1(\genblk1[3].mem[3][8]_i_8__12 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\genblk1[3].mem[3][8]_i_8__12_0 ),
        .O(\priority_reg[3]_1 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_96 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_96 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_96 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_96 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_96 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_96 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_96 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_96 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__35_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_96 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__23 
       (.I0(pop_req_n093_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__23 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n093_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__23_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__23_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__23_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__23 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__23 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__23 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__23 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__23 
       (.I0(push_req_n095_out),
        .O(\write_ptr[4]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__23 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__23_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__23_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_16
   (\priority_reg[1]_rep__2 ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[4] ,
    \priority_reg[2]_rep__1_1 ,
    empty_reg_0,
    data_out_fifo,
    empty_reg_i_17,
    \genblk1[0].mem_reg[0][8]_0 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \fill_cnt[4]_i_3__24_0 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \fill_cnt[4]_i_3__24_1 ,
    \fill_cnt[4]_i_3__24_2 ,
    \fill_cnt[4]_i_3__24_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    empty_i_3__34,
    \fill_cnt[4]_i_4__13 ,
    \fill_cnt[4]_i_4__13_0 ,
    empty_i_3__34_0,
    empty_i_3__34_1,
    empty_i_3__34_2,
    \genblk1[3].mem[3][8]_i_4__22 ,
    \genblk1[3].mem[3][8]_i_4__22_0 ,
    \genblk1[3].mem[3][8]_i_4__22_1 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    \genblk1[0].mem_reg[0][8]_15 ,
    \genblk1[0].mem_reg[0][8]_16 ,
    \fill_cnt[4]_i_3__24_4 ,
    \fill_cnt[4]_i_3__24_5 ,
    CLK,
    rst_priority,
    D);
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep__1_1 ;
  output empty_reg_0;
  output [8:0]data_out_fifo;
  input [1:0]empty_reg_i_17;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \fill_cnt[4]_i_3__24_0 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \fill_cnt[4]_i_3__24_1 ;
  input \fill_cnt[4]_i_3__24_2 ;
  input \fill_cnt[4]_i_3__24_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input empty_i_3__34;
  input \fill_cnt[4]_i_4__13 ;
  input \fill_cnt[4]_i_4__13_0 ;
  input empty_i_3__34_0;
  input empty_i_3__34_1;
  input empty_i_3__34_2;
  input \genblk1[3].mem[3][8]_i_4__22 ;
  input \genblk1[3].mem[3][8]_i_4__22_0 ;
  input \genblk1[3].mem[3][8]_i_4__22_1 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input \genblk1[0].mem_reg[0][8]_15 ;
  input \genblk1[0].mem_reg[0][8]_16 ;
  input \fill_cnt[4]_i_3__24_4 ;
  input \fill_cnt[4]_i_3__24_5 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [25:25]empty_burst_fifo;
  wire empty_i_10__1_n_0;
  wire empty_i_1__24_n_0;
  wire empty_i_3__34;
  wire empty_i_3__34_0;
  wire empty_i_3__34_1;
  wire empty_i_3__34_2;
  wire empty_i_6__7_n_0;
  wire empty_i_7__43_n_0;
  wire empty_reg_0;
  wire [1:0]empty_reg_i_17;
  wire \fill_cnt[0]_i_1__24_n_0 ;
  wire \fill_cnt[1]_i_1__25_n_0 ;
  wire \fill_cnt[2]_i_1__24_n_0 ;
  wire \fill_cnt[3]_i_1__24_n_0 ;
  wire \fill_cnt[3]_i_2__24_n_0 ;
  wire \fill_cnt[4]_i_1__24_n_0 ;
  wire \fill_cnt[4]_i_2__24_n_0 ;
  wire \fill_cnt[4]_i_3__24_0 ;
  wire \fill_cnt[4]_i_3__24_1 ;
  wire \fill_cnt[4]_i_3__24_2 ;
  wire \fill_cnt[4]_i_3__24_3 ;
  wire \fill_cnt[4]_i_3__24_4 ;
  wire \fill_cnt[4]_i_3__24_5 ;
  wire \fill_cnt[4]_i_3__24_n_0 ;
  wire \fill_cnt[4]_i_4__13 ;
  wire \fill_cnt[4]_i_4__13_0 ;
  wire \fill_cnt[4]_i_4__14_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__35_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_15 ;
  wire \genblk1[0].mem_reg[0][8]_16 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_103 ;
  wire \genblk1[1].mem[1][8]_i_1__34_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_102 ;
  wire \genblk1[2].mem[2][8]_i_1__34_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_101 ;
  wire \genblk1[3].mem[3][8]_i_1__34_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__22 ;
  wire \genblk1[3].mem[3][8]_i_4__22_0 ;
  wire \genblk1[3].mem[3][8]_i_4__22_1 ;
  wire \genblk1[3].mem[3][8]_i_4__35_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__1_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_100 ;
  wire [25:25]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n097_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[2]_rep__1_1 ;
  wire \priority_reg[4] ;
  wire push_req_n099_out;
  wire \read_ptr[0]_i_1__24_n_0 ;
  wire \read_ptr[1]_i_1__24_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__24_n_0 ;
  wire \write_ptr[4]_i_1__24_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_662 
       (.I0(\genblk1[1].mem_reg[1]_102 [4]),
        .I1(\genblk1[0].mem_reg[0]_103 [4]),
        .I2(\genblk1[3].mem_reg[3]_100 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_686 
       (.I0(\genblk1[1].mem_reg[1]_102 [0]),
        .I1(\genblk1[0].mem_reg[0]_103 [0]),
        .I2(\genblk1[3].mem_reg[3]_100 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_726 
       (.I0(\genblk1[1].mem_reg[1]_102 [8]),
        .I1(\genblk1[0].mem_reg[0]_103 [8]),
        .I2(\genblk1[3].mem_reg[3]_100 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_742 
       (.I0(\genblk1[1].mem_reg[1]_102 [2]),
        .I1(\genblk1[0].mem_reg[0]_103 [2]),
        .I2(\genblk1[3].mem_reg[3]_100 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_782 
       (.I0(\genblk1[1].mem_reg[1]_102 [6]),
        .I1(\genblk1[0].mem_reg[0]_103 [6]),
        .I2(\genblk1[3].mem_reg[3]_100 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_790 
       (.I0(\genblk1[1].mem_reg[1]_102 [1]),
        .I1(\genblk1[0].mem_reg[0]_103 [1]),
        .I2(\genblk1[3].mem_reg[3]_100 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_830 
       (.I0(\genblk1[1].mem_reg[1]_102 [5]),
        .I1(\genblk1[0].mem_reg[0]_103 [5]),
        .I2(\genblk1[3].mem_reg[3]_100 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_838 
       (.I0(\genblk1[1].mem_reg[1]_102 [3]),
        .I1(\genblk1[0].mem_reg[0]_103 [3]),
        .I2(\genblk1[3].mem_reg[3]_100 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_934 
       (.I0(\genblk1[1].mem_reg[1]_102 [7]),
        .I1(\genblk1[0].mem_reg[0]_103 [7]),
        .I2(\genblk1[3].mem_reg[3]_100 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_101 [7]),
        .O(data_out_fifo[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_10__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__24
       (.I0(empty0),
        .I1(push_req_n099_out),
        .I2(pop_req_n097_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__23
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    empty_i_34__0
       (.I0(empty_burst_fifo),
        .I1(Q[2]),
        .I2(empty_reg_i_17[1]),
        .I3(Q[3]),
        .I4(empty_reg_i_17[0]),
        .O(empty_reg_0));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    empty_i_3__35
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\priority_reg[1]_rep__0 ),
        .I2(empty_i_6__7_n_0),
        .I3(empty_i_7__43_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep__2 ),
        .O(push_req_n099_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__25
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n097_out));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_5__35
       (.I0(empty_i_3__34),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\priority_reg[4] ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    empty_i_6__7
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\fill_cnt[4]_i_3__24_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\fill_cnt[4]_i_3__24_1 ),
        .I4(\fill_cnt[4]_i_3__24_2 ),
        .I5(\fill_cnt[4]_i_3__24_3 ),
        .O(empty_i_6__7_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_7__43
       (.I0(empty_i_10__1_n_0),
        .I1(\fill_cnt[4]_i_3__24_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_11 ),
        .I3(\fill_cnt[4]_i_3__24_5 ),
        .I4(\genblk1[0].mem_reg[0][8]_14 ),
        .O(empty_i_7__43_n_0));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    empty_i_8__34
       (.I0(empty_i_3__34_0),
        .I1(\genblk1[0].mem_reg[0][8]_11 ),
        .I2(empty_i_3__34_1),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(empty_i_3__34_2),
        .O(\priority_reg[1]_rep__2 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    empty_i_9__36
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\fill_cnt[4]_i_4__13 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .I5(\fill_cnt[4]_i_4__13_0 ),
        .O(\priority_reg[4] ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__24_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__24 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__25 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n097_out),
        .I3(push_req_n099_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__24 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n097_out),
        .I3(push_req_n099_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__24 
       (.I0(push_req_n099_out),
        .I1(\fill_cnt[3]_i_2__24_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__24 
       (.I0(pop_req_n097_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__24_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__24 
       (.I0(empty_burst_fifo),
        .I1(push_req_n099_out),
        .I2(pop_req_n097_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__24 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__24_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__24_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000008A)) 
    \fill_cnt[4]_i_3__24 
       (.I0(\fill_cnt[3]_i_2__24_n_0 ),
        .I1(\priority_reg[1]_rep__2 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_7__43_n_0),
        .I4(empty_i_6__7_n_0),
        .I5(\fill_cnt[4]_i_4__14_n_0 ),
        .O(\fill_cnt[4]_i_3__24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \fill_cnt[4]_i_4__14 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[4] ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(empty_i_3__34),
        .O(\fill_cnt[4]_i_4__14_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__24_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__25_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__24_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__24_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__24_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__35 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n099_out),
        .O(\genblk1[0].mem[0][8]_i_1__35_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_103 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_103 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_103 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_103 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_103 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_103 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_103 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_103 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__35_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_103 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__34 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n099_out),
        .O(\genblk1[1].mem[1][8]_i_1__34_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_102 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_102 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_102 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_102 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_102 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_102 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_102 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_102 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__34_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_102 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__34 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n099_out),
        .O(\genblk1[2].mem[2][8]_i_1__34_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_101 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_101 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_101 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_101 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_101 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_101 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_101 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_101 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__34_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_101 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__34 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n099_out),
        .O(\genblk1[3].mem[3][8]_i_1__34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \genblk1[3].mem[3][8]_i_2__35 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\priority_reg[2]_rep__1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__35_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\priority_reg[1]_rep__0_0 ),
        .I5(\genblk1[3].mem[3][8]_i_6__1_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_3__22 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\genblk1[0].mem_reg[0][8]_11 ),
        .I4(\genblk1[0].mem_reg[0][8]_12 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_4__35 
       (.I0(\genblk1[0].mem_reg[0][8]_14 ),
        .I1(\priority_reg[2]_rep__1_1 ),
        .O(\genblk1[3].mem[3][8]_i_4__35_n_0 ));
  LUT4 #(
    .INIT(16'hCFFA)) 
    \genblk1[3].mem[3][8]_i_4__36 
       (.I0(\genblk1[0].mem_reg[0][8]_15 ),
        .I1(\genblk1[0].mem_reg[0][8]_16 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_11 ),
        .O(\priority_reg[2]_rep__1_1 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_5__28 
       (.I0(\genblk1[0].mem_reg[0][8]_13 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\priority_reg[2]_rep__1_0 ),
        .O(\priority_reg[1]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h080808A8A8A808A8)) 
    \genblk1[3].mem[3][8]_i_6__1 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B8BBBBB8B8)) 
    \genblk1[3].mem[3][8]_i_8__12 
       (.I0(\genblk1[3].mem[3][8]_i_4__22 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\genblk1[3].mem[3][8]_i_4__22_0 ),
        .I3(\genblk1[3].mem[3][8]_i_4__22_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\priority_reg[2]_rep__1_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_100 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_100 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_100 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_100 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_100 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_100 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_100 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_100 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__34_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_100 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__24 
       (.I0(pop_req_n097_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__24 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n097_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__24_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__24_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__24_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__24 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__24 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__24 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__24 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__24 
       (.I0(push_req_n099_out),
        .O(\write_ptr[4]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__24 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__24_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__24_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_17
   (\priority_reg[5] ,
    \priority_reg[1]_rep__1 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    empty_reg_0,
    empty_reg_i_10,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    Q,
    \genblk1[3].mem[3][8]_i_5__3 ,
    \genblk1[3].mem[3][8]_i_5__3_0 ,
    \genblk1[3].mem[3][8]_i_5__3_1 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt[4]_i_3__38_0 ,
    \fill_cnt[4]_i_3__38_1 ,
    \fill_cnt[4]_i_3__38_2 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \fill_cnt[4]_i_3__38_3 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \fill_cnt[4]_i_3__38_4 ,
    \fill_cnt[4]_i_3__38_5 ,
    \fill_cnt[4]_i_3__38_6 ,
    empty_i_7__45,
    empty_i_7__45_0,
    empty_i_7__45_1,
    empty_i_7__45_2,
    empty_i_7__45_3,
    \AEROUT_ADDR[7]_i_100 ,
    last_spk_in_burst_int1,
    CLK,
    rst_priority,
    D);
  output \priority_reg[5] ;
  output \priority_reg[1]_rep__1 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output empty_reg_0;
  input [1:0]empty_reg_i_10;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_5__3 ;
  input \genblk1[3].mem[3][8]_i_5__3_0 ;
  input \genblk1[3].mem[3][8]_i_5__3_1 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt[4]_i_3__38_0 ;
  input \fill_cnt[4]_i_3__38_1 ;
  input \fill_cnt[4]_i_3__38_2 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \fill_cnt[4]_i_3__38_3 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \fill_cnt[4]_i_3__38_4 ;
  input \fill_cnt[4]_i_3__38_5 ;
  input \fill_cnt[4]_i_3__38_6 ;
  input empty_i_7__45;
  input empty_i_7__45_0;
  input empty_i_7__45_1;
  input empty_i_7__45_2;
  input empty_i_7__45_3;
  input [8:0]\AEROUT_ADDR[7]_i_100 ;
  input [1:0]last_spk_in_burst_int1;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [8:0]\AEROUT_ADDR[7]_i_100 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [239:237]data_out_fifo;
  wire empty0;
  wire [26:26]empty_burst_fifo;
  wire empty_i_1__25_n_0;
  wire empty_i_5__54_n_0;
  wire empty_i_6__5_n_0;
  wire empty_i_7__2_n_0;
  wire empty_i_7__45;
  wire empty_i_7__45_0;
  wire empty_i_7__45_1;
  wire empty_i_7__45_2;
  wire empty_i_7__45_3;
  wire empty_reg_0;
  wire [1:0]empty_reg_i_10;
  wire \fill_cnt[0]_i_1__25_n_0 ;
  wire \fill_cnt[1]_i_1__39_n_0 ;
  wire \fill_cnt[2]_i_1__25_n_0 ;
  wire \fill_cnt[3]_i_1__25_n_0 ;
  wire \fill_cnt[3]_i_2__25_n_0 ;
  wire \fill_cnt[4]_i_1__25_n_0 ;
  wire \fill_cnt[4]_i_2__25_n_0 ;
  wire \fill_cnt[4]_i_3__38_0 ;
  wire \fill_cnt[4]_i_3__38_1 ;
  wire \fill_cnt[4]_i_3__38_2 ;
  wire \fill_cnt[4]_i_3__38_3 ;
  wire \fill_cnt[4]_i_3__38_4 ;
  wire \fill_cnt[4]_i_3__38_5 ;
  wire \fill_cnt[4]_i_3__38_6 ;
  wire \fill_cnt[4]_i_3__38_n_0 ;
  wire \fill_cnt[4]_i_4__13_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__34_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire [8:0]\genblk1[0].mem_reg[0]_107 ;
  wire \genblk1[1].mem[1][8]_i_1__33_n_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_106 ;
  wire \genblk1[2].mem[2][8]_i_1__33_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_105 ;
  wire \genblk1[3].mem[3][8]_i_1__33_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__2_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__3 ;
  wire \genblk1[3].mem[3][8]_i_5__3_0 ;
  wire \genblk1[3].mem[3][8]_i_5__3_1 ;
  wire [8:0]\genblk1[3].mem_reg[3]_104 ;
  wire [26:26]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0101_out;
  wire \priority_reg[1]_rep__1 ;
  wire \priority_reg[5] ;
  wire push_req_n0103_out;
  wire \read_ptr[0]_i_1__25_n_0 ;
  wire \read_ptr[1]_i_1__25_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__25_n_0 ;
  wire \write_ptr[4]_i_1__25_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_155 
       (.I0(data_out_fifo[237]),
        .I1(\AEROUT_ADDR[7]_i_100 [6]),
        .I2(last_spk_in_burst_int1[0]),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[7]_i_100 [0]),
        .I5(\AEROUT_ADDR[7]_i_100 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_220 
       (.I0(data_out_fifo[239]),
        .I1(\AEROUT_ADDR[7]_i_100 [8]),
        .I2(last_spk_in_burst_int1[0]),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[7]_i_100 [2]),
        .I5(\AEROUT_ADDR[7]_i_100 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_251 
       (.I0(data_out_fifo[238]),
        .I1(\AEROUT_ADDR[7]_i_100 [7]),
        .I2(last_spk_in_burst_int1[0]),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[7]_i_100 [1]),
        .I5(\AEROUT_ADDR[7]_i_100 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_344 
       (.I0(\genblk1[1].mem_reg[1]_106 [3]),
        .I1(\genblk1[0].mem_reg[0]_107 [3]),
        .I2(\genblk1[3].mem_reg[3]_104 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [3]),
        .O(data_out_fifo[237]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_476 
       (.I0(\genblk1[1].mem_reg[1]_106 [5]),
        .I1(\genblk1[0].mem_reg[0]_107 [5]),
        .I2(\genblk1[3].mem_reg[3]_104 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [5]),
        .O(data_out_fifo[239]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_499 
       (.I0(\genblk1[1].mem_reg[1]_106 [8]),
        .I1(\genblk1[0].mem_reg[0]_107 [8]),
        .I2(\genblk1[3].mem_reg[3]_104 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_548 
       (.I0(\genblk1[1].mem_reg[1]_106 [4]),
        .I1(\genblk1[0].mem_reg[0]_107 [4]),
        .I2(\genblk1[3].mem_reg[3]_104 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [4]),
        .O(data_out_fifo[238]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_694 
       (.I0(\genblk1[1].mem_reg[1]_106 [7]),
        .I1(\genblk1[0].mem_reg[0]_107 [7]),
        .I2(\genblk1[3].mem_reg[3]_104 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_766 
       (.I0(\genblk1[1].mem_reg[1]_106 [1]),
        .I1(\genblk1[0].mem_reg[0]_107 [1]),
        .I2(\genblk1[3].mem_reg[3]_104 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_814 
       (.I0(\genblk1[1].mem_reg[1]_106 [0]),
        .I1(\genblk1[0].mem_reg[0]_107 [0]),
        .I2(\genblk1[3].mem_reg[3]_104 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [0]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_878 
       (.I0(\genblk1[1].mem_reg[1]_106 [2]),
        .I1(\genblk1[0].mem_reg[0]_107 [2]),
        .I2(\genblk1[3].mem_reg[3]_104 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [2]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_894 
       (.I0(\genblk1[1].mem_reg[1]_106 [6]),
        .I1(\genblk1[0].mem_reg[0]_107 [6]),
        .I2(\genblk1[3].mem_reg[3]_104 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_105 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__25
       (.I0(empty0),
        .I1(push_req_n0103_out),
        .I2(pop_req_n0101_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__25_n_0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    empty_i_20__4
       (.I0(empty_burst_fifo),
        .I1(Q[2]),
        .I2(empty_reg_i_10[1]),
        .I3(Q[3]),
        .I4(empty_reg_i_10[0]),
        .O(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__24
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    empty_i_3__34
       (.I0(empty_i_5__54_n_0),
        .I1(empty_i_6__5_n_0),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(push_req_n0103_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__38
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0101_out));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_5__54
       (.I0(empty_i_7__2_n_0),
        .I1(\priority_reg[1]_rep__1 ),
        .I2(\fill_cnt[4]_i_3__38_6 ),
        .O(empty_i_5__54_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    empty_i_6__5
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\fill_cnt[4]_i_3__38_0 ),
        .I2(\fill_cnt[4]_i_3__38_1 ),
        .I3(\fill_cnt[4]_i_3__38_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(\fill_cnt[4]_i_3__38_3 ),
        .O(empty_i_6__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_7__2
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    empty_i_8__48
       (.I0(empty_i_7__45),
        .I1(empty_i_7__45_0),
        .I2(empty_i_7__45_1),
        .I3(empty_i_7__45_2),
        .I4(empty_i_7__45_3),
        .O(\priority_reg[1]_rep__1 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__25_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__25 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__39 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0101_out),
        .I3(push_req_n0103_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__39_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__25 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0101_out),
        .I3(push_req_n0103_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__25 
       (.I0(push_req_n0103_out),
        .I1(\fill_cnt[3]_i_2__25_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__25 
       (.I0(pop_req_n0101_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__25_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__25 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0103_out),
        .I2(pop_req_n0101_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__25_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__25 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__38_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002022)) 
    \fill_cnt[4]_i_3__38 
       (.I0(\fill_cnt[3]_i_2__25_n_0 ),
        .I1(\fill_cnt[4]_i_4__13_n_0 ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(\fill_cnt_reg[4]_1 ),
        .I4(empty_i_6__5_n_0),
        .I5(empty_i_5__54_n_0),
        .O(\fill_cnt[4]_i_3__38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \fill_cnt[4]_i_4__13 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\fill_cnt[4]_i_3__38_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .I5(\fill_cnt[4]_i_3__38_5 ),
        .O(\fill_cnt[4]_i_4__13_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__25_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__39_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__25_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__25_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__25_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__34 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0103_out),
        .O(\genblk1[0].mem[0][8]_i_1__34_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_107 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_107 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_107 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_107 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_107 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_107 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_107 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_107 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__34_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_107 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__33 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0103_out),
        .O(\genblk1[1].mem[1][8]_i_1__33_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_106 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_106 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_106 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_106 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_106 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_106 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_106 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_106 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__33_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_106 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__33 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0103_out),
        .O(\genblk1[2].mem[2][8]_i_1__33_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_105 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_105 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_105 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_105 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_105 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_105 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_105 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_105 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__33_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_105 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__33 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0103_out),
        .O(\genblk1[3].mem[3][8]_i_1__33_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFFFFFD0D0D0D0)) 
    \genblk1[3].mem[3][8]_i_2__32 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[3].mem[3][8]_i_4__2_n_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[0].mem_reg[0][8]_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hAAAA303F)) 
    \genblk1[3].mem[3][8]_i_4__2 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\priority_reg[5] ),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\genblk1[3].mem[3][8]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEEEEFAFAFFFF)) 
    \genblk1[3].mem[3][8]_i_6__47 
       (.I0(Q[3]),
        .I1(\genblk1[3].mem[3][8]_i_5__3 ),
        .I2(\genblk1[3].mem[3][8]_i_5__3_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__3_1 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\priority_reg[5] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_104 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_104 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_104 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_104 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_104 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_104 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_104 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_104 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__33_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_104 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__25 
       (.I0(pop_req_n0101_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__25 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0101_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__25_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__25_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__25_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__25 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__25 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__25 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__25 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__25 
       (.I0(push_req_n0103_out),
        .O(\write_ptr[4]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__25 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__25_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__25_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_18
   (\priority_reg[3] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[3]_0 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[5] ,
    empty_reg_0,
    data_out_fifo,
    empty_reg_i_15,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    Q,
    \genblk1[3].mem[3][8]_i_7__10_0 ,
    \genblk1[3].mem[3][8]_i_3__32 ,
    \genblk1[3].mem[3][8]_i_3__32_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \write_ptr_reg[0]_0 ,
    \fill_cnt[4]_i_3__3_0 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \fill_cnt[4]_i_3__3_1 ,
    \fill_cnt[4]_i_3__3_2 ,
    \fill_cnt[4]_i_3__3_3 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[3].mem[3][8]_i_5__26 ,
    \genblk1[3].mem[3][8]_i_5__26_0 ,
    empty_i_3__33_0,
    empty_i_3__33_1,
    \fill_cnt[4]_i_3__3_4 ,
    \fill_cnt[4]_i_3__3_5 ,
    \genblk1[3].mem[3][8]_i_3__22 ,
    \genblk1[3].mem[3][8]_i_6__25 ,
    \genblk1[3].mem[3][8]_i_6__25_0 ,
    \genblk1[3].mem[3][8]_i_6__25_1 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    empty_i_3__33_2,
    \fill_cnt[4]_i_4__23_0 ,
    \fill_cnt[4]_i_4__23_1 ,
    \fill_cnt[4]_i_4__23_2 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output \priority_reg[3] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[3]_0 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[5] ;
  output empty_reg_0;
  output [8:0]data_out_fifo;
  input [1:0]empty_reg_i_15;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_7__10_0 ;
  input \genblk1[3].mem[3][8]_i_3__32 ;
  input \genblk1[3].mem[3][8]_i_3__32_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \write_ptr_reg[0]_0 ;
  input \fill_cnt[4]_i_3__3_0 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \fill_cnt[4]_i_3__3_1 ;
  input \fill_cnt[4]_i_3__3_2 ;
  input \fill_cnt[4]_i_3__3_3 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[3].mem[3][8]_i_5__26 ;
  input \genblk1[3].mem[3][8]_i_5__26_0 ;
  input empty_i_3__33_0;
  input empty_i_3__33_1;
  input \fill_cnt[4]_i_3__3_4 ;
  input \fill_cnt[4]_i_3__3_5 ;
  input \genblk1[3].mem[3][8]_i_3__22 ;
  input \genblk1[3].mem[3][8]_i_6__25 ;
  input \genblk1[3].mem[3][8]_i_6__25_0 ;
  input \genblk1[3].mem[3][8]_i_6__25_1 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input empty_i_3__33_2;
  input \fill_cnt[4]_i_4__23_0 ;
  input \fill_cnt[4]_i_4__23_1 ;
  input \fill_cnt[4]_i_4__23_2 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire CLK;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [27:27]empty_burst_fifo;
  wire empty_i_10__2_n_0;
  wire empty_i_1__26_n_0;
  wire empty_i_3__33_0;
  wire empty_i_3__33_1;
  wire empty_i_3__33_2;
  wire empty_i_5__34_n_0;
  wire empty_i_6__6_n_0;
  wire empty_i_7__45_n_0;
  wire empty_reg_0;
  wire [1:0]empty_reg_i_15;
  wire \fill_cnt[0]_i_1__26_n_0 ;
  wire \fill_cnt[1]_i_1__4_n_0 ;
  wire \fill_cnt[2]_i_1__26_n_0 ;
  wire \fill_cnt[3]_i_1__26_n_0 ;
  wire \fill_cnt[3]_i_2__26_n_0 ;
  wire \fill_cnt[4]_i_1__26_n_0 ;
  wire \fill_cnt[4]_i_2__26_n_0 ;
  wire \fill_cnt[4]_i_3__3_0 ;
  wire \fill_cnt[4]_i_3__3_1 ;
  wire \fill_cnt[4]_i_3__3_2 ;
  wire \fill_cnt[4]_i_3__3_3 ;
  wire \fill_cnt[4]_i_3__3_4 ;
  wire \fill_cnt[4]_i_3__3_5 ;
  wire \fill_cnt[4]_i_3__3_n_0 ;
  wire \fill_cnt[4]_i_4__23_0 ;
  wire \fill_cnt[4]_i_4__23_1 ;
  wire \fill_cnt[4]_i_4__23_2 ;
  wire \fill_cnt[4]_i_4__23_n_0 ;
  wire \fill_cnt[4]_i_6__8_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__33_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_111 ;
  wire \genblk1[1].mem[1][8]_i_1__32_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_110 ;
  wire \genblk1[2].mem[2][8]_i_1__32_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_109 ;
  wire \genblk1[3].mem[3][8]_i_1__32_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__22 ;
  wire \genblk1[3].mem[3][8]_i_3__32 ;
  wire \genblk1[3].mem[3][8]_i_3__32_0 ;
  wire \genblk1[3].mem[3][8]_i_3__41_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__26 ;
  wire \genblk1[3].mem[3][8]_i_5__26_0 ;
  wire \genblk1[3].mem[3][8]_i_5__3_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__25 ;
  wire \genblk1[3].mem[3][8]_i_6__25_0 ;
  wire \genblk1[3].mem[3][8]_i_6__25_1 ;
  wire \genblk1[3].mem[3][8]_i_6__8_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7__10_0 ;
  wire \genblk1[3].mem[3][8]_i_9__23_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_108 ;
  wire [27:27]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n0105_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[5] ;
  wire push_req_n0107_out;
  wire \read_ptr[0]_i_1__26_n_0 ;
  wire \read_ptr[1]_i_1__26_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__26_n_0 ;
  wire \write_ptr[4]_i_1__26_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_402 
       (.I0(\genblk1[1].mem_reg[1]_110 [0]),
        .I1(\genblk1[0].mem_reg[0]_111 [0]),
        .I2(\genblk1[3].mem_reg[3]_108 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_434 
       (.I0(\genblk1[1].mem_reg[1]_110 [4]),
        .I1(\genblk1[0].mem_reg[0]_111 [4]),
        .I2(\genblk1[3].mem_reg[3]_108 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_563 
       (.I0(\genblk1[1].mem_reg[1]_110 [3]),
        .I1(\genblk1[0].mem_reg[0]_111 [3]),
        .I2(\genblk1[3].mem_reg[3]_108 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_670 
       (.I0(\genblk1[1].mem_reg[1]_110 [2]),
        .I1(\genblk1[0].mem_reg[0]_111 [2]),
        .I2(\genblk1[3].mem_reg[3]_108 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_710 
       (.I0(\genblk1[1].mem_reg[1]_110 [6]),
        .I1(\genblk1[0].mem_reg[0]_111 [6]),
        .I2(\genblk1[3].mem_reg[3]_108 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_750 
       (.I0(\genblk1[1].mem_reg[1]_110 [8]),
        .I1(\genblk1[0].mem_reg[0]_111 [8]),
        .I2(\genblk1[3].mem_reg[3]_108 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_798 
       (.I0(\genblk1[1].mem_reg[1]_110 [7]),
        .I1(\genblk1[0].mem_reg[0]_111 [7]),
        .I2(\genblk1[3].mem_reg[3]_108 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_846 
       (.I0(\genblk1[1].mem_reg[1]_110 [1]),
        .I1(\genblk1[0].mem_reg[0]_111 [1]),
        .I2(\genblk1[3].mem_reg[3]_108 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_918 
       (.I0(\genblk1[1].mem_reg[1]_110 [5]),
        .I1(\genblk1[0].mem_reg[0]_111 [5]),
        .I2(\genblk1[3].mem_reg[3]_108 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_109 [5]),
        .O(data_out_fifo[5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_10__2
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__26
       (.I0(empty0),
        .I1(push_req_n0107_out),
        .I2(pop_req_n0105_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__25
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    empty_i_30__1
       (.I0(empty_burst_fifo),
        .I1(Q[2]),
        .I2(empty_reg_i_15[1]),
        .I3(Q[3]),
        .I4(empty_reg_i_15[0]),
        .O(empty_reg_0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    empty_i_3__33
       (.I0(empty_i_5__34_n_0),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(empty_i_6__6_n_0),
        .I3(empty_i_7__45_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(push_req_n0107_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__4
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0105_out));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    empty_i_5__34
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(empty_i_3__33_0),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .I5(empty_i_3__33_1),
        .O(empty_i_5__34_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_6__6
       (.I0(\fill_cnt[4]_i_3__3_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\fill_cnt[4]_i_3__3_1 ),
        .I3(\fill_cnt[4]_i_3__3_2 ),
        .I4(\fill_cnt[4]_i_3__3_3 ),
        .O(empty_i_6__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_7__45
       (.I0(empty_i_10__2_n_0),
        .I1(empty_i_3__33_2),
        .I2(\genblk1[0].mem_reg[0][8]_14 ),
        .O(empty_i_7__45_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__26_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__26 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__4 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0105_out),
        .I3(push_req_n0107_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__26 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0105_out),
        .I3(push_req_n0107_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__26_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__26 
       (.I0(push_req_n0107_out),
        .I1(\fill_cnt[3]_i_2__26_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__26 
       (.I0(pop_req_n0105_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__26_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__26 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0107_out),
        .I2(pop_req_n0105_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__26_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__26 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__3_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__26_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \fill_cnt[4]_i_3__3 
       (.I0(\fill_cnt[3]_i_2__26_n_0 ),
        .I1(\fill_cnt[4]_i_4__23_n_0 ),
        .I2(empty_i_6__6_n_0),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\genblk1[0].mem_reg[0][8]_0 ),
        .O(\fill_cnt[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__23 
       (.I0(\fill_cnt[4]_i_3__3_4 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\fill_cnt[4]_i_3__3_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\fill_cnt[4]_i_6__8_n_0 ),
        .I5(empty_i_10__2_n_0),
        .O(\fill_cnt[4]_i_4__23_n_0 ));
  LUT6 #(
    .INIT(64'h0000808AAAAA808A)) 
    \fill_cnt[4]_i_6__8 
       (.I0(\genblk1[0].mem_reg[0][8]_14 ),
        .I1(\fill_cnt[4]_i_4__23_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\fill_cnt[4]_i_4__23_1 ),
        .I4(\genblk1[3].mem[3][8]_i_3__32_0 ),
        .I5(\fill_cnt[4]_i_4__23_2 ),
        .O(\fill_cnt[4]_i_6__8_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__26_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__4_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__26_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__26_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__26_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__33 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0107_out),
        .O(\genblk1[0].mem[0][8]_i_1__33_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_111 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_111 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_111 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_111 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_111 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_111 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_111 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_111 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__33_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_111 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__32 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0107_out),
        .O(\genblk1[1].mem[1][8]_i_1__32_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_110 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_110 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_110 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_110 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_110 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_110 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_110 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_110 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__32_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_110 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__32 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0107_out),
        .O(\genblk1[2].mem[2][8]_i_1__32_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_109 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_109 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_109 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_109 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_109 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_109 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_109 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_109 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__32_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_109 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__32 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0107_out),
        .O(\genblk1[3].mem[3][8]_i_1__32_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \genblk1[3].mem[3][8]_i_2__33 
       (.I0(\genblk1[3].mem[3][8]_i_3__41_n_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\priority_reg[1]_rep__0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__3_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[3].mem[3][8]_i_6__8_n_0 ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_3__41 
       (.I0(\genblk1[0].mem_reg[0][8]_14 ),
        .I1(\priority_reg[2]_rep__1 ),
        .O(\genblk1[3].mem[3][8]_i_3__41_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFCEC)) 
    \genblk1[3].mem[3][8]_i_3__55 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(Q[1]),
        .I4(\priority_reg[3] ),
        .O(\priority_reg[2]_rep__1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_4__22 
       (.I0(\genblk1[0].mem_reg[0][8]_13 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\priority_reg[2]_rep__0 ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'h888AAA8A00022202)) 
    \genblk1[3].mem[3][8]_i_5__3 
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .I5(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\genblk1[3].mem[3][8]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \genblk1[3].mem[3][8]_i_6__8 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_12 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\priority_reg[3]_0 ),
        .O(\genblk1[3].mem[3][8]_i_6__8_n_0 ));
  LUT6 #(
    .INIT(64'h3F303F3F2F2F3F3F)) 
    \genblk1[3].mem[3][8]_i_7__10 
       (.I0(\genblk1[3].mem[3][8]_i_5__26 ),
        .I1(\genblk1[3].mem[3][8]_i_9__23_n_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\genblk1[3].mem[3][8]_i_5__26_0 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\priority_reg[2]_rep__0 ));
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \genblk1[3].mem[3][8]_i_7__22 
       (.I0(\priority_reg[5] ),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\genblk1[3].mem[3][8]_i_3__22 ),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFEBBBFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__39 
       (.I0(\genblk1[3].mem[3][8]_i_3__32 ),
        .I1(Q[1]),
        .I2(\genblk1[3].mem[3][8]_i_3__32_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'hAFAFFCAFCFCFAFCF)) 
    \genblk1[3].mem[3][8]_i_8__18 
       (.I0(\genblk1[3].mem[3][8]_i_6__25 ),
        .I1(\genblk1[3].mem[3][8]_i_6__25_0 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_6__25_1 ),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \genblk1[3].mem[3][8]_i_9__23 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\genblk1[3].mem[3][8]_i_7__10_0 ),
        .O(\genblk1[3].mem[3][8]_i_9__23_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_108 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_108 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_108 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_108 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_108 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_108 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_108 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_108 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__32_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_108 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__26 
       (.I0(pop_req_n0105_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__26 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0105_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__26_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__26_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__26_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__26 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__26 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__26 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__26 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__26 
       (.I0(push_req_n0107_out),
        .O(\write_ptr[4]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__26 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__26_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__26_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_19
   (\priority_reg[1]_rep__0 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \genblk1[1].mem_reg[1][4]_1 ,
    \SPI_MONITOR_NEUR_ADDR_reg[6] ,
    \priority_reg[0] ,
    SPI_AER_SRC_CTRL_nNEUR_reg,
    \priority_reg[0]_0 ,
    SPI_AER_SRC_CTRL_nNEUR_reg_0,
    \AERIN_ADDR[10] ,
    \AERIN_ADDR[12] ,
    \AERIN_ADDR[13] ,
    \AERIN_ADDR[14] ,
    \AERIN_ADDR[15] ,
    \neur_cnt_reg[6] ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[5] ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[2]_rep__0_0 ,
    \priority_reg[5]_0 ,
    \priority_reg[0]_1 ,
    \priority_reg[1] ,
    \priority_reg[0]_2 ,
    \priority_reg[1]_0 ,
    \priority_reg[5]_1 ,
    \genblk1[1].mem_reg[1][4]_2 ,
    \priority_reg[5]_2 ,
    \priority_reg[5]_3 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    empty_reg_0,
    empty_reg_i_13,
    \fill_cnt_reg[4]_0 ,
    last_spk_in_burst_int1,
    SRAM_reg_0_i_135,
    \AEROUT_ADDR[0]_i_29 ,
    SRAM_reg_0_i_136,
    \AEROUT_ADDR[0]_i_25 ,
    \AEROUT_ADDR[1]_i_25 ,
    SRAM_reg_0_i_135_0,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    Q,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \neuron_state_monitor_samp[3]_i_3 ,
    SCHED_DATA_OUT,
    SPI_AER_SRC_CTRL_nNEUR,
    ADDRARDADDR,
    AERIN_ADDR,
    SRAM_reg_0,
    SRAM_reg_0_0,
    SRAM_reg_0_1,
    SRAM_reg_0_2,
    SRAM_reg_0_3,
    SRAM_reg_0_4,
    SRAM_reg_0_5,
    SRAM_reg_0_6,
    SRAM_reg_1_i_282,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \fill_cnt[4]_i_3__45_0 ,
    \fill_cnt[4]_i_3__45_1 ,
    \fill_cnt[4]_i_3__45_2 ,
    \fill_cnt[4]_i_3__45_3 ,
    \fill_cnt[4]_i_3__45_4 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \fill_cnt[4]_i_3__45_5 ,
    \fill_cnt[4]_i_3__3 ,
    empty_i_5__34,
    empty_i_5__34_0,
    empty_i_5__34_1,
    empty_i_3__33,
    empty_i_8__34,
    empty_i_8__34_0,
    empty_i_8__34_1,
    empty_i_8__34_2,
    empty_i_8__34_3,
    empty_i_8__34_4,
    empty_i_6__50_0,
    empty_i_6__50_1,
    empty_i_8__48,
    \AEROUT_ADDR[2]_i_7 ,
    \AEROUT_ADDR[3]_i_6_0 ,
    SRAM_reg_0_i_33_0,
    SRAM_reg_0_i_25_0,
    \AEROUT_ADDR[5]_i_10_0 ,
    SRAM_reg_0_i_25_1,
    \AEROUT_ADDR[7]_i_7 ,
    SRAM_reg_1_i_281,
    SRAM_reg_0_i_52_0,
    SRAM_reg_0_i_52_1,
    SRAM_reg_0_i_52_2,
    \AEROUT_ADDR[4]_i_8_0 ,
    SRAM_reg_1_i_384,
    SRAM_reg_0_i_57_0,
    SRAM_reg_0_i_57_1,
    SRAM_reg_0_i_58,
    SRAM_reg_0_i_74_0,
    SRAM_reg_0_i_74_1,
    SRAM_reg_0_i_101_0,
    \AEROUT_ADDR[7]_i_17 ,
    \AEROUT_ADDR[7]_i_17_0 ,
    \AEROUT_ADDR[4]_i_13_0 ,
    SRAM_reg_0_i_52_3,
    SRAM_reg_0_i_52_4,
    SRAM_reg_1_i_384_0,
    \AEROUT_ADDR[4]_i_13_1 ,
    \AEROUT_ADDR[7]_i_23_0 ,
    \AEROUT_ADDR[7]_i_23_1 ,
    \AEROUT_ADDR[7]_i_23_2 ,
    \AEROUT_ADDR[7]_i_18_0 ,
    SRAM_reg_0_i_68_0,
    SRAM_reg_0_i_68_1,
    \AEROUT_ADDR[7]_i_21_0 ,
    SRAM_reg_0_i_69,
    SRAM_reg_0_i_69_0,
    \AEROUT_ADDR[7]_i_18_1 ,
    \AEROUT_ADDR[7]_i_21_1 ,
    SRAM_reg_0_i_101_1,
    \AEROUT_ADDR[7]_i_50_0 ,
    \AEROUT_ADDR[7]_i_50_1 ,
    SRAM_reg_0_i_90_0,
    SRAM_reg_0_i_90_1,
    SRAM_reg_0_i_88_0,
    SRAM_reg_0_i_88_1,
    \AEROUT_ADDR[7]_i_33_0 ,
    \AEROUT_ADDR[7]_i_33_1 ,
    CLK,
    rst_priority,
    D);
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[7] ;
  output [1:0]\genblk1[1].mem_reg[1][4]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \genblk1[1].mem_reg[1][4]_1 ;
  output \SPI_MONITOR_NEUR_ADDR_reg[6] ;
  output \priority_reg[0] ;
  output SPI_AER_SRC_CTRL_nNEUR_reg;
  output \priority_reg[0]_0 ;
  output SPI_AER_SRC_CTRL_nNEUR_reg_0;
  output \AERIN_ADDR[10] ;
  output \AERIN_ADDR[12] ;
  output \AERIN_ADDR[13] ;
  output \AERIN_ADDR[14] ;
  output \AERIN_ADDR[15] ;
  output \neur_cnt_reg[6] ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[2]_rep__0_0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[0]_1 ;
  output \priority_reg[1] ;
  output \priority_reg[0]_2 ;
  output \priority_reg[1]_0 ;
  output \priority_reg[5]_1 ;
  output \genblk1[1].mem_reg[1][4]_2 ;
  output \priority_reg[5]_2 ;
  output \priority_reg[5]_3 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output empty_reg_0;
  input [1:0]empty_reg_i_13;
  input \fill_cnt_reg[4]_0 ;
  input [9:0]last_spk_in_burst_int1;
  input [14:0]SRAM_reg_0_i_135;
  input \AEROUT_ADDR[0]_i_29 ;
  input SRAM_reg_0_i_136;
  input \AEROUT_ADDR[0]_i_25 ;
  input \AEROUT_ADDR[1]_i_25 ;
  input SRAM_reg_0_i_135_0;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input [6:0]Q;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input [1:0]\neuron_state_monitor_samp[3]_i_3 ;
  input [0:0]SCHED_DATA_OUT;
  input SPI_AER_SRC_CTRL_nNEUR;
  input [6:0]ADDRARDADDR;
  input [4:0]AERIN_ADDR;
  input SRAM_reg_0;
  input SRAM_reg_0_0;
  input SRAM_reg_0_1;
  input SRAM_reg_0_2;
  input SRAM_reg_0_3;
  input SRAM_reg_0_4;
  input SRAM_reg_0_5;
  input SRAM_reg_0_6;
  input [0:0]SRAM_reg_1_i_282;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \fill_cnt[4]_i_3__45_0 ;
  input \fill_cnt[4]_i_3__45_1 ;
  input \fill_cnt[4]_i_3__45_2 ;
  input \fill_cnt[4]_i_3__45_3 ;
  input \fill_cnt[4]_i_3__45_4 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \fill_cnt[4]_i_3__45_5 ;
  input \fill_cnt[4]_i_3__3 ;
  input empty_i_5__34;
  input empty_i_5__34_0;
  input empty_i_5__34_1;
  input empty_i_3__33;
  input empty_i_8__34;
  input empty_i_8__34_0;
  input empty_i_8__34_1;
  input empty_i_8__34_2;
  input empty_i_8__34_3;
  input empty_i_8__34_4;
  input empty_i_6__50_0;
  input empty_i_6__50_1;
  input empty_i_8__48;
  input \AEROUT_ADDR[2]_i_7 ;
  input \AEROUT_ADDR[3]_i_6_0 ;
  input SRAM_reg_0_i_33_0;
  input SRAM_reg_0_i_25_0;
  input \AEROUT_ADDR[5]_i_10_0 ;
  input SRAM_reg_0_i_25_1;
  input \AEROUT_ADDR[7]_i_7 ;
  input SRAM_reg_1_i_281;
  input SRAM_reg_0_i_52_0;
  input SRAM_reg_0_i_52_1;
  input SRAM_reg_0_i_52_2;
  input \AEROUT_ADDR[4]_i_8_0 ;
  input SRAM_reg_1_i_384;
  input SRAM_reg_0_i_57_0;
  input SRAM_reg_0_i_57_1;
  input SRAM_reg_0_i_58;
  input SRAM_reg_0_i_74_0;
  input SRAM_reg_0_i_74_1;
  input SRAM_reg_0_i_101_0;
  input \AEROUT_ADDR[7]_i_17 ;
  input \AEROUT_ADDR[7]_i_17_0 ;
  input \AEROUT_ADDR[4]_i_13_0 ;
  input SRAM_reg_0_i_52_3;
  input SRAM_reg_0_i_52_4;
  input SRAM_reg_1_i_384_0;
  input \AEROUT_ADDR[4]_i_13_1 ;
  input \AEROUT_ADDR[7]_i_23_0 ;
  input \AEROUT_ADDR[7]_i_23_1 ;
  input \AEROUT_ADDR[7]_i_23_2 ;
  input \AEROUT_ADDR[7]_i_18_0 ;
  input SRAM_reg_0_i_68_0;
  input SRAM_reg_0_i_68_1;
  input \AEROUT_ADDR[7]_i_21_0 ;
  input SRAM_reg_0_i_69;
  input SRAM_reg_0_i_69_0;
  input \AEROUT_ADDR[7]_i_18_1 ;
  input \AEROUT_ADDR[7]_i_21_1 ;
  input SRAM_reg_0_i_101_1;
  input \AEROUT_ADDR[7]_i_50_0 ;
  input \AEROUT_ADDR[7]_i_50_1 ;
  input SRAM_reg_0_i_90_0;
  input SRAM_reg_0_i_90_1;
  input SRAM_reg_0_i_88_0;
  input SRAM_reg_0_i_88_1;
  input \AEROUT_ADDR[7]_i_33_0 ;
  input \AEROUT_ADDR[7]_i_33_1 ;
  input CLK;
  input rst_priority;
  input [1:0]D;

  wire [6:0]ADDRARDADDR;
  wire [4:0]AERIN_ADDR;
  wire \AERIN_ADDR[10] ;
  wire \AERIN_ADDR[12] ;
  wire \AERIN_ADDR[13] ;
  wire \AERIN_ADDR[14] ;
  wire \AERIN_ADDR[15] ;
  wire \AEROUT_ADDR[0]_i_25 ;
  wire \AEROUT_ADDR[0]_i_29 ;
  wire \AEROUT_ADDR[1]_i_25 ;
  wire \AEROUT_ADDR[2]_i_7 ;
  wire \AEROUT_ADDR[3]_i_6_0 ;
  wire \AEROUT_ADDR[4]_i_13_0 ;
  wire \AEROUT_ADDR[4]_i_13_1 ;
  wire \AEROUT_ADDR[4]_i_13_n_0 ;
  wire \AEROUT_ADDR[4]_i_8_0 ;
  wire \AEROUT_ADDR[5]_i_10_0 ;
  wire \AEROUT_ADDR[5]_i_12_n_0 ;
  wire \AEROUT_ADDR[6]_i_20_n_0 ;
  wire \AEROUT_ADDR[7]_i_102_n_0 ;
  wire \AEROUT_ADDR[7]_i_124_n_0 ;
  wire \AEROUT_ADDR[7]_i_158_n_0 ;
  wire \AEROUT_ADDR[7]_i_17 ;
  wire \AEROUT_ADDR[7]_i_17_0 ;
  wire \AEROUT_ADDR[7]_i_18_0 ;
  wire \AEROUT_ADDR[7]_i_18_1 ;
  wire \AEROUT_ADDR[7]_i_21_0 ;
  wire \AEROUT_ADDR[7]_i_21_1 ;
  wire \AEROUT_ADDR[7]_i_21_n_0 ;
  wire \AEROUT_ADDR[7]_i_23_0 ;
  wire \AEROUT_ADDR[7]_i_23_1 ;
  wire \AEROUT_ADDR[7]_i_23_2 ;
  wire \AEROUT_ADDR[7]_i_23_n_0 ;
  wire \AEROUT_ADDR[7]_i_269_n_0 ;
  wire \AEROUT_ADDR[7]_i_33_0 ;
  wire \AEROUT_ADDR[7]_i_33_1 ;
  wire \AEROUT_ADDR[7]_i_35_n_0 ;
  wire \AEROUT_ADDR[7]_i_44_n_0 ;
  wire \AEROUT_ADDR[7]_i_50_0 ;
  wire \AEROUT_ADDR[7]_i_50_1 ;
  wire \AEROUT_ADDR[7]_i_50_n_0 ;
  wire \AEROUT_ADDR[7]_i_7 ;
  wire \AEROUT_ADDR[7]_i_72_n_0 ;
  wire \AEROUT_ADDR[7]_i_80_n_0 ;
  wire CLK;
  wire [1:0]D;
  wire [6:0]Q;
  wire [0:0]SCHED_DATA_OUT;
  wire SPI_AER_SRC_CTRL_nNEUR;
  wire SPI_AER_SRC_CTRL_nNEUR_reg;
  wire SPI_AER_SRC_CTRL_nNEUR_reg_0;
  wire \SPI_MONITOR_NEUR_ADDR_reg[6] ;
  wire SRAM_reg_0;
  wire SRAM_reg_0_0;
  wire SRAM_reg_0_1;
  wire SRAM_reg_0_2;
  wire SRAM_reg_0_3;
  wire SRAM_reg_0_4;
  wire SRAM_reg_0_5;
  wire SRAM_reg_0_6;
  wire SRAM_reg_0_i_101_0;
  wire SRAM_reg_0_i_101_1;
  wire SRAM_reg_0_i_101_n_0;
  wire SRAM_reg_0_i_121_n_0;
  wire SRAM_reg_0_i_127_n_0;
  wire SRAM_reg_0_i_134_n_0;
  wire [14:0]SRAM_reg_0_i_135;
  wire SRAM_reg_0_i_135_0;
  wire SRAM_reg_0_i_136;
  wire SRAM_reg_0_i_153_n_0;
  wire SRAM_reg_0_i_157_n_0;
  wire SRAM_reg_0_i_162_n_0;
  wire SRAM_reg_0_i_25_0;
  wire SRAM_reg_0_i_25_1;
  wire SRAM_reg_0_i_33_0;
  wire SRAM_reg_0_i_52_0;
  wire SRAM_reg_0_i_52_1;
  wire SRAM_reg_0_i_52_2;
  wire SRAM_reg_0_i_52_3;
  wire SRAM_reg_0_i_52_4;
  wire SRAM_reg_0_i_52_n_0;
  wire SRAM_reg_0_i_53_n_0;
  wire SRAM_reg_0_i_55_n_0;
  wire SRAM_reg_0_i_57_0;
  wire SRAM_reg_0_i_57_1;
  wire SRAM_reg_0_i_57_n_0;
  wire SRAM_reg_0_i_58;
  wire SRAM_reg_0_i_59_n_0;
  wire SRAM_reg_0_i_67_n_0;
  wire SRAM_reg_0_i_68_0;
  wire SRAM_reg_0_i_68_1;
  wire SRAM_reg_0_i_68_n_0;
  wire SRAM_reg_0_i_69;
  wire SRAM_reg_0_i_69_0;
  wire SRAM_reg_0_i_74_0;
  wire SRAM_reg_0_i_74_1;
  wire SRAM_reg_0_i_88_0;
  wire SRAM_reg_0_i_88_1;
  wire SRAM_reg_0_i_90_0;
  wire SRAM_reg_0_i_90_1;
  wire SRAM_reg_0_i_90_n_0;
  wire SRAM_reg_1_i_281;
  wire [0:0]SRAM_reg_1_i_282;
  wire SRAM_reg_1_i_384;
  wire SRAM_reg_1_i_384_0;
  wire [260:253]data_out_fifo;
  wire empty0;
  wire [28:28]empty_burst_fifo;
  wire empty_i_1__27_n_0;
  wire empty_i_3__33;
  wire empty_i_5__21_n_0;
  wire empty_i_5__34;
  wire empty_i_5__34_0;
  wire empty_i_5__34_1;
  wire empty_i_6__50_0;
  wire empty_i_6__50_1;
  wire empty_i_6__50_n_0;
  wire empty_i_8__34;
  wire empty_i_8__34_0;
  wire empty_i_8__34_1;
  wire empty_i_8__34_2;
  wire empty_i_8__34_3;
  wire empty_i_8__34_4;
  wire empty_i_8__3_n_0;
  wire empty_i_8__48;
  wire empty_i_9__43_n_0;
  wire empty_reg_0;
  wire [1:0]empty_reg_i_13;
  wire \fill_cnt[0]_i_1__27_n_0 ;
  wire \fill_cnt[1]_i_1__46_n_0 ;
  wire \fill_cnt[2]_i_1__27_n_0 ;
  wire \fill_cnt[3]_i_1__27_n_0 ;
  wire \fill_cnt[3]_i_2__27_n_0 ;
  wire \fill_cnt[4]_i_1__27_n_0 ;
  wire \fill_cnt[4]_i_2__27_n_0 ;
  wire \fill_cnt[4]_i_3__3 ;
  wire \fill_cnt[4]_i_3__45_0 ;
  wire \fill_cnt[4]_i_3__45_1 ;
  wire \fill_cnt[4]_i_3__45_2 ;
  wire \fill_cnt[4]_i_3__45_3 ;
  wire \fill_cnt[4]_i_3__45_4 ;
  wire \fill_cnt[4]_i_3__45_5 ;
  wire \fill_cnt[4]_i_3__45_n_0 ;
  wire \fill_cnt[4]_i_4__12_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__56_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_115 ;
  wire \genblk1[1].mem[1][8]_i_1__55_n_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire [1:0]\genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][4]_1 ;
  wire \genblk1[1].mem_reg[1][4]_2 ;
  wire [8:0]\genblk1[1].mem_reg[1]_114 ;
  wire \genblk1[2].mem[2][8]_i_1__55_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_113 ;
  wire \genblk1[3].mem[3][8]_i_1__55_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__51_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__12_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_112 ;
  wire [28:28]last_spk_in_burst_fifo;
  wire [9:0]last_spk_in_burst_int1;
  wire \neur_cnt_reg[6] ;
  wire [1:0]\neuron_state_monitor_samp[3]_i_3 ;
  wire [4:1]p_0_in;
  wire pop_req_n0109_out;
  wire \priority_reg[0] ;
  wire \priority_reg[0]_0 ;
  wire \priority_reg[0]_1 ;
  wire \priority_reg[0]_2 ;
  wire \priority_reg[1] ;
  wire \priority_reg[1]_0 ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire push_req_n0111_out;
  wire \read_ptr[0]_i_1__27_n_0 ;
  wire \read_ptr[1]_i_1__27_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__27_n_0 ;
  wire \write_ptr[4]_i_1__27_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0BBF0AAF0BBF0FF)) 
    \AEROUT_ADDR[0]_i_30 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[258]),
        .I2(\AEROUT_ADDR[0]_i_25 ),
        .I3(last_spk_in_burst_int1[5]),
        .I4(last_spk_in_burst_int1[6]),
        .I5(SRAM_reg_0_i_135[2]),
        .O(\priority_reg[7]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AEROUT_ADDR[0]_i_32 
       (.I0(\genblk1[1].mem_reg[1][4]_0 [1]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(SRAM_reg_0_i_135[14]),
        .I3(last_spk_in_burst_int1[7]),
        .I4(SRAM_reg_0_i_135[0]),
        .O(\genblk1[1].mem_reg[1][4]_2 ));
  LUT6 #(
    .INIT(64'hF0BBF0AAF0BBF0FF)) 
    \AEROUT_ADDR[0]_i_34 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[260]),
        .I2(\AEROUT_ADDR[0]_i_29 ),
        .I3(last_spk_in_burst_int1[5]),
        .I4(last_spk_in_burst_int1[6]),
        .I5(SRAM_reg_0_i_135[4]),
        .O(\priority_reg[7] ));
  LUT6 #(
    .INIT(64'hF0BBF0AAF0BBF0FF)) 
    \AEROUT_ADDR[1]_i_29 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[257]),
        .I2(\AEROUT_ADDR[1]_i_25 ),
        .I3(last_spk_in_burst_int1[5]),
        .I4(last_spk_in_burst_int1[6]),
        .I5(SRAM_reg_0_i_135[1]),
        .O(\priority_reg[7]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \AEROUT_ADDR[3]_i_11 
       (.I0(\priority_reg[5]_0 ),
        .I1(Q[1]),
        .I2(\AEROUT_ADDR[2]_i_7 ),
        .O(\priority_reg[1] ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \AEROUT_ADDR[3]_i_6 
       (.I0(last_spk_in_burst_int1[9]),
        .I1(last_spk_in_burst_int1[8]),
        .I2(\priority_reg[1] ),
        .I3(Q[0]),
        .I4(\AEROUT_ADDR[4]_i_13_n_0 ),
        .O(\priority_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[4]_i_13 
       (.I0(\AEROUT_ADDR[7]_i_21_n_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[5]_i_10_0 ),
        .I3(Q[1]),
        .I4(\AEROUT_ADDR[3]_i_6_0 ),
        .O(\AEROUT_ADDR[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \AEROUT_ADDR[4]_i_8 
       (.I0(last_spk_in_burst_int1[9]),
        .I1(last_spk_in_burst_int1[8]),
        .I2(\AEROUT_ADDR[4]_i_13_n_0 ),
        .I3(Q[0]),
        .I4(\AEROUT_ADDR[5]_i_12_n_0 ),
        .O(\priority_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \AEROUT_ADDR[5]_i_10 
       (.I0(SRAM_reg_0_0),
        .I1(\AEROUT_ADDR[5]_i_12_n_0 ),
        .I2(Q[0]),
        .I3(\AEROUT_ADDR[6]_i_20_n_0 ),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_4),
        .O(\priority_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[5]_i_12 
       (.I0(\priority_reg[5]_1 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[4]_i_8_0 ),
        .I3(Q[1]),
        .I4(\priority_reg[5]_0 ),
        .O(\AEROUT_ADDR[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AEROUT_ADDR[5]_i_4 
       (.I0(\priority_reg[0]_0 ),
        .I1(SPI_AER_SRC_CTRL_nNEUR),
        .I2(ADDRARDADDR[4]),
        .O(SPI_AER_SRC_CTRL_nNEUR_reg));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \AEROUT_ADDR[6]_i_13 
       (.I0(SRAM_reg_0_0),
        .I1(\AEROUT_ADDR[6]_i_20_n_0 ),
        .I2(Q[0]),
        .I3(SRAM_reg_1_i_281),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_5),
        .O(\priority_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[6]_i_20 
       (.I0(\AEROUT_ADDR[7]_i_23_n_0 ),
        .I1(Q[1]),
        .I2(\AEROUT_ADDR[7]_i_21_n_0 ),
        .I3(last_spk_in_burst_int1[0]),
        .I4(\AEROUT_ADDR[5]_i_10_0 ),
        .O(\AEROUT_ADDR[6]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AEROUT_ADDR[6]_i_6 
       (.I0(\priority_reg[0] ),
        .I1(SPI_AER_SRC_CTRL_nNEUR),
        .I2(ADDRARDADDR[5]),
        .O(SPI_AER_SRC_CTRL_nNEUR_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFBFFFB00)) 
    \AEROUT_ADDR[7]_i_102 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[258]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(last_spk_in_burst_int1[5]),
        .I4(\AEROUT_ADDR[0]_i_25 ),
        .O(\AEROUT_ADDR[7]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_124 
       (.I0(\AEROUT_ADDR[7]_i_269_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_29 ),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR[7]_i_50_0 ),
        .I4(last_spk_in_burst_int1[5]),
        .I5(\AEROUT_ADDR[7]_i_50_1 ),
        .O(\AEROUT_ADDR[7]_i_124_n_0 ));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \AEROUT_ADDR[7]_i_13 
       (.I0(\AEROUT_ADDR[7]_i_21_n_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[7]_i_7 ),
        .I3(Q[1]),
        .I4(\AEROUT_ADDR[7]_i_23_n_0 ),
        .O(\priority_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_151 
       (.I0(data_out_fifo[253]),
        .I1(SRAM_reg_0_i_135[11]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(last_spk_in_burst_int1[6]),
        .I4(SRAM_reg_0_i_135[5]),
        .I5(SRAM_reg_0_i_135[8]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \AEROUT_ADDR[7]_i_158 
       (.I0(last_spk_in_burst_int1[6]),
        .I1(data_out_fifo[257]),
        .I2(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_176 
       (.I0(\genblk1[1].mem_reg[1]_114 [7]),
        .I1(\genblk1[0].mem_reg[0]_115 [7]),
        .I2(\genblk1[3].mem_reg[3]_112 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [7]),
        .O(data_out_fifo[259]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \AEROUT_ADDR[7]_i_18 
       (.I0(\AEROUT_ADDR[7]_i_35_n_0 ),
        .I1(last_spk_in_burst_int1[2]),
        .I2(SRAM_reg_1_i_384_0),
        .I3(SRAM_reg_1_i_384),
        .I4(last_spk_in_burst_int1[1]),
        .O(\priority_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[7]_i_21 
       (.I0(\AEROUT_ADDR[7]_i_44_n_0 ),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR[4]_i_13_1 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[4]_i_13_0 ),
        .O(\AEROUT_ADDR[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_216 
       (.I0(data_out_fifo[255]),
        .I1(SRAM_reg_0_i_135[13]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(last_spk_in_burst_int1[6]),
        .I4(SRAM_reg_0_i_135[7]),
        .I5(SRAM_reg_0_i_135[10]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_223 
       (.I0(\genblk1[1].mem_reg[1]_114 [6]),
        .I1(\genblk1[0].mem_reg[0]_115 [6]),
        .I2(\genblk1[3].mem_reg[3]_112 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [6]),
        .O(data_out_fifo[258]));
  LUT6 #(
    .INIT(64'hA0AFC0C0A0AFCFCF)) 
    \AEROUT_ADDR[7]_i_23 
       (.I0(\AEROUT_ADDR[7]_i_50_n_0 ),
        .I1(SRAM_reg_0_i_52_0),
        .I2(last_spk_in_burst_int1[0]),
        .I3(SRAM_reg_0_i_52_1),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_0_i_52_2),
        .O(\AEROUT_ADDR[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_247 
       (.I0(data_out_fifo[254]),
        .I1(SRAM_reg_0_i_135[12]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(last_spk_in_burst_int1[6]),
        .I4(SRAM_reg_0_i_135[6]),
        .I5(SRAM_reg_0_i_135[9]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \AEROUT_ADDR[7]_i_269 
       (.I0(last_spk_in_burst_int1[6]),
        .I1(data_out_fifo[260]),
        .I2(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_269_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_328 
       (.I0(\genblk1[1].mem_reg[1]_114 [1]),
        .I1(\genblk1[0].mem_reg[0]_115 [1]),
        .I2(\genblk1[3].mem_reg[3]_112 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [1]),
        .O(data_out_fifo[253]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_33 
       (.I0(\AEROUT_ADDR[7]_i_72_n_0 ),
        .I1(SRAM_reg_0_i_101_0),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_17 ),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[7]_i_17_0 ),
        .O(\priority_reg[5]_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[7]_i_35 
       (.I0(\AEROUT_ADDR[7]_i_80_n_0 ),
        .I1(last_spk_in_burst_int1[4]),
        .I2(\AEROUT_ADDR[7]_i_18_1 ),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_18_0 ),
        .O(\AEROUT_ADDR[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_356 
       (.I0(\genblk1[1].mem_reg[1]_114 [5]),
        .I1(\genblk1[0].mem_reg[0]_115 [5]),
        .I2(\genblk1[3].mem_reg[3]_112 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [5]),
        .O(data_out_fifo[257]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[7]_i_44 
       (.I0(\AEROUT_ADDR[7]_i_102_n_0 ),
        .I1(last_spk_in_burst_int1[4]),
        .I2(\AEROUT_ADDR[7]_i_21_1 ),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_21_0 ),
        .O(\AEROUT_ADDR[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_460 
       (.I0(\genblk1[1].mem_reg[1]_114 [3]),
        .I1(\genblk1[0].mem_reg[0]_115 [3]),
        .I2(\genblk1[3].mem_reg[3]_112 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [3]),
        .O(data_out_fifo[255]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_50 
       (.I0(\AEROUT_ADDR[7]_i_124_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_23_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_23_1 ),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[7]_i_23_2 ),
        .O(\AEROUT_ADDR[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_532 
       (.I0(\genblk1[1].mem_reg[1]_114 [2]),
        .I1(\genblk1[0].mem_reg[0]_115 [2]),
        .I2(\genblk1[3].mem_reg[3]_112 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [2]),
        .O(data_out_fifo[254]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_584 
       (.I0(\genblk1[1].mem_reg[1]_114 [8]),
        .I1(\genblk1[0].mem_reg[0]_115 [8]),
        .I2(\genblk1[3].mem_reg[3]_112 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [8]),
        .O(data_out_fifo[260]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_632 
       (.I0(\genblk1[1].mem_reg[1]_114 [4]),
        .I1(\genblk1[0].mem_reg[0]_115 [4]),
        .I2(\genblk1[3].mem_reg[3]_112 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_72 
       (.I0(\AEROUT_ADDR[7]_i_158_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_25 ),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR[7]_i_33_0 ),
        .I4(last_spk_in_burst_int1[5]),
        .I5(\AEROUT_ADDR[7]_i_33_1 ),
        .O(\AEROUT_ADDR[7]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFBFFFB00)) 
    \AEROUT_ADDR[7]_i_80 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[259]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(last_spk_in_burst_int1[5]),
        .I4(SRAM_reg_0_i_136),
        .O(\AEROUT_ADDR[7]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_862 
       (.I0(\genblk1[1].mem_reg[1]_114 [0]),
        .I1(\genblk1[0].mem_reg[0]_115 [0]),
        .I2(\genblk1[3].mem_reg[3]_112 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_113 [0]),
        .O(\genblk1[1].mem_reg[1][4]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SRAM_reg_0_i_101
       (.I0(SRAM_reg_0_i_134_n_0),
        .I1(last_spk_in_burst_int1[2]),
        .I2(SRAM_reg_0_i_74_0),
        .I3(last_spk_in_burst_int1[1]),
        .I4(SRAM_reg_0_i_74_1),
        .O(SRAM_reg_0_i_101_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_121
       (.I0(SRAM_reg_0_i_153_n_0),
        .I1(\AEROUT_ADDR[0]_i_25 ),
        .I2(last_spk_in_burst_int1[4]),
        .I3(SRAM_reg_0_i_88_0),
        .I4(last_spk_in_burst_int1[5]),
        .I5(SRAM_reg_0_i_88_1),
        .O(SRAM_reg_0_i_121_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_127
       (.I0(SRAM_reg_0_i_157_n_0),
        .I1(SRAM_reg_0_i_136),
        .I2(last_spk_in_burst_int1[4]),
        .I3(SRAM_reg_0_i_90_0),
        .I4(last_spk_in_burst_int1[5]),
        .I5(SRAM_reg_0_i_90_1),
        .O(SRAM_reg_0_i_127_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SRAM_reg_0_i_134
       (.I0(SRAM_reg_0_i_162_n_0),
        .I1(last_spk_in_burst_int1[4]),
        .I2(SRAM_reg_0_i_101_1),
        .I3(last_spk_in_burst_int1[3]),
        .I4(SRAM_reg_0_i_101_0),
        .O(SRAM_reg_0_i_134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    SRAM_reg_0_i_153
       (.I0(last_spk_in_burst_int1[6]),
        .I1(data_out_fifo[258]),
        .I2(last_spk_in_burst_int1[7]),
        .O(SRAM_reg_0_i_153_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    SRAM_reg_0_i_157
       (.I0(last_spk_in_burst_int1[6]),
        .I1(data_out_fifo[259]),
        .I2(last_spk_in_burst_int1[7]),
        .O(SRAM_reg_0_i_157_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFBFFFB00)) 
    SRAM_reg_0_i_162
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[257]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(last_spk_in_burst_int1[5]),
        .I4(\AEROUT_ADDR[1]_i_25 ),
        .O(SRAM_reg_0_i_162_n_0));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    SRAM_reg_0_i_163
       (.I0(\genblk1[1].mem_reg[1][4]_0 [1]),
        .I1(last_spk_in_burst_int1[7]),
        .I2(SRAM_reg_0_i_135[14]),
        .I3(last_spk_in_burst_int1[6]),
        .I4(last_spk_in_burst_int1[5]),
        .I5(SRAM_reg_0_i_135_0),
        .O(\genblk1[1].mem_reg[1][4]_1 ));
  LUT6 #(
    .INIT(64'hF0BBF0AAF0BBF0FF)) 
    SRAM_reg_0_i_164
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[259]),
        .I2(SRAM_reg_0_i_136),
        .I3(last_spk_in_burst_int1[5]),
        .I4(last_spk_in_burst_int1[6]),
        .I5(SRAM_reg_0_i_135[3]),
        .O(\priority_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    SRAM_reg_0_i_23
       (.I0(AERIN_ADDR[4]),
        .I1(SRAM_reg_0),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_0_i_52_n_0),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_6),
        .O(\AERIN_ADDR[15] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    SRAM_reg_0_i_25
       (.I0(AERIN_ADDR[3]),
        .I1(SRAM_reg_0),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_0_i_53_n_0),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_5),
        .O(\AERIN_ADDR[14] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    SRAM_reg_0_i_27
       (.I0(AERIN_ADDR[2]),
        .I1(SRAM_reg_0),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_0_i_55_n_0),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_4),
        .O(\AERIN_ADDR[13] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    SRAM_reg_0_i_29
       (.I0(AERIN_ADDR[1]),
        .I1(SRAM_reg_0),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_0_i_57_n_0),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_3),
        .O(\AERIN_ADDR[12] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    SRAM_reg_0_i_33
       (.I0(AERIN_ADDR[0]),
        .I1(SRAM_reg_0),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_0_i_59_n_0),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_2),
        .O(\AERIN_ADDR[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_52
       (.I0(SRAM_reg_0_i_67_n_0),
        .I1(\AEROUT_ADDR[7]_i_23_n_0 ),
        .I2(Q[0]),
        .I3(SRAM_reg_0_i_25_1),
        .I4(Q[1]),
        .I5(SRAM_reg_0_i_68_n_0),
        .O(SRAM_reg_0_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_53
       (.I0(SRAM_reg_0_i_25_1),
        .I1(SRAM_reg_0_i_68_n_0),
        .I2(Q[0]),
        .I3(\AEROUT_ADDR[7]_i_23_n_0 ),
        .I4(Q[1]),
        .I5(SRAM_reg_0_i_25_0),
        .O(SRAM_reg_0_i_53_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_0_i_55
       (.I0(\AEROUT_ADDR[6]_i_20_n_0 ),
        .I1(Q[0]),
        .I2(SRAM_reg_0_i_68_n_0),
        .I3(Q[1]),
        .I4(\priority_reg[5]_0 ),
        .O(SRAM_reg_0_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_57
       (.I0(SRAM_reg_0_i_68_n_0),
        .I1(\priority_reg[5]_0 ),
        .I2(Q[0]),
        .I3(SRAM_reg_0_i_25_0),
        .I4(Q[1]),
        .I5(\AEROUT_ADDR[3]_i_6_0 ),
        .O(SRAM_reg_0_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_59
       (.I0(\priority_reg[5]_0 ),
        .I1(\AEROUT_ADDR[2]_i_7 ),
        .I2(Q[0]),
        .I3(\AEROUT_ADDR[3]_i_6_0 ),
        .I4(Q[1]),
        .I5(SRAM_reg_0_i_33_0),
        .O(SRAM_reg_0_i_59_n_0));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    SRAM_reg_0_i_67
       (.I0(\priority_reg[5]_3 ),
        .I1(\AEROUT_ADDR[4]_i_13_0 ),
        .I2(SRAM_reg_0_i_52_3),
        .I3(last_spk_in_burst_int1[1]),
        .I4(SRAM_reg_0_i_52_4),
        .I5(last_spk_in_burst_int1[0]),
        .O(SRAM_reg_0_i_67_n_0));
  LUT6 #(
    .INIT(64'hA0A0CFC0AFAFCFC0)) 
    SRAM_reg_0_i_68
       (.I0(SRAM_reg_0_i_90_n_0),
        .I1(SRAM_reg_1_i_384),
        .I2(last_spk_in_burst_int1[0]),
        .I3(SRAM_reg_0_i_57_0),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_0_i_57_1),
        .O(SRAM_reg_0_i_68_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    SRAM_reg_0_i_74
       (.I0(SRAM_reg_0_i_101_n_0),
        .I1(last_spk_in_burst_int1[0]),
        .I2(SRAM_reg_0_i_58),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_88
       (.I0(SRAM_reg_0_i_121_n_0),
        .I1(\AEROUT_ADDR[7]_i_21_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(SRAM_reg_0_i_69),
        .I4(last_spk_in_burst_int1[3]),
        .I5(SRAM_reg_0_i_69_0),
        .O(\priority_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_90
       (.I0(SRAM_reg_0_i_127_n_0),
        .I1(\AEROUT_ADDR[7]_i_18_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(SRAM_reg_0_i_68_0),
        .I4(last_spk_in_burst_int1[3]),
        .I5(SRAM_reg_0_i_68_1),
        .O(SRAM_reg_0_i_90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_1_i_336
       (.I0(\priority_reg[0] ),
        .I1(SRAM_reg_1_i_282),
        .O(\neur_cnt_reg[6] ));
  LUT6 #(
    .INIT(64'hEE0077FF0006FFFF)) 
    empty_i_10__36
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(empty_i_8__48),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\priority_reg[2]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    empty_i_11__11
       (.I0(empty_i_8__34),
        .I1(empty_i_8__34_0),
        .I2(empty_i_8__34_1),
        .I3(empty_i_8__34_2),
        .I4(empty_i_8__34_3),
        .I5(empty_i_8__34_4),
        .O(\priority_reg[2]_rep__0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__27
       (.I0(empty0),
        .I1(push_req_n0111_out),
        .I2(pop_req_n0109_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__27_n_0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    empty_i_26__3
       (.I0(empty_burst_fifo),
        .I1(Q[3]),
        .I2(empty_reg_i_13[1]),
        .I3(Q[4]),
        .I4(empty_reg_i_13[0]),
        .O(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__26
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    empty_i_3__56
       (.I0(empty_i_5__21_n_0),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\priority_reg[1]_rep__0_0 ),
        .I3(empty_i_6__50_n_0),
        .I4(\fill_cnt_reg[4]_0 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(push_req_n0111_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__45
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0109_out));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    empty_i_5__21
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\fill_cnt[4]_i_3__45_0 ),
        .I2(\fill_cnt[4]_i_3__45_1 ),
        .I3(\fill_cnt[4]_i_3__45_2 ),
        .I4(\fill_cnt[4]_i_3__45_3 ),
        .I5(\fill_cnt[4]_i_3__45_4 ),
        .O(empty_i_5__21_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_6__50
       (.I0(empty_i_8__3_n_0),
        .I1(empty_i_9__43_n_0),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .O(empty_i_6__50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__3
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_8__35
       (.I0(empty_i_3__33),
        .I1(\fill_cnt[4]_i_3__45_5 ),
        .I2(\priority_reg[2]_rep__0 ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'h00FEFFFF00FE0000)) 
    empty_i_9__25
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(empty_i_5__34),
        .I3(empty_i_5__34_0),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .I5(empty_i_5__34_1),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    empty_i_9__43
       (.I0(empty_i_6__50_0),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .I2(empty_i_6__50_1),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\priority_reg[2]_rep__0_0 ),
        .O(empty_i_9__43_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__27_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__27 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__46 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0109_out),
        .I3(push_req_n0111_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__46_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__27 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0109_out),
        .I3(push_req_n0111_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__27 
       (.I0(push_req_n0111_out),
        .I1(\fill_cnt[3]_i_2__27_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__27 
       (.I0(pop_req_n0109_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__27_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__27 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0111_out),
        .I2(pop_req_n0109_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__27 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__45_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__27_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000008A)) 
    \fill_cnt[4]_i_3__45 
       (.I0(\fill_cnt[3]_i_2__27_n_0 ),
        .I1(\priority_reg[1]_rep__0 ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_6__50_n_0),
        .I4(\fill_cnt[4]_i_4__12_n_0 ),
        .I5(empty_i_5__21_n_0),
        .O(\fill_cnt[4]_i_3__45_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \fill_cnt[4]_i_4__12 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\priority_reg[5] ),
        .I4(\fill_cnt[4]_i_3__45_5 ),
        .I5(\fill_cnt[4]_i_3__3 ),
        .O(\fill_cnt[4]_i_4__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fill_cnt[4]_i_5__6 
       (.I0(\fill_cnt[4]_i_3__3 ),
        .I1(\fill_cnt[4]_i_3__45_5 ),
        .I2(\priority_reg[5] ),
        .O(\priority_reg[1]_rep__0_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__27_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__46_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__27_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__27_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__27_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__56 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0111_out),
        .O(\genblk1[0].mem[0][8]_i_1__56_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(ADDRARDADDR[0]),
        .Q(\genblk1[0].mem_reg[0]_115 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(ADDRARDADDR[1]),
        .Q(\genblk1[0].mem_reg[0]_115 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(ADDRARDADDR[2]),
        .Q(\genblk1[0].mem_reg[0]_115 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(ADDRARDADDR[3]),
        .Q(\genblk1[0].mem_reg[0]_115 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_115 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_115 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(ADDRARDADDR[5]),
        .Q(\genblk1[0].mem_reg[0]_115 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(ADDRARDADDR[6]),
        .Q(\genblk1[0].mem_reg[0]_115 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__56_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_115 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__55 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0111_out),
        .O(\genblk1[1].mem[1][8]_i_1__55_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[0]),
        .Q(\genblk1[1].mem_reg[1]_114 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[1]),
        .Q(\genblk1[1].mem_reg[1]_114 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[2]),
        .Q(\genblk1[1].mem_reg[1]_114 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[3]),
        .Q(\genblk1[1].mem_reg[1]_114 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_114 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_114 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[5]),
        .Q(\genblk1[1].mem_reg[1]_114 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[6]),
        .Q(\genblk1[1].mem_reg[1]_114 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__55_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_114 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__55 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0111_out),
        .O(\genblk1[2].mem[2][8]_i_1__55_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[0]),
        .Q(\genblk1[2].mem_reg[2]_113 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[1]),
        .Q(\genblk1[2].mem_reg[2]_113 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[2]),
        .Q(\genblk1[2].mem_reg[2]_113 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[3]),
        .Q(\genblk1[2].mem_reg[2]_113 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_113 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_113 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[5]),
        .Q(\genblk1[2].mem_reg[2]_113 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[6]),
        .Q(\genblk1[2].mem_reg[2]_113 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__55_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_113 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__55 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0111_out),
        .O(\genblk1[3].mem[3][8]_i_1__55_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__26 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\genblk1[3].mem[3][8]_i_4__51_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__12_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[0].mem_reg[0][8]_8 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0004303400000000)) 
    \genblk1[3].mem[3][8]_i_4__51 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(Q[2]),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\genblk1[3].mem[3][8]_i_4__51_n_0 ));
  LUT6 #(
    .INIT(64'h0000202AAAAA202A)) 
    \genblk1[3].mem[3][8]_i_5__12 
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\genblk1[0].mem_reg[0][8]_11 ),
        .I4(\genblk1[0].mem_reg[0][8]_12 ),
        .I5(\genblk1[0].mem_reg[0][8]_13 ),
        .O(\genblk1[3].mem[3][8]_i_5__12_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[0]),
        .Q(\genblk1[3].mem_reg[3]_112 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[1]),
        .Q(\genblk1[3].mem_reg[3]_112 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[2]),
        .Q(\genblk1[3].mem_reg[3]_112 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[3]),
        .Q(\genblk1[3].mem_reg[3]_112 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_112 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_112 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[5]),
        .Q(\genblk1[3].mem_reg[3]_112 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(ADDRARDADDR[6]),
        .Q(\genblk1[3].mem_reg[3]_112 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__55_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_112 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \neuron_state_monitor_samp[3]_i_9 
       (.I0(\priority_reg[0] ),
        .I1(\neuron_state_monitor_samp[3]_i_3 [0]),
        .I2(SCHED_DATA_OUT),
        .I3(\neuron_state_monitor_samp[3]_i_3 [1]),
        .O(\SPI_MONITOR_NEUR_ADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__27 
       (.I0(pop_req_n0109_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__27 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0109_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__27_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__27_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__27_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__27 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__27 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__27 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__27 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__27 
       (.I0(push_req_n0111_out),
        .O(\write_ptr[4]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__27 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__27_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__27_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_2
   (empty_burst_fifo,
    \priority_reg[5] ,
    \priority_reg[1]_rep__2 ,
    \priority_reg[1]_rep__0 ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[3].mem[3][8]_i_5__19 ,
    Q,
    \genblk1[3].mem[3][8]_i_5__19_0 ,
    \genblk1[3].mem[3][8]_i_5__19_1 ,
    \read_ptr_reg[0]_0 ,
    \read_ptr_reg[0]_1 ,
    \fill_cnt[4]_i_3__47_0 ,
    \fill_cnt[4]_i_3__47_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    empty_i_3__20_0,
    empty_i_3__20_1,
    empty_i_3__20_2,
    empty_i_3__20_3,
    empty_i_3__20_4,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \fill_cnt[4]_i_3__47_2 ,
    \fill_cnt[4]_i_3__47_3 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[5] ;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[1]_rep__0 ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[3].mem[3][8]_i_5__19 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_5__19_0 ;
  input \genblk1[3].mem[3][8]_i_5__19_1 ;
  input \read_ptr_reg[0]_0 ;
  input \read_ptr_reg[0]_1 ;
  input \fill_cnt[4]_i_3__47_0 ;
  input \fill_cnt[4]_i_3__47_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input empty_i_3__20_0;
  input empty_i_3__20_1;
  input empty_i_3__20_2;
  input empty_i_3__20_3;
  input empty_i_3__20_4;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \fill_cnt[4]_i_3__47_2 ;
  input \fill_cnt[4]_i_3__47_3 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__11_n_0;
  wire empty_i_3__20_0;
  wire empty_i_3__20_1;
  wire empty_i_3__20_2;
  wire empty_i_3__20_3;
  wire empty_i_3__20_4;
  wire empty_i_5__40_n_0;
  wire empty_i_6__4_n_0;
  wire empty_i_7_n_0;
  wire empty_i_8__26_n_0;
  wire \fill_cnt[0]_i_1__11_n_0 ;
  wire \fill_cnt[1]_i_1__48_n_0 ;
  wire \fill_cnt[2]_i_1__11_n_0 ;
  wire \fill_cnt[3]_i_1__11_n_0 ;
  wire \fill_cnt[3]_i_2__11_n_0 ;
  wire \fill_cnt[4]_i_1__11_n_0 ;
  wire \fill_cnt[4]_i_2__11_n_0 ;
  wire \fill_cnt[4]_i_3__47_0 ;
  wire \fill_cnt[4]_i_3__47_1 ;
  wire \fill_cnt[4]_i_3__47_2 ;
  wire \fill_cnt[4]_i_3__47_3 ;
  wire \fill_cnt[4]_i_3__47_n_0 ;
  wire \fill_cnt[4]_i_4__8_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__20_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_51 ;
  wire \genblk1[1].mem[1][8]_i_1__19_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_50 ;
  wire \genblk1[2].mem[2][8]_i_1__19_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_49 ;
  wire \genblk1[3].mem[3][8]_i_1__19_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__17_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__19 ;
  wire \genblk1[3].mem[3][8]_i_5__19_0 ;
  wire \genblk1[3].mem[3][8]_i_5__19_1 ;
  wire [8:0]\genblk1[3].mem_reg[3]_48 ;
  wire [12:12]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n045_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[5] ;
  wire push_req_n047_out;
  wire \read_ptr[0]_i_1__11_n_0 ;
  wire \read_ptr[1]_i_1__11_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__11_n_0 ;
  wire \write_ptr[4]_i_1__11_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_346 
       (.I0(\genblk1[1].mem_reg[1]_50 [1]),
        .I1(\genblk1[0].mem_reg[0]_51 [1]),
        .I2(\genblk1[3].mem_reg[3]_48 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_400 
       (.I0(\genblk1[1].mem_reg[1]_50 [7]),
        .I1(\genblk1[0].mem_reg[0]_51 [7]),
        .I2(\genblk1[3].mem_reg[3]_48 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_478 
       (.I0(\genblk1[1].mem_reg[1]_50 [3]),
        .I1(\genblk1[0].mem_reg[0]_51 [3]),
        .I2(\genblk1[3].mem_reg[3]_48 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_497 
       (.I0(\genblk1[1].mem_reg[1]_50 [6]),
        .I1(\genblk1[0].mem_reg[0]_51 [6]),
        .I2(\genblk1[3].mem_reg[3]_48 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_550 
       (.I0(\genblk1[1].mem_reg[1]_50 [2]),
        .I1(\genblk1[0].mem_reg[0]_51 [2]),
        .I2(\genblk1[3].mem_reg[3]_48 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_692 
       (.I0(\genblk1[1].mem_reg[1]_50 [5]),
        .I1(\genblk1[0].mem_reg[0]_51 [5]),
        .I2(\genblk1[3].mem_reg[3]_48 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_844 
       (.I0(\genblk1[1].mem_reg[1]_50 [8]),
        .I1(\genblk1[0].mem_reg[0]_51 [8]),
        .I2(\genblk1[3].mem_reg[3]_48 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_876 
       (.I0(\genblk1[1].mem_reg[1]_50 [0]),
        .I1(\genblk1[0].mem_reg[0]_51 [0]),
        .I2(\genblk1[3].mem_reg[3]_48 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_892 
       (.I0(\genblk1[1].mem_reg[1]_50 [4]),
        .I1(\genblk1[0].mem_reg[0]_51 [4]),
        .I2(\genblk1[3].mem_reg[3]_48 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_49 [4]),
        .O(data_out_fifo[4]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__11
       (.I0(empty0),
        .I1(push_req_n047_out),
        .I2(pop_req_n045_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__10
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    empty_i_3__20
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__40_n_0),
        .I3(empty_i_6__4_n_0),
        .I4(empty_i_7_n_0),
        .I5(empty_i_8__26_n_0),
        .O(push_req_n047_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__47
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(empty_burst_fifo),
        .O(pop_req_n045_out));
  LUT4 #(
    .INIT(16'h0002)) 
    empty_i_5__40
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\fill_cnt[4]_i_3__47_0 ),
        .O(empty_i_5__40_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    empty_i_6__4
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(empty_i_3__20_0),
        .I2(empty_i_3__20_1),
        .I3(empty_i_3__20_2),
        .I4(empty_i_3__20_3),
        .I5(empty_i_3__20_4),
        .O(empty_i_6__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_7
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_7_n_0));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_8__26
       (.I0(\genblk1[0].mem_reg[0][8]_10 ),
        .I1(\fill_cnt[4]_i_3__47_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\fill_cnt[4]_i_3__47_3 ),
        .O(empty_i_8__26_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__11_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__11 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__48 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n045_out),
        .I3(push_req_n047_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__48_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__11 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n045_out),
        .I3(push_req_n047_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__11 
       (.I0(push_req_n047_out),
        .I1(\fill_cnt[3]_i_2__11_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0000FEFF)) 
    \fill_cnt[3]_i_2__11 
       (.I0(\read_ptr_reg[0]_1 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\read_ptr_reg[0]_0 ),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__11 
       (.I0(empty_burst_fifo),
        .I1(push_req_n047_out),
        .I2(pop_req_n045_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__11 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__47_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    \fill_cnt[4]_i_3__47 
       (.I0(empty_burst_fifo),
        .I1(pop_req_n045_out),
        .I2(empty_i_8__26_n_0),
        .I3(\fill_cnt[4]_i_4__8_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040007)) 
    \fill_cnt[4]_i_4__8 
       (.I0(\fill_cnt[4]_i_3__47_0 ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\fill_cnt[4]_i_3__47_1 ),
        .I5(empty_i_7_n_0),
        .O(\fill_cnt[4]_i_4__8_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__11_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__48_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__11_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__11_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__11_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__20 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n047_out),
        .O(\genblk1[0].mem[0][8]_i_1__20_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_51 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_51 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_51 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_51 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_51 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_51 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_51 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_51 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__20_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_51 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__19 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n047_out),
        .O(\genblk1[1].mem[1][8]_i_1__19_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_50 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_50 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_50 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_50 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_50 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_50 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_50 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_50 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__19_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_50 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__19 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n047_out),
        .O(\genblk1[2].mem[2][8]_i_1__19_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_49 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_49 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_49 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_49 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_49 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_49 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_49 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_49 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__19_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_49 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__19 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n047_out),
        .O(\genblk1[3].mem[3][8]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__39 
       (.I0(\priority_reg[1]_rep__2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__17_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \genblk1[3].mem[3][8]_i_3__12 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\priority_reg[1]_rep__2 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \genblk1[3].mem[3][8]_i_3__17 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_11 ),
        .I5(\genblk1[0].mem_reg[0][8]_1 ),
        .O(\genblk1[3].mem[3][8]_i_3__17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_5__22 
       (.I0(\genblk1[0].mem_reg[0][8]_12 ),
        .I1(\genblk1[0].mem_reg[0][8]_13 ),
        .I2(\priority_reg[5] ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFEFFFEF)) 
    \genblk1[3].mem[3][8]_i_8__33 
       (.I0(\genblk1[3].mem[3][8]_i_5__19 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\genblk1[3].mem[3][8]_i_5__19_0 ),
        .I5(\genblk1[3].mem[3][8]_i_5__19_1 ),
        .O(\priority_reg[5] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_48 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_48 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_48 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_48 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_48 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_48 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_48 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_48 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__19_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_48 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \read_ptr[0]_i_1__11 
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__11 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n045_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__11_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__11_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__11_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__11 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__11 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__11 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__11 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__11 
       (.I0(push_req_n047_out),
        .O(\write_ptr[4]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__11 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__11_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__11_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_20
   (\priority_reg[1]_rep__0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \priority_reg[7] ,
    \priority_reg[7]_0 ,
    \neur_cnt_reg[7] ,
    SCHED_DATA_OUT,
    \priority_reg[4] ,
    \priority_reg[2]_rep ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[1] ,
    \priority_reg[7]_1 ,
    \priority_reg[5] ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[7]_6 ,
    \priority_reg[7]_7 ,
    empty_reg_0,
    empty_reg_i_16,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[7]_i_285_0 ,
    \AEROUT_ADDR[6]_i_24 ,
    \AEROUT_ADDR[1]_i_23 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    Q,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    SRAM_reg_1_i_282,
    SRAM_reg_1_i_282_0,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \fill_cnt[4]_i_3__10_0 ,
    \fill_cnt[4]_i_3__10_1 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \fill_cnt[4]_i_3__10_2 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    empty_i_3__54,
    empty_i_3__54_0,
    empty_i_5__13,
    empty_i_5__13_0,
    \genblk1[0].mem_reg[0][8]_15 ,
    \fill_cnt[4]_i_3__10_3 ,
    empty_i_7__37_0,
    \fill_cnt[4]_i_3__10_4 ,
    \genblk1[3].mem[3][8]_i_6__8 ,
    \genblk1[3].mem[3][8]_i_6__8_0 ,
    empty_i_7__37_1,
    empty_i_7__37_2,
    empty_i_7__37_3,
    \AEROUT_ADDR_reg[7] ,
    \AEROUT_ADDR_reg[7]_0 ,
    \AEROUT_ADDR_reg[7]_1 ,
    \AEROUT_ADDR_reg[7]_2 ,
    \AEROUT_ADDR[7]_i_53 ,
    \AEROUT_ADDR_reg[7]_i_139_0 ,
    \AEROUT_ADDR[6]_i_13 ,
    \AEROUT_ADDR[6]_i_13_0 ,
    SRAM_reg_0_i_53,
    SRAM_reg_0_i_53_0,
    SRAM_reg_0_i_53_1,
    \AEROUT_ADDR[7]_i_51 ,
    \AEROUT_ADDR_reg[7]_i_131_0 ,
    \AEROUT_ADDR[7]_i_37 ,
    \AEROUT_ADDR_reg[7]_i_90_0 ,
    \AEROUT_ADDR[7]_i_46 ,
    \AEROUT_ADDR_reg[7]_i_112_0 ,
    \AEROUT_ADDR[7]_i_34 ,
    \AEROUT_ADDR_reg[7]_i_79_0 ,
    SRAM_reg_1_i_384,
    SRAM_reg_1_i_384_0,
    \AEROUT_ADDR[7]_i_22 ,
    SRAM_reg_0_i_67,
    SRAM_reg_0_i_67_0,
    \AEROUT_ADDR[7]_i_17_0 ,
    \AEROUT_ADDR[7]_i_17_1 ,
    \AEROUT_ADDR[7]_i_17_2 ,
    \AEROUT_ADDR[7]_i_22_0 ,
    SRAM_reg_1_i_396_0,
    SRAM_reg_1_i_396_1,
    SRAM_reg_0_i_89_0,
    SRAM_reg_0_i_89_1,
    \AEROUT_ADDR[7]_i_31_0 ,
    \AEROUT_ADDR[7]_i_31_1 ,
    CLK,
    rst_priority,
    D);
  output \priority_reg[1]_rep__0 ;
  output [0:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \priority_reg[7] ;
  output \priority_reg[7]_0 ;
  output \neur_cnt_reg[7] ;
  output [0:0]SCHED_DATA_OUT;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[1] ;
  output \priority_reg[7]_1 ;
  output \priority_reg[5] ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[7]_6 ;
  output \priority_reg[7]_7 ;
  output empty_reg_0;
  input [1:0]empty_reg_i_16;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input [7:0]last_spk_in_burst_int1;
  input [7:0]\AEROUT_ADDR_reg[7]_i_285_0 ;
  input \AEROUT_ADDR[6]_i_24 ;
  input \AEROUT_ADDR[1]_i_23 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input [6:0]Q;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input [1:0]SRAM_reg_1_i_282;
  input [0:0]SRAM_reg_1_i_282_0;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \fill_cnt[4]_i_3__10_0 ;
  input \fill_cnt[4]_i_3__10_1 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \fill_cnt[4]_i_3__10_2 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input empty_i_3__54;
  input empty_i_3__54_0;
  input empty_i_5__13;
  input empty_i_5__13_0;
  input \genblk1[0].mem_reg[0][8]_15 ;
  input \fill_cnt[4]_i_3__10_3 ;
  input empty_i_7__37_0;
  input \fill_cnt[4]_i_3__10_4 ;
  input \genblk1[3].mem[3][8]_i_6__8 ;
  input \genblk1[3].mem[3][8]_i_6__8_0 ;
  input empty_i_7__37_1;
  input empty_i_7__37_2;
  input empty_i_7__37_3;
  input \AEROUT_ADDR_reg[7] ;
  input \AEROUT_ADDR_reg[7]_0 ;
  input \AEROUT_ADDR_reg[7]_1 ;
  input \AEROUT_ADDR_reg[7]_2 ;
  input \AEROUT_ADDR[7]_i_53 ;
  input \AEROUT_ADDR_reg[7]_i_139_0 ;
  input \AEROUT_ADDR[6]_i_13 ;
  input \AEROUT_ADDR[6]_i_13_0 ;
  input SRAM_reg_0_i_53;
  input SRAM_reg_0_i_53_0;
  input SRAM_reg_0_i_53_1;
  input \AEROUT_ADDR[7]_i_51 ;
  input \AEROUT_ADDR_reg[7]_i_131_0 ;
  input \AEROUT_ADDR[7]_i_37 ;
  input \AEROUT_ADDR_reg[7]_i_90_0 ;
  input \AEROUT_ADDR[7]_i_46 ;
  input \AEROUT_ADDR_reg[7]_i_112_0 ;
  input \AEROUT_ADDR[7]_i_34 ;
  input \AEROUT_ADDR_reg[7]_i_79_0 ;
  input SRAM_reg_1_i_384;
  input SRAM_reg_1_i_384_0;
  input \AEROUT_ADDR[7]_i_22 ;
  input SRAM_reg_0_i_67;
  input SRAM_reg_0_i_67_0;
  input \AEROUT_ADDR[7]_i_17_0 ;
  input \AEROUT_ADDR[7]_i_17_1 ;
  input \AEROUT_ADDR[7]_i_17_2 ;
  input \AEROUT_ADDR[7]_i_22_0 ;
  input SRAM_reg_1_i_396_0;
  input SRAM_reg_1_i_396_1;
  input SRAM_reg_0_i_89_0;
  input SRAM_reg_0_i_89_1;
  input \AEROUT_ADDR[7]_i_31_0 ;
  input \AEROUT_ADDR[7]_i_31_1 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[1]_i_23 ;
  wire \AEROUT_ADDR[6]_i_13 ;
  wire \AEROUT_ADDR[6]_i_13_0 ;
  wire \AEROUT_ADDR[6]_i_24 ;
  wire \AEROUT_ADDR[7]_i_121_n_0 ;
  wire \AEROUT_ADDR[7]_i_140_n_0 ;
  wire \AEROUT_ADDR[7]_i_17_0 ;
  wire \AEROUT_ADDR[7]_i_17_1 ;
  wire \AEROUT_ADDR[7]_i_17_2 ;
  wire \AEROUT_ADDR[7]_i_22 ;
  wire \AEROUT_ADDR[7]_i_22_0 ;
  wire \AEROUT_ADDR[7]_i_31_0 ;
  wire \AEROUT_ADDR[7]_i_31_1 ;
  wire \AEROUT_ADDR[7]_i_31_n_0 ;
  wire \AEROUT_ADDR[7]_i_34 ;
  wire \AEROUT_ADDR[7]_i_37 ;
  wire \AEROUT_ADDR[7]_i_387_n_0 ;
  wire \AEROUT_ADDR[7]_i_427_n_0 ;
  wire \AEROUT_ADDR[7]_i_46 ;
  wire \AEROUT_ADDR[7]_i_51 ;
  wire \AEROUT_ADDR[7]_i_524_n_0 ;
  wire \AEROUT_ADDR[7]_i_53 ;
  wire \AEROUT_ADDR[7]_i_615_n_0 ;
  wire \AEROUT_ADDR[7]_i_64_n_0 ;
  wire \AEROUT_ADDR[7]_i_651_n_0 ;
  wire \AEROUT_ADDR_reg[7] ;
  wire \AEROUT_ADDR_reg[7]_0 ;
  wire \AEROUT_ADDR_reg[7]_1 ;
  wire \AEROUT_ADDR_reg[7]_2 ;
  wire \AEROUT_ADDR_reg[7]_i_112_0 ;
  wire \AEROUT_ADDR_reg[7]_i_131_0 ;
  wire \AEROUT_ADDR_reg[7]_i_139_0 ;
  wire \AEROUT_ADDR_reg[7]_i_174_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_197_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_244_n_0 ;
  wire [7:0]\AEROUT_ADDR_reg[7]_i_285_0 ;
  wire \AEROUT_ADDR_reg[7]_i_285_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_303_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_79_0 ;
  wire \AEROUT_ADDR_reg[7]_i_90_0 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire [0:0]SCHED_DATA_OUT;
  wire SRAM_reg_0_i_124_n_0;
  wire SRAM_reg_0_i_155_n_0;
  wire SRAM_reg_0_i_53;
  wire SRAM_reg_0_i_53_0;
  wire SRAM_reg_0_i_53_1;
  wire SRAM_reg_0_i_67;
  wire SRAM_reg_0_i_67_0;
  wire SRAM_reg_0_i_89_0;
  wire SRAM_reg_0_i_89_1;
  wire [1:0]SRAM_reg_1_i_282;
  wire [0:0]SRAM_reg_1_i_282_0;
  wire SRAM_reg_1_i_384;
  wire SRAM_reg_1_i_384_0;
  wire SRAM_reg_1_i_396_0;
  wire SRAM_reg_1_i_396_1;
  wire SRAM_reg_1_i_397_n_0;
  wire [268:261]data_out_fifo;
  wire empty0;
  wire [29:29]empty_burst_fifo;
  wire empty_i_11__0_n_0;
  wire empty_i_1__28_n_0;
  wire empty_i_3__54;
  wire empty_i_3__54_0;
  wire empty_i_5__13;
  wire empty_i_5__13_0;
  wire empty_i_6__10_n_0;
  wire empty_i_7__37_0;
  wire empty_i_7__37_1;
  wire empty_i_7__37_2;
  wire empty_i_7__37_3;
  wire empty_i_7__37_n_0;
  wire empty_i_9__42_n_0;
  wire empty_reg_0;
  wire [1:0]empty_reg_i_16;
  wire \fill_cnt[0]_i_1__28_n_0 ;
  wire \fill_cnt[1]_i_1__11_n_0 ;
  wire \fill_cnt[2]_i_1__28_n_0 ;
  wire \fill_cnt[3]_i_1__28_n_0 ;
  wire \fill_cnt[3]_i_2__28_n_0 ;
  wire \fill_cnt[4]_i_1__28_n_0 ;
  wire \fill_cnt[4]_i_2__28_n_0 ;
  wire \fill_cnt[4]_i_3__10_0 ;
  wire \fill_cnt[4]_i_3__10_1 ;
  wire \fill_cnt[4]_i_3__10_2 ;
  wire \fill_cnt[4]_i_3__10_3 ;
  wire \fill_cnt[4]_i_3__10_4 ;
  wire \fill_cnt[4]_i_3__10_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__55_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_15 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_119 ;
  wire \genblk1[1].mem[1][8]_i_1__54_n_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire [0:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_118 ;
  wire \genblk1[2].mem[2][8]_i_1__54_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_117 ;
  wire \genblk1[3].mem[3][8]_i_1__54_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__52_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__26_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__8 ;
  wire \genblk1[3].mem[3][8]_i_6__8_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_116 ;
  wire [29:29]last_spk_in_burst_fifo;
  wire [7:0]last_spk_in_burst_int1;
  wire \neur_cnt_reg[7] ;
  wire [4:1]p_0_in;
  wire pop_req_n0113_out;
  wire \priority_reg[1] ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire \priority_reg[7]_6 ;
  wire \priority_reg[7]_7 ;
  wire push_req_n0115_out;
  wire \read_ptr[0]_i_1__28_n_0 ;
  wire \read_ptr[1]_i_1__28_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__28_n_0 ;
  wire \write_ptr[4]_i_1__28_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0BBF0AAF0BBF0FF)) 
    \AEROUT_ADDR[1]_i_27 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[261]),
        .I2(\AEROUT_ADDR[1]_i_23 ),
        .I3(last_spk_in_burst_int1[5]),
        .I4(last_spk_in_burst_int1[6]),
        .I5(\AEROUT_ADDR_reg[7]_i_285_0 [0]),
        .O(\priority_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF0BBF0AAF0BBF0FF)) 
    \AEROUT_ADDR[6]_i_25 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[262]),
        .I2(\AEROUT_ADDR[6]_i_24 ),
        .I3(last_spk_in_burst_int1[5]),
        .I4(last_spk_in_burst_int1[6]),
        .I5(\AEROUT_ADDR_reg[7]_i_285_0 [1]),
        .O(\priority_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[7]_i_12 
       (.I0(\priority_reg[5] ),
        .I1(Q[1]),
        .I2(\AEROUT_ADDR[6]_i_13 ),
        .I3(last_spk_in_burst_int1[0]),
        .I4(\AEROUT_ADDR[6]_i_13_0 ),
        .O(\priority_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hFBFFFB00)) 
    \AEROUT_ADDR[7]_i_121 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[262]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(last_spk_in_burst_int1[5]),
        .I4(\AEROUT_ADDR[6]_i_24 ),
        .O(\AEROUT_ADDR[7]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \AEROUT_ADDR[7]_i_140 
       (.I0(last_spk_in_burst_int1[6]),
        .I1(data_out_fifo[261]),
        .I2(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_17 
       (.I0(\AEROUT_ADDR[7]_i_31_n_0 ),
        .I1(SRAM_reg_0_i_53),
        .I2(last_spk_in_burst_int1[0]),
        .I3(SRAM_reg_0_i_53_0),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_0_i_53_1),
        .O(\priority_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \AEROUT_ADDR[7]_i_213 
       (.I0(last_spk_in_burst_int1[7]),
        .I1(data_out_fifo[263]),
        .O(\priority_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_262 
       (.I0(\genblk1[1].mem_reg[1]_118 [1]),
        .I1(\genblk1[0].mem_reg[0]_119 [1]),
        .I2(\genblk1[3].mem_reg[3]_116 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [1]),
        .O(data_out_fifo[262]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_305 
       (.I0(\genblk1[1].mem_reg[1]_118 [0]),
        .I1(\genblk1[0].mem_reg[0]_119 [0]),
        .I2(\genblk1[3].mem_reg[3]_116 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [0]),
        .O(data_out_fifo[261]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_31 
       (.I0(\AEROUT_ADDR[7]_i_64_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_17_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_17_1 ),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[7]_i_17_2 ),
        .O(\AEROUT_ADDR[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_353 
       (.I0(\genblk1[1].mem_reg[1]_118 [8]),
        .I1(\genblk1[0].mem_reg[0]_119 [8]),
        .I2(\genblk1[3].mem_reg[3]_116 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_387 
       (.I0(data_out_fifo[265]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_285_0 [4]),
        .O(\AEROUT_ADDR[7]_i_387_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_427 
       (.I0(data_out_fifo[267]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_285_0 [6]),
        .O(\AEROUT_ADDR[7]_i_427_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_455 
       (.I0(\genblk1[1].mem_reg[1]_118 [2]),
        .I1(\genblk1[0].mem_reg[0]_119 [2]),
        .I2(\genblk1[3].mem_reg[3]_116 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [2]),
        .O(data_out_fifo[263]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AEROUT_ADDR[7]_i_49 
       (.I0(\AEROUT_ADDR[7]_i_121_n_0 ),
        .I1(last_spk_in_burst_int1[4]),
        .I2(\AEROUT_ADDR[7]_i_22_0 ),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_22 ),
        .O(\priority_reg[7]_6 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_524 
       (.I0(data_out_fifo[266]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_285_0 [5]),
        .O(\AEROUT_ADDR[7]_i_524_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_615 
       (.I0(data_out_fifo[268]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_285_0 [7]),
        .O(\AEROUT_ADDR[7]_i_615_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_64 
       (.I0(\AEROUT_ADDR[7]_i_140_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_23 ),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR[7]_i_31_0 ),
        .I4(last_spk_in_burst_int1[5]),
        .I5(\AEROUT_ADDR[7]_i_31_1 ),
        .O(\AEROUT_ADDR[7]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_651 
       (.I0(data_out_fifo[264]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(\AEROUT_ADDR_reg[7]_i_285_0 [3]),
        .I3(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_651_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \AEROUT_ADDR[7]_i_7 
       (.I0(\AEROUT_ADDR_reg[7] ),
        .I1(\priority_reg[1] ),
        .I2(Q[0]),
        .I3(\AEROUT_ADDR_reg[7]_0 ),
        .I4(\AEROUT_ADDR_reg[7]_1 ),
        .I5(\AEROUT_ADDR_reg[7]_2 ),
        .O(SCHED_DATA_OUT));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_727 
       (.I0(\genblk1[1].mem_reg[1]_118 [4]),
        .I1(\genblk1[0].mem_reg[0]_119 [4]),
        .I2(\genblk1[3].mem_reg[3]_116 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [4]),
        .O(data_out_fifo[265]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_767 
       (.I0(\genblk1[1].mem_reg[1]_118 [6]),
        .I1(\genblk1[0].mem_reg[0]_119 [6]),
        .I2(\genblk1[3].mem_reg[3]_116 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [6]),
        .O(data_out_fifo[267]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_815 
       (.I0(\genblk1[1].mem_reg[1]_118 [5]),
        .I1(\genblk1[0].mem_reg[0]_119 [5]),
        .I2(\genblk1[3].mem_reg[3]_116 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [5]),
        .O(data_out_fifo[266]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_879 
       (.I0(\genblk1[1].mem_reg[1]_118 [7]),
        .I1(\genblk1[0].mem_reg[0]_119 [7]),
        .I2(\genblk1[3].mem_reg[3]_116 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [7]),
        .O(data_out_fifo[268]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_935 
       (.I0(\genblk1[1].mem_reg[1]_118 [3]),
        .I1(\genblk1[0].mem_reg[0]_119 [3]),
        .I2(\genblk1[3].mem_reg[3]_116 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_117 [3]),
        .O(data_out_fifo[264]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_112 
       (.I0(\AEROUT_ADDR_reg[7]_i_244_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_46 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_131 
       (.I0(\AEROUT_ADDR_reg[7]_i_285_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_51 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_139 
       (.I0(\AEROUT_ADDR_reg[7]_i_303_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_53 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_174 
       (.I0(\AEROUT_ADDR[7]_i_387_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_79_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_174_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_197 
       (.I0(\AEROUT_ADDR[7]_i_427_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_90_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_197_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_244 
       (.I0(\AEROUT_ADDR[7]_i_524_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_112_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_244_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_285 
       (.I0(\AEROUT_ADDR[7]_i_615_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_131_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_285_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_303 
       (.I0(\AEROUT_ADDR[7]_i_651_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_139_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_303_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_79 
       (.I0(\AEROUT_ADDR_reg[7]_i_174_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_34 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_90 
       (.I0(\AEROUT_ADDR_reg[7]_i_197_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_37 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_124
       (.I0(SRAM_reg_0_i_155_n_0),
        .I1(\AEROUT_ADDR[6]_i_24 ),
        .I2(last_spk_in_burst_int1[4]),
        .I3(SRAM_reg_0_i_89_0),
        .I4(last_spk_in_burst_int1[5]),
        .I5(SRAM_reg_0_i_89_1),
        .O(SRAM_reg_0_i_124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    SRAM_reg_0_i_155
       (.I0(last_spk_in_burst_int1[6]),
        .I1(data_out_fifo[262]),
        .I2(last_spk_in_burst_int1[7]),
        .O(SRAM_reg_0_i_155_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    SRAM_reg_0_i_160
       (.I0(data_out_fifo[263]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_285_0 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    SRAM_reg_0_i_161
       (.I0(data_out_fifo[262]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_285_0 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_89
       (.I0(SRAM_reg_0_i_124_n_0),
        .I1(\AEROUT_ADDR[7]_i_22 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(SRAM_reg_0_i_67),
        .I4(last_spk_in_burst_int1[3]),
        .I5(SRAM_reg_0_i_67_0),
        .O(\priority_reg[5]_1 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    SRAM_reg_1_i_335
       (.I0(SCHED_DATA_OUT),
        .I1(SRAM_reg_1_i_282[1]),
        .I2(SRAM_reg_1_i_282_0),
        .I3(SRAM_reg_1_i_282[0]),
        .O(\neur_cnt_reg[7] ));
  LUT5 #(
    .INIT(32'h474700FF)) 
    SRAM_reg_1_i_396
       (.I0(SRAM_reg_1_i_397_n_0),
        .I1(last_spk_in_burst_int1[3]),
        .I2(SRAM_reg_1_i_384),
        .I3(SRAM_reg_1_i_384_0),
        .I4(last_spk_in_burst_int1[2]),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    SRAM_reg_1_i_397
       (.I0(last_spk_in_burst_int1[6]),
        .I1(\priority_reg[7]_7 ),
        .I2(last_spk_in_burst_int1[5]),
        .I3(SRAM_reg_1_i_396_0),
        .I4(last_spk_in_burst_int1[4]),
        .I5(SRAM_reg_1_i_396_1),
        .O(SRAM_reg_1_i_397_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_11__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_11__0_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__28
       (.I0(empty0),
        .I1(push_req_n0115_out),
        .I2(pop_req_n0113_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__27
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    empty_i_32__0
       (.I0(empty_burst_fifo),
        .I1(Q[3]),
        .I2(empty_reg_i_16[1]),
        .I3(Q[4]),
        .I4(empty_reg_i_16[0]),
        .O(empty_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010203)) 
    empty_i_3__55
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\priority_reg[1]_rep__0 ),
        .I4(empty_i_6__10_n_0),
        .I5(empty_i_7__37_n_0),
        .O(push_req_n0115_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__11
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0113_out));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_5__33
       (.I0(empty_i_3__54),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .I2(empty_i_3__54_0),
        .O(\priority_reg[1]_rep__0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_6__10
       (.I0(\fill_cnt[4]_i_3__10_0 ),
        .I1(\fill_cnt[4]_i_3__10_1 ),
        .I2(\priority_reg[4] ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\fill_cnt[4]_i_3__10_2 ),
        .O(empty_i_6__10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    empty_i_7__37
       (.I0(empty_i_9__42_n_0),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\fill_cnt[4]_i_3__10_3 ),
        .I3(empty_i_7__37_0),
        .I4(\fill_cnt[4]_i_3__10_4 ),
        .I5(empty_i_11__0_n_0),
        .O(empty_i_7__37_n_0));
  LUT5 #(
    .INIT(32'hDCFFDC00)) 
    empty_i_8__39
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(empty_i_5__13),
        .I3(Q[2]),
        .I4(empty_i_5__13_0),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'hA2A202A2020202A2)) 
    empty_i_9__42
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(empty_i_7__37_1),
        .I2(empty_i_7__37_0),
        .I3(empty_i_7__37_2),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(empty_i_7__37_3),
        .O(empty_i_9__42_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__28_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__28 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__11 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0113_out),
        .I3(push_req_n0115_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__28 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0113_out),
        .I3(push_req_n0115_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__28_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__28 
       (.I0(push_req_n0115_out),
        .I1(\fill_cnt[3]_i_2__28_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__28 
       (.I0(pop_req_n0113_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__28_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__28 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0115_out),
        .I2(pop_req_n0113_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__28_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__28 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__10_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__28_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \fill_cnt[4]_i_3__10 
       (.I0(\fill_cnt[3]_i_2__28_n_0 ),
        .I1(empty_i_7__37_n_0),
        .I2(empty_i_6__10_n_0),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[1]_rep__0 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__10_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__28_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__11_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__28_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__28_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__28_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__55 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0115_out),
        .O(\genblk1[0].mem[0][8]_i_1__55_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_119 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_119 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_119 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_119 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_119 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_119 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_119 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_119 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__55_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_119 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__54 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0115_out),
        .O(\genblk1[1].mem[1][8]_i_1__54_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_118 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_118 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_118 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_118 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_118 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_118 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_118 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_118 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__54_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_118 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__54 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0115_out),
        .O(\genblk1[2].mem[2][8]_i_1__54_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_117 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_117 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_117 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_117 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_117 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_117 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_117 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_117 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__54_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_117 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__54 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0115_out),
        .O(\genblk1[3].mem[3][8]_i_1__54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \genblk1[3].mem[3][8]_i_2__27 
       (.I0(\priority_reg[2]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\priority_reg[1]_rep__0_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\genblk1[3].mem[3][8]_i_4__52_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_5__26_n_0 ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_3__34 
       (.I0(\genblk1[0].mem_reg[0][8]_15 ),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .I2(\priority_reg[2]_rep__1 ),
        .O(\priority_reg[1]_rep__0_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_3__9 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_11 ),
        .O(\priority_reg[2]_rep ));
  LUT6 #(
    .INIT(64'h0004303400000000)) 
    \genblk1[3].mem[3][8]_i_4__52 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(Q[2]),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\genblk1[3].mem[3][8]_i_4__52_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \genblk1[3].mem[3][8]_i_5__26 
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_12 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_13 ),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .I5(\genblk1[0].mem_reg[0][8]_14 ),
        .O(\genblk1[3].mem[3][8]_i_5__26_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \genblk1[3].mem[3][8]_i_8__21 
       (.I0(\genblk1[3].mem[3][8]_i_6__8 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[3].mem[3][8]_i_6__8_0 ),
        .O(\priority_reg[2]_rep__1 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_116 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_116 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_116 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_116 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_116 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_116 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_116 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_116 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__54_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_116 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__28 
       (.I0(pop_req_n0113_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__28 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0113_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__28_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__28_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__28_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__28 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__28 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__28 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__28 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__28 
       (.I0(push_req_n0115_out),
        .O(\write_ptr[4]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__28 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__28_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__28_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_21
   (empty_burst_fifo,
    \priority_reg[2]_rep__0 ,
    \priority_reg[4] ,
    \priority_reg[0] ,
    \priority_reg[2]_rep ,
    \priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[1]_rep__0 ,
    data_out_fifo,
    \write_ptr_reg[0]_0 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[3].mem[3][8]_i_3__15_0 ,
    empty_i_3__15,
    \genblk1[3].mem[3][8]_i_3__15_1 ,
    empty_i_3__15_0,
    empty_i_3__15_1,
    \genblk1[3].mem[3][8]_i_8__3_0 ,
    Q,
    \fill_cnt[4]_i_3__41_0 ,
    \fill_cnt[4]_i_3__41_1 ,
    \read_ptr_reg[0]_0 ,
    \read_ptr_reg[0]_1 ,
    \read_ptr_reg[0]_2 ,
    \read_ptr_reg[0]_3 ,
    empty_i_3__15_2,
    empty_i_3__15_3,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[3].mem[3][8]_i_3__15_2 ,
    \genblk1[3].mem[3][8]_i_3__15_3 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \fill_cnt[4]_i_3__41_2 ,
    empty_i_5__7,
    empty_i_5__7_0,
    \fill_cnt[4]_i_3__41_3 ,
    \fill_cnt[4]_i_3__41_4 ,
    empty_i_5__24,
    empty_i_5__24_0,
    empty_i_5__24_1,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    empty_i_8__24_0,
    empty_i_11__18,
    empty_i_11__18_0,
    empty_i_11__18_1,
    \genblk1[0].mem_reg[0][8]_9 ,
    empty_i_7__4,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[4] ;
  output \priority_reg[0] ;
  output \priority_reg[2]_rep ;
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[1]_rep__0 ;
  output [8:0]data_out_fifo;
  input \write_ptr_reg[0]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[3].mem[3][8]_i_3__15_0 ;
  input empty_i_3__15;
  input \genblk1[3].mem[3][8]_i_3__15_1 ;
  input empty_i_3__15_0;
  input empty_i_3__15_1;
  input \genblk1[3].mem[3][8]_i_8__3_0 ;
  input [5:0]Q;
  input \fill_cnt[4]_i_3__41_0 ;
  input \fill_cnt[4]_i_3__41_1 ;
  input \read_ptr_reg[0]_0 ;
  input \read_ptr_reg[0]_1 ;
  input \read_ptr_reg[0]_2 ;
  input \read_ptr_reg[0]_3 ;
  input empty_i_3__15_2;
  input empty_i_3__15_3;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[3].mem[3][8]_i_3__15_2 ;
  input \genblk1[3].mem[3][8]_i_3__15_3 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \fill_cnt[4]_i_3__41_2 ;
  input empty_i_5__7;
  input empty_i_5__7_0;
  input \fill_cnt[4]_i_3__41_3 ;
  input \fill_cnt[4]_i_3__41_4 ;
  input empty_i_5__24;
  input empty_i_5__24_0;
  input empty_i_5__24_1;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input empty_i_8__24_0;
  input empty_i_11__18;
  input empty_i_11__18_0;
  input empty_i_11__18_1;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input empty_i_7__4;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_11__18;
  wire empty_i_11__18_0;
  wire empty_i_11__18_1;
  wire empty_i_16__2_n_0;
  wire empty_i_1__1_n_0;
  wire empty_i_29_n_0;
  wire empty_i_3__15;
  wire empty_i_3__15_0;
  wire empty_i_3__15_1;
  wire empty_i_3__15_2;
  wire empty_i_3__15_3;
  wire empty_i_5__24;
  wire empty_i_5__24_0;
  wire empty_i_5__24_1;
  wire empty_i_5__7;
  wire empty_i_5__7_0;
  wire empty_i_7__12_n_0;
  wire empty_i_7__4;
  wire empty_i_8__24_0;
  wire empty_i_8__24_n_0;
  wire \fill_cnt[0]_i_1__1_n_0 ;
  wire \fill_cnt[1]_i_1__42_n_0 ;
  wire \fill_cnt[2]_i_1__1_n_0 ;
  wire \fill_cnt[3]_i_1__1_n_0 ;
  wire \fill_cnt[3]_i_2__1_n_0 ;
  wire \fill_cnt[4]_i_1__1_n_0 ;
  wire \fill_cnt[4]_i_2__1_n_0 ;
  wire \fill_cnt[4]_i_3__41_0 ;
  wire \fill_cnt[4]_i_3__41_1 ;
  wire \fill_cnt[4]_i_3__41_2 ;
  wire \fill_cnt[4]_i_3__41_3 ;
  wire \fill_cnt[4]_i_3__41_4 ;
  wire \fill_cnt[4]_i_3__41_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__16_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_11 ;
  wire \genblk1[1].mem[1][8]_i_1__15_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_10 ;
  wire \genblk1[2].mem[2][8]_i_1__15_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_9 ;
  wire \genblk1[3].mem[3][8]_i_11__8_n_0 ;
  wire \genblk1[3].mem[3][8]_i_1__15_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__15_0 ;
  wire \genblk1[3].mem[3][8]_i_3__15_1 ;
  wire \genblk1[3].mem[3][8]_i_3__15_2 ;
  wire \genblk1[3].mem[3][8]_i_3__15_3 ;
  wire \genblk1[3].mem[3][8]_i_3__33_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__3_0 ;
  wire \genblk1[3].mem[3][8]_i_8__3_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_8 ;
  wire [2:2]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n05_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire push_req_n07_out;
  wire \read_ptr[0]_i_1__1_n_0 ;
  wire \read_ptr[1]_i_1__1_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire \read_ptr_reg[0]_3 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__1_n_0 ;
  wire \write_ptr[4]_i_1__1_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_412 
       (.I0(\genblk1[1].mem_reg[1]_10 [1]),
        .I1(\genblk1[0].mem_reg[0]_11 [1]),
        .I2(\genblk1[3].mem_reg[3]_8 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_444 
       (.I0(\genblk1[1].mem_reg[1]_10 [5]),
        .I1(\genblk1[0].mem_reg[0]_11 [5]),
        .I2(\genblk1[3].mem_reg[3]_8 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_509 
       (.I0(\genblk1[1].mem_reg[1]_10 [0]),
        .I1(\genblk1[0].mem_reg[0]_11 [0]),
        .I2(\genblk1[3].mem_reg[3]_8 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_573 
       (.I0(\genblk1[1].mem_reg[1]_10 [4]),
        .I1(\genblk1[0].mem_reg[0]_11 [4]),
        .I2(\genblk1[3].mem_reg[3]_8 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_672 
       (.I0(\genblk1[1].mem_reg[1]_10 [3]),
        .I1(\genblk1[0].mem_reg[0]_11 [3]),
        .I2(\genblk1[3].mem_reg[3]_8 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_712 
       (.I0(\genblk1[1].mem_reg[1]_10 [7]),
        .I1(\genblk1[0].mem_reg[0]_11 [7]),
        .I2(\genblk1[3].mem_reg[3]_8 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_800 
       (.I0(\genblk1[1].mem_reg[1]_10 [8]),
        .I1(\genblk1[0].mem_reg[0]_11 [8]),
        .I2(\genblk1[3].mem_reg[3]_8 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_848 
       (.I0(\genblk1[1].mem_reg[1]_10 [2]),
        .I1(\genblk1[0].mem_reg[0]_11 [2]),
        .I2(\genblk1[3].mem_reg[3]_8 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_920 
       (.I0(\genblk1[1].mem_reg[1]_10 [6]),
        .I1(\genblk1[0].mem_reg[0]_11 [6]),
        .I2(\genblk1[3].mem_reg[3]_8 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_9 [6]),
        .O(data_out_fifo[6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    empty_i_13__16
       (.I0(Q[2]),
        .I1(\fill_cnt[4]_i_3__41_0 ),
        .I2(empty_i_7__4),
        .I3(Q[1]),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044C044)) 
    empty_i_16__2
       (.I0(\priority_reg[1]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(Q[0]),
        .I4(empty_i_8__24_0),
        .I5(empty_i_29_n_0),
        .O(empty_i_16__2_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__1
       (.I0(empty0),
        .I1(push_req_n07_out),
        .I2(pop_req_n05_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hCFCFCFCFCFCFCFDF)) 
    empty_i_28__0
       (.I0(\fill_cnt[4]_i_3__41_1 ),
        .I1(\fill_cnt[4]_i_3__41_0 ),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(empty_i_11__18),
        .I4(empty_i_11__18_0),
        .I5(empty_i_11__18_1),
        .O(\priority_reg[1]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_29
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA800)) 
    empty_i_3__16
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\priority_reg[2]_rep ),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(\write_ptr_reg[0]_0 ),
        .I4(empty_i_7__12_n_0),
        .I5(empty_i_8__24_n_0),
        .O(push_req_n07_out));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_4__41
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .O(pop_req_n05_out));
  LUT5 #(
    .INIT(32'h400143C1)) 
    empty_i_5__8
       (.I0(empty_i_3__15_2),
        .I1(\read_ptr_reg[0]_1 ),
        .I2(\read_ptr_reg[0]_2 ),
        .I3(Q[1]),
        .I4(empty_i_3__15_3),
        .O(\priority_reg[2]_rep ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    empty_i_6__55
       (.I0(\genblk1[3].mem[3][8]_i_3__15_0 ),
        .I1(empty_i_3__15),
        .I2(\genblk1[3].mem[3][8]_i_3__15_1 ),
        .I3(empty_i_3__15_0),
        .I4(\priority_reg[4] ),
        .I5(empty_i_3__15_1),
        .O(\priority_reg[2]_rep__0 ));
  LUT4 #(
    .INIT(16'h0027)) 
    empty_i_7__12
       (.I0(\fill_cnt[4]_i_3__41_0 ),
        .I1(\fill_cnt[4]_i_3__41_2 ),
        .I2(\priority_reg[5] ),
        .I3(\fill_cnt[4]_i_3__41_1 ),
        .O(empty_i_7__12_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    empty_i_8__24
       (.I0(\fill_cnt[4]_i_3__41_3 ),
        .I1(\write_ptr_reg[0]_0 ),
        .I2(\fill_cnt[4]_i_3__41_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(empty_i_16__2_n_0),
        .O(empty_i_8__24_n_0));
  LUT6 #(
    .INIT(64'hF044FFFFF0440000)) 
    empty_i_9__22
       (.I0(empty_i_5__7),
        .I1(\priority_reg[5]_0 ),
        .I2(empty_i_5__7_0),
        .I3(\priority_reg[4] ),
        .I4(\genblk1[3].mem[3][8]_i_3__15_1 ),
        .I5(\priority_reg[5]_1 ),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'h080008003B33FF33)) 
    empty_i_9__32
       (.I0(Q[3]),
        .I1(\priority_reg[4] ),
        .I2(empty_i_5__24),
        .I3(empty_i_5__24_0),
        .I4(empty_i_5__24_1),
        .I5(\priority_reg[5]_0 ),
        .O(\priority_reg[5]_1 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__1_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__1 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__42 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n05_out),
        .I3(push_req_n07_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__42_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__1 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n05_out),
        .I3(push_req_n07_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__1 
       (.I0(push_req_n07_out),
        .I1(\fill_cnt[3]_i_2__1_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2__1 
       (.I0(\priority_reg[0] ),
        .I1(\read_ptr_reg[0]_3 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__1 
       (.I0(empty_burst_fifo),
        .I1(push_req_n07_out),
        .I2(pop_req_n05_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__1 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__41_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0202000222222222)) 
    \fill_cnt[4]_i_3__41 
       (.I0(\fill_cnt[3]_i_2__1_n_0 ),
        .I1(empty_i_8__24_n_0),
        .I2(empty_i_7__12_n_0),
        .I3(\write_ptr_reg[0]_0 ),
        .I4(\fill_cnt_reg[4]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_0 ),
        .O(\fill_cnt[4]_i_3__41_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__1_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__42_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__1_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__1_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__1_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__16 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n07_out),
        .O(\genblk1[0].mem[0][8]_i_1__16_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_11 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_11 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_11 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_11 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_11 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_11 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_11 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_11 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__16_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_11 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__15 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n07_out),
        .O(\genblk1[1].mem[1][8]_i_1__15_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_10 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_10 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_10 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_10 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_10 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_10 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_10 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_10 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__15_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_10 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__15 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n07_out),
        .O(\genblk1[2].mem[2][8]_i_1__15_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_9 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_9 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_9 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_9 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_9 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_9 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_9 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_9 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__15_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_9 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF04040404FF)) 
    \genblk1[3].mem[3][8]_i_11__8 
       (.I0(\genblk1[3].mem[3][8]_i_8__3_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\fill_cnt[4]_i_3__41_0 ),
        .I4(\fill_cnt[4]_i_3__41_1 ),
        .I5(Q[1]),
        .O(\genblk1[3].mem[3][8]_i_11__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__15 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n07_out),
        .O(\genblk1[3].mem[3][8]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__45 
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__33_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    \genblk1[3].mem[3][8]_i_38 
       (.I0(Q[3]),
        .I1(\fill_cnt[4]_i_3__41_0 ),
        .I2(empty_i_7__4),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0A0A0CFC0CFC0)) 
    \genblk1[3].mem[3][8]_i_3__15 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\read_ptr_reg[0]_2 ),
        .I3(\genblk1[3].mem[3][8]_i_8__3_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\read_ptr_reg[0]_1 ),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'h3050000000000000)) 
    \genblk1[3].mem[3][8]_i_3__33 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(Q[0]),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_3__33_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F1FFFFF1FFF)) 
    \genblk1[3].mem[3][8]_i_8__3 
       (.I0(\genblk1[3].mem[3][8]_i_3__15_2 ),
        .I1(\genblk1[3].mem[3][8]_i_3__15_1 ),
        .I2(\genblk1[3].mem[3][8]_i_3__15_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__15_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\genblk1[3].mem[3][8]_i_11__8_n_0 ),
        .O(\genblk1[3].mem[3][8]_i_8__3_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_8 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_8 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_8 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_8 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_8 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_8 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_8 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_8 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__15_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_8 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \read_ptr[0]_i_2__7 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_0 ),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\read_ptr_reg[0]_2 ),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__1 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n05_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__1_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__1_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__1_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__1 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__1 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__1 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__1 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__1 
       (.I0(push_req_n07_out),
        .O(\write_ptr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__1_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__1_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_22
   (\priority_reg[5] ,
    \priority_reg[3] ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[5]_2 ,
    \priority_reg[5]_3 ,
    \priority_reg[7] ,
    \priority_reg[7]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    \priority_reg[7]_6 ,
    \priority_reg[7]_7 ,
    \priority_reg[7]_8 ,
    \priority_reg[7]_9 ,
    \priority_reg[7]_10 ,
    \priority_reg[7]_11 ,
    \priority_reg[7]_12 ,
    empty_reg_0,
    empty_reg_i_11,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    empty_i_6__51_0,
    empty_i_9__43,
    empty_i_9__43_0,
    empty_i_5__30,
    empty_i_5__30_0,
    Q,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \fill_cnt[4]_i_3__52_0 ,
    \fill_cnt[4]_i_3__52_1 ,
    \fill_cnt[4]_i_3__52_2 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \fill_cnt[4]_i_3__52_3 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \fill_cnt[4]_i_3__52_4 ,
    \fill_cnt[4]_i_3__52_5 ,
    empty_i_9__43_1,
    empty_i_9__43_2,
    \fill_cnt[4]_i_4__23 ,
    \fill_cnt[4]_i_4__23_0 ,
    empty_i_10__28,
    empty_i_9__44,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_33 ,
    \AEROUT_ADDR[1]_i_24 ,
    \AEROUT_ADDR_reg[7]_i_120_0 ,
    \AEROUT_ADDR[7]_i_52 ,
    \AEROUT_ADDR[0]_i_26 ,
    SRAM_reg_0_i_89,
    \AEROUT_ADDR[7]_i_48 ,
    \AEROUT_ADDR[7]_i_31 ,
    \AEROUT_ADDR[1]_i_22 ,
    \AEROUT_ADDR[7]_i_50 ,
    \AEROUT_ADDR[0]_i_28 ,
    SRAM_reg_0_i_90,
    \AEROUT_ADDR[7]_i_36 ,
    SRAM_reg_0_i_88,
    \AEROUT_ADDR[7]_i_45 ,
    CLK,
    rst_priority,
    D);
  output \priority_reg[5] ;
  output \priority_reg[3] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[5]_2 ;
  output \priority_reg[5]_3 ;
  output \priority_reg[7] ;
  output \priority_reg[7]_0 ;
  output [1:0]\genblk1[1].mem_reg[1][1]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  output \priority_reg[7]_6 ;
  output \priority_reg[7]_7 ;
  output \priority_reg[7]_8 ;
  output \priority_reg[7]_9 ;
  output \priority_reg[7]_10 ;
  output \priority_reg[7]_11 ;
  output \priority_reg[7]_12 ;
  output empty_reg_0;
  input [1:0]empty_reg_i_11;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input empty_i_6__51_0;
  input empty_i_9__43;
  input empty_i_9__43_0;
  input empty_i_5__30;
  input empty_i_5__30_0;
  input [2:0]Q;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \fill_cnt[4]_i_3__52_0 ;
  input \fill_cnt[4]_i_3__52_1 ;
  input \fill_cnt[4]_i_3__52_2 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \fill_cnt[4]_i_3__52_3 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \fill_cnt[4]_i_3__52_4 ;
  input \fill_cnt[4]_i_3__52_5 ;
  input empty_i_9__43_1;
  input empty_i_9__43_2;
  input \fill_cnt[4]_i_4__23 ;
  input \fill_cnt[4]_i_4__23_0 ;
  input empty_i_10__28;
  input empty_i_9__44;
  input [3:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_33 ;
  input \AEROUT_ADDR[1]_i_24 ;
  input [6:0]\AEROUT_ADDR_reg[7]_i_120_0 ;
  input \AEROUT_ADDR[7]_i_52 ;
  input \AEROUT_ADDR[0]_i_26 ;
  input SRAM_reg_0_i_89;
  input \AEROUT_ADDR[7]_i_48 ;
  input \AEROUT_ADDR[7]_i_31 ;
  input \AEROUT_ADDR[1]_i_22 ;
  input \AEROUT_ADDR[7]_i_50 ;
  input \AEROUT_ADDR[0]_i_28 ;
  input SRAM_reg_0_i_90;
  input \AEROUT_ADDR[7]_i_36 ;
  input SRAM_reg_0_i_88;
  input \AEROUT_ADDR[7]_i_45 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[0]_i_26 ;
  wire \AEROUT_ADDR[0]_i_28 ;
  wire \AEROUT_ADDR[1]_i_22 ;
  wire \AEROUT_ADDR[1]_i_24 ;
  wire \AEROUT_ADDR[7]_i_189_n_0 ;
  wire \AEROUT_ADDR[7]_i_236_n_0 ;
  wire \AEROUT_ADDR[7]_i_260_n_0 ;
  wire \AEROUT_ADDR[7]_i_31 ;
  wire \AEROUT_ADDR[7]_i_320_n_0 ;
  wire \AEROUT_ADDR[7]_i_33 ;
  wire \AEROUT_ADDR[7]_i_36 ;
  wire \AEROUT_ADDR[7]_i_371_n_0 ;
  wire \AEROUT_ADDR[7]_i_45 ;
  wire \AEROUT_ADDR[7]_i_48 ;
  wire \AEROUT_ADDR[7]_i_50 ;
  wire \AEROUT_ADDR[7]_i_52 ;
  wire \AEROUT_ADDR[7]_i_599_n_0 ;
  wire \AEROUT_ADDR[7]_i_623_n_0 ;
  wire [6:0]\AEROUT_ADDR_reg[7]_i_120_0 ;
  wire CLK;
  wire [7:0]D;
  wire [2:0]Q;
  wire SRAM_reg_0_i_88;
  wire SRAM_reg_0_i_89;
  wire SRAM_reg_0_i_90;
  wire [278:272]data_out_fifo;
  wire empty0;
  wire [30:30]empty_burst_fifo;
  wire empty_i_10__28;
  wire empty_i_10__30_n_0;
  wire empty_i_1__29_n_0;
  wire empty_i_5__20_n_0;
  wire empty_i_5__30;
  wire empty_i_5__30_0;
  wire empty_i_6__51_0;
  wire empty_i_6__51_n_0;
  wire empty_i_7__38_n_0;
  wire empty_i_9__43;
  wire empty_i_9__43_0;
  wire empty_i_9__43_1;
  wire empty_i_9__43_2;
  wire empty_i_9__44;
  wire empty_i_9__5_n_0;
  wire empty_reg_0;
  wire [1:0]empty_reg_i_11;
  wire \fill_cnt[0]_i_1__29_n_0 ;
  wire \fill_cnt[1]_i_1__53_n_0 ;
  wire \fill_cnt[2]_i_1__29_n_0 ;
  wire \fill_cnt[3]_i_1__29_n_0 ;
  wire \fill_cnt[3]_i_2__29_n_0 ;
  wire \fill_cnt[4]_i_1__29_n_0 ;
  wire \fill_cnt[4]_i_2__29_n_0 ;
  wire \fill_cnt[4]_i_3__52_0 ;
  wire \fill_cnt[4]_i_3__52_1 ;
  wire \fill_cnt[4]_i_3__52_2 ;
  wire \fill_cnt[4]_i_3__52_3 ;
  wire \fill_cnt[4]_i_3__52_4 ;
  wire \fill_cnt[4]_i_3__52_5 ;
  wire \fill_cnt[4]_i_3__52_n_0 ;
  wire \fill_cnt[4]_i_4__23 ;
  wire \fill_cnt[4]_i_4__23_0 ;
  wire \fill_cnt[4]_i_4__30_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__54_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_123 ;
  wire \genblk1[1].mem[1][8]_i_1__53_n_0 ;
  wire [1:0]\genblk1[1].mem_reg[1][1]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_122 ;
  wire \genblk1[2].mem[2][8]_i_1__53_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_121 ;
  wire \genblk1[3].mem[3][8]_i_1__53_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__53_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__27_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_120 ;
  wire [30:30]last_spk_in_burst_fifo;
  wire [3:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0117_out;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_10 ;
  wire \priority_reg[7]_11 ;
  wire \priority_reg[7]_12 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire \priority_reg[7]_6 ;
  wire \priority_reg[7]_7 ;
  wire \priority_reg[7]_8 ;
  wire \priority_reg[7]_9 ;
  wire push_req_n0119_out;
  wire \read_ptr[0]_i_1__29_n_0 ;
  wire \read_ptr[1]_i_1__29_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__29_n_0 ;
  wire \write_ptr[4]_i_1__29_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_189 
       (.I0(data_out_fifo[275]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_120_0 [3]),
        .O(\AEROUT_ADDR[7]_i_189_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_236 
       (.I0(data_out_fifo[274]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_120_0 [2]),
        .O(\AEROUT_ADDR[7]_i_236_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_260 
       (.I0(data_out_fifo[278]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_120_0 [6]),
        .O(\AEROUT_ADDR[7]_i_260_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_320 
       (.I0(data_out_fifo[277]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_120_0 [5]),
        .O(\AEROUT_ADDR[7]_i_320_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_371 
       (.I0(data_out_fifo[273]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_120_0 [1]),
        .O(\AEROUT_ADDR[7]_i_371_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_411 
       (.I0(\genblk1[1].mem_reg[1]_122 [5]),
        .I1(\genblk1[0].mem_reg[0]_123 [5]),
        .I2(\genblk1[3].mem_reg[3]_120 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [5]),
        .O(data_out_fifo[275]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_487 
       (.I0(\genblk1[1].mem_reg[1]_122 [1]),
        .I1(\genblk1[0].mem_reg[0]_123 [1]),
        .I2(\genblk1[3].mem_reg[3]_120 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_508 
       (.I0(\genblk1[1].mem_reg[1]_122 [4]),
        .I1(\genblk1[0].mem_reg[0]_123 [4]),
        .I2(\genblk1[3].mem_reg[3]_120 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [4]),
        .O(data_out_fifo[274]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_557 
       (.I0(\genblk1[1].mem_reg[1]_122 [0]),
        .I1(\genblk1[0].mem_reg[0]_123 [0]),
        .I2(\genblk1[3].mem_reg[3]_120 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [0]),
        .O(\genblk1[1].mem_reg[1][1]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_572 
       (.I0(\genblk1[1].mem_reg[1]_122 [8]),
        .I1(\genblk1[0].mem_reg[0]_123 [8]),
        .I2(\genblk1[3].mem_reg[3]_120 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [8]),
        .O(data_out_fifo[278]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_599 
       (.I0(data_out_fifo[276]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_120_0 [4]),
        .O(\AEROUT_ADDR[7]_i_599_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_623 
       (.I0(data_out_fifo[272]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR_reg[7]_i_120_0 [0]),
        .I3(last_spk_in_burst_int1[3]),
        .O(\AEROUT_ADDR[7]_i_623_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_671 
       (.I0(\genblk1[1].mem_reg[1]_122 [7]),
        .I1(\genblk1[0].mem_reg[0]_123 [7]),
        .I2(\genblk1[3].mem_reg[3]_120 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [7]),
        .O(data_out_fifo[277]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_695 
       (.I0(\genblk1[1].mem_reg[1]_122 [3]),
        .I1(\genblk1[0].mem_reg[0]_123 [3]),
        .I2(\genblk1[3].mem_reg[3]_120 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [3]),
        .O(data_out_fifo[273]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_847 
       (.I0(\genblk1[1].mem_reg[1]_122 [6]),
        .I1(\genblk1[0].mem_reg[0]_123 [6]),
        .I2(\genblk1[3].mem_reg[3]_120 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [6]),
        .O(data_out_fifo[276]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_895 
       (.I0(\genblk1[1].mem_reg[1]_122 [2]),
        .I1(\genblk1[0].mem_reg[0]_123 [2]),
        .I2(\genblk1[3].mem_reg[3]_120 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_121 [2]),
        .O(data_out_fifo[272]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_108 
       (.I0(\AEROUT_ADDR[7]_i_236_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_45 ),
        .O(\priority_reg[7]_12 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_120 
       (.I0(\AEROUT_ADDR[7]_i_260_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_48 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_127 
       (.I0(\priority_reg[7]_8 ),
        .I1(\AEROUT_ADDR[7]_i_50 ),
        .O(\priority_reg[7]_7 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_133 
       (.I0(\priority_reg[7]_2 ),
        .I1(\AEROUT_ADDR[7]_i_52 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_148 
       (.I0(\AEROUT_ADDR[7]_i_320_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_22 ),
        .O(\priority_reg[7]_6 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_166 
       (.I0(\AEROUT_ADDR[7]_i_371_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_24 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_277 
       (.I0(\AEROUT_ADDR[7]_i_599_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_28 ),
        .O(\priority_reg[7]_8 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_289 
       (.I0(\AEROUT_ADDR[7]_i_623_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_26 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_67 
       (.I0(\priority_reg[7]_6 ),
        .I1(\AEROUT_ADDR[7]_i_31 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_75 
       (.I0(\priority_reg[7]_0 ),
        .I1(\AEROUT_ADDR[7]_i_33 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_86 
       (.I0(\AEROUT_ADDR[7]_i_189_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_36 ),
        .O(\priority_reg[7]_10 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 SRAM_reg_0_i_123
       (.I0(\priority_reg[7]_12 ),
        .I1(SRAM_reg_0_i_88),
        .O(\priority_reg[7]_11 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF8 SRAM_reg_0_i_126
       (.I0(\priority_reg[7]_4 ),
        .I1(SRAM_reg_0_i_89),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF8 SRAM_reg_0_i_129
       (.I0(\priority_reg[7]_10 ),
        .I1(SRAM_reg_0_i_90),
        .O(\priority_reg[7]_9 ),
        .S(last_spk_in_burst_int1[0]));
  LUT5 #(
    .INIT(32'hBB8B888B)) 
    empty_i_10__30
       (.I0(\priority_reg[2]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__51_0),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\priority_reg[5]_2 ),
        .O(empty_i_10__30_n_0));
  LUT6 #(
    .INIT(64'h000100005555FFFF)) 
    empty_i_11__26
       (.I0(\priority_reg[5]_3 ),
        .I1(empty_i_9__43_1),
        .I2(empty_i_9__43),
        .I3(empty_i_9__43_0),
        .I4(empty_i_9__43_2),
        .I5(\priority_reg[3] ),
        .O(\priority_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hA0A03030A0AF3F3F)) 
    empty_i_11__27
       (.I0(\priority_reg[5] ),
        .I1(empty_i_6__51_0),
        .I2(\fill_cnt[4]_i_4__23 ),
        .I3(Q[2]),
        .I4(empty_i_9__43_2),
        .I5(\fill_cnt[4]_i_4__23_0 ),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00035555FFFF5555)) 
    empty_i_11__34
       (.I0(empty_i_6__51_0),
        .I1(empty_i_9__43),
        .I2(empty_i_9__43_0),
        .I3(empty_i_5__30),
        .I4(empty_i_5__30_0),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'h000100005555FFFF)) 
    empty_i_12__15
       (.I0(\priority_reg[5]_3 ),
        .I1(empty_i_9__43),
        .I2(empty_i_9__43_0),
        .I3(empty_i_10__28),
        .I4(empty_i_9__43_2),
        .I5(\priority_reg[3] ),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFCFF01FF00FF43FF)) 
    empty_i_14__8
       (.I0(empty_i_9__44),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\priority_reg[2]_rep__0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__29
       (.I0(empty0),
        .I1(push_req_n0119_out),
        .I2(pop_req_n0117_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__29_n_0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    empty_i_22__2
       (.I0(empty_burst_fifo),
        .I1(Q[1]),
        .I2(empty_reg_i_11[1]),
        .I3(Q[2]),
        .I4(empty_reg_i_11[0]),
        .O(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__28
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    empty_i_3__54
       (.I0(empty_i_5__20_n_0),
        .I1(\fill_cnt_reg[4]_1 ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_6__51_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(empty_i_7__38_n_0),
        .O(push_req_n0119_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__52
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0117_out));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    empty_i_5__20
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\fill_cnt[4]_i_3__52_0 ),
        .I2(\fill_cnt[4]_i_3__52_1 ),
        .I3(\fill_cnt[4]_i_3__52_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .I5(\fill_cnt[4]_i_3__52_3 ),
        .O(empty_i_5__20_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_6__51
       (.I0(empty_i_9__5_n_0),
        .I1(empty_i_10__30_n_0),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .O(empty_i_6__51_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_7__38
       (.I0(\fill_cnt[4]_i_3__52_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\priority_reg[5]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_12 ),
        .I4(\priority_reg[5]_0 ),
        .O(empty_i_7__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__5
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__5_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__29_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__29 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__53 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0117_out),
        .I3(push_req_n0119_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__53_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__29 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0117_out),
        .I3(push_req_n0119_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__29_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__29 
       (.I0(push_req_n0119_out),
        .I1(\fill_cnt[3]_i_2__29_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__29 
       (.I0(pop_req_n0117_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__29_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__29 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0119_out),
        .I2(pop_req_n0117_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__29_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__29 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__52_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000202)) 
    \fill_cnt[4]_i_3__52 
       (.I0(\fill_cnt[3]_i_2__29_n_0 ),
        .I1(\fill_cnt[4]_i_4__30_n_0 ),
        .I2(empty_i_6__51_n_0),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(empty_i_5__20_n_0),
        .O(\fill_cnt[4]_i_3__52_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \fill_cnt[4]_i_4__30 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\priority_reg[5]_0 ),
        .I2(\fill_cnt[4]_i_3__52_4 ),
        .I3(\priority_reg[5]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .I5(\fill_cnt[4]_i_3__52_5 ),
        .O(\fill_cnt[4]_i_4__30_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__29_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__53_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__29_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__29_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__29_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__54 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0119_out),
        .O(\genblk1[0].mem[0][8]_i_1__54_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_123 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_123 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_123 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_123 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_123 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_123 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_123 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_123 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__54_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_123 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__53 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0119_out),
        .O(\genblk1[1].mem[1][8]_i_1__53_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_122 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_122 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_122 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_122 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_122 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_122 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_122 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_122 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__53_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_122 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__53 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0119_out),
        .O(\genblk1[2].mem[2][8]_i_1__53_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_121 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_121 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_121 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_121 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_121 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_121 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_121 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_121 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__53_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_121 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__53 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0119_out),
        .O(\genblk1[3].mem[3][8]_i_1__53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h4440222A)) 
    \genblk1[3].mem[3][8]_i_28 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(Q[1]),
        .O(\priority_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \genblk1[3].mem[3][8]_i_2__24 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[3].mem[3][8]_i_4__53_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_5__27_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h00400C4C00000000)) 
    \genblk1[3].mem[3][8]_i_4__53 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(Q[0]),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\genblk1[3].mem[3][8]_i_4__53_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \genblk1[3].mem[3][8]_i_5__27 
       (.I0(\fill_cnt_reg[4]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_11 ),
        .I4(\genblk1[0].mem_reg[0][8]_12 ),
        .I5(\genblk1[0].mem_reg[0][8]_13 ),
        .O(\genblk1[3].mem[3][8]_i_5__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h57A80000)) 
    \genblk1[3].mem[3][8]_i_6__45 
       (.I0(Q[0]),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\priority_reg[3] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_120 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_120 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_120 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_120 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_120 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_120 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_120 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_120 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__53_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_120 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__29 
       (.I0(pop_req_n0117_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__29 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0117_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__29_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__29_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__29_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__29 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__29 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__29 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__29 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__29 
       (.I0(push_req_n0119_out),
        .O(\write_ptr[4]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__29 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__29_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__29_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_23
   (\priority_reg[1]_rep ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[3] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[5] ,
    \priority_reg[3]_0 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    empty_reg_0,
    empty_reg_i_14,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    Q,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \fill_cnt[4]_i_3__17_0 ,
    \fill_cnt[4]_i_3__17_1 ,
    \fill_cnt[4]_i_3__17_2 ,
    \fill_cnt[4]_i_3__17_3 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \fill_cnt[4]_i_4__9 ,
    \fill_cnt[4]_i_4__9_0 ,
    empty_i_9__25,
    empty_i_9__25_0,
    empty_i_9__25_1,
    empty_i_5__33,
    empty_i_5__33_0,
    \genblk1[0].mem_reg[0][8]_14 ,
    \genblk1[0].mem_reg[0][8]_15 ,
    \genblk1[0].mem_reg[0][8]_16 ,
    \genblk1[0].mem_reg[0][8]_17 ,
    \genblk1[3].mem[3][8]_i_3__34 ,
    \genblk1[3].mem[3][8]_i_3__34_0 ,
    \genblk1[3].mem[3][8]_i_3__34_1 ,
    \fill_cnt[4]_i_3__17_4 ,
    \fill_cnt[4]_i_3__17_5 ,
    \genblk1[3].mem[3][8]_i_4__51 ,
    empty_i_7__40_0,
    empty_i_7__40_1,
    empty_i_7__40_2,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_46 ,
    \AEROUT_ADDR_reg[7]_i_110_0 ,
    \AEROUT_ADDR_reg[7]_i_281_0 ,
    \AEROUT_ADDR[7]_i_34 ,
    \AEROUT_ADDR_reg[7]_i_77_0 ,
    \AEROUT_ADDR[7]_i_53 ,
    \AEROUT_ADDR_reg[7]_i_137_0 ,
    SRAM_reg_0_i_91,
    \AEROUT_ADDR[7]_i_41 ,
    \AEROUT_ADDR[7]_i_51 ,
    \AEROUT_ADDR_reg[7]_i_129_0 ,
    \AEROUT_ADDR[7]_i_37 ,
    \AEROUT_ADDR_reg[7]_i_88_0 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output \priority_reg[1]_rep ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[3] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[5] ;
  output \priority_reg[3]_0 ;
  output \priority_reg[7] ;
  output [2:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  output empty_reg_0;
  input [1:0]empty_reg_i_14;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input [5:0]Q;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \fill_cnt[4]_i_3__17_0 ;
  input \fill_cnt[4]_i_3__17_1 ;
  input \fill_cnt[4]_i_3__17_2 ;
  input \fill_cnt[4]_i_3__17_3 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \fill_cnt[4]_i_4__9 ;
  input \fill_cnt[4]_i_4__9_0 ;
  input empty_i_9__25;
  input empty_i_9__25_0;
  input empty_i_9__25_1;
  input empty_i_5__33;
  input empty_i_5__33_0;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input \genblk1[0].mem_reg[0][8]_15 ;
  input \genblk1[0].mem_reg[0][8]_16 ;
  input \genblk1[0].mem_reg[0][8]_17 ;
  input \genblk1[3].mem[3][8]_i_3__34 ;
  input \genblk1[3].mem[3][8]_i_3__34_0 ;
  input \genblk1[3].mem[3][8]_i_3__34_1 ;
  input \fill_cnt[4]_i_3__17_4 ;
  input \fill_cnt[4]_i_3__17_5 ;
  input \genblk1[3].mem[3][8]_i_4__51 ;
  input empty_i_7__40_0;
  input empty_i_7__40_1;
  input empty_i_7__40_2;
  input [3:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_46 ;
  input \AEROUT_ADDR_reg[7]_i_110_0 ;
  input [5:0]\AEROUT_ADDR_reg[7]_i_281_0 ;
  input \AEROUT_ADDR[7]_i_34 ;
  input \AEROUT_ADDR_reg[7]_i_77_0 ;
  input \AEROUT_ADDR[7]_i_53 ;
  input \AEROUT_ADDR_reg[7]_i_137_0 ;
  input SRAM_reg_0_i_91;
  input \AEROUT_ADDR[7]_i_41 ;
  input \AEROUT_ADDR[7]_i_51 ;
  input \AEROUT_ADDR_reg[7]_i_129_0 ;
  input \AEROUT_ADDR[7]_i_37 ;
  input \AEROUT_ADDR_reg[7]_i_88_0 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire \AEROUT_ADDR[7]_i_205_n_0 ;
  wire \AEROUT_ADDR[7]_i_34 ;
  wire \AEROUT_ADDR[7]_i_37 ;
  wire \AEROUT_ADDR[7]_i_379_n_0 ;
  wire \AEROUT_ADDR[7]_i_41 ;
  wire \AEROUT_ADDR[7]_i_419_n_0 ;
  wire \AEROUT_ADDR[7]_i_46 ;
  wire \AEROUT_ADDR[7]_i_51 ;
  wire \AEROUT_ADDR[7]_i_516_n_0 ;
  wire \AEROUT_ADDR[7]_i_53 ;
  wire \AEROUT_ADDR[7]_i_607_n_0 ;
  wire \AEROUT_ADDR[7]_i_643_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_110_0 ;
  wire \AEROUT_ADDR_reg[7]_i_129_0 ;
  wire \AEROUT_ADDR_reg[7]_i_137_0 ;
  wire \AEROUT_ADDR_reg[7]_i_170_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_193_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_240_n_0 ;
  wire [5:0]\AEROUT_ADDR_reg[7]_i_281_0 ;
  wire \AEROUT_ADDR_reg[7]_i_281_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_299_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_77_0 ;
  wire \AEROUT_ADDR_reg[7]_i_88_0 ;
  wire CLK;
  wire [5:0]Q;
  wire SRAM_reg_0_i_91;
  wire [284:279]data_out_fifo;
  wire empty0;
  wire [31:31]empty_burst_fifo;
  wire empty_i_11__1_n_0;
  wire empty_i_1__30_n_0;
  wire empty_i_5__33;
  wire empty_i_5__33_0;
  wire empty_i_6__9_n_0;
  wire empty_i_7__40_0;
  wire empty_i_7__40_1;
  wire empty_i_7__40_2;
  wire empty_i_7__40_n_0;
  wire empty_i_9__25;
  wire empty_i_9__25_0;
  wire empty_i_9__25_1;
  wire empty_i_9__44_n_0;
  wire empty_reg_0;
  wire [1:0]empty_reg_i_14;
  wire \fill_cnt[0]_i_1__30_n_0 ;
  wire \fill_cnt[1]_i_1__18_n_0 ;
  wire \fill_cnt[2]_i_1__30_n_0 ;
  wire \fill_cnt[3]_i_1__30_n_0 ;
  wire \fill_cnt[3]_i_2__30_n_0 ;
  wire \fill_cnt[4]_i_1__30_n_0 ;
  wire \fill_cnt[4]_i_2__30_n_0 ;
  wire \fill_cnt[4]_i_3__17_0 ;
  wire \fill_cnt[4]_i_3__17_1 ;
  wire \fill_cnt[4]_i_3__17_2 ;
  wire \fill_cnt[4]_i_3__17_3 ;
  wire \fill_cnt[4]_i_3__17_4 ;
  wire \fill_cnt[4]_i_3__17_5 ;
  wire \fill_cnt[4]_i_3__17_n_0 ;
  wire \fill_cnt[4]_i_4__9 ;
  wire \fill_cnt[4]_i_4__9_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__53_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_15 ;
  wire \genblk1[0].mem_reg[0][8]_16 ;
  wire \genblk1[0].mem_reg[0][8]_17 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_127 ;
  wire \genblk1[1].mem[1][8]_i_1__52_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_126 ;
  wire \genblk1[2].mem[2][8]_i_1__52_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_125 ;
  wire \genblk1[3].mem[3][8]_i_1__52_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__34 ;
  wire \genblk1[3].mem[3][8]_i_3__34_0 ;
  wire \genblk1[3].mem[3][8]_i_3__34_1 ;
  wire \genblk1[3].mem[3][8]_i_3__54_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__51 ;
  wire \genblk1[3].mem[3][8]_i_5__30_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_124 ;
  wire [31:31]last_spk_in_burst_fifo;
  wire [3:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0121_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire push_req_n0123_out;
  wire \read_ptr[0]_i_1__30_n_0 ;
  wire \read_ptr[1]_i_1__30_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__30_n_0 ;
  wire \write_ptr[4]_i_1__30_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_205 
       (.I0(data_out_fifo[279]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_281_0 [0]),
        .O(\AEROUT_ADDR[7]_i_205_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_335 
       (.I0(\genblk1[1].mem_reg[1]_126 [6]),
        .I1(\genblk1[0].mem_reg[0]_127 [6]),
        .I2(\genblk1[3].mem_reg[3]_124 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_379 
       (.I0(data_out_fifo[281]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_281_0 [2]),
        .O(\AEROUT_ADDR[7]_i_379_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_419 
       (.I0(data_out_fifo[283]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_281_0 [4]),
        .O(\AEROUT_ADDR[7]_i_419_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_443 
       (.I0(\genblk1[1].mem_reg[1]_126 [0]),
        .I1(\genblk1[0].mem_reg[0]_127 [0]),
        .I2(\genblk1[3].mem_reg[3]_124 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [0]),
        .O(data_out_fifo[279]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_471 
       (.I0(\genblk1[1].mem_reg[1]_126 [8]),
        .I1(\genblk1[0].mem_reg[0]_127 [8]),
        .I2(\genblk1[3].mem_reg[3]_124 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_516 
       (.I0(data_out_fifo[282]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_281_0 [3]),
        .O(\AEROUT_ADDR[7]_i_516_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_539 
       (.I0(\genblk1[1].mem_reg[1]_126 [7]),
        .I1(\genblk1[0].mem_reg[0]_127 [7]),
        .I2(\genblk1[3].mem_reg[3]_124 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_607 
       (.I0(data_out_fifo[284]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_281_0 [5]),
        .O(\AEROUT_ADDR[7]_i_607_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_643 
       (.I0(data_out_fifo[280]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR_reg[7]_i_281_0 [1]),
        .I3(last_spk_in_burst_int1[3]),
        .O(\AEROUT_ADDR[7]_i_643_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_711 
       (.I0(\genblk1[1].mem_reg[1]_126 [2]),
        .I1(\genblk1[0].mem_reg[0]_127 [2]),
        .I2(\genblk1[3].mem_reg[3]_124 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [2]),
        .O(data_out_fifo[281]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_751 
       (.I0(\genblk1[1].mem_reg[1]_126 [4]),
        .I1(\genblk1[0].mem_reg[0]_127 [4]),
        .I2(\genblk1[3].mem_reg[3]_124 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [4]),
        .O(data_out_fifo[283]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_799 
       (.I0(\genblk1[1].mem_reg[1]_126 [3]),
        .I1(\genblk1[0].mem_reg[0]_127 [3]),
        .I2(\genblk1[3].mem_reg[3]_124 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [3]),
        .O(data_out_fifo[282]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_863 
       (.I0(\genblk1[1].mem_reg[1]_126 [5]),
        .I1(\genblk1[0].mem_reg[0]_127 [5]),
        .I2(\genblk1[3].mem_reg[3]_124 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [5]),
        .O(data_out_fifo[284]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_919 
       (.I0(\genblk1[1].mem_reg[1]_126 [1]),
        .I1(\genblk1[0].mem_reg[0]_127 [1]),
        .I2(\genblk1[3].mem_reg[3]_124 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_125 [1]),
        .O(data_out_fifo[280]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_110 
       (.I0(\AEROUT_ADDR_reg[7]_i_240_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_46 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[0]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_129 
       (.I0(\AEROUT_ADDR_reg[7]_i_281_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_51 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_137 
       (.I0(\AEROUT_ADDR_reg[7]_i_299_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_53 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_170 
       (.I0(\AEROUT_ADDR[7]_i_379_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_77_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_170_n_0 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_193 
       (.I0(\AEROUT_ADDR[7]_i_419_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_88_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_193_n_0 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_240 
       (.I0(\AEROUT_ADDR[7]_i_516_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_110_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_240_n_0 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_281 
       (.I0(\AEROUT_ADDR[7]_i_607_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_129_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_281_n_0 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_299 
       (.I0(\AEROUT_ADDR[7]_i_643_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_137_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_299_n_0 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_77 
       (.I0(\AEROUT_ADDR_reg[7]_i_170_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_34 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_88 
       (.I0(\AEROUT_ADDR_reg[7]_i_193_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_37 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_94 
       (.I0(\AEROUT_ADDR[7]_i_205_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_41 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 SRAM_reg_0_i_131
       (.I0(\priority_reg[7]_3 ),
        .I1(SRAM_reg_0_i_91),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_11__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    empty_i_12__3
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(empty_i_9__25),
        .I4(empty_i_9__25_0),
        .I5(empty_i_9__25_1),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__30
       (.I0(empty0),
        .I1(push_req_n0123_out),
        .I2(pop_req_n0121_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__30_n_0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    empty_i_28__1
       (.I0(empty_burst_fifo),
        .I1(Q[2]),
        .I2(empty_reg_i_14[1]),
        .I3(Q[3]),
        .I4(empty_reg_i_14[0]),
        .O(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__29
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010203)) 
    empty_i_3__53
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[1]_rep ),
        .I4(empty_i_6__9_n_0),
        .I5(empty_i_7__40_n_0),
        .O(push_req_n0123_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__18
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0121_out));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_5__39
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\fill_cnt[4]_i_3__17_2 ),
        .I2(\priority_reg[2]_rep__1_0 ),
        .O(\priority_reg[1]_rep ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_6__9
       (.I0(\fill_cnt[4]_i_3__17_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\fill_cnt[4]_i_3__17_1 ),
        .I3(\fill_cnt[4]_i_3__17_2 ),
        .I4(\fill_cnt[4]_i_3__17_3 ),
        .O(empty_i_6__9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    empty_i_7__40
       (.I0(empty_i_9__44_n_0),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\fill_cnt[4]_i_3__17_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_14 ),
        .I4(\fill_cnt[4]_i_3__17_5 ),
        .I5(empty_i_11__1_n_0),
        .O(empty_i_7__40_n_0));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBB8888)) 
    empty_i_8__28
       (.I0(\priority_reg[5] ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(Q[3]),
        .I3(\fill_cnt[4]_i_4__9 ),
        .I4(\fill_cnt[4]_i_4__9_0 ),
        .I5(Q[1]),
        .O(\priority_reg[2]_rep__1_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_8__33
       (.I0(empty_i_5__33),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(empty_i_5__33_0),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'h00002A20AAAA2A20)) 
    empty_i_9__44
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(empty_i_7__40_0),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(empty_i_7__40_1),
        .I4(\genblk1[0].mem_reg[0][8]_14 ),
        .I5(empty_i_7__40_2),
        .O(empty_i_9__44_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__30_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__30 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__18 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0121_out),
        .I3(push_req_n0123_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__30 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0121_out),
        .I3(push_req_n0123_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__30_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__30 
       (.I0(push_req_n0123_out),
        .I1(\fill_cnt[3]_i_2__30_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__30 
       (.I0(pop_req_n0121_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__30_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__30 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0123_out),
        .I2(pop_req_n0121_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__30_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__30 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__17_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__30_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \fill_cnt[4]_i_3__17 
       (.I0(\fill_cnt[3]_i_2__30_n_0 ),
        .I1(empty_i_7__40_n_0),
        .I2(empty_i_6__9_n_0),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[1]_rep ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__17_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__30_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__18_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__30_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__30_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__30_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__53 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0123_out),
        .O(\genblk1[0].mem[0][8]_i_1__53_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_127 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_127 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_127 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_127 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_127 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_127 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_127 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_127 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__53_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_127 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__52 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0123_out),
        .O(\genblk1[1].mem[1][8]_i_1__52_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_126 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_126 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_126 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_126 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_126 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_126 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_126 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_126 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__52_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_126 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__52 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0123_out),
        .O(\genblk1[2].mem[2][8]_i_1__52_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_125 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_125 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_125 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_125 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_125 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_125 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_125 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_125 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__52_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_125 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__52 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0123_out),
        .O(\genblk1[3].mem[3][8]_i_1__52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \genblk1[3].mem[3][8]_i_2__25 
       (.I0(\priority_reg[1]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__54_n_0 ),
        .I3(\priority_reg[3] ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[3].mem[3][8]_i_5__30_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h00400C4C00000000)) 
    \genblk1[3].mem[3][8]_i_3__54 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(Q[1]),
        .I4(\priority_reg[2]_rep__0 ),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\genblk1[3].mem[3][8]_i_3__54_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_3__8 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'h3AFAFAFAFAFAFAFA)) 
    \genblk1[3].mem[3][8]_i_4__29 
       (.I0(\priority_reg[3]_0 ),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_14 ),
        .I3(\genblk1[0].mem_reg[0][8]_15 ),
        .I4(\genblk1[0].mem_reg[0][8]_16 ),
        .I5(\genblk1[0].mem_reg[0][8]_17 ),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \genblk1[3].mem[3][8]_i_5__30 
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_11 ),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_12 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .I5(\genblk1[0].mem_reg[0][8]_13 ),
        .O(\genblk1[3].mem[3][8]_i_5__30_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFFFB8E20000B8)) 
    \genblk1[3].mem[3][8]_i_6__30 
       (.I0(\genblk1[3].mem[3][8]_i_3__34 ),
        .I1(Q[1]),
        .I2(\genblk1[3].mem[3][8]_i_3__34_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[3].mem[3][8]_i_3__34_1 ),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE1FFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__25 
       (.I0(\genblk1[0].mem_reg[0][8]_15 ),
        .I1(\genblk1[0].mem_reg[0][8]_14 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_4__51 ),
        .O(\priority_reg[2]_rep__0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_124 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_124 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_124 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_124 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_124 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_124 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_124 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_124 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__52_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_124 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__30 
       (.I0(pop_req_n0121_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__30 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0121_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__30_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__30_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__30_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__30 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__30 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__30 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__30 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__30 
       (.I0(push_req_n0123_out),
        .O(\write_ptr[4]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__30 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__30_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__30_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_24
   (empty_burst_fifo,
    \priority_reg[6] ,
    \priority_reg[4] ,
    \priority_reg[4]_0 ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[3] ,
    \priority_reg[5]_2 ,
    \priority_reg[7] ,
    \priority_reg[5]_3 ,
    \priority_reg[7]_0 ,
    \priority_reg[5]_4 ,
    \priority_reg[7]_1 ,
    \priority_reg[5]_5 ,
    \priority_reg[7]_2 ,
    \priority_reg[5]_6 ,
    \priority_reg[7]_3 ,
    \priority_reg[5]_7 ,
    \priority_reg[7]_4 ,
    \priority_reg[5]_8 ,
    \priority_reg[7]_5 ,
    \priority_reg[7]_6 ,
    \priority_reg[7]_7 ,
    \genblk1[3].mem[3][8]_i_5__26 ,
    Q,
    \genblk1[3].mem[3][8]_i_5__26_0 ,
    \fill_cnt_reg[1]_0 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \fill_cnt[4]_i_3__30_0 ,
    \fill_cnt[4]_i_3__30_1 ,
    \fill_cnt[4]_i_3__30_2 ,
    \fill_cnt[4]_i_3__30_3 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_6__21 ,
    \genblk1[3].mem[3][8]_i_6__21_0 ,
    \genblk1[3].mem[3][8]_i_5__26_1 ,
    \genblk1[3].mem[3][8]_i_5__26_2 ,
    \genblk1[3].mem[3][8]_i_6__15 ,
    empty_i_7__40,
    empty_i_3__52_0,
    \genblk1[0].mem_reg[0][8]_7 ,
    \fill_cnt[4]_i_3__30_4 ,
    empty_i_7__32,
    \fill_cnt[4]_i_3__30_5 ,
    \genblk1[3].mem[3][8]_i_3__36 ,
    \genblk1[3].mem[3][8]_i_3__36_0 ,
    \genblk1[3].mem[3][8]_i_3__36_1 ,
    empty_i_7__32_0,
    empty_i_7__32_1,
    empty_i_7__32_2,
    empty_i_7__40_0,
    empty_i_7__40_1,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_20 ,
    \AEROUT_ADDR[7]_i_20_0 ,
    \AEROUT_ADDR[6]_i_23 ,
    \AEROUT_ADDR[6]_i_23_0 ,
    \AEROUT_ADDR[1]_i_20 ,
    \AEROUT_ADDR[1]_i_20_0 ,
    \AEROUT_ADDR[0]_i_16 ,
    \AEROUT_ADDR[0]_i_16_0 ,
    SRAM_reg_0_i_111,
    SRAM_reg_0_i_111_0,
    \AEROUT_ADDR[0]_i_14 ,
    \AEROUT_ADDR[0]_i_14_0 ,
    \AEROUT_ADDR[1]_i_21 ,
    \AEROUT_ADDR[1]_i_21_0 ,
    \AEROUT_ADDR[7]_i_35 ,
    \AEROUT_ADDR_reg[7]_i_82_0 ,
    \AEROUT_ADDR_reg[7]_i_301_0 ,
    \AEROUT_ADDR[7]_i_44 ,
    \AEROUT_ADDR_reg[7]_i_104_0 ,
    SRAM_reg_0_i_134,
    \AEROUT_ADDR_reg[7]_i_73_0 ,
    \AEROUT_ADDR[7]_i_52 ,
    \AEROUT_ADDR_reg[7]_i_134_0 ,
    \AEROUT_ADDR[7]_i_53 ,
    \AEROUT_ADDR_reg[7]_i_138_0 ,
    SRAM_reg_1_i_396,
    \AEROUT_ADDR_reg[7]_i_95_0 ,
    \AEROUT_ADDR[7]_i_49 ,
    \AEROUT_ADDR_reg[7]_i_123_0 ,
    \AEROUT_ADDR[7]_i_31 ,
    \AEROUT_ADDR_reg[7]_i_65_0 ,
    \AEROUT_ADDR[7]_i_50 ,
    \AEROUT_ADDR_reg[7]_i_125_0 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[6] ;
  output \priority_reg[4] ;
  output \priority_reg[4]_0 ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[3] ;
  output \priority_reg[5]_2 ;
  output \priority_reg[7] ;
  output \priority_reg[5]_3 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[5]_4 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[5]_5 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[5]_6 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[5]_7 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[5]_8 ;
  output \priority_reg[7]_5 ;
  output \priority_reg[7]_6 ;
  output \priority_reg[7]_7 ;
  input \genblk1[3].mem[3][8]_i_5__26 ;
  input [6:0]Q;
  input \genblk1[3].mem[3][8]_i_5__26_0 ;
  input \fill_cnt_reg[1]_0 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \fill_cnt[4]_i_3__30_0 ;
  input \fill_cnt[4]_i_3__30_1 ;
  input \fill_cnt[4]_i_3__30_2 ;
  input \fill_cnt[4]_i_3__30_3 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_6__21 ;
  input \genblk1[3].mem[3][8]_i_6__21_0 ;
  input \genblk1[3].mem[3][8]_i_5__26_1 ;
  input \genblk1[3].mem[3][8]_i_5__26_2 ;
  input \genblk1[3].mem[3][8]_i_6__15 ;
  input empty_i_7__40;
  input empty_i_3__52_0;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \fill_cnt[4]_i_3__30_4 ;
  input empty_i_7__32;
  input \fill_cnt[4]_i_3__30_5 ;
  input \genblk1[3].mem[3][8]_i_3__36 ;
  input \genblk1[3].mem[3][8]_i_3__36_0 ;
  input \genblk1[3].mem[3][8]_i_3__36_1 ;
  input empty_i_7__32_0;
  input empty_i_7__32_1;
  input empty_i_7__32_2;
  input empty_i_7__40_0;
  input empty_i_7__40_1;
  input [4:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_20 ;
  input \AEROUT_ADDR[7]_i_20_0 ;
  input \AEROUT_ADDR[6]_i_23 ;
  input \AEROUT_ADDR[6]_i_23_0 ;
  input \AEROUT_ADDR[1]_i_20 ;
  input \AEROUT_ADDR[1]_i_20_0 ;
  input \AEROUT_ADDR[0]_i_16 ;
  input \AEROUT_ADDR[0]_i_16_0 ;
  input SRAM_reg_0_i_111;
  input SRAM_reg_0_i_111_0;
  input \AEROUT_ADDR[0]_i_14 ;
  input \AEROUT_ADDR[0]_i_14_0 ;
  input \AEROUT_ADDR[1]_i_21 ;
  input \AEROUT_ADDR[1]_i_21_0 ;
  input \AEROUT_ADDR[7]_i_35 ;
  input \AEROUT_ADDR_reg[7]_i_82_0 ;
  input [8:0]\AEROUT_ADDR_reg[7]_i_301_0 ;
  input \AEROUT_ADDR[7]_i_44 ;
  input \AEROUT_ADDR_reg[7]_i_104_0 ;
  input SRAM_reg_0_i_134;
  input \AEROUT_ADDR_reg[7]_i_73_0 ;
  input \AEROUT_ADDR[7]_i_52 ;
  input \AEROUT_ADDR_reg[7]_i_134_0 ;
  input \AEROUT_ADDR[7]_i_53 ;
  input \AEROUT_ADDR_reg[7]_i_138_0 ;
  input SRAM_reg_1_i_396;
  input \AEROUT_ADDR_reg[7]_i_95_0 ;
  input \AEROUT_ADDR[7]_i_49 ;
  input \AEROUT_ADDR_reg[7]_i_123_0 ;
  input \AEROUT_ADDR[7]_i_31 ;
  input \AEROUT_ADDR_reg[7]_i_65_0 ;
  input \AEROUT_ADDR[7]_i_50 ;
  input \AEROUT_ADDR_reg[7]_i_125_0 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[0]_i_14 ;
  wire \AEROUT_ADDR[0]_i_14_0 ;
  wire \AEROUT_ADDR[0]_i_16 ;
  wire \AEROUT_ADDR[0]_i_16_0 ;
  wire \AEROUT_ADDR[1]_i_20 ;
  wire \AEROUT_ADDR[1]_i_20_0 ;
  wire \AEROUT_ADDR[1]_i_21 ;
  wire \AEROUT_ADDR[1]_i_21_0 ;
  wire \AEROUT_ADDR[6]_i_23 ;
  wire \AEROUT_ADDR[6]_i_23_0 ;
  wire \AEROUT_ADDR[7]_i_20 ;
  wire \AEROUT_ADDR[7]_i_20_0 ;
  wire \AEROUT_ADDR[7]_i_31 ;
  wire \AEROUT_ADDR[7]_i_312_n_0 ;
  wire \AEROUT_ADDR[7]_i_35 ;
  wire \AEROUT_ADDR[7]_i_363_n_0 ;
  wire \AEROUT_ADDR[7]_i_395_n_0 ;
  wire \AEROUT_ADDR[7]_i_44 ;
  wire \AEROUT_ADDR[7]_i_447_n_0 ;
  wire \AEROUT_ADDR[7]_i_49 ;
  wire \AEROUT_ADDR[7]_i_492_n_0 ;
  wire \AEROUT_ADDR[7]_i_50 ;
  wire \AEROUT_ADDR[7]_i_52 ;
  wire \AEROUT_ADDR[7]_i_53 ;
  wire \AEROUT_ADDR[7]_i_580_n_0 ;
  wire \AEROUT_ADDR[7]_i_591_n_0 ;
  wire \AEROUT_ADDR[7]_i_627_n_0 ;
  wire \AEROUT_ADDR[7]_i_647_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_104_0 ;
  wire \AEROUT_ADDR_reg[7]_i_123_0 ;
  wire \AEROUT_ADDR_reg[7]_i_125_0 ;
  wire \AEROUT_ADDR_reg[7]_i_134_0 ;
  wire \AEROUT_ADDR_reg[7]_i_138_0 ;
  wire \AEROUT_ADDR_reg[7]_i_144_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_162_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_181_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_207_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_228_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_267_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_273_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_291_n_0 ;
  wire [8:0]\AEROUT_ADDR_reg[7]_i_301_0 ;
  wire \AEROUT_ADDR_reg[7]_i_301_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_65_0 ;
  wire \AEROUT_ADDR_reg[7]_i_73_0 ;
  wire \AEROUT_ADDR_reg[7]_i_82_0 ;
  wire \AEROUT_ADDR_reg[7]_i_95_0 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire SRAM_reg_0_i_111;
  wire SRAM_reg_0_i_111_0;
  wire SRAM_reg_0_i_134;
  wire SRAM_reg_1_i_396;
  wire [296:288]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__31_n_0;
  wire empty_i_3__52_0;
  wire empty_i_5_n_0;
  wire empty_i_7__32;
  wire empty_i_7__32_0;
  wire empty_i_7__32_1;
  wire empty_i_7__32_2;
  wire empty_i_7__39_n_0;
  wire empty_i_7__40;
  wire empty_i_7__40_0;
  wire empty_i_7__40_1;
  wire \fill_cnt[0]_i_1__31_n_0 ;
  wire \fill_cnt[1]_i_1__31_n_0 ;
  wire \fill_cnt[2]_i_1__31_n_0 ;
  wire \fill_cnt[3]_i_1__31_n_0 ;
  wire \fill_cnt[3]_i_2__31_n_0 ;
  wire \fill_cnt[4]_i_1__31_n_0 ;
  wire \fill_cnt[4]_i_2__31_n_0 ;
  wire \fill_cnt[4]_i_3__30_0 ;
  wire \fill_cnt[4]_i_3__30_1 ;
  wire \fill_cnt[4]_i_3__30_2 ;
  wire \fill_cnt[4]_i_3__30_3 ;
  wire \fill_cnt[4]_i_3__30_4 ;
  wire \fill_cnt[4]_i_3__30_5 ;
  wire \fill_cnt[4]_i_3__30_n_0 ;
  wire \fill_cnt[4]_i_4__33_n_0 ;
  wire \fill_cnt[4]_i_5__11_n_0 ;
  wire \fill_cnt[4]_i_6__0_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__52_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire [8:0]\genblk1[0].mem_reg[0]_131 ;
  wire \genblk1[1].mem[1][8]_i_1__51_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_130 ;
  wire \genblk1[2].mem[2][8]_i_1__51_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_129 ;
  wire \genblk1[3].mem[3][8]_i_1__51_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__36 ;
  wire \genblk1[3].mem[3][8]_i_3__36_0 ;
  wire \genblk1[3].mem[3][8]_i_3__36_1 ;
  wire \genblk1[3].mem[3][8]_i_4__37_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__26 ;
  wire \genblk1[3].mem[3][8]_i_5__26_0 ;
  wire \genblk1[3].mem[3][8]_i_5__26_1 ;
  wire \genblk1[3].mem[3][8]_i_5__26_2 ;
  wire \genblk1[3].mem[3][8]_i_5__31_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__15 ;
  wire \genblk1[3].mem[3][8]_i_6__21 ;
  wire \genblk1[3].mem[3][8]_i_6__21_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_128 ;
  wire [32:32]last_spk_in_burst_fifo;
  wire [4:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0125_out;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[5]_4 ;
  wire \priority_reg[5]_5 ;
  wire \priority_reg[5]_6 ;
  wire \priority_reg[5]_7 ;
  wire \priority_reg[5]_8 ;
  wire \priority_reg[6] ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire \priority_reg[7]_6 ;
  wire \priority_reg[7]_7 ;
  wire push_req_n0127_out;
  wire \read_ptr[0]_i_1__31_n_0 ;
  wire \read_ptr[1]_i_1__31_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__31_n_0 ;
  wire \write_ptr[4]_i_1__31_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[0]_i_25 
       (.I0(\priority_reg[7]_4 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[0]_i_14 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[0]_i_14_0 ),
        .O(\priority_reg[5]_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[0]_i_29 
       (.I0(\priority_reg[7]_2 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[0]_i_16 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[0]_i_16_0 ),
        .O(\priority_reg[5]_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[1]_i_23 
       (.I0(\priority_reg[7]_1 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[1]_i_20 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[1]_i_20_0 ),
        .O(\priority_reg[5]_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[1]_i_25 
       (.I0(\priority_reg[7]_5 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[1]_i_21 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[1]_i_21_0 ),
        .O(\priority_reg[5]_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[6]_i_24 
       (.I0(\priority_reg[7]_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[6]_i_23 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[6]_i_23_0 ),
        .O(\priority_reg[5]_3 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_312 
       (.I0(data_out_fifo[293]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_301_0 [5]),
        .O(\AEROUT_ADDR[7]_i_312_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_363 
       (.I0(data_out_fifo[289]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_301_0 [1]),
        .O(\AEROUT_ADDR[7]_i_363_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_395 
       (.I0(data_out_fifo[291]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_301_0 [3]),
        .O(\AEROUT_ADDR[7]_i_395_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[7]_i_42 
       (.I0(\priority_reg[7] ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[7]_i_20 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[7]_i_20_0 ),
        .O(\priority_reg[5]_2 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_447 
       (.I0(data_out_fifo[295]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_301_0 [7]),
        .O(\AEROUT_ADDR[7]_i_447_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_492 
       (.I0(data_out_fifo[290]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_301_0 [2]),
        .O(\AEROUT_ADDR[7]_i_492_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_580 
       (.I0(data_out_fifo[294]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_301_0 [6]),
        .O(\AEROUT_ADDR[7]_i_580_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_591 
       (.I0(data_out_fifo[292]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_301_0 [4]),
        .O(\AEROUT_ADDR[7]_i_591_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_627 
       (.I0(data_out_fifo[288]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(\AEROUT_ADDR_reg[7]_i_301_0 [0]),
        .I3(last_spk_in_burst_int1[4]),
        .O(\AEROUT_ADDR[7]_i_627_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_647 
       (.I0(data_out_fifo[296]),
        .I1(last_spk_in_burst_int1[3]),
        .I2(\AEROUT_ADDR_reg[7]_i_301_0 [8]),
        .I3(last_spk_in_burst_int1[4]),
        .O(\AEROUT_ADDR[7]_i_647_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_655 
       (.I0(\genblk1[1].mem_reg[1]_130 [5]),
        .I1(\genblk1[0].mem_reg[0]_131 [5]),
        .I2(\genblk1[3].mem_reg[3]_128 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [5]),
        .O(data_out_fifo[293]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_679 
       (.I0(\genblk1[1].mem_reg[1]_130 [1]),
        .I1(\genblk1[0].mem_reg[0]_131 [1]),
        .I2(\genblk1[3].mem_reg[3]_128 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [1]),
        .O(data_out_fifo[289]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_735 
       (.I0(\genblk1[1].mem_reg[1]_130 [3]),
        .I1(\genblk1[0].mem_reg[0]_131 [3]),
        .I2(\genblk1[3].mem_reg[3]_128 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [3]),
        .O(data_out_fifo[291]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_775 
       (.I0(\genblk1[1].mem_reg[1]_130 [7]),
        .I1(\genblk1[0].mem_reg[0]_131 [7]),
        .I2(\genblk1[3].mem_reg[3]_128 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [7]),
        .O(data_out_fifo[295]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_783 
       (.I0(\genblk1[1].mem_reg[1]_130 [2]),
        .I1(\genblk1[0].mem_reg[0]_131 [2]),
        .I2(\genblk1[3].mem_reg[3]_128 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [2]),
        .O(data_out_fifo[290]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_823 
       (.I0(\genblk1[1].mem_reg[1]_130 [6]),
        .I1(\genblk1[0].mem_reg[0]_131 [6]),
        .I2(\genblk1[3].mem_reg[3]_128 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [6]),
        .O(data_out_fifo[294]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_831 
       (.I0(\genblk1[1].mem_reg[1]_130 [4]),
        .I1(\genblk1[0].mem_reg[0]_131 [4]),
        .I2(\genblk1[3].mem_reg[3]_128 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [4]),
        .O(data_out_fifo[292]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_903 
       (.I0(\genblk1[1].mem_reg[1]_130 [0]),
        .I1(\genblk1[0].mem_reg[0]_131 [0]),
        .I2(\genblk1[3].mem_reg[3]_128 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [0]),
        .O(data_out_fifo[288]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_927 
       (.I0(\genblk1[1].mem_reg[1]_130 [8]),
        .I1(\genblk1[0].mem_reg[0]_131 [8]),
        .I2(\genblk1[3].mem_reg[3]_128 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_129 [8]),
        .O(data_out_fifo[296]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_104 
       (.I0(\AEROUT_ADDR_reg[7]_i_228_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_44 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_123 
       (.I0(\AEROUT_ADDR_reg[7]_i_267_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_49 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_125 
       (.I0(\AEROUT_ADDR_reg[7]_i_273_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_50 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_134 
       (.I0(\AEROUT_ADDR_reg[7]_i_291_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_52 ),
        .O(\priority_reg[7]_6 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_138 
       (.I0(\AEROUT_ADDR_reg[7]_i_301_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_53 ),
        .O(\priority_reg[7]_7 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_144 
       (.I0(\AEROUT_ADDR[7]_i_312_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_65_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_144_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_162 
       (.I0(\AEROUT_ADDR[7]_i_363_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_73_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_162_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_181 
       (.I0(\AEROUT_ADDR[7]_i_395_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_82_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_181_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_207 
       (.I0(\AEROUT_ADDR[7]_i_447_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_95_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_207_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_228 
       (.I0(\AEROUT_ADDR[7]_i_492_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_104_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_228_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_267 
       (.I0(\AEROUT_ADDR[7]_i_580_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_123_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_267_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_273 
       (.I0(\AEROUT_ADDR[7]_i_591_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_125_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_273_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_291 
       (.I0(\AEROUT_ADDR[7]_i_627_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_134_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_291_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_301 
       (.I0(\AEROUT_ADDR[7]_i_647_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_138_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_301_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_65 
       (.I0(\AEROUT_ADDR_reg[7]_i_144_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_31 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_73 
       (.I0(\AEROUT_ADDR_reg[7]_i_162_n_0 ),
        .I1(SRAM_reg_0_i_134),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_82 
       (.I0(\AEROUT_ADDR_reg[7]_i_181_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_35 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[1]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_95 
       (.I0(\AEROUT_ADDR_reg[7]_i_207_n_0 ),
        .I1(SRAM_reg_1_i_396),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_0_i_136
       (.I0(\priority_reg[7]_3 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(SRAM_reg_0_i_111),
        .I3(last_spk_in_burst_int1[1]),
        .I4(SRAM_reg_0_i_111_0),
        .O(\priority_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hFCFF80FF02FF03FF)) 
    empty_i_10__32
       (.I0(empty_i_7__40_0),
        .I1(empty_i_7__40_1),
        .I2(empty_i_7__40),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\priority_reg[2]_rep__0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__31
       (.I0(empty0),
        .I1(push_req_n0127_out),
        .I2(pop_req_n0125_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__30
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    empty_i_3__52
       (.I0(empty_i_5_n_0),
        .I1(\priority_reg[6] ),
        .I2(\write_ptr_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\write_ptr_reg[0]_1 ),
        .I5(empty_i_7__39_n_0),
        .O(push_req_n0127_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__31
       (.I0(\priority_reg[6] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\fill_cnt_reg[1]_0 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0125_out));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_5
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_5_n_0));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    empty_i_7__39
       (.I0(\priority_reg[2]_rep__0 ),
        .I1(empty_i_7__40),
        .I2(empty_i_3__52_0),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\priority_reg[2]_rep__1 ),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(empty_i_7__39_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_9__41
       (.I0(empty_i_7__32_0),
        .I1(empty_i_7__32),
        .I2(empty_i_7__32_1),
        .I3(empty_i_7__40),
        .I4(empty_i_7__32_2),
        .O(\priority_reg[2]_rep__1 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__31_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__31 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__31 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0125_out),
        .I3(push_req_n0127_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__31_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__31 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0125_out),
        .I3(push_req_n0127_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__31_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__31 
       (.I0(push_req_n0127_out),
        .I1(\fill_cnt[3]_i_2__31_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__31 
       (.I0(pop_req_n0125_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__31_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__31 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0127_out),
        .I2(pop_req_n0125_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__31_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__31 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__30_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000202)) 
    \fill_cnt[4]_i_3__30 
       (.I0(\fill_cnt[3]_i_2__31_n_0 ),
        .I1(\fill_cnt[4]_i_4__33_n_0 ),
        .I2(\fill_cnt[4]_i_5__11_n_0 ),
        .I3(\fill_cnt[4]_i_6__0_n_0 ),
        .I4(\priority_reg[6] ),
        .I5(empty_i_5_n_0),
        .O(\fill_cnt[4]_i_3__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[4]_i_4__33 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\priority_reg[2]_rep__1 ),
        .O(\fill_cnt[4]_i_4__33_n_0 ));
  LUT6 #(
    .INIT(64'h0000202AAAAA202A)) 
    \fill_cnt[4]_i_5__11 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\fill_cnt[4]_i_3__30_4 ),
        .I2(empty_i_7__32),
        .I3(\fill_cnt[4]_i_3__30_5 ),
        .I4(\genblk1[3].mem[3][8]_i_3__36 ),
        .I5(\priority_reg[2]_rep__0 ),
        .O(\fill_cnt[4]_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_6__0 
       (.I0(\fill_cnt[4]_i_3__30_0 ),
        .I1(\fill_cnt[4]_i_3__30_1 ),
        .I2(Q[0]),
        .I3(\fill_cnt[4]_i_3__30_2 ),
        .I4(Q[1]),
        .I5(\fill_cnt[4]_i_3__30_3 ),
        .O(\fill_cnt[4]_i_6__0_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__31_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__31_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__31_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__31_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__31_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__52 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0127_out),
        .O(\genblk1[0].mem[0][8]_i_1__52_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_131 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_131 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_131 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_131 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_131 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_131 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_131 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_131 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__52_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_131 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__51 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0127_out),
        .O(\genblk1[1].mem[1][8]_i_1__51_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_130 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_130 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_130 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_130 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_130 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_130 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_130 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_130 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__51_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_130 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__51 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0127_out),
        .O(\genblk1[2].mem[2][8]_i_1__51_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_129 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_129 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_129 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_129 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_129 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_129 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_129 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_129 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__51_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_129 [8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCEEFFFF)) 
    \genblk1[3].mem[3][8]_i_10__1 
       (.I0(\genblk1[3].mem[3][8]_i_6__21 ),
        .I1(Q[4]),
        .I2(\genblk1[3].mem[3][8]_i_6__21_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__51 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0127_out),
        .O(\genblk1[3].mem[3][8]_i_1__51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \genblk1[3].mem[3][8]_i_2__22 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__37_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[3].mem[3][8]_i_5__31_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[3].mem[3][8]_i_3__45 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\priority_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_4__37 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\priority_reg[3] ),
        .O(\genblk1[3].mem[3][8]_i_4__37_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \genblk1[3].mem[3][8]_i_5__31 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\priority_reg[4]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\priority_reg[4] ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\priority_reg[5] ),
        .O(\genblk1[3].mem[3][8]_i_5__31_n_0 ));
  LUT5 #(
    .INIT(32'hFBF8FFFF)) 
    \genblk1[3].mem[3][8]_i_7__41 
       (.I0(\genblk1[3].mem[3][8]_i_5__26 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\genblk1[3].mem[3][8]_i_5__26_0 ),
        .I4(Q[2]),
        .O(\priority_reg[4] ));
  LUT5 #(
    .INIT(32'hFCAAFFAA)) 
    \genblk1[3].mem[3][8]_i_8__14 
       (.I0(\genblk1[3].mem[3][8]_i_5__26_1 ),
        .I1(Q[4]),
        .I2(\genblk1[3].mem[3][8]_i_5__26_2 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\priority_reg[5] ));
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_8__17 
       (.I0(Q[4]),
        .I1(\genblk1[3].mem[3][8]_i_6__15 ),
        .O(\priority_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hF0FFFFDD)) 
    \genblk1[3].mem[3][8]_i_8__22 
       (.I0(Q[2]),
        .I1(\genblk1[3].mem[3][8]_i_3__36_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__36_1 ),
        .I3(empty_i_7__32),
        .I4(\genblk1[3].mem[3][8]_i_3__36 ),
        .O(\priority_reg[3] ));
  LUT5 #(
    .INIT(32'hBFFFBF00)) 
    \genblk1[3].mem[3][8]_i_8__7 
       (.I0(\priority_reg[5]_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\priority_reg[5]_1 ),
        .O(\priority_reg[4]_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_128 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_128 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_128 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_128 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_128 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_128 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_128 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_128 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__51_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_128 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__31 
       (.I0(pop_req_n0125_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__31 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0125_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__31_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__31_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__31_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__31 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__31 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__31 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__31 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__31 
       (.I0(push_req_n0127_out),
        .O(\write_ptr[4]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__31 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__31_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__31_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_25
   (empty_burst_fifo,
    \priority_reg[5] ,
    \priority_reg[1]_rep ,
    \priority_reg[1]_rep_0 ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    Q,
    \genblk1[3].mem[3][8]_i_3__6 ,
    \genblk1[3].mem[3][8]_i_3__6_0 ,
    \genblk1[3].mem[3][8]_i_3__6_1 ,
    \fill_cnt_reg[1]_0 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[3].mem[3][8]_i_4__24 ,
    \genblk1[3].mem[3][8]_i_4__24_0 ,
    \fill_cnt[4]_i_3__25_0 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \fill_cnt[4]_i_3__25_1 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \fill_cnt[4]_i_3__25_2 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \AEROUT_ADDR[7]_i_23 ,
    \AEROUT_ADDR[7]_i_23_0 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_23_1 ,
    \AEROUT_ADDR[7]_i_51 ,
    \AEROUT_ADDR_reg[7]_i_130_0 ,
    \AEROUT_ADDR_reg[7]_i_164_0 ,
    \AEROUT_ADDR[7]_i_37 ,
    \AEROUT_ADDR_reg[7]_i_89_0 ,
    \AEROUT_ADDR[7]_i_46 ,
    \AEROUT_ADDR_reg[7]_i_111_0 ,
    \AEROUT_ADDR[7]_i_34 ,
    \AEROUT_ADDR_reg[7]_i_78_0 ,
    \AEROUT_ADDR[7]_i_33 ,
    \AEROUT_ADDR[1]_i_24 ,
    \AEROUT_ADDR[7]_i_52_0 ,
    \AEROUT_ADDR[0]_i_26 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[5] ;
  output \priority_reg[1]_rep ;
  output \priority_reg[1]_rep_0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[7] ;
  output [2:0]\genblk1[1].mem_reg[1][6]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_3__6 ;
  input \genblk1[3].mem[3][8]_i_3__6_0 ;
  input \genblk1[3].mem[3][8]_i_3__6_1 ;
  input \fill_cnt_reg[1]_0 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[3].mem[3][8]_i_4__24 ;
  input \genblk1[3].mem[3][8]_i_4__24_0 ;
  input \fill_cnt[4]_i_3__25_0 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \fill_cnt[4]_i_3__25_1 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \fill_cnt[4]_i_3__25_2 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \AEROUT_ADDR[7]_i_23 ;
  input \AEROUT_ADDR[7]_i_23_0 ;
  input [5:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_23_1 ;
  input \AEROUT_ADDR[7]_i_51 ;
  input \AEROUT_ADDR_reg[7]_i_130_0 ;
  input [5:0]\AEROUT_ADDR_reg[7]_i_164_0 ;
  input \AEROUT_ADDR[7]_i_37 ;
  input \AEROUT_ADDR_reg[7]_i_89_0 ;
  input \AEROUT_ADDR[7]_i_46 ;
  input \AEROUT_ADDR_reg[7]_i_111_0 ;
  input \AEROUT_ADDR[7]_i_34 ;
  input \AEROUT_ADDR_reg[7]_i_78_0 ;
  input \AEROUT_ADDR[7]_i_33 ;
  input \AEROUT_ADDR[1]_i_24 ;
  input \AEROUT_ADDR[7]_i_52_0 ;
  input \AEROUT_ADDR[0]_i_26 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[0]_i_26 ;
  wire \AEROUT_ADDR[1]_i_24 ;
  wire \AEROUT_ADDR[7]_i_23 ;
  wire \AEROUT_ADDR[7]_i_23_0 ;
  wire \AEROUT_ADDR[7]_i_23_1 ;
  wire \AEROUT_ADDR[7]_i_33 ;
  wire \AEROUT_ADDR[7]_i_34 ;
  wire \AEROUT_ADDR[7]_i_367_n_0 ;
  wire \AEROUT_ADDR[7]_i_37 ;
  wire \AEROUT_ADDR[7]_i_383_n_0 ;
  wire \AEROUT_ADDR[7]_i_423_n_0 ;
  wire \AEROUT_ADDR[7]_i_46 ;
  wire \AEROUT_ADDR[7]_i_51 ;
  wire \AEROUT_ADDR[7]_i_520_n_0 ;
  wire \AEROUT_ADDR[7]_i_52_0 ;
  wire \AEROUT_ADDR[7]_i_611_n_0 ;
  wire \AEROUT_ADDR[7]_i_619_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_111_0 ;
  wire \AEROUT_ADDR_reg[7]_i_130_0 ;
  wire \AEROUT_ADDR_reg[7]_i_132_n_0 ;
  wire [5:0]\AEROUT_ADDR_reg[7]_i_164_0 ;
  wire \AEROUT_ADDR_reg[7]_i_172_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_195_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_242_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_283_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_78_0 ;
  wire \AEROUT_ADDR_reg[7]_i_89_0 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [305:297]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__32_n_0;
  wire empty_i_5__0_n_0;
  wire empty_i_7__32_n_0;
  wire \fill_cnt[0]_i_1__32_n_0 ;
  wire \fill_cnt[1]_i_1__26_n_0 ;
  wire \fill_cnt[2]_i_1__32_n_0 ;
  wire \fill_cnt[3]_i_1__32_n_0 ;
  wire \fill_cnt[3]_i_2__32_n_0 ;
  wire \fill_cnt[4]_i_1__32_n_0 ;
  wire \fill_cnt[4]_i_2__32_n_0 ;
  wire \fill_cnt[4]_i_3__25_0 ;
  wire \fill_cnt[4]_i_3__25_1 ;
  wire \fill_cnt[4]_i_3__25_2 ;
  wire \fill_cnt[4]_i_3__25_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__51_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_135 ;
  wire \genblk1[1].mem[1][8]_i_1__50_n_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][6]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_134 ;
  wire \genblk1[2].mem[2][8]_i_1__50_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_133 ;
  wire \genblk1[3].mem[3][8]_i_1__50_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__36_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__6 ;
  wire \genblk1[3].mem[3][8]_i_3__6_0 ;
  wire \genblk1[3].mem[3][8]_i_3__6_1 ;
  wire \genblk1[3].mem[3][8]_i_4__24 ;
  wire \genblk1[3].mem[3][8]_i_4__24_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_132 ;
  wire [33:33]last_spk_in_burst_fifo;
  wire [5:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0129_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire push_req_n0131_out;
  wire \read_ptr[0]_i_1__32_n_0 ;
  wire \read_ptr[1]_i_1__32_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__32_n_0 ;
  wire \write_ptr[4]_i_1__32_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_343 
       (.I0(\genblk1[1].mem_reg[1]_134 [4]),
        .I1(\genblk1[0].mem_reg[0]_135 [4]),
        .I2(\genblk1[3].mem_reg[3]_132 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [4]),
        .O(\genblk1[1].mem_reg[1][6]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_367 
       (.I0(data_out_fifo[305]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR_reg[7]_i_164_0 [5]),
        .O(\AEROUT_ADDR[7]_i_367_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_383 
       (.I0(data_out_fifo[297]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR_reg[7]_i_164_0 [0]),
        .O(\AEROUT_ADDR[7]_i_383_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_423 
       (.I0(data_out_fifo[299]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR_reg[7]_i_164_0 [2]),
        .O(\AEROUT_ADDR[7]_i_423_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_475 
       (.I0(\genblk1[1].mem_reg[1]_134 [6]),
        .I1(\genblk1[0].mem_reg[0]_135 [6]),
        .I2(\genblk1[3].mem_reg[3]_132 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [6]),
        .O(\genblk1[1].mem_reg[1][6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFF000F0AACCAACC)) 
    \AEROUT_ADDR[7]_i_52 
       (.I0(\AEROUT_ADDR_reg[7]_i_132_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_23 ),
        .I2(\AEROUT_ADDR[7]_i_23_0 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[7]_i_23_1 ),
        .I5(last_spk_in_burst_int1[0]),
        .O(\priority_reg[5]_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_520 
       (.I0(data_out_fifo[298]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR_reg[7]_i_164_0 [1]),
        .O(\AEROUT_ADDR[7]_i_520_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_547 
       (.I0(\genblk1[1].mem_reg[1]_134 [5]),
        .I1(\genblk1[0].mem_reg[0]_135 [5]),
        .I2(\genblk1[3].mem_reg[3]_132 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [5]),
        .O(\genblk1[1].mem_reg[1][6]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_611 
       (.I0(data_out_fifo[300]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR_reg[7]_i_164_0 [3]),
        .O(\AEROUT_ADDR[7]_i_611_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_619 
       (.I0(data_out_fifo[304]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(\AEROUT_ADDR_reg[7]_i_164_0 [4]),
        .I3(last_spk_in_burst_int1[5]),
        .O(\AEROUT_ADDR[7]_i_619_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_687 
       (.I0(\genblk1[1].mem_reg[1]_134 [8]),
        .I1(\genblk1[0].mem_reg[0]_135 [8]),
        .I2(\genblk1[3].mem_reg[3]_132 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [8]),
        .O(data_out_fifo[305]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_719 
       (.I0(\genblk1[1].mem_reg[1]_134 [0]),
        .I1(\genblk1[0].mem_reg[0]_135 [0]),
        .I2(\genblk1[3].mem_reg[3]_132 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [0]),
        .O(data_out_fifo[297]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_759 
       (.I0(\genblk1[1].mem_reg[1]_134 [2]),
        .I1(\genblk1[0].mem_reg[0]_135 [2]),
        .I2(\genblk1[3].mem_reg[3]_132 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [2]),
        .O(data_out_fifo[299]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_807 
       (.I0(\genblk1[1].mem_reg[1]_134 [1]),
        .I1(\genblk1[0].mem_reg[0]_135 [1]),
        .I2(\genblk1[3].mem_reg[3]_132 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [1]),
        .O(data_out_fifo[298]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_871 
       (.I0(\genblk1[1].mem_reg[1]_134 [3]),
        .I1(\genblk1[0].mem_reg[0]_135 [3]),
        .I2(\genblk1[3].mem_reg[3]_132 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [3]),
        .O(data_out_fifo[300]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_887 
       (.I0(\genblk1[1].mem_reg[1]_134 [7]),
        .I1(\genblk1[0].mem_reg[0]_135 [7]),
        .I2(\genblk1[3].mem_reg[3]_132 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_133 [7]),
        .O(data_out_fifo[304]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_111 
       (.I0(\AEROUT_ADDR_reg[7]_i_242_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_46 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_130 
       (.I0(\AEROUT_ADDR_reg[7]_i_283_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_51 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[2]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_132 
       (.I0(\priority_reg[7]_5 ),
        .I1(\AEROUT_ADDR[7]_i_52_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_132_n_0 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_164 
       (.I0(\AEROUT_ADDR[7]_i_367_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_24 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[3]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_172 
       (.I0(\AEROUT_ADDR[7]_i_383_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_78_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_172_n_0 ),
        .S(last_spk_in_burst_int1[3]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_195 
       (.I0(\AEROUT_ADDR[7]_i_423_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_89_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_195_n_0 ),
        .S(last_spk_in_burst_int1[3]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_242 
       (.I0(\AEROUT_ADDR[7]_i_520_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_111_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_242_n_0 ),
        .S(last_spk_in_burst_int1[3]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_283 
       (.I0(\AEROUT_ADDR[7]_i_611_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_130_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_283_n_0 ),
        .S(last_spk_in_burst_int1[3]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_287 
       (.I0(\AEROUT_ADDR[7]_i_619_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_26 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[3]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_74 
       (.I0(\priority_reg[7]_4 ),
        .I1(\AEROUT_ADDR[7]_i_33 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_78 
       (.I0(\AEROUT_ADDR_reg[7]_i_172_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_34 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[2]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_89 
       (.I0(\AEROUT_ADDR_reg[7]_i_195_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_37 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[2]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__32
       (.I0(empty0),
        .I1(push_req_n0131_out),
        .I2(pop_req_n0129_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__31
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    empty_i_3__51
       (.I0(empty_i_5__0_n_0),
        .I1(\fill_cnt_reg[4]_1 ),
        .I2(\write_ptr_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\write_ptr_reg[0]_1 ),
        .I5(empty_i_7__32_n_0),
        .O(push_req_n0131_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__26
       (.I0(\fill_cnt_reg[4]_1 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\fill_cnt_reg[1]_0 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0129_out));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_5__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    empty_i_7__32
       (.I0(\fill_cnt[4]_i_3__25_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\fill_cnt[4]_i_3__25_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(\fill_cnt[4]_i_3__25_2 ),
        .I5(\genblk1[0].mem_reg[0][8]_10 ),
        .O(empty_i_7__32_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__32_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__32 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__26 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0129_out),
        .I3(push_req_n0131_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__26_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__32 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0129_out),
        .I3(push_req_n0131_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__32_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__32 
       (.I0(push_req_n0131_out),
        .I1(\fill_cnt[3]_i_2__32_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__32 
       (.I0(pop_req_n0129_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__32_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__32 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0131_out),
        .I2(pop_req_n0129_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__32_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__32 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__25_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000404)) 
    \fill_cnt[4]_i_3__25 
       (.I0(empty_burst_fifo),
        .I1(pop_req_n0129_out),
        .I2(empty_i_7__32_n_0),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(empty_i_5__0_n_0),
        .O(\fill_cnt[4]_i_3__25_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__32_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__26_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__32_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__32_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__32_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__51 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0131_out),
        .O(\genblk1[0].mem[0][8]_i_1__51_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_135 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_135 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_135 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_135 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_135 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_135 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_135 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_135 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__51_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_135 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__50 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0131_out),
        .O(\genblk1[1].mem[1][8]_i_1__50_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_134 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_134 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_134 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_134 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_134 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_134 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_134 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_134 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__50_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_134 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__50 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0131_out),
        .O(\genblk1[2].mem[2][8]_i_1__50_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_133 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_133 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_133 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_133 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_133 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_133 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_133 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_133 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__50_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_133 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__50 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0131_out),
        .O(\genblk1[3].mem[3][8]_i_1__50_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    \genblk1[3].mem[3][8]_i_2__23 
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[3].mem[3][8]_i_3__36_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\priority_reg[1]_rep_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \genblk1[3].mem[3][8]_i_3__36 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\genblk1[0].mem_reg[0][8]_12 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_13 ),
        .I5(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\genblk1[3].mem[3][8]_i_3__36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__7 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\priority_reg[5] ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\priority_reg[1]_rep ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_4__25 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\priority_reg[5]_0 ),
        .O(\priority_reg[1]_rep_0 ));
  LUT6 #(
    .INIT(64'hF0EEF0EEF0FFF0AA)) 
    \genblk1[3].mem[3][8]_i_6__46 
       (.I0(Q[3]),
        .I1(\genblk1[3].mem[3][8]_i_3__6 ),
        .I2(\genblk1[3].mem[3][8]_i_3__6_0 ),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_3__6_1 ),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hAAFFAACF)) 
    \genblk1[3].mem[3][8]_i_7__18 
       (.I0(\genblk1[3].mem[3][8]_i_4__24 ),
        .I1(\genblk1[3].mem[3][8]_i_4__24_0 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\priority_reg[5]_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_132 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_132 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_132 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_132 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_132 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_132 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_132 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_132 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__50_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_132 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__32 
       (.I0(pop_req_n0129_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__32 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0129_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__32_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__32_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__32_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__32 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__32 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__32 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__32 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__32 
       (.I0(push_req_n0131_out),
        .O(\write_ptr[4]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__32 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__32_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__32_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_26
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[1]_rep__2 ,
    \priority_reg[3] ,
    \AERIN_ADDR[11] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[3]_0 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[5]_2 ,
    \priority_reg[5]_3 ,
    \priority_reg[7] ,
    \priority_reg[5]_4 ,
    \priority_reg[5]_5 ,
    \priority_reg[5]_6 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    \priority_reg[7]_6 ,
    \priority_reg[7]_7 ,
    \priority_reg[7]_8 ,
    \priority_reg[7]_9 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[3].mem[3][8]_i_3__36 ,
    \fill_cnt[4]_i_4__28_0 ,
    AERIN_ADDR,
    SRAM_reg_0,
    SRAM_reg_0_0,
    SRAM_reg_0_1,
    SRAM_reg_0_2,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    empty_i_3__51,
    empty_i_3__51_0,
    empty_i_3__51_1,
    empty_i_3__50_0,
    empty_i_3__50_1,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[3].mem[3][8]_i_3__35 ,
    \genblk1[3].mem[3][8]_i_3__35_0 ,
    \fill_cnt[4]_i_4__28_1 ,
    \fill_cnt[4]_i_4__28_2 ,
    \fill_cnt[4]_i_4__28_3 ,
    empty_i_5__55,
    empty_i_5__55_0,
    \genblk1[3].mem[3][8]_i_8__21 ,
    empty_i_5__55_1,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[0]_i_5 ,
    \AEROUT_ADDR[0]_i_5_0 ,
    SRAM_reg_0_i_31_0,
    SRAM_reg_0_i_31_1,
    SRAM_reg_0_i_31_2,
    \AEROUT_ADDR[7]_i_23 ,
    \AEROUT_ADDR[7]_i_23_0 ,
    \AEROUT_ADDR[7]_i_23_1 ,
    SRAM_reg_0_i_68,
    SRAM_reg_0_i_68_0,
    SRAM_reg_0_i_68_1,
    SRAM_reg_0_i_53,
    SRAM_reg_0_i_53_0,
    SRAM_reg_0_i_69_0,
    SRAM_reg_0_i_69_1,
    SRAM_reg_0_i_69_2,
    \AEROUT_ADDR[0]_i_8 ,
    \AEROUT_ADDR[0]_i_8_0 ,
    \AEROUT_ADDR[1]_i_11 ,
    \AEROUT_ADDR[1]_i_11_0 ,
    \AEROUT_ADDR[7]_i_21 ,
    \AEROUT_ADDR[7]_i_21_0 ,
    \AEROUT_ADDR[7]_i_21_1 ,
    SRAM_reg_0_i_101,
    SRAM_reg_0_i_101_0,
    SRAM_reg_0_i_101_1,
    \AEROUT_ADDR[7]_i_31 ,
    \AEROUT_ADDR[1]_i_22 ,
    \AEROUT_ADDR_reg[7]_i_238_0 ,
    \AEROUT_ADDR[7]_i_50 ,
    \AEROUT_ADDR[0]_i_28 ,
    SRAM_reg_0_i_90,
    \AEROUT_ADDR[7]_i_36 ,
    SRAM_reg_0_i_88,
    \AEROUT_ADDR[7]_i_45 ,
    \AEROUT_ADDR[7]_i_46_0 ,
    \AEROUT_ADDR_reg[7]_i_109_0 ,
    \AEROUT_ADDR[7]_i_34_0 ,
    \AEROUT_ADDR_reg[7]_i_76_0 ,
    \AEROUT_ADDR[7]_i_53_0 ,
    \AEROUT_ADDR_reg[7]_i_136_0 ,
    SRAM_reg_0_i_91_0,
    \AEROUT_ADDR[7]_i_41 ,
    SRAM_reg_0_i_89,
    \AEROUT_ADDR[7]_i_48 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[3] ;
  output \AERIN_ADDR[11] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[3]_0 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[5]_2 ;
  output \priority_reg[5]_3 ;
  output \priority_reg[7] ;
  output \priority_reg[5]_4 ;
  output \priority_reg[5]_5 ;
  output \priority_reg[5]_6 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  output \priority_reg[7]_6 ;
  output \priority_reg[7]_7 ;
  output \priority_reg[7]_8 ;
  output \priority_reg[7]_9 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[3].mem[3][8]_i_3__36 ;
  input \fill_cnt[4]_i_4__28_0 ;
  input [0:0]AERIN_ADDR;
  input SRAM_reg_0;
  input SRAM_reg_0_0;
  input SRAM_reg_0_1;
  input SRAM_reg_0_2;
  input \fill_cnt_reg[1]_0 ;
  input [6:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input empty_i_3__51;
  input empty_i_3__51_0;
  input empty_i_3__51_1;
  input empty_i_3__50_0;
  input empty_i_3__50_1;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[3].mem[3][8]_i_3__35 ;
  input \genblk1[3].mem[3][8]_i_3__35_0 ;
  input \fill_cnt[4]_i_4__28_1 ;
  input \fill_cnt[4]_i_4__28_2 ;
  input \fill_cnt[4]_i_4__28_3 ;
  input empty_i_5__55;
  input empty_i_5__55_0;
  input \genblk1[3].mem[3][8]_i_8__21 ;
  input empty_i_5__55_1;
  input [7:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[0]_i_5 ;
  input \AEROUT_ADDR[0]_i_5_0 ;
  input SRAM_reg_0_i_31_0;
  input SRAM_reg_0_i_31_1;
  input SRAM_reg_0_i_31_2;
  input \AEROUT_ADDR[7]_i_23 ;
  input \AEROUT_ADDR[7]_i_23_0 ;
  input \AEROUT_ADDR[7]_i_23_1 ;
  input SRAM_reg_0_i_68;
  input SRAM_reg_0_i_68_0;
  input SRAM_reg_0_i_68_1;
  input SRAM_reg_0_i_53;
  input SRAM_reg_0_i_53_0;
  input SRAM_reg_0_i_69_0;
  input SRAM_reg_0_i_69_1;
  input SRAM_reg_0_i_69_2;
  input \AEROUT_ADDR[0]_i_8 ;
  input \AEROUT_ADDR[0]_i_8_0 ;
  input \AEROUT_ADDR[1]_i_11 ;
  input \AEROUT_ADDR[1]_i_11_0 ;
  input \AEROUT_ADDR[7]_i_21 ;
  input \AEROUT_ADDR[7]_i_21_0 ;
  input \AEROUT_ADDR[7]_i_21_1 ;
  input SRAM_reg_0_i_101;
  input SRAM_reg_0_i_101_0;
  input SRAM_reg_0_i_101_1;
  input \AEROUT_ADDR[7]_i_31 ;
  input \AEROUT_ADDR[1]_i_22 ;
  input [8:0]\AEROUT_ADDR_reg[7]_i_238_0 ;
  input \AEROUT_ADDR[7]_i_50 ;
  input \AEROUT_ADDR[0]_i_28 ;
  input SRAM_reg_0_i_90;
  input \AEROUT_ADDR[7]_i_36 ;
  input SRAM_reg_0_i_88;
  input \AEROUT_ADDR[7]_i_45 ;
  input \AEROUT_ADDR[7]_i_46_0 ;
  input \AEROUT_ADDR_reg[7]_i_109_0 ;
  input \AEROUT_ADDR[7]_i_34_0 ;
  input \AEROUT_ADDR_reg[7]_i_76_0 ;
  input \AEROUT_ADDR[7]_i_53_0 ;
  input \AEROUT_ADDR_reg[7]_i_136_0 ;
  input SRAM_reg_0_i_91_0;
  input \AEROUT_ADDR[7]_i_41 ;
  input SRAM_reg_0_i_89;
  input \AEROUT_ADDR[7]_i_48 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [0:0]AERIN_ADDR;
  wire \AERIN_ADDR[11] ;
  wire \AEROUT_ADDR[0]_i_28 ;
  wire \AEROUT_ADDR[0]_i_5 ;
  wire \AEROUT_ADDR[0]_i_5_0 ;
  wire \AEROUT_ADDR[0]_i_8 ;
  wire \AEROUT_ADDR[0]_i_8_0 ;
  wire \AEROUT_ADDR[1]_i_11 ;
  wire \AEROUT_ADDR[1]_i_11_0 ;
  wire \AEROUT_ADDR[1]_i_22 ;
  wire \AEROUT_ADDR[7]_i_185_n_0 ;
  wire \AEROUT_ADDR[7]_i_201_n_0 ;
  wire \AEROUT_ADDR[7]_i_21 ;
  wire \AEROUT_ADDR[7]_i_21_0 ;
  wire \AEROUT_ADDR[7]_i_21_1 ;
  wire \AEROUT_ADDR[7]_i_23 ;
  wire \AEROUT_ADDR[7]_i_232_n_0 ;
  wire \AEROUT_ADDR[7]_i_23_0 ;
  wire \AEROUT_ADDR[7]_i_23_1 ;
  wire \AEROUT_ADDR[7]_i_256_n_0 ;
  wire \AEROUT_ADDR[7]_i_31 ;
  wire \AEROUT_ADDR[7]_i_316_n_0 ;
  wire \AEROUT_ADDR[7]_i_34_0 ;
  wire \AEROUT_ADDR[7]_i_36 ;
  wire \AEROUT_ADDR[7]_i_375_n_0 ;
  wire \AEROUT_ADDR[7]_i_41 ;
  wire \AEROUT_ADDR[7]_i_45 ;
  wire \AEROUT_ADDR[7]_i_46_0 ;
  wire \AEROUT_ADDR[7]_i_48 ;
  wire \AEROUT_ADDR[7]_i_50 ;
  wire \AEROUT_ADDR[7]_i_512_n_0 ;
  wire \AEROUT_ADDR[7]_i_53_0 ;
  wire \AEROUT_ADDR[7]_i_595_n_0 ;
  wire \AEROUT_ADDR[7]_i_639_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_109_0 ;
  wire \AEROUT_ADDR_reg[7]_i_109_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_136_0 ;
  wire \AEROUT_ADDR_reg[7]_i_136_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_168_n_0 ;
  wire [8:0]\AEROUT_ADDR_reg[7]_i_238_0 ;
  wire \AEROUT_ADDR_reg[7]_i_238_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_297_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_76_0 ;
  wire \AEROUT_ADDR_reg[7]_i_76_n_0 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire SRAM_reg_0;
  wire SRAM_reg_0_0;
  wire SRAM_reg_0_1;
  wire SRAM_reg_0_2;
  wire SRAM_reg_0_i_101;
  wire SRAM_reg_0_i_101_0;
  wire SRAM_reg_0_i_101_1;
  wire SRAM_reg_0_i_130_n_0;
  wire SRAM_reg_0_i_31_0;
  wire SRAM_reg_0_i_31_1;
  wire SRAM_reg_0_i_31_2;
  wire SRAM_reg_0_i_53;
  wire SRAM_reg_0_i_53_0;
  wire SRAM_reg_0_i_58_n_0;
  wire SRAM_reg_0_i_68;
  wire SRAM_reg_0_i_68_0;
  wire SRAM_reg_0_i_68_1;
  wire SRAM_reg_0_i_69_0;
  wire SRAM_reg_0_i_69_1;
  wire SRAM_reg_0_i_69_2;
  wire SRAM_reg_0_i_88;
  wire SRAM_reg_0_i_89;
  wire SRAM_reg_0_i_90;
  wire SRAM_reg_0_i_91_0;
  wire SRAM_reg_0_i_92_n_0;
  wire [314:306]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__33_n_0;
  wire empty_i_3__50_0;
  wire empty_i_3__50_1;
  wire empty_i_3__51;
  wire empty_i_3__51_0;
  wire empty_i_3__51_1;
  wire empty_i_5__55;
  wire empty_i_5__55_0;
  wire empty_i_5__55_1;
  wire empty_i_6__39_n_0;
  wire empty_i_7__47_n_0;
  wire empty_i_9__6_n_0;
  wire \fill_cnt[0]_i_1__33_n_0 ;
  wire \fill_cnt[1]_i_1__38_n_0 ;
  wire \fill_cnt[2]_i_1__33_n_0 ;
  wire \fill_cnt[3]_i_1__33_n_0 ;
  wire \fill_cnt[3]_i_2__33_n_0 ;
  wire \fill_cnt[4]_i_1__33_n_0 ;
  wire \fill_cnt[4]_i_2__33_n_0 ;
  wire \fill_cnt[4]_i_3__37_n_0 ;
  wire \fill_cnt[4]_i_4__28_0 ;
  wire \fill_cnt[4]_i_4__28_1 ;
  wire \fill_cnt[4]_i_4__28_2 ;
  wire \fill_cnt[4]_i_4__28_3 ;
  wire \fill_cnt[4]_i_4__28_n_0 ;
  wire \fill_cnt[4]_i_5__13_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__50_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire [8:0]\genblk1[0].mem_reg[0]_139 ;
  wire \genblk1[1].mem[1][8]_i_1__49_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_138 ;
  wire \genblk1[2].mem[2][8]_i_1__49_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_137 ;
  wire \genblk1[3].mem[3][8]_i_1__49_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__35 ;
  wire \genblk1[3].mem[3][8]_i_3__35_0 ;
  wire \genblk1[3].mem[3][8]_i_3__36 ;
  wire \genblk1[3].mem[3][8]_i_4__32_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__21 ;
  wire [8:0]\genblk1[3].mem_reg[3]_136 ;
  wire [34:34]last_spk_in_burst_fifo;
  wire [7:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0133_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[5]_4 ;
  wire \priority_reg[5]_5 ;
  wire \priority_reg[5]_6 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire \priority_reg[7]_6 ;
  wire \priority_reg[7]_7 ;
  wire \priority_reg[7]_8 ;
  wire \priority_reg[7]_9 ;
  wire push_req_n0135_out;
  wire \read_ptr[0]_i_1__33_n_0 ;
  wire \read_ptr[1]_i_1__33_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__33_n_0 ;
  wire \write_ptr[4]_i_1__33_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[0]_i_14 
       (.I0(\priority_reg[5]_3 ),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[0]_i_8 ),
        .I3(last_spk_in_burst_int1[2]),
        .I4(\AEROUT_ADDR[0]_i_8_0 ),
        .O(\priority_reg[5]_4 ));
  LUT5 #(
    .INIT(32'hFF004747)) 
    \AEROUT_ADDR[0]_i_9 
       (.I0(\priority_reg[5]_0 ),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[0]_i_5 ),
        .I3(\AEROUT_ADDR[0]_i_5_0 ),
        .I4(last_spk_in_burst_int1[0]),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[1]_i_21 
       (.I0(\priority_reg[5]_6 ),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[1]_i_11 ),
        .I3(last_spk_in_burst_int1[2]),
        .I4(\AEROUT_ADDR[1]_i_11_0 ),
        .O(\priority_reg[5]_5 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_185 
       (.I0(data_out_fifo[307]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [1]),
        .O(\AEROUT_ADDR[7]_i_185_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_201 
       (.I0(data_out_fifo[311]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [5]),
        .O(\AEROUT_ADDR[7]_i_201_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_232 
       (.I0(data_out_fifo[306]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [0]),
        .O(\AEROUT_ADDR[7]_i_232_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_256 
       (.I0(data_out_fifo[310]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [4]),
        .O(\AEROUT_ADDR[7]_i_256_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_316 
       (.I0(data_out_fifo[309]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [3]),
        .O(\AEROUT_ADDR[7]_i_316_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_34 
       (.I0(\AEROUT_ADDR_reg[7]_i_76_n_0 ),
        .I1(SRAM_reg_0_i_101),
        .I2(last_spk_in_burst_int1[2]),
        .I3(SRAM_reg_0_i_101_0),
        .I4(last_spk_in_burst_int1[3]),
        .I5(SRAM_reg_0_i_101_1),
        .O(\priority_reg[5]_6 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_375 
       (.I0(data_out_fifo[313]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [7]),
        .O(\AEROUT_ADDR[7]_i_375_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_403 
       (.I0(\genblk1[1].mem_reg[1]_138 [1]),
        .I1(\genblk1[0].mem_reg[0]_139 [1]),
        .I2(\genblk1[3].mem_reg[3]_136 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [1]),
        .O(data_out_fifo[307]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_435 
       (.I0(\genblk1[1].mem_reg[1]_138 [5]),
        .I1(\genblk1[0].mem_reg[0]_139 [5]),
        .I2(\genblk1[3].mem_reg[3]_136 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [5]),
        .O(data_out_fifo[311]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_46 
       (.I0(\AEROUT_ADDR_reg[7]_i_109_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_21 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_21_0 ),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[7]_i_21_1 ),
        .O(\priority_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_500 
       (.I0(\genblk1[1].mem_reg[1]_138 [0]),
        .I1(\genblk1[0].mem_reg[0]_139 [0]),
        .I2(\genblk1[3].mem_reg[3]_136 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [0]),
        .O(data_out_fifo[306]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_512 
       (.I0(data_out_fifo[314]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [8]),
        .O(\AEROUT_ADDR[7]_i_512_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_53 
       (.I0(\AEROUT_ADDR_reg[7]_i_136_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_23 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_23_0 ),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[7]_i_23_1 ),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_564 
       (.I0(\genblk1[1].mem_reg[1]_138 [4]),
        .I1(\genblk1[0].mem_reg[0]_139 [4]),
        .I2(\genblk1[3].mem_reg[3]_136 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [4]),
        .O(data_out_fifo[310]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_595 
       (.I0(data_out_fifo[308]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_238_0 [2]),
        .O(\AEROUT_ADDR[7]_i_595_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_639 
       (.I0(data_out_fifo[312]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(\AEROUT_ADDR_reg[7]_i_238_0 [6]),
        .I3(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_639_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_663 
       (.I0(\genblk1[1].mem_reg[1]_138 [3]),
        .I1(\genblk1[0].mem_reg[0]_139 [3]),
        .I2(\genblk1[3].mem_reg[3]_136 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [3]),
        .O(data_out_fifo[309]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_703 
       (.I0(\genblk1[1].mem_reg[1]_138 [7]),
        .I1(\genblk1[0].mem_reg[0]_139 [7]),
        .I2(\genblk1[3].mem_reg[3]_136 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [7]),
        .O(data_out_fifo[313]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_791 
       (.I0(\genblk1[1].mem_reg[1]_138 [8]),
        .I1(\genblk1[0].mem_reg[0]_139 [8]),
        .I2(\genblk1[3].mem_reg[3]_136 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [8]),
        .O(data_out_fifo[314]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_839 
       (.I0(\genblk1[1].mem_reg[1]_138 [2]),
        .I1(\genblk1[0].mem_reg[0]_139 [2]),
        .I2(\genblk1[3].mem_reg[3]_136 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [2]),
        .O(data_out_fifo[308]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_911 
       (.I0(\genblk1[1].mem_reg[1]_138 [6]),
        .I1(\genblk1[0].mem_reg[0]_139 [6]),
        .I2(\genblk1[3].mem_reg[3]_136 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_137 [6]),
        .O(data_out_fifo[312]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_106 
       (.I0(\AEROUT_ADDR[7]_i_232_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_45 ),
        .O(\priority_reg[7]_7 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_109 
       (.I0(\AEROUT_ADDR_reg[7]_i_238_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_46_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_109_n_0 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_118 
       (.I0(\AEROUT_ADDR[7]_i_256_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_48 ),
        .O(\priority_reg[7]_9 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_126 
       (.I0(\priority_reg[7]_3 ),
        .I1(\AEROUT_ADDR[7]_i_50 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_136 
       (.I0(\AEROUT_ADDR_reg[7]_i_297_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_53_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_136_n_0 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_146 
       (.I0(\AEROUT_ADDR[7]_i_316_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_22 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_168 
       (.I0(\AEROUT_ADDR[7]_i_375_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_76_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_168_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_238 
       (.I0(\AEROUT_ADDR[7]_i_512_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_109_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_238_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_275 
       (.I0(\AEROUT_ADDR[7]_i_595_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_28 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_297 
       (.I0(\AEROUT_ADDR[7]_i_639_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_136_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_297_n_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_66 
       (.I0(\priority_reg[7]_1 ),
        .I1(\AEROUT_ADDR[7]_i_31 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_76 
       (.I0(\AEROUT_ADDR_reg[7]_i_168_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_34_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_76_n_0 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_84 
       (.I0(\AEROUT_ADDR[7]_i_185_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_36 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_92 
       (.I0(\AEROUT_ADDR[7]_i_201_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_41 ),
        .O(\priority_reg[7]_8 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF8 SRAM_reg_0_i_122
       (.I0(\priority_reg[7]_7 ),
        .I1(SRAM_reg_0_i_88),
        .O(\priority_reg[7]_6 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 SRAM_reg_0_i_125
       (.I0(\priority_reg[7]_9 ),
        .I1(SRAM_reg_0_i_89),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 SRAM_reg_0_i_128
       (.I0(\priority_reg[7]_5 ),
        .I1(SRAM_reg_0_i_90),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 SRAM_reg_0_i_130
       (.I0(\priority_reg[7]_8 ),
        .I1(SRAM_reg_0_i_91_0),
        .O(SRAM_reg_0_i_130_n_0),
        .S(last_spk_in_burst_int1[4]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    SRAM_reg_0_i_31
       (.I0(AERIN_ADDR),
        .I1(SRAM_reg_0),
        .I2(SRAM_reg_0_0),
        .I3(SRAM_reg_0_i_58_n_0),
        .I4(SRAM_reg_0_1),
        .I5(SRAM_reg_0_2),
        .O(\AERIN_ADDR[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_58
       (.I0(\priority_reg[5]_1 ),
        .I1(SRAM_reg_0_i_31_0),
        .I2(Q[0]),
        .I3(SRAM_reg_0_i_31_1),
        .I4(Q[1]),
        .I5(SRAM_reg_0_i_31_2),
        .O(SRAM_reg_0_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_69
       (.I0(SRAM_reg_0_i_53),
        .I1(\priority_reg[5]_3 ),
        .I2(last_spk_in_burst_int1[0]),
        .I3(SRAM_reg_0_i_53_0),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_0_i_92_n_0),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_91
       (.I0(SRAM_reg_0_i_130_n_0),
        .I1(SRAM_reg_0_i_68),
        .I2(last_spk_in_burst_int1[2]),
        .I3(SRAM_reg_0_i_68_0),
        .I4(last_spk_in_burst_int1[3]),
        .I5(SRAM_reg_0_i_68_1),
        .O(\priority_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_92
       (.I0(\priority_reg[7] ),
        .I1(SRAM_reg_0_i_69_0),
        .I2(last_spk_in_burst_int1[2]),
        .I3(SRAM_reg_0_i_69_1),
        .I4(last_spk_in_burst_int1[3]),
        .I5(SRAM_reg_0_i_69_2),
        .O(SRAM_reg_0_i_92_n_0));
  LUT6 #(
    .INIT(64'hBC3DFFFFA815FFFF)) 
    empty_i_10__34
       (.I0(Q[2]),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(empty_i_5__55_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(empty_i_5__55_1),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFDFF00FF40FF03FF)) 
    empty_i_11__25
       (.I0(empty_i_5__55),
        .I1(empty_i_5__55_0),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\priority_reg[2]_rep__0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__33
       (.I0(empty0),
        .I1(push_req_n0135_out),
        .I2(pop_req_n0133_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__32
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__50
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\fill_cnt_reg[4]_1 ),
        .I2(empty_i_6__39_n_0),
        .I3(empty_i_7__47_n_0),
        .I4(\fill_cnt_reg[4]_0 ),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0135_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__37
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0133_out));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_6__27
       (.I0(empty_i_3__51),
        .I1(empty_i_3__51_0),
        .I2(empty_i_3__51_1),
        .O(\priority_reg[1]_rep ));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_6__39
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(empty_i_3__50_1),
        .I2(\genblk1[3].mem[3][8]_i_3__36 ),
        .I3(empty_i_3__50_0),
        .O(empty_i_6__39_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_7__47
       (.I0(empty_i_9__6_n_0),
        .I1(\priority_reg[3]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\priority_reg[2]_rep__0 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .O(empty_i_7__47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__6
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__6_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__33_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__33 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__38 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0133_out),
        .I3(push_req_n0135_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__38_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__33 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0133_out),
        .I3(push_req_n0135_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__33_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__33 
       (.I0(push_req_n0135_out),
        .I1(\fill_cnt[3]_i_2__33_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__33 
       (.I0(pop_req_n0133_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__33_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__33 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0135_out),
        .I2(pop_req_n0133_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__33_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__33 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__37_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__33_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__37 
       (.I0(\fill_cnt[3]_i_2__33_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(\fill_cnt[4]_i_4__28_n_0 ),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__28 
       (.I0(empty_i_3__50_0),
        .I1(\genblk1[3].mem[3][8]_i_3__36 ),
        .I2(empty_i_3__50_1),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\fill_cnt[4]_i_5__13_n_0 ),
        .I5(empty_i_9__6_n_0),
        .O(\fill_cnt[4]_i_4__28_n_0 ));
  LUT6 #(
    .INIT(64'h2020202AAAAA202A)) 
    \fill_cnt[4]_i_5__13 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\fill_cnt[4]_i_4__28_1 ),
        .I2(\fill_cnt[4]_i_4__28_0 ),
        .I3(\fill_cnt[4]_i_4__28_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\fill_cnt[4]_i_4__28_3 ),
        .O(\fill_cnt[4]_i_5__13_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__33_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__38_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__33_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__33_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__33_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__50 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0135_out),
        .O(\genblk1[0].mem[0][8]_i_1__50_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_139 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_139 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_139 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_139 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_139 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_139 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_139 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_139 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__50_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_139 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__49 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0135_out),
        .O(\genblk1[1].mem[1][8]_i_1__49_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_138 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_138 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_138 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_138 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_138 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_138 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_138 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_138 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__49_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_138 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__49 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0135_out),
        .O(\genblk1[2].mem[2][8]_i_1__49_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_137 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_137 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_137 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_137 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_137 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_137 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_137 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_137 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__49_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_137 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE57FFFFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_10__9 
       (.I0(Q[2]),
        .I1(\genblk1[3].mem[3][8]_i_3__36 ),
        .I2(\fill_cnt[4]_i_4__28_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\genblk1[3].mem[3][8]_i_8__21 ),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__49 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0135_out),
        .O(\genblk1[3].mem[3][8]_i_1__49_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    \genblk1[3].mem[3][8]_i_2__20 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[3].mem[3][8]_i_4__32_n_0 ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\genblk1[0].mem_reg[0][8]_1 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \genblk1[3].mem[3][8]_i_4__32 
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\priority_reg[1]_rep__2 ),
        .I5(\genblk1[0].mem_reg[0][8]_2 ),
        .O(\genblk1[3].mem[3][8]_i_4__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hF0EE)) 
    \genblk1[3].mem[3][8]_i_6__37 
       (.I0(\fill_cnt[4]_i_4__28_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__35 ),
        .I2(\genblk1[3].mem[3][8]_i_3__35_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__36 ),
        .O(\priority_reg[2]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \genblk1[3].mem[3][8]_i_6__44 
       (.I0(\priority_reg[3] ),
        .I1(\genblk1[3].mem[3][8]_i_3__36 ),
        .I2(\fill_cnt[4]_i_4__28_0 ),
        .O(\priority_reg[1]_rep__2 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_136 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_136 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_136 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_136 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_136 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_136 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_136 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_136 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__49_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_136 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__33 
       (.I0(pop_req_n0133_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__33 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0133_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__33_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__33_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__33_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__33 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__33 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__33 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__33 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__33 
       (.I0(push_req_n0135_out),
        .O(\write_ptr[4]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__33 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__33_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__33_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_27
   (empty_burst_fifo,
    \priority_reg[5] ,
    \priority_reg[1]_rep ,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[5]_2 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \fill_cnt_reg[4]_0 ,
    \write_ptr_reg[0]_0 ,
    Q,
    \genblk1[3].mem[3][8]_i_3__4 ,
    \genblk1[3].mem[3][8]_i_3__4_0 ,
    \genblk1[3].mem[3][8]_i_3__4_1 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_1 ,
    \write_ptr_reg[0]_2 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[3].mem[3][8]_i_5__16 ,
    \genblk1[3].mem[3][8]_i_5__16_0 ,
    \fill_cnt[4]_i_3__2_0 ,
    \fill_cnt[4]_i_3__2_1 ,
    \fill_cnt[4]_i_3__2_2 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \fill_cnt[4]_i_3__2_3 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    \fill_cnt[4]_i_3__2_4 ,
    \fill_cnt[4]_i_3__2_5 ,
    \fill_cnt[4]_i_3__2_6 ,
    last_spk_in_burst_int1,
    SRAM_reg_0_i_80,
    SRAM_reg_0_i_80_0,
    \AEROUT_ADDR[7]_i_23 ,
    \AEROUT_ADDR[7]_i_23_0 ,
    \AEROUT_ADDR[7]_i_23_1 ,
    \AEROUT_ADDR[7]_i_18 ,
    \AEROUT_ADDR[7]_i_18_0 ,
    \AEROUT_ADDR[7]_i_18_1 ,
    \AEROUT_ADDR[7]_i_51_0 ,
    \AEROUT_ADDR_reg[7]_i_128_0 ,
    SRAM_reg_0_i_127,
    \AEROUT_ADDR[7]_i_37_0 ,
    \AEROUT_ADDR_reg[7]_i_87_0 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_1 );
  output [0:0]empty_burst_fifo;
  output \priority_reg[5] ;
  output \priority_reg[1]_rep ;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[5]_2 ;
  output [2:0]\genblk1[1].mem_reg[1][4]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \write_ptr_reg[0]_0 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_3__4 ;
  input \genblk1[3].mem[3][8]_i_3__4_0 ;
  input \genblk1[3].mem[3][8]_i_3__4_1 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_1 ;
  input \write_ptr_reg[0]_2 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[3].mem[3][8]_i_5__16 ;
  input \genblk1[3].mem[3][8]_i_5__16_0 ;
  input \fill_cnt[4]_i_3__2_0 ;
  input \fill_cnt[4]_i_3__2_1 ;
  input \fill_cnt[4]_i_3__2_2 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \fill_cnt[4]_i_3__2_3 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input \fill_cnt[4]_i_3__2_4 ;
  input \fill_cnt[4]_i_3__2_5 ;
  input \fill_cnt[4]_i_3__2_6 ;
  input [6:0]last_spk_in_burst_int1;
  input SRAM_reg_0_i_80;
  input SRAM_reg_0_i_80_0;
  input \AEROUT_ADDR[7]_i_23 ;
  input \AEROUT_ADDR[7]_i_23_0 ;
  input \AEROUT_ADDR[7]_i_23_1 ;
  input \AEROUT_ADDR[7]_i_18 ;
  input \AEROUT_ADDR[7]_i_18_0 ;
  input \AEROUT_ADDR[7]_i_18_1 ;
  input \AEROUT_ADDR[7]_i_51_0 ;
  input \AEROUT_ADDR_reg[7]_i_128_0 ;
  input [5:0]SRAM_reg_0_i_127;
  input \AEROUT_ADDR[7]_i_37_0 ;
  input \AEROUT_ADDR_reg[7]_i_87_0 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_1 ;

  wire \AEROUT_ADDR[7]_i_18 ;
  wire \AEROUT_ADDR[7]_i_18_0 ;
  wire \AEROUT_ADDR[7]_i_18_1 ;
  wire \AEROUT_ADDR[7]_i_23 ;
  wire \AEROUT_ADDR[7]_i_23_0 ;
  wire \AEROUT_ADDR[7]_i_23_1 ;
  wire \AEROUT_ADDR[7]_i_37_0 ;
  wire \AEROUT_ADDR[7]_i_415_n_0 ;
  wire \AEROUT_ADDR[7]_i_51_0 ;
  wire \AEROUT_ADDR[7]_i_603_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_128_0 ;
  wire \AEROUT_ADDR_reg[7]_i_128_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_191_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_279_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_87_0 ;
  wire \AEROUT_ADDR_reg[7]_i_87_n_0 ;
  wire CLK;
  wire [5:0]Q;
  wire [5:0]SRAM_reg_0_i_127;
  wire SRAM_reg_0_i_80;
  wire SRAM_reg_0_i_80_0;
  wire [323:315]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__34_n_0;
  wire empty_i_5__55_n_0;
  wire empty_i_6__41_n_0;
  wire empty_i_8__4_n_0;
  wire \fill_cnt[0]_i_1__34_n_0 ;
  wire \fill_cnt[1]_i_1__3_n_0 ;
  wire \fill_cnt[2]_i_1__34_n_0 ;
  wire \fill_cnt[3]_i_1__34_n_0 ;
  wire \fill_cnt[3]_i_2__34_n_0 ;
  wire \fill_cnt[4]_i_1__34_n_0 ;
  wire \fill_cnt[4]_i_2__34_n_0 ;
  wire \fill_cnt[4]_i_3__2_0 ;
  wire \fill_cnt[4]_i_3__2_1 ;
  wire \fill_cnt[4]_i_3__2_2 ;
  wire \fill_cnt[4]_i_3__2_3 ;
  wire \fill_cnt[4]_i_3__2_4 ;
  wire \fill_cnt[4]_i_3__2_5 ;
  wire \fill_cnt[4]_i_3__2_6 ;
  wire \fill_cnt[4]_i_3__2_n_0 ;
  wire \fill_cnt[4]_i_4__20_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__49_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_143 ;
  wire \genblk1[1].mem[1][8]_i_1__48_n_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_1 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_142 ;
  wire \genblk1[2].mem[2][8]_i_1__48_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_141 ;
  wire \genblk1[3].mem[3][8]_i_1__48_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__35_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__4 ;
  wire \genblk1[3].mem[3][8]_i_3__4_0 ;
  wire \genblk1[3].mem[3][8]_i_3__4_1 ;
  wire \genblk1[3].mem[3][8]_i_5__16 ;
  wire \genblk1[3].mem[3][8]_i_5__16_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_140 ;
  wire [35:35]last_spk_in_burst_fifo;
  wire [6:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0137_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire push_req_n0139_out;
  wire \read_ptr[0]_i_1__34_n_0 ;
  wire \read_ptr[1]_i_1__34_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__34_n_0 ;
  wire \write_ptr[4]_i_1__34_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;
  wire \write_ptr_reg[0]_2 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_161 
       (.I0(data_out_fifo[321]),
        .I1(last_spk_in_burst_int1[5]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(SRAM_reg_0_i_127[3]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_180 
       (.I0(data_out_fifo[323]),
        .I1(last_spk_in_burst_int1[5]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(SRAM_reg_0_i_127[5]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_227 
       (.I0(data_out_fifo[322]),
        .I1(last_spk_in_burst_int1[5]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(SRAM_reg_0_i_127[4]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_296 
       (.I0(data_out_fifo[320]),
        .I1(last_spk_in_burst_int1[5]),
        .I2(SRAM_reg_0_i_127[2]),
        .I3(last_spk_in_burst_int1[6]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_327 
       (.I0(\genblk1[1].mem_reg[1]_142 [2]),
        .I1(\genblk1[0].mem_reg[0]_143 [2]),
        .I2(\genblk1[3].mem_reg[3]_140 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [2]),
        .O(\genblk1[1].mem_reg[1][4]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_361 
       (.I0(\genblk1[1].mem_reg[1]_142 [6]),
        .I1(\genblk1[0].mem_reg[0]_143 [6]),
        .I2(\genblk1[3].mem_reg[3]_140 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [6]),
        .O(data_out_fifo[321]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_37 
       (.I0(\AEROUT_ADDR_reg[7]_i_87_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_18 ),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_18_0 ),
        .I4(last_spk_in_burst_int1[2]),
        .I5(\AEROUT_ADDR[7]_i_18_1 ),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_393 
       (.I0(\genblk1[1].mem_reg[1]_142 [8]),
        .I1(\genblk1[0].mem_reg[0]_143 [8]),
        .I2(\genblk1[3].mem_reg[3]_140 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [8]),
        .O(data_out_fifo[323]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_415 
       (.I0(data_out_fifo[315]),
        .I1(last_spk_in_burst_int1[5]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(SRAM_reg_0_i_127[0]),
        .O(\AEROUT_ADDR[7]_i_415_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_459 
       (.I0(\genblk1[1].mem_reg[1]_142 [4]),
        .I1(\genblk1[0].mem_reg[0]_143 [4]),
        .I2(\genblk1[3].mem_reg[3]_140 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_490 
       (.I0(\genblk1[1].mem_reg[1]_142 [7]),
        .I1(\genblk1[0].mem_reg[0]_143 [7]),
        .I2(\genblk1[3].mem_reg[3]_140 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [7]),
        .O(data_out_fifo[322]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_51 
       (.I0(\AEROUT_ADDR_reg[7]_i_128_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_23 ),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_23_0 ),
        .I4(last_spk_in_burst_int1[2]),
        .I5(\AEROUT_ADDR[7]_i_23_1 ),
        .O(\priority_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_531 
       (.I0(\genblk1[1].mem_reg[1]_142 [3]),
        .I1(\genblk1[0].mem_reg[0]_143 [3]),
        .I2(\genblk1[3].mem_reg[3]_140 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [3]),
        .O(\genblk1[1].mem_reg[1][4]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_603 
       (.I0(data_out_fifo[316]),
        .I1(last_spk_in_burst_int1[5]),
        .I2(last_spk_in_burst_int1[6]),
        .I3(SRAM_reg_0_i_127[1]),
        .O(\AEROUT_ADDR[7]_i_603_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_637 
       (.I0(\genblk1[1].mem_reg[1]_142 [5]),
        .I1(\genblk1[0].mem_reg[0]_143 [5]),
        .I2(\genblk1[3].mem_reg[3]_140 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [5]),
        .O(data_out_fifo[320]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_743 
       (.I0(\genblk1[1].mem_reg[1]_142 [0]),
        .I1(\genblk1[0].mem_reg[0]_143 [0]),
        .I2(\genblk1[3].mem_reg[3]_140 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [0]),
        .O(data_out_fifo[315]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_855 
       (.I0(\genblk1[1].mem_reg[1]_142 [1]),
        .I1(\genblk1[0].mem_reg[0]_143 [1]),
        .I2(\genblk1[3].mem_reg[3]_140 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_141 [1]),
        .O(data_out_fifo[316]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_128 
       (.I0(\AEROUT_ADDR_reg[7]_i_279_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_51_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_128_n_0 ),
        .S(last_spk_in_burst_int1[3]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_191 
       (.I0(\AEROUT_ADDR[7]_i_415_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_87_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_191_n_0 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_279 
       (.I0(\AEROUT_ADDR[7]_i_603_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_128_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_279_n_0 ),
        .S(last_spk_in_burst_int1[4]));
  MUXF8 \AEROUT_ADDR_reg[7]_i_87 
       (.I0(\AEROUT_ADDR_reg[7]_i_191_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_37_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_87_n_0 ),
        .S(last_spk_in_burst_int1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_0_i_111
       (.I0(\priority_reg[5]_1 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(SRAM_reg_0_i_80),
        .I3(last_spk_in_burst_int1[1]),
        .I4(SRAM_reg_0_i_80_0),
        .O(\priority_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__34
       (.I0(empty0),
        .I1(push_req_n0139_out),
        .I2(pop_req_n0137_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__33
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__49
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(empty_i_5__55_n_0),
        .I3(empty_i_6__41_n_0),
        .I4(\write_ptr_reg[0]_1 ),
        .I5(\write_ptr_reg[0]_2 ),
        .O(push_req_n0139_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__3
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0137_out));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_5__55
       (.I0(\genblk1[0].mem_reg[0][8]_14 ),
        .I1(\fill_cnt[4]_i_3__2_4 ),
        .I2(\fill_cnt[4]_i_3__2_5 ),
        .I3(\fill_cnt[4]_i_3__2_6 ),
        .O(empty_i_5__55_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_6__41
       (.I0(empty_i_8__4_n_0),
        .I1(\fill_cnt[4]_i_3__2_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\fill_cnt[4]_i_3__2_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .O(empty_i_6__41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__4
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__4_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__34_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__34 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__3 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0137_out),
        .I3(push_req_n0139_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__34 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0137_out),
        .I3(push_req_n0139_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__34_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__34 
       (.I0(push_req_n0139_out),
        .I1(\fill_cnt[3]_i_2__34_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__34 
       (.I0(pop_req_n0137_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__34_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__34 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0139_out),
        .I2(pop_req_n0137_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__34_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__34 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__2_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__34_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \fill_cnt[4]_i_3__2 
       (.I0(\fill_cnt[3]_i_2__34_n_0 ),
        .I1(\fill_cnt[4]_i_4__20_n_0 ),
        .I2(empty_i_6__41_n_0),
        .I3(empty_i_5__55_n_0),
        .I4(\fill_cnt_reg[4]_0 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \fill_cnt[4]_i_4__20 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\fill_cnt[4]_i_3__2_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(\fill_cnt[4]_i_3__2_1 ),
        .O(\fill_cnt[4]_i_4__20_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__34_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__3_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__34_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__34_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__34_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__49 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0139_out),
        .O(\genblk1[0].mem[0][8]_i_1__49_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[0].mem_reg[0]_143 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[0].mem_reg[0]_143 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[0].mem_reg[0]_143 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[0].mem_reg[0]_143 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[0].mem_reg[0]_143 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[0].mem_reg[0]_143 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[0].mem_reg[0]_143 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[0].mem_reg[0]_143 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__49_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_143 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__48 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0139_out),
        .O(\genblk1[1].mem[1][8]_i_1__48_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[1].mem_reg[1]_142 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[1].mem_reg[1]_142 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[1].mem_reg[1]_142 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[1].mem_reg[1]_142 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[1].mem_reg[1]_142 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[1].mem_reg[1]_142 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[1].mem_reg[1]_142 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[1].mem_reg[1]_142 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__48_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_142 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__48 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0139_out),
        .O(\genblk1[2].mem[2][8]_i_1__48_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[2].mem_reg[2]_141 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[2].mem_reg[2]_141 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[2].mem_reg[2]_141 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[2].mem_reg[2]_141 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[2].mem_reg[2]_141 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[2].mem_reg[2]_141 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[2].mem_reg[2]_141 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[2].mem_reg[2]_141 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__48_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_141 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__48 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0139_out),
        .O(\genblk1[3].mem[3][8]_i_1__48_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    \genblk1[3].mem[3][8]_i_2__21 
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[3].mem[3][8]_i_3__35_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\priority_reg[2]_rep ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h5700FFFF57005700)) 
    \genblk1[3].mem[3][8]_i_3__35 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_12 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_13 ),
        .I5(\genblk1[0].mem_reg[0][8]_14 ),
        .O(\genblk1[3].mem[3][8]_i_3__35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__6 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\priority_reg[5] ),
        .O(\priority_reg[1]_rep ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_4__24 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(\priority_reg[2]_rep_0 ),
        .O(\priority_reg[2]_rep ));
  LUT6 #(
    .INIT(64'hFAFAEEEEFFFFFF55)) 
    \genblk1[3].mem[3][8]_i_5__50 
       (.I0(Q[3]),
        .I1(\genblk1[3].mem[3][8]_i_3__4 ),
        .I2(\genblk1[3].mem[3][8]_i_3__4_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__4_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \genblk1[3].mem[3][8]_i_6__21 
       (.I0(\genblk1[3].mem[3][8]_i_5__16 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\genblk1[3].mem[3][8]_i_5__16_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\priority_reg[2]_rep_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[3].mem_reg[3]_140 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[3].mem_reg[3]_140 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[3].mem_reg[3]_140 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[3].mem_reg[3]_140 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[3].mem_reg[3]_140 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[3].mem_reg[3]_140 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[3].mem_reg[3]_140 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[3].mem_reg[3]_140 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__48_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_140 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__34 
       (.I0(pop_req_n0137_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__34 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0137_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__34_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__34_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__34_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__34 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__34 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__34 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__34 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__34 
       (.I0(push_req_n0139_out),
        .O(\write_ptr[4]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__34 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__34_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__34_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_28
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[7] ,
    \priority_reg[7]_0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[2]_rep__0_0 ,
    \priority_reg[2]_rep__0_1 ,
    \priority_reg[2]_rep__0_2 ,
    \priority_reg[5] ,
    \priority_reg[4] ,
    \priority_reg[2]_rep__0_3 ,
    \priority_reg[2]_rep__0_4 ,
    \priority_reg[2]_rep__0_5 ,
    \priority_reg[1]_rep__1 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[3].mem[3][8]_i_3__35 ,
    \genblk1[3].mem[3][8]_i_3__35_0 ,
    \genblk1[3].mem[3][8]_i_3__35_1 ,
    Q,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    empty_i_3__49,
    empty_i_3__49_0,
    \fill_cnt[4]_i_4__20 ,
    \fill_cnt[4]_i_4__20_0 ,
    empty_i_10__12,
    empty_i_10__12_0,
    empty_i_10__12_1,
    empty_i_7__32,
    empty_i_7__32_0,
    empty_i_7__32_1,
    empty_i_7__32_2,
    empty_i_7__32_3,
    empty_i_7__32_4,
    \genblk1[3].mem[3][8]_i_3__36 ,
    \genblk1[3].mem[3][8]_i_3__36_0 ,
    \genblk1[3].mem[3][8]_i_3__36_1 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[3].mem[3][8]_i_6__30 ,
    empty_i_6__41,
    \genblk1[3].mem[3][8]_i_6__37 ,
    \fill_cnt[4]_i_4__29_0 ,
    \AEROUT_ADDR_reg[7]_i_286_0 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[7]_i_131 ,
    \AEROUT_ADDR_reg[7]_i_90 ,
    \AEROUT_ADDR_reg[7]_i_112 ,
    \AEROUT_ADDR_reg[7]_i_79 ,
    \AEROUT_ADDR_reg[7]_i_139 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[7] ;
  output \priority_reg[7]_0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[2]_rep__0_0 ;
  output \priority_reg[2]_rep__0_1 ;
  output \priority_reg[2]_rep__0_2 ;
  output \priority_reg[5] ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep__0_3 ;
  output \priority_reg[2]_rep__0_4 ;
  output \priority_reg[2]_rep__0_5 ;
  output \priority_reg[1]_rep__1 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[3].mem[3][8]_i_3__35 ;
  input \genblk1[3].mem[3][8]_i_3__35_0 ;
  input \genblk1[3].mem[3][8]_i_3__35_1 ;
  input [5:0]Q;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input empty_i_3__49;
  input empty_i_3__49_0;
  input \fill_cnt[4]_i_4__20 ;
  input \fill_cnt[4]_i_4__20_0 ;
  input empty_i_10__12;
  input empty_i_10__12_0;
  input empty_i_10__12_1;
  input empty_i_7__32;
  input empty_i_7__32_0;
  input empty_i_7__32_1;
  input empty_i_7__32_2;
  input empty_i_7__32_3;
  input empty_i_7__32_4;
  input \genblk1[3].mem[3][8]_i_3__36 ;
  input \genblk1[3].mem[3][8]_i_3__36_0 ;
  input \genblk1[3].mem[3][8]_i_3__36_1 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[3].mem[3][8]_i_6__30 ;
  input empty_i_6__41;
  input \genblk1[3].mem[3][8]_i_6__37 ;
  input \fill_cnt[4]_i_4__29_0 ;
  input [8:0]\AEROUT_ADDR_reg[7]_i_286_0 ;
  input [2:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR_reg[7]_i_131 ;
  input \AEROUT_ADDR_reg[7]_i_90 ;
  input \AEROUT_ADDR_reg[7]_i_112 ;
  input \AEROUT_ADDR_reg[7]_i_79 ;
  input \AEROUT_ADDR_reg[7]_i_139 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[7]_i_389_n_0 ;
  wire \AEROUT_ADDR[7]_i_429_n_0 ;
  wire \AEROUT_ADDR[7]_i_526_n_0 ;
  wire \AEROUT_ADDR[7]_i_617_n_0 ;
  wire \AEROUT_ADDR[7]_i_653_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_112 ;
  wire \AEROUT_ADDR_reg[7]_i_131 ;
  wire \AEROUT_ADDR_reg[7]_i_139 ;
  wire [8:0]\AEROUT_ADDR_reg[7]_i_286_0 ;
  wire \AEROUT_ADDR_reg[7]_i_79 ;
  wire \AEROUT_ADDR_reg[7]_i_90 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [332:324]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_10__12;
  wire empty_i_10__12_0;
  wire empty_i_10__12_1;
  wire empty_i_1__35_n_0;
  wire empty_i_3__49;
  wire empty_i_3__49_0;
  wire empty_i_6__40_n_0;
  wire empty_i_6__41;
  wire empty_i_7__32;
  wire empty_i_7__32_0;
  wire empty_i_7__32_1;
  wire empty_i_7__32_2;
  wire empty_i_7__32_3;
  wire empty_i_7__32_4;
  wire empty_i_7__48_n_0;
  wire empty_i_9__7_n_0;
  wire \fill_cnt[0]_i_1__35_n_0 ;
  wire \fill_cnt[1]_i_1__45_n_0 ;
  wire \fill_cnt[2]_i_1__35_n_0 ;
  wire \fill_cnt[3]_i_1__35_n_0 ;
  wire \fill_cnt[3]_i_2__35_n_0 ;
  wire \fill_cnt[4]_i_1__35_n_0 ;
  wire \fill_cnt[4]_i_2__35_n_0 ;
  wire \fill_cnt[4]_i_3__44_n_0 ;
  wire \fill_cnt[4]_i_4__20 ;
  wire \fill_cnt[4]_i_4__20_0 ;
  wire \fill_cnt[4]_i_4__29_0 ;
  wire \fill_cnt[4]_i_4__29_n_0 ;
  wire \fill_cnt[4]_i_5__15_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__48_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire [8:0]\genblk1[0].mem_reg[0]_147 ;
  wire \genblk1[1].mem[1][8]_i_1__47_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_146 ;
  wire \genblk1[2].mem[2][8]_i_1__47_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_145 ;
  wire \genblk1[3].mem[3][8]_i_1__47_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__35 ;
  wire \genblk1[3].mem[3][8]_i_3__35_0 ;
  wire \genblk1[3].mem[3][8]_i_3__35_1 ;
  wire \genblk1[3].mem[3][8]_i_3__36 ;
  wire \genblk1[3].mem[3][8]_i_3__36_0 ;
  wire \genblk1[3].mem[3][8]_i_3__36_1 ;
  wire \genblk1[3].mem[3][8]_i_4__50_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__30 ;
  wire \genblk1[3].mem[3][8]_i_6__37 ;
  wire [8:0]\genblk1[3].mem_reg[3]_144 ;
  wire [36:36]last_spk_in_burst_fifo;
  wire [2:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0141_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__1 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__0_1 ;
  wire \priority_reg[2]_rep__0_2 ;
  wire \priority_reg[2]_rep__0_3 ;
  wire \priority_reg[2]_rep__0_4 ;
  wire \priority_reg[2]_rep__0_5 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire push_req_n0143_out;
  wire \read_ptr[0]_i_1__35_n_0 ;
  wire \read_ptr[1]_i_1__35_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__35_n_0 ;
  wire \write_ptr[4]_i_1__35_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_143 
       (.I0(data_out_fifo[325]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_211 
       (.I0(data_out_fifo[327]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_266 
       (.I0(data_out_fifo[326]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_272 
       (.I0(data_out_fifo[324]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_310 
       (.I0(\genblk1[1].mem_reg[1]_146 [1]),
        .I1(\genblk1[0].mem_reg[0]_147 [1]),
        .I2(\genblk1[3].mem_reg[3]_144 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [1]),
        .O(data_out_fifo[325]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_389 
       (.I0(data_out_fifo[329]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [5]),
        .O(\AEROUT_ADDR[7]_i_389_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_429 
       (.I0(data_out_fifo[331]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [7]),
        .O(\AEROUT_ADDR[7]_i_429_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_451 
       (.I0(\genblk1[1].mem_reg[1]_146 [3]),
        .I1(\genblk1[0].mem_reg[0]_147 [3]),
        .I2(\genblk1[3].mem_reg[3]_144 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [3]),
        .O(data_out_fifo[327]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_526 
       (.I0(data_out_fifo[330]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [6]),
        .O(\AEROUT_ADDR[7]_i_526_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_578 
       (.I0(\genblk1[1].mem_reg[1]_146 [2]),
        .I1(\genblk1[0].mem_reg[0]_147 [2]),
        .I2(\genblk1[3].mem_reg[3]_144 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [2]),
        .O(data_out_fifo[326]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_589 
       (.I0(\genblk1[1].mem_reg[1]_146 [0]),
        .I1(\genblk1[0].mem_reg[0]_147 [0]),
        .I2(\genblk1[3].mem_reg[3]_144 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [0]),
        .O(data_out_fifo[324]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_617 
       (.I0(data_out_fifo[332]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_286_0 [8]),
        .O(\AEROUT_ADDR[7]_i_617_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_653 
       (.I0(data_out_fifo[328]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR_reg[7]_i_286_0 [4]),
        .I3(last_spk_in_burst_int1[2]),
        .O(\AEROUT_ADDR[7]_i_653_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_731 
       (.I0(\genblk1[1].mem_reg[1]_146 [5]),
        .I1(\genblk1[0].mem_reg[0]_147 [5]),
        .I2(\genblk1[3].mem_reg[3]_144 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [5]),
        .O(data_out_fifo[329]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_771 
       (.I0(\genblk1[1].mem_reg[1]_146 [7]),
        .I1(\genblk1[0].mem_reg[0]_147 [7]),
        .I2(\genblk1[3].mem_reg[3]_144 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [7]),
        .O(data_out_fifo[331]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_819 
       (.I0(\genblk1[1].mem_reg[1]_146 [6]),
        .I1(\genblk1[0].mem_reg[0]_147 [6]),
        .I2(\genblk1[3].mem_reg[3]_144 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [6]),
        .O(data_out_fifo[330]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_883 
       (.I0(\genblk1[1].mem_reg[1]_146 [8]),
        .I1(\genblk1[0].mem_reg[0]_147 [8]),
        .I2(\genblk1[3].mem_reg[3]_144 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [8]),
        .O(data_out_fifo[332]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_939 
       (.I0(\genblk1[1].mem_reg[1]_146 [4]),
        .I1(\genblk1[0].mem_reg[0]_147 [4]),
        .I2(\genblk1[3].mem_reg[3]_144 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_145 [4]),
        .O(data_out_fifo[328]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_175 
       (.I0(\AEROUT_ADDR[7]_i_389_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_79 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_198 
       (.I0(\AEROUT_ADDR[7]_i_429_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_90 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_245 
       (.I0(\AEROUT_ADDR[7]_i_526_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_112 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_286 
       (.I0(\AEROUT_ADDR[7]_i_617_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_131 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_304 
       (.I0(\AEROUT_ADDR[7]_i_653_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_139 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[0]));
  LUT6 #(
    .INIT(64'hEEF0FFFFEEF00000)) 
    empty_i_10__13
       (.I0(Q[3]),
        .I1(\fill_cnt[4]_i_4__20 ),
        .I2(\fill_cnt[4]_i_4__20_0 ),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_3__35_0 ),
        .I5(\priority_reg[4] ),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hD853FFFFC813FFFF)) 
    empty_i_10__33
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_6__37 ),
        .O(\priority_reg[1]_rep__1 ));
  LUT6 #(
    .INIT(64'hFFFF0000BABA0050)) 
    empty_i_11__9
       (.I0(Q[2]),
        .I1(empty_i_10__12),
        .I2(empty_i_10__12_0),
        .I3(empty_i_10__12_1),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\priority_reg[4] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__35
       (.I0(empty0),
        .I1(push_req_n0143_out),
        .I2(pop_req_n0141_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__34
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__48
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\priority_reg[7]_0 ),
        .I2(empty_i_6__40_n_0),
        .I3(empty_i_7__48_n_0),
        .I4(\priority_reg[7] ),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0143_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__44
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0141_out));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_6__40
       (.I0(\priority_reg[2]_rep__0_2 ),
        .I1(\priority_reg[2]_rep__0_4 ),
        .I2(\genblk1[3].mem[3][8]_i_3__35_1 ),
        .I3(\priority_reg[2]_rep__0_3 ),
        .O(empty_i_6__40_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_7__23
       (.I0(empty_i_3__49),
        .I1(empty_i_3__49_0),
        .I2(\priority_reg[5] ),
        .O(\priority_reg[1]_rep ));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_7__48
       (.I0(empty_i_9__7_n_0),
        .I1(\priority_reg[1]_rep__1 ),
        .I2(\priority_reg[2]_rep__0_0 ),
        .O(empty_i_7__48_n_0));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    empty_i_9__39
       (.I0(empty_i_7__32),
        .I1(empty_i_7__32_0),
        .I2(empty_i_7__32_1),
        .I3(empty_i_7__32_2),
        .I4(empty_i_7__32_3),
        .I5(empty_i_7__32_4),
        .O(\priority_reg[2]_rep__0_4 ));
  LUT6 #(
    .INIT(64'hEE600077FFFFFFFF)) 
    empty_i_9__45
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__41),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[2]_rep__0_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__7
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__7_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__35_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__35 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__45 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0141_out),
        .I3(push_req_n0143_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__45_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__35 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0141_out),
        .I3(push_req_n0143_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__35_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__35 
       (.I0(push_req_n0143_out),
        .I1(\fill_cnt[3]_i_2__35_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__35 
       (.I0(pop_req_n0141_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__35_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__35 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0143_out),
        .I2(pop_req_n0141_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__35_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__35 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__44_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__35_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__44 
       (.I0(\fill_cnt[3]_i_2__35_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\priority_reg[7] ),
        .I3(\fill_cnt[4]_i_4__29_n_0 ),
        .I4(\priority_reg[7]_0 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__29 
       (.I0(\priority_reg[2]_rep__0_3 ),
        .I1(\genblk1[3].mem[3][8]_i_3__35_1 ),
        .I2(\priority_reg[2]_rep__0_4 ),
        .I3(\priority_reg[2]_rep__0_2 ),
        .I4(\fill_cnt[4]_i_5__15_n_0 ),
        .I5(empty_i_9__7_n_0),
        .O(\fill_cnt[4]_i_4__29_n_0 ));
  LUT6 #(
    .INIT(64'h00AAA0A0202020AA)) 
    \fill_cnt[4]_i_5__15 
       (.I0(\priority_reg[2]_rep__0_0 ),
        .I1(\genblk1[3].mem[3][8]_i_6__37 ),
        .I2(\genblk1[3].mem[3][8]_i_3__36_1 ),
        .I3(\fill_cnt[4]_i_4__29_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_0 ),
        .O(\fill_cnt[4]_i_5__15_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__35_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__45_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__35_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__35_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__35_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__48 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0143_out),
        .O(\genblk1[0].mem[0][8]_i_1__48_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_147 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_147 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_147 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_147 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_147 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_147 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_147 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_147 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__48_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_147 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__47 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0143_out),
        .O(\genblk1[1].mem[1][8]_i_1__47_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_146 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_146 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_146 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_146 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_146 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_146 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_146 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_146 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__47_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_146 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__47 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0143_out),
        .O(\genblk1[2].mem[2][8]_i_1__47_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_145 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_145 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_145 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_145 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_145 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_145 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_145 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_145 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__47_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_145 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__47 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0143_out),
        .O(\genblk1[3].mem[3][8]_i_1__47_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    \genblk1[3].mem[3][8]_i_2__18 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[3].mem[3][8]_i_4__50_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\genblk1[0].mem_reg[0][8]_2 ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \genblk1[3].mem[3][8]_i_3__44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\priority_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h02AAAAAAAAAAAAAA)) 
    \genblk1[3].mem[3][8]_i_4__40 
       (.I0(\priority_reg[7]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\priority_reg[2]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \genblk1[3].mem[3][8]_i_4__43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\priority_reg[7] ));
  LUT6 #(
    .INIT(64'h10FF55FF10101010)) 
    \genblk1[3].mem[3][8]_i_4__50 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\priority_reg[2]_rep__0 ),
        .I2(\priority_reg[2]_rep__0_0 ),
        .I3(\priority_reg[2]_rep__1 ),
        .I4(\priority_reg[2]_rep__0_1 ),
        .I5(\priority_reg[2]_rep__0_2 ),
        .O(\genblk1[3].mem[3][8]_i_4__50_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BB88BBBB)) 
    \genblk1[3].mem[3][8]_i_5__40 
       (.I0(\priority_reg[2]_rep__0_5 ),
        .I1(empty_i_7__32_0),
        .I2(\genblk1[3].mem[3][8]_i_3__36 ),
        .I3(\genblk1[3].mem[3][8]_i_3__36_0 ),
        .I4(\genblk1[3].mem[3][8]_i_3__36_1 ),
        .I5(empty_i_7__32_3),
        .O(\priority_reg[2]_rep__0_1 ));
  LUT6 #(
    .INIT(64'h02AAAAAAAAAAAAAA)) 
    \genblk1[3].mem[3][8]_i_5__44 
       (.I0(\priority_reg[7] ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\priority_reg[2]_rep__0_2 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \genblk1[3].mem[3][8]_i_5__46 
       (.I0(\genblk1[3].mem[3][8]_i_3__35 ),
        .I1(\genblk1[3].mem[3][8]_i_3__35_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__35_1 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hFFD7D7FFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_6__39 
       (.I0(\genblk1[3].mem[3][8]_i_6__37 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE1FFFFFF)) 
    \genblk1[3].mem[3][8]_i_9__13 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_6__30 ),
        .O(\priority_reg[2]_rep__0_5 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_144 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_144 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_144 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_144 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_144 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_144 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_144 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_144 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__47_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_144 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__35 
       (.I0(pop_req_n0141_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__35 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0141_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__35_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__35_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__35_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__35 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__35 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__35 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__35 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__35 
       (.I0(push_req_n0143_out),
        .O(\write_ptr[4]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__35 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__35_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__35_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_29
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \write_ptr_reg[0]_0 ,
    Q,
    \genblk1[3].mem[3][8]_i_5__15 ,
    \genblk1[3].mem[3][8]_i_5__15_0 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    empty_i_3__46,
    empty_i_3__46_0,
    empty_i_3__46_1,
    \fill_cnt[4]_i_3__9_0 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    empty_i_3__47_0,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    empty_i_3__47_1,
    \fill_cnt[4]_i_4__26_0 ,
    \fill_cnt[4]_i_4__26_1 ,
    \fill_cnt[4]_i_4__26_2 ,
    \fill_cnt[4]_i_4__26_3 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[7]_i_133 ,
    \AEROUT_ADDR_reg[7]_i_149_0 ,
    \AEROUT_ADDR_reg[7]_i_67 ,
    \AEROUT_ADDR_reg[7]_i_127 ,
    SRAM_reg_0_i_129,
    SRAM_reg_0_i_123,
    \AEROUT_ADDR_reg[7]_i_75 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[7] ;
  output [2:0]\genblk1[1].mem_reg[1][2]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \write_ptr_reg[0]_0 ;
  input [2:0]Q;
  input \genblk1[3].mem[3][8]_i_5__15 ;
  input \genblk1[3].mem[3][8]_i_5__15_0 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input empty_i_3__46;
  input empty_i_3__46_0;
  input empty_i_3__46_1;
  input \fill_cnt[4]_i_3__9_0 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input empty_i_3__47_0;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input empty_i_3__47_1;
  input \fill_cnt[4]_i_4__26_0 ;
  input \fill_cnt[4]_i_4__26_1 ;
  input \fill_cnt[4]_i_4__26_2 ;
  input \fill_cnt[4]_i_4__26_3 ;
  input [2:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR_reg[7]_i_133 ;
  input [5:0]\AEROUT_ADDR_reg[7]_i_149_0 ;
  input \AEROUT_ADDR_reg[7]_i_67 ;
  input \AEROUT_ADDR_reg[7]_i_127 ;
  input SRAM_reg_0_i_129;
  input SRAM_reg_0_i_123;
  input \AEROUT_ADDR_reg[7]_i_75 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[7]_i_187_n_0 ;
  wire \AEROUT_ADDR[7]_i_234_n_0 ;
  wire \AEROUT_ADDR[7]_i_322_n_0 ;
  wire \AEROUT_ADDR[7]_i_373_n_0 ;
  wire \AEROUT_ADDR[7]_i_601_n_0 ;
  wire \AEROUT_ADDR[7]_i_625_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_127 ;
  wire \AEROUT_ADDR_reg[7]_i_133 ;
  wire [5:0]\AEROUT_ADDR_reg[7]_i_149_0 ;
  wire \AEROUT_ADDR_reg[7]_i_67 ;
  wire \AEROUT_ADDR_reg[7]_i_75 ;
  wire CLK;
  wire [7:0]D;
  wire [2:0]Q;
  wire SRAM_reg_0_i_123;
  wire SRAM_reg_0_i_129;
  wire [341:336]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__36_n_0;
  wire empty_i_3__46;
  wire empty_i_3__46_0;
  wire empty_i_3__46_1;
  wire empty_i_3__47_0;
  wire empty_i_3__47_1;
  wire empty_i_5__44_n_0;
  wire empty_i_6__52_n_0;
  wire empty_i_9__8_n_0;
  wire \fill_cnt[0]_i_1__36_n_0 ;
  wire \fill_cnt[1]_i_1__10_n_0 ;
  wire \fill_cnt[2]_i_1__36_n_0 ;
  wire \fill_cnt[3]_i_1__36_n_0 ;
  wire \fill_cnt[3]_i_2__36_n_0 ;
  wire \fill_cnt[4]_i_1__36_n_0 ;
  wire \fill_cnt[4]_i_2__36_n_0 ;
  wire \fill_cnt[4]_i_3__9_0 ;
  wire \fill_cnt[4]_i_3__9_n_0 ;
  wire \fill_cnt[4]_i_4__26_0 ;
  wire \fill_cnt[4]_i_4__26_1 ;
  wire \fill_cnt[4]_i_4__26_2 ;
  wire \fill_cnt[4]_i_4__26_3 ;
  wire \fill_cnt[4]_i_4__26_n_0 ;
  wire \fill_cnt[4]_i_5__14_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__47_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_151 ;
  wire \genblk1[1].mem[1][8]_i_1__46_n_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][2]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_150 ;
  wire \genblk1[2].mem[2][8]_i_1__46_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_149 ;
  wire \genblk1[3].mem[3][8]_i_1__46_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__52_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__31_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__15 ;
  wire \genblk1[3].mem[3][8]_i_5__15_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_148 ;
  wire [37:37]last_spk_in_burst_fifo;
  wire [2:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0145_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire push_req_n0147_out;
  wire \read_ptr[0]_i_1__36_n_0 ;
  wire \read_ptr[1]_i_1__36_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__36_n_0 ;
  wire \write_ptr[4]_i_1__36_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_187 
       (.I0(data_out_fifo[339]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_149_0 [3]),
        .O(\AEROUT_ADDR[7]_i_187_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_234 
       (.I0(data_out_fifo[338]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_149_0 [2]),
        .O(\AEROUT_ADDR[7]_i_234_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_322 
       (.I0(data_out_fifo[341]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_149_0 [5]),
        .O(\AEROUT_ADDR[7]_i_322_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_349 
       (.I0(\genblk1[1].mem_reg[1]_150 [0]),
        .I1(\genblk1[0].mem_reg[0]_151 [0]),
        .I2(\genblk1[3].mem_reg[3]_148 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [0]),
        .O(\genblk1[1].mem_reg[1][2]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_373 
       (.I0(data_out_fifo[337]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_149_0 [1]),
        .O(\AEROUT_ADDR[7]_i_373_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_407 
       (.I0(\genblk1[1].mem_reg[1]_150 [6]),
        .I1(\genblk1[0].mem_reg[0]_151 [6]),
        .I2(\genblk1[3].mem_reg[3]_148 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [6]),
        .O(data_out_fifo[339]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_483 
       (.I0(\genblk1[1].mem_reg[1]_150 [2]),
        .I1(\genblk1[0].mem_reg[0]_151 [2]),
        .I2(\genblk1[3].mem_reg[3]_148 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_504 
       (.I0(\genblk1[1].mem_reg[1]_150 [5]),
        .I1(\genblk1[0].mem_reg[0]_151 [5]),
        .I2(\genblk1[3].mem_reg[3]_148 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [5]),
        .O(data_out_fifo[338]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_553 
       (.I0(\genblk1[1].mem_reg[1]_150 [1]),
        .I1(\genblk1[0].mem_reg[0]_151 [1]),
        .I2(\genblk1[3].mem_reg[3]_148 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [1]),
        .O(\genblk1[1].mem_reg[1][2]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_601 
       (.I0(data_out_fifo[340]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_149_0 [4]),
        .O(\AEROUT_ADDR[7]_i_601_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_625 
       (.I0(data_out_fifo[336]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR_reg[7]_i_149_0 [0]),
        .I3(last_spk_in_burst_int1[2]),
        .O(\AEROUT_ADDR[7]_i_625_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_675 
       (.I0(\genblk1[1].mem_reg[1]_150 [8]),
        .I1(\genblk1[0].mem_reg[0]_151 [8]),
        .I2(\genblk1[3].mem_reg[3]_148 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [8]),
        .O(data_out_fifo[341]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_699 
       (.I0(\genblk1[1].mem_reg[1]_150 [4]),
        .I1(\genblk1[0].mem_reg[0]_151 [4]),
        .I2(\genblk1[3].mem_reg[3]_148 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [4]),
        .O(data_out_fifo[337]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_851 
       (.I0(\genblk1[1].mem_reg[1]_150 [7]),
        .I1(\genblk1[0].mem_reg[0]_151 [7]),
        .I2(\genblk1[3].mem_reg[3]_148 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [7]),
        .O(data_out_fifo[340]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_899 
       (.I0(\genblk1[1].mem_reg[1]_150 [3]),
        .I1(\genblk1[0].mem_reg[0]_151 [3]),
        .I2(\genblk1[3].mem_reg[3]_148 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_149 [3]),
        .O(data_out_fifo[336]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_107 
       (.I0(\AEROUT_ADDR[7]_i_234_n_0 ),
        .I1(SRAM_reg_0_i_123),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_149 
       (.I0(\AEROUT_ADDR[7]_i_322_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_67 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_167 
       (.I0(\AEROUT_ADDR[7]_i_373_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_75 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_278 
       (.I0(\AEROUT_ADDR[7]_i_601_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_127 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_290 
       (.I0(\AEROUT_ADDR[7]_i_625_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_133 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_85 
       (.I0(\AEROUT_ADDR[7]_i_187_n_0 ),
        .I1(SRAM_reg_0_i_129),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[0]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__36
       (.I0(empty0),
        .I1(push_req_n0147_out),
        .I2(pop_req_n0145_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__35
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__47
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_5__44_n_0),
        .I3(empty_i_6__52_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0147_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__10
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0145_out));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_5__44
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(empty_i_3__47_0),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\fill_cnt[4]_i_3__9_0 ),
        .O(empty_i_5__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_6__52
       (.I0(empty_i_9__8_n_0),
        .I1(empty_i_3__47_1),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .O(empty_i_6__52_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_7__22
       (.I0(empty_i_3__46),
        .I1(empty_i_3__46_0),
        .I2(empty_i_3__46_1),
        .O(\priority_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__8
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__8_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__36_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__36 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__10 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0145_out),
        .I3(push_req_n0147_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__36 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0145_out),
        .I3(push_req_n0147_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__36_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__36 
       (.I0(push_req_n0147_out),
        .I1(\fill_cnt[3]_i_2__36_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__36 
       (.I0(pop_req_n0145_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__36_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__36 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0147_out),
        .I2(pop_req_n0145_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__36_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__36 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__9_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__36_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__9 
       (.I0(\fill_cnt[3]_i_2__36_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt[4]_i_4__26_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__26 
       (.I0(\fill_cnt[4]_i_3__9_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .I2(empty_i_3__47_0),
        .I3(\genblk1[0].mem_reg[0][8]_11 ),
        .I4(\fill_cnt[4]_i_5__14_n_0 ),
        .I5(empty_i_9__8_n_0),
        .O(\fill_cnt[4]_i_4__26_n_0 ));
  LUT6 #(
    .INIT(64'h00AAA0A0202020AA)) 
    \fill_cnt[4]_i_5__14 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\fill_cnt[4]_i_4__26_0 ),
        .I2(\fill_cnt[4]_i_4__26_1 ),
        .I3(\fill_cnt[4]_i_4__26_2 ),
        .I4(\fill_cnt[4]_i_4__26_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\fill_cnt[4]_i_5__14_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__36_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__10_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__36_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__36_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__36_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__47 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0147_out),
        .O(\genblk1[0].mem[0][8]_i_1__47_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_151 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_151 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_151 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_151 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_151 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_151 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_151 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_151 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__47_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_151 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__46 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0147_out),
        .O(\genblk1[1].mem[1][8]_i_1__46_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_150 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_150 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_150 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_150 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_150 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_150 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_150 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_150 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__46_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_150 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__46 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0147_out),
        .O(\genblk1[2].mem[2][8]_i_1__46_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_149 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_149 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_149 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_149 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_149 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_149 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_149 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_149 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__46_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_149 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__46 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0147_out),
        .O(\genblk1[3].mem[3][8]_i_1__46_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__19 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_3__52_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_4__31_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \genblk1[3].mem[3][8]_i_3__52 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\genblk1[3].mem[3][8]_i_3__52_n_0 ));
  LUT5 #(
    .INIT(32'h00800888)) 
    \genblk1[3].mem[3][8]_i_4__31 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_12 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\genblk1[0].mem_reg[0][8]_13 ),
        .I4(\genblk1[0].mem_reg[0][8]_14 ),
        .O(\genblk1[3].mem[3][8]_i_4__31_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_5__16 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(\priority_reg[5] ),
        .O(\priority_reg[1]_rep__0 ));
  LUT5 #(
    .INIT(32'hFEFFFEF5)) 
    \genblk1[3].mem[3][8]_i_8__32 
       (.I0(Q[2]),
        .I1(\genblk1[3].mem[3][8]_i_5__15 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_5__15_0 ),
        .O(\priority_reg[5] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_148 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_148 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_148 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_148 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_148 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_148 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_148 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_148 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__46_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_148 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__36 
       (.I0(pop_req_n0145_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__36 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0145_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__36_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__36_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__36_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__36 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__36 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__36 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__36 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__36 
       (.I0(push_req_n0147_out),
        .O(\write_ptr[4]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__36 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__36_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__36_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_3
   (empty_burst_fifo,
    \priority_reg[1]_rep__0 ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[3] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep ,
    \priority_reg[3]_0 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[5] ,
    \priority_reg[3]_1 ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    Q,
    empty_i_8__31,
    empty_i_8__31_0,
    empty_i_8__31_1,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \fill_cnt[4]_i_3__12_0 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_3__17 ,
    \genblk1[3].mem[3][8]_i_3__17_0 ,
    \genblk1[3].mem[3][8]_i_3__17_1 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[3].mem[3][8]_i_3__17_2 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[3].mem[3][8]_i_5__18 ,
    \genblk1[3].mem[3][8]_i_5__18_0 ,
    \genblk1[3].mem[3][8]_i_5__18_1 ,
    \genblk1[3].mem[3][8]_i_5__18_2 ,
    \genblk1[3].mem[3][8]_i_5__18_3 ,
    \genblk1[3].mem[3][8]_i_3__12 ,
    \genblk1[3].mem[3][8]_i_14 ,
    \genblk1[3].mem[3][8]_i_14_0 ,
    \genblk1[3].mem[3][8]_i_14_1 ,
    empty_i_3__31,
    empty_i_3__31_0,
    empty_i_3__31_1,
    empty_i_5__10,
    empty_i_5__10_0,
    empty_i_3__32_0,
    empty_i_3__32_1,
    \fill_cnt[4]_i_4__7_0 ,
    \fill_cnt[4]_i_4__7_1 ,
    \fill_cnt[4]_i_4__7_2 ,
    \fill_cnt[4]_i_4__7_3 ,
    empty_i_3__31_2,
    empty_i_3__31_3,
    empty_i_3__31_4,
    empty_i_8__30_0,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[3] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep ;
  output \priority_reg[3]_0 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[5] ;
  output \priority_reg[3]_1 ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input [5:0]Q;
  input empty_i_8__31;
  input empty_i_8__31_0;
  input empty_i_8__31_1;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \fill_cnt[4]_i_3__12_0 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_3__17 ;
  input \genblk1[3].mem[3][8]_i_3__17_0 ;
  input \genblk1[3].mem[3][8]_i_3__17_1 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[3].mem[3][8]_i_3__17_2 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[3].mem[3][8]_i_5__18 ;
  input \genblk1[3].mem[3][8]_i_5__18_0 ;
  input \genblk1[3].mem[3][8]_i_5__18_1 ;
  input \genblk1[3].mem[3][8]_i_5__18_2 ;
  input \genblk1[3].mem[3][8]_i_5__18_3 ;
  input \genblk1[3].mem[3][8]_i_3__12 ;
  input \genblk1[3].mem[3][8]_i_14 ;
  input \genblk1[3].mem[3][8]_i_14_0 ;
  input \genblk1[3].mem[3][8]_i_14_1 ;
  input empty_i_3__31;
  input empty_i_3__31_0;
  input empty_i_3__31_1;
  input empty_i_5__10;
  input empty_i_5__10_0;
  input empty_i_3__32_0;
  input empty_i_3__32_1;
  input \fill_cnt[4]_i_4__7_0 ;
  input \fill_cnt[4]_i_4__7_1 ;
  input \fill_cnt[4]_i_4__7_2 ;
  input \fill_cnt[4]_i_4__7_3 ;
  input empty_i_3__31_2;
  input empty_i_3__31_3;
  input empty_i_3__31_4;
  input empty_i_8__30_0;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_11_n_0;
  wire empty_i_12__5_n_0;
  wire empty_i_1__12_n_0;
  wire empty_i_3__31;
  wire empty_i_3__31_0;
  wire empty_i_3__31_1;
  wire empty_i_3__31_2;
  wire empty_i_3__31_3;
  wire empty_i_3__31_4;
  wire empty_i_3__32_0;
  wire empty_i_3__32_1;
  wire empty_i_5__10;
  wire empty_i_5__10_0;
  wire empty_i_6__17_n_0;
  wire empty_i_7__9_n_0;
  wire empty_i_8__30_0;
  wire empty_i_8__31;
  wire empty_i_8__31_0;
  wire empty_i_8__31_1;
  wire \fill_cnt[0]_i_1__12_n_0 ;
  wire \fill_cnt[1]_i_1__13_n_0 ;
  wire \fill_cnt[2]_i_1__12_n_0 ;
  wire \fill_cnt[3]_i_1__12_n_0 ;
  wire \fill_cnt[3]_i_2__12_n_0 ;
  wire \fill_cnt[4]_i_1__12_n_0 ;
  wire \fill_cnt[4]_i_2__12_n_0 ;
  wire \fill_cnt[4]_i_3__12_0 ;
  wire \fill_cnt[4]_i_3__12_n_0 ;
  wire \fill_cnt[4]_i_4__7_0 ;
  wire \fill_cnt[4]_i_4__7_1 ;
  wire \fill_cnt[4]_i_4__7_2 ;
  wire \fill_cnt[4]_i_4__7_3 ;
  wire \fill_cnt[4]_i_4__7_n_0 ;
  wire \fill_cnt[4]_i_5__3_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__32_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_55 ;
  wire \genblk1[1].mem[1][8]_i_1__31_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_54 ;
  wire \genblk1[2].mem[2][8]_i_1__31_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_53 ;
  wire \genblk1[3].mem[3][8]_i_14 ;
  wire \genblk1[3].mem[3][8]_i_14_0 ;
  wire \genblk1[3].mem[3][8]_i_14_1 ;
  wire \genblk1[3].mem[3][8]_i_1__31_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__12 ;
  wire \genblk1[3].mem[3][8]_i_3__17 ;
  wire \genblk1[3].mem[3][8]_i_3__17_0 ;
  wire \genblk1[3].mem[3][8]_i_3__17_1 ;
  wire \genblk1[3].mem[3][8]_i_3__17_2 ;
  wire \genblk1[3].mem[3][8]_i_4__6_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__18 ;
  wire \genblk1[3].mem[3][8]_i_5__18_0 ;
  wire \genblk1[3].mem[3][8]_i_5__18_1 ;
  wire \genblk1[3].mem[3][8]_i_5__18_2 ;
  wire \genblk1[3].mem[3][8]_i_5__18_3 ;
  wire \genblk1[3].mem[3][8]_i_5__19_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_52 ;
  wire [13:13]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n049_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[5] ;
  wire push_req_n051_out;
  wire \read_ptr[0]_i_1__12_n_0 ;
  wire \read_ptr[1]_i_1__12_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__12_n_0 ;
  wire \write_ptr[4]_i_1__12_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_330 
       (.I0(\genblk1[1].mem_reg[1]_54 [8]),
        .I1(\genblk1[0].mem_reg[0]_55 [8]),
        .I2(\genblk1[3].mem_reg[3]_52 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_432 
       (.I0(\genblk1[1].mem_reg[1]_54 [2]),
        .I1(\genblk1[0].mem_reg[0]_55 [2]),
        .I2(\genblk1[3].mem_reg[3]_52 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_561 
       (.I0(\genblk1[1].mem_reg[1]_54 [1]),
        .I1(\genblk1[0].mem_reg[0]_55 [1]),
        .I2(\genblk1[3].mem_reg[3]_52 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_668 
       (.I0(\genblk1[1].mem_reg[1]_54 [0]),
        .I1(\genblk1[0].mem_reg[0]_55 [0]),
        .I2(\genblk1[3].mem_reg[3]_52 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_708 
       (.I0(\genblk1[1].mem_reg[1]_54 [4]),
        .I1(\genblk1[0].mem_reg[0]_55 [4]),
        .I2(\genblk1[3].mem_reg[3]_52 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_748 
       (.I0(\genblk1[1].mem_reg[1]_54 [6]),
        .I1(\genblk1[0].mem_reg[0]_55 [6]),
        .I2(\genblk1[3].mem_reg[3]_52 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_796 
       (.I0(\genblk1[1].mem_reg[1]_54 [5]),
        .I1(\genblk1[0].mem_reg[0]_55 [5]),
        .I2(\genblk1[3].mem_reg[3]_52 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_860 
       (.I0(\genblk1[1].mem_reg[1]_54 [7]),
        .I1(\genblk1[0].mem_reg[0]_55 [7]),
        .I2(\genblk1[3].mem_reg[3]_52 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_916 
       (.I0(\genblk1[1].mem_reg[1]_54 [3]),
        .I1(\genblk1[0].mem_reg[0]_55 [3]),
        .I2(\genblk1[3].mem_reg[3]_52 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_53 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0002)) 
    empty_i_10__41
       (.I0(Q[1]),
        .I1(empty_i_8__31),
        .I2(empty_i_8__31_0),
        .I3(empty_i_8__31_1),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_11
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_11_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_12__5
       (.I0(empty_i_8__30_0),
        .I1(\genblk1[3].mem[3][8]_i_3__17_0 ),
        .I2(\priority_reg[3] ),
        .O(empty_i_12__5_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__12
       (.I0(empty0),
        .I1(push_req_n051_out),
        .I2(pop_req_n049_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__11
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__32
       (.I0(\priority_reg[1]_rep__0_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_6__17_n_0),
        .I3(empty_i_7__9_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(push_req_n051_out));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__13
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\fill_cnt_reg[1]_1 ),
        .I4(empty_burst_fifo),
        .O(pop_req_n049_out));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    empty_i_5__25
       (.I0(empty_i_3__31),
        .I1(empty_i_3__31_0),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\priority_reg[3]_1 ),
        .I4(\genblk1[3].mem[3][8]_i_5__18_2 ),
        .I5(empty_i_3__31_1),
        .O(\priority_reg[1]_rep__0_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_6__17
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(empty_i_3__32_0),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(empty_i_3__32_1),
        .O(empty_i_6__17_n_0));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    empty_i_7__9
       (.I0(empty_i_11_n_0),
        .I1(\fill_cnt[4]_i_3__12_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[0]),
        .O(empty_i_7__9_n_0));
  LUT6 #(
    .INIT(64'hA0FAC00C0000FF0F)) 
    empty_i_8__15
       (.I0(empty_i_5__10),
        .I1(empty_i_5__10_0),
        .I2(Q[1]),
        .I3(\genblk1[3].mem[3][8]_i_14_1 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    empty_i_8__30
       (.I0(empty_i_12__5_n_0),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(empty_i_3__31_2),
        .I3(empty_i_3__31_3),
        .I4(\genblk1[3].mem[3][8]_i_3__17_0 ),
        .I5(empty_i_3__31_4),
        .O(\priority_reg[1]_rep__0 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__12_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__12 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__13 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n049_out),
        .I3(push_req_n051_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__12 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n049_out),
        .I3(push_req_n051_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__12 
       (.I0(push_req_n051_out),
        .I1(\fill_cnt[3]_i_2__12_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__12 
       (.I0(pop_req_n049_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__12 
       (.I0(empty_burst_fifo),
        .I1(push_req_n051_out),
        .I2(pop_req_n049_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__12 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__12_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__12 
       (.I0(\fill_cnt[3]_i_2__12_n_0 ),
        .I1(\priority_reg[1]_rep__0 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt[4]_i_4__7_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\priority_reg[1]_rep__0_0 ),
        .O(\fill_cnt[4]_i_3__12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \fill_cnt[4]_i_4__7 
       (.I0(\fill_cnt[4]_i_5__3_n_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\fill_cnt[4]_i_3__12_0 ),
        .I4(empty_i_11_n_0),
        .O(\fill_cnt[4]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \fill_cnt[4]_i_5__3 
       (.I0(\fill_cnt[4]_i_4__7_0 ),
        .I1(\fill_cnt[4]_i_4__7_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\fill_cnt[4]_i_4__7_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .I5(\fill_cnt[4]_i_4__7_3 ),
        .O(\fill_cnt[4]_i_5__3_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__12_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__13_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__12_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__12_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__12_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__32 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n051_out),
        .O(\genblk1[0].mem[0][8]_i_1__32_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_55 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_55 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_55 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_55 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_55 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_55 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_55 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_55 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__32_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_55 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__31 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n051_out),
        .O(\genblk1[1].mem[1][8]_i_1__31_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_54 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_54 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_54 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_54 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_54 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_54 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_54 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_54 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__31_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_54 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__31 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n051_out),
        .O(\genblk1[2].mem[2][8]_i_1__31_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_53 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_53 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_53 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_53 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_53 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_53 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_53 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_53 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__31_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_53 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__31 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n051_out),
        .O(\genblk1[3].mem[3][8]_i_1__31_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__55 
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__6_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\genblk1[3].mem[3][8]_i_5__19_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'hAFAFFCAFCFCFAFCF)) 
    \genblk1[3].mem[3][8]_i_37 
       (.I0(\genblk1[3].mem[3][8]_i_14 ),
        .I1(\genblk1[3].mem[3][8]_i_14_0 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_14_1 ),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_3__21 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\priority_reg[3]_0 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \genblk1[3].mem[3][8]_i_4__6 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\priority_reg[2]_rep ),
        .I5(\genblk1[0].mem_reg[0][8]_3 ),
        .O(\genblk1[3].mem[3][8]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_5__19 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\priority_reg[2]_rep__0 ),
        .O(\genblk1[3].mem[3][8]_i_5__19_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_5__6 
       (.I0(\genblk1[3].mem[3][8]_i_3__17 ),
        .I1(\genblk1[3].mem[3][8]_i_3__17_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__17_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\genblk1[3].mem[3][8]_i_3__17_2 ),
        .O(\priority_reg[2]_rep ));
  LUT5 #(
    .INIT(32'hEFFBE00B)) 
    \genblk1[3].mem[3][8]_i_7__11 
       (.I0(\priority_reg[5] ),
        .I1(Q[1]),
        .I2(\genblk1[3].mem[3][8]_i_5__18_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\genblk1[3].mem[3][8]_i_3__12 ),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hD0FFD000DDFFDDFF)) 
    \genblk1[3].mem[3][8]_i_7__6 
       (.I0(\genblk1[3].mem[3][8]_i_5__18 ),
        .I1(\genblk1[3].mem[3][8]_i_5__18_0 ),
        .I2(\genblk1[3].mem[3][8]_i_5__18_1 ),
        .I3(\genblk1[3].mem[3][8]_i_5__18_2 ),
        .I4(\genblk1[3].mem[3][8]_i_5__18_3 ),
        .I5(\fill_cnt_reg[1]_0 ),
        .O(\priority_reg[2]_rep__0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_52 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_52 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_52 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_52 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_52 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_52 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_52 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_52 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__31_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_52 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__12 
       (.I0(pop_req_n049_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__12 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n049_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__12_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__12_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__12_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__12 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__12 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__12 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__12 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__12 
       (.I0(push_req_n051_out),
        .O(\write_ptr[4]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__12 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__12_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__12_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_30
   (empty_burst_fifo,
    \priority_reg[5] ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[1]_rep__1 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \write_ptr_reg[0]_0 ,
    Q,
    empty_i_6__53,
    empty_i_6__53_0,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \fill_cnt[4]_i_3__51_0 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    empty_i_3__46_0,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[3].mem[3][8]_i_4__31 ,
    \genblk1[3].mem[3][8]_i_4__31_0 ,
    \genblk1[3].mem[3][8]_i_4__31_1 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \fill_cnt[4]_i_4__25_0 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[7]_i_77 ,
    \AEROUT_ADDR_reg[7]_i_282_0 ,
    \AEROUT_ADDR_reg[7]_i_137 ,
    SRAM_reg_0_i_131,
    SRAM_reg_0_i_126,
    \AEROUT_ADDR_reg[7]_i_129 ,
    \AEROUT_ADDR_reg[7]_i_88 ,
    \AEROUT_ADDR_reg[7]_i_110 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[1]_rep__1 ;
  output \priority_reg[7] ;
  output [1:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \write_ptr_reg[0]_0 ;
  input [2:0]Q;
  input empty_i_6__53;
  input empty_i_6__53_0;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \fill_cnt[4]_i_3__51_0 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input empty_i_3__46_0;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[3].mem[3][8]_i_4__31 ;
  input \genblk1[3].mem[3][8]_i_4__31_0 ;
  input \genblk1[3].mem[3][8]_i_4__31_1 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \fill_cnt[4]_i_4__25_0 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input [2:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR_reg[7]_i_77 ;
  input [6:0]\AEROUT_ADDR_reg[7]_i_282_0 ;
  input \AEROUT_ADDR_reg[7]_i_137 ;
  input SRAM_reg_0_i_131;
  input SRAM_reg_0_i_126;
  input \AEROUT_ADDR_reg[7]_i_129 ;
  input \AEROUT_ADDR_reg[7]_i_88 ;
  input \AEROUT_ADDR_reg[7]_i_110 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[7]_i_203_n_0 ;
  wire \AEROUT_ADDR[7]_i_258_n_0 ;
  wire \AEROUT_ADDR[7]_i_381_n_0 ;
  wire \AEROUT_ADDR[7]_i_421_n_0 ;
  wire \AEROUT_ADDR[7]_i_518_n_0 ;
  wire \AEROUT_ADDR[7]_i_609_n_0 ;
  wire \AEROUT_ADDR[7]_i_645_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_110 ;
  wire \AEROUT_ADDR_reg[7]_i_129 ;
  wire \AEROUT_ADDR_reg[7]_i_137 ;
  wire [6:0]\AEROUT_ADDR_reg[7]_i_282_0 ;
  wire \AEROUT_ADDR_reg[7]_i_77 ;
  wire \AEROUT_ADDR_reg[7]_i_88 ;
  wire CLK;
  wire [7:0]D;
  wire [2:0]Q;
  wire SRAM_reg_0_i_126;
  wire SRAM_reg_0_i_131;
  wire [348:342]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__37_n_0;
  wire empty_i_3__46_0;
  wire empty_i_6__37_n_0;
  wire empty_i_6__53;
  wire empty_i_6__53_0;
  wire empty_i_7__49_n_0;
  wire empty_i_9__9_n_0;
  wire \fill_cnt[0]_i_1__37_n_0 ;
  wire \fill_cnt[1]_i_1__52_n_0 ;
  wire \fill_cnt[2]_i_1__37_n_0 ;
  wire \fill_cnt[3]_i_1__37_n_0 ;
  wire \fill_cnt[3]_i_2__37_n_0 ;
  wire \fill_cnt[4]_i_1__37_n_0 ;
  wire \fill_cnt[4]_i_2__37_n_0 ;
  wire \fill_cnt[4]_i_3__51_0 ;
  wire \fill_cnt[4]_i_3__51_n_0 ;
  wire \fill_cnt[4]_i_4__25_0 ;
  wire \fill_cnt[4]_i_4__25_n_0 ;
  wire \fill_cnt[4]_i_5__17_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__46_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_155 ;
  wire \genblk1[1].mem[1][8]_i_1__45_n_0 ;
  wire [1:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_154 ;
  wire \genblk1[2].mem[2][8]_i_1__45_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_153 ;
  wire \genblk1[3].mem[3][8]_i_1__45_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__31 ;
  wire \genblk1[3].mem[3][8]_i_4__31_0 ;
  wire \genblk1[3].mem[3][8]_i_4__31_1 ;
  wire \genblk1[3].mem[3][8]_i_4__38_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__39_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_152 ;
  wire [38:38]last_spk_in_burst_fifo;
  wire [2:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0149_out;
  wire \priority_reg[1]_rep__1 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire push_req_n0151_out;
  wire \read_ptr[0]_i_1__37_n_0 ;
  wire \read_ptr[1]_i_1__37_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__37_n_0 ;
  wire \write_ptr[4]_i_1__37_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_203 
       (.I0(data_out_fifo[343]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_282_0 [1]),
        .O(\AEROUT_ADDR[7]_i_203_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_258 
       (.I0(data_out_fifo[342]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_282_0 [0]),
        .O(\AEROUT_ADDR[7]_i_258_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_339 
       (.I0(\genblk1[1].mem_reg[1]_154 [7]),
        .I1(\genblk1[0].mem_reg[0]_155 [7]),
        .I2(\genblk1[3].mem_reg[3]_152 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_381 
       (.I0(data_out_fifo[345]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_282_0 [3]),
        .O(\AEROUT_ADDR[7]_i_381_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_421 
       (.I0(data_out_fifo[347]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_282_0 [5]),
        .O(\AEROUT_ADDR[7]_i_421_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_439 
       (.I0(\genblk1[1].mem_reg[1]_154 [1]),
        .I1(\genblk1[0].mem_reg[0]_155 [1]),
        .I2(\genblk1[3].mem_reg[3]_152 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [1]),
        .O(data_out_fifo[343]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_518 
       (.I0(data_out_fifo[346]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_282_0 [4]),
        .O(\AEROUT_ADDR[7]_i_518_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_543 
       (.I0(\genblk1[1].mem_reg[1]_154 [8]),
        .I1(\genblk1[0].mem_reg[0]_155 [8]),
        .I2(\genblk1[3].mem_reg[3]_152 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_568 
       (.I0(\genblk1[1].mem_reg[1]_154 [0]),
        .I1(\genblk1[0].mem_reg[0]_155 [0]),
        .I2(\genblk1[3].mem_reg[3]_152 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [0]),
        .O(data_out_fifo[342]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_609 
       (.I0(data_out_fifo[348]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_282_0 [6]),
        .O(\AEROUT_ADDR[7]_i_609_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_645 
       (.I0(data_out_fifo[344]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR_reg[7]_i_282_0 [2]),
        .I3(last_spk_in_burst_int1[2]),
        .O(\AEROUT_ADDR[7]_i_645_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_715 
       (.I0(\genblk1[1].mem_reg[1]_154 [3]),
        .I1(\genblk1[0].mem_reg[0]_155 [3]),
        .I2(\genblk1[3].mem_reg[3]_152 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [3]),
        .O(data_out_fifo[345]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_755 
       (.I0(\genblk1[1].mem_reg[1]_154 [5]),
        .I1(\genblk1[0].mem_reg[0]_155 [5]),
        .I2(\genblk1[3].mem_reg[3]_152 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [5]),
        .O(data_out_fifo[347]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_803 
       (.I0(\genblk1[1].mem_reg[1]_154 [4]),
        .I1(\genblk1[0].mem_reg[0]_155 [4]),
        .I2(\genblk1[3].mem_reg[3]_152 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [4]),
        .O(data_out_fifo[346]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_867 
       (.I0(\genblk1[1].mem_reg[1]_154 [6]),
        .I1(\genblk1[0].mem_reg[0]_155 [6]),
        .I2(\genblk1[3].mem_reg[3]_152 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [6]),
        .O(data_out_fifo[348]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_923 
       (.I0(\genblk1[1].mem_reg[1]_154 [2]),
        .I1(\genblk1[0].mem_reg[0]_155 [2]),
        .I2(\genblk1[3].mem_reg[3]_152 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_153 [2]),
        .O(data_out_fifo[344]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_119 
       (.I0(\AEROUT_ADDR[7]_i_258_n_0 ),
        .I1(SRAM_reg_0_i_126),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_171 
       (.I0(\AEROUT_ADDR[7]_i_381_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_77 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_194 
       (.I0(\AEROUT_ADDR[7]_i_421_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_88 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_241 
       (.I0(\AEROUT_ADDR[7]_i_518_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_110 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_282 
       (.I0(\AEROUT_ADDR[7]_i_609_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_129 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_300 
       (.I0(\AEROUT_ADDR[7]_i_645_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_137 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_93 
       (.I0(\AEROUT_ADDR[7]_i_203_n_0 ),
        .I1(SRAM_reg_0_i_131),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[0]));
  LUT6 #(
    .INIT(64'hFC8080FFFFFFFFFF)) 
    empty_i_10__35
       (.I0(\fill_cnt[4]_i_4__25_0 ),
        .I1(empty_i_6__53_0),
        .I2(empty_i_6__53),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\priority_reg[1]_rep__1 ));
  LUT5 #(
    .INIT(32'hDDD55557)) 
    empty_i_10__49
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(empty_i_6__53),
        .I3(empty_i_6__53_0),
        .I4(Q[0]),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__37
       (.I0(empty0),
        .I1(push_req_n0151_out),
        .I2(pop_req_n0149_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__36
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__46
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_6__37_n_0),
        .I3(empty_i_7__49_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n0151_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__51
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0149_out));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_6__37
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(empty_i_3__46_0),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\fill_cnt[4]_i_3__51_0 ),
        .O(empty_i_6__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_7__49
       (.I0(empty_i_9__9_n_0),
        .I1(\priority_reg[1]_rep__1 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .O(empty_i_7__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__9
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__9_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__37_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__37 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__52 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0149_out),
        .I3(push_req_n0151_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__52_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__37 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0149_out),
        .I3(push_req_n0151_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__37_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__37 
       (.I0(push_req_n0151_out),
        .I1(\fill_cnt[3]_i_2__37_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__37 
       (.I0(pop_req_n0149_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__37_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__37 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0151_out),
        .I2(pop_req_n0149_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__37_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__37 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__51_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__37_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__51 
       (.I0(\fill_cnt[3]_i_2__37_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt[4]_i_4__25_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__25 
       (.I0(\fill_cnt[4]_i_3__51_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(empty_i_3__46_0),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\fill_cnt[4]_i_5__17_n_0 ),
        .I5(empty_i_9__9_n_0),
        .O(\fill_cnt[4]_i_4__25_n_0 ));
  LUT6 #(
    .INIT(64'h0808808A8888808A)) 
    \fill_cnt[4]_i_5__17 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[3].mem[3][8]_i_4__31_1 ),
        .I2(empty_i_6__53),
        .I3(\priority_reg[5] ),
        .I4(empty_i_6__53_0),
        .I5(\fill_cnt[4]_i_4__25_0 ),
        .O(\fill_cnt[4]_i_5__17_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__37_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__52_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__37_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__37_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__37_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__46 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0151_out),
        .O(\genblk1[0].mem[0][8]_i_1__46_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_155 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_155 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_155 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_155 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_155 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_155 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_155 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_155 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__46_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_155 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__45 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0151_out),
        .O(\genblk1[1].mem[1][8]_i_1__45_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_154 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_154 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_154 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_154 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_154 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_154 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_154 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_154 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__45_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_154 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__45 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0151_out),
        .O(\genblk1[2].mem[2][8]_i_1__45_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_153 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_153 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_153 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_153 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_153 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_153 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_153 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_153 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__45_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_153 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__45 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0151_out),
        .O(\genblk1[3].mem[3][8]_i_1__45_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__16 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__38_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__39_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_3 ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_4__38 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .O(\genblk1[3].mem[3][8]_i_4__38_n_0 ));
  LUT5 #(
    .INIT(32'h00800888)) 
    \genblk1[3].mem[3][8]_i_5__39 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\priority_reg[2]_rep__0 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_5__39_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFCFAAAAAAAACF)) 
    \genblk1[3].mem[3][8]_i_6__32 
       (.I0(\genblk1[3].mem[3][8]_i_4__31 ),
        .I1(\genblk1[3].mem[3][8]_i_4__31_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__31_1 ),
        .I3(empty_i_6__53),
        .I4(empty_i_6__53_0),
        .I5(Q[0]),
        .O(\priority_reg[2]_rep__0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_152 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_152 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_152 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_152 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_152 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_152 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_152 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_152 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__45_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_152 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__37 
       (.I0(pop_req_n0149_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__37 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0149_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__37_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__37_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__37_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__37 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__37 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__37 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__37 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__37 
       (.I0(push_req_n0151_out),
        .O(\write_ptr[4]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__37 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__37_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__37_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_31
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[5] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \priority_reg[7]_5 ,
    \priority_reg[7]_6 ,
    \priority_reg[5]_0 ,
    \priority_reg[2]_rep__0_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \write_ptr_reg[0]_0 ,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_5__14 ,
    \genblk1[3].mem[3][8]_i_5__14_0 ,
    empty_i_3__44,
    \fill_cnt[4]_i_4__19 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \fill_cnt[4]_i_4__19_0 ,
    \fill_cnt[4]_i_4__19_1 ,
    \genblk1[3].mem[3][8]_i_6__18 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \fill_cnt[4]_i_3__16_0 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    empty_i_6__38,
    \priority_reg[7]_7 ,
    empty_i_3__45_0,
    \genblk1[0].mem_reg[0][8]_12 ,
    \fill_cnt[4]_i_4__27_0 ,
    \fill_cnt[4]_i_4__27_1 ,
    \fill_cnt[4]_i_4__27_2 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[7]_i_104 ,
    \AEROUT_ADDR_reg[7]_i_208_0 ,
    \AEROUT_ADDR_reg[7]_i_73 ,
    \AEROUT_ADDR_reg[7]_i_134 ,
    \AEROUT_ADDR_reg[7]_i_95 ,
    \AEROUT_ADDR_reg[7]_i_123 ,
    \AEROUT_ADDR_reg[7]_i_65 ,
    \AEROUT_ADDR_reg[7]_i_125 ,
    \AEROUT_ADDR_reg[7]_i_82 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[7] ;
  output [0:0]\genblk1[1].mem_reg[1][0]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[7]_5 ;
  output \priority_reg[7]_6 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[2]_rep__0_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \fill_cnt_reg[1]_0 ;
  input [2:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_5__14 ;
  input \genblk1[3].mem[3][8]_i_5__14_0 ;
  input empty_i_3__44;
  input \fill_cnt[4]_i_4__19 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \fill_cnt[4]_i_4__19_0 ;
  input \fill_cnt[4]_i_4__19_1 ;
  input \genblk1[3].mem[3][8]_i_6__18 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \fill_cnt[4]_i_3__16_0 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input empty_i_6__38;
  input \priority_reg[7]_7 ;
  input empty_i_3__45_0;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \fill_cnt[4]_i_4__27_0 ;
  input \fill_cnt[4]_i_4__27_1 ;
  input \fill_cnt[4]_i_4__27_2 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input [2:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR_reg[7]_i_104 ;
  input [7:0]\AEROUT_ADDR_reg[7]_i_208_0 ;
  input \AEROUT_ADDR_reg[7]_i_73 ;
  input \AEROUT_ADDR_reg[7]_i_134 ;
  input \AEROUT_ADDR_reg[7]_i_95 ;
  input \AEROUT_ADDR_reg[7]_i_123 ;
  input \AEROUT_ADDR_reg[7]_i_65 ;
  input \AEROUT_ADDR_reg[7]_i_125 ;
  input \AEROUT_ADDR_reg[7]_i_82 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire \AEROUT_ADDR[7]_i_314_n_0 ;
  wire \AEROUT_ADDR[7]_i_365_n_0 ;
  wire \AEROUT_ADDR[7]_i_397_n_0 ;
  wire \AEROUT_ADDR[7]_i_449_n_0 ;
  wire \AEROUT_ADDR[7]_i_494_n_0 ;
  wire \AEROUT_ADDR[7]_i_582_n_0 ;
  wire \AEROUT_ADDR[7]_i_593_n_0 ;
  wire \AEROUT_ADDR[7]_i_629_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_104 ;
  wire \AEROUT_ADDR_reg[7]_i_123 ;
  wire \AEROUT_ADDR_reg[7]_i_125 ;
  wire \AEROUT_ADDR_reg[7]_i_134 ;
  wire [7:0]\AEROUT_ADDR_reg[7]_i_208_0 ;
  wire \AEROUT_ADDR_reg[7]_i_65 ;
  wire \AEROUT_ADDR_reg[7]_i_73 ;
  wire \AEROUT_ADDR_reg[7]_i_82 ;
  wire \AEROUT_ADDR_reg[7]_i_95 ;
  wire CLK;
  wire [2:0]Q;
  wire [359:352]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__38_n_0;
  wire empty_i_3__44;
  wire empty_i_3__45_0;
  wire empty_i_5__45_n_0;
  wire empty_i_6__38;
  wire empty_i_6__53_n_0;
  wire empty_i_9__10_n_0;
  wire \fill_cnt[0]_i_1__38_n_0 ;
  wire \fill_cnt[1]_i_1__17_n_0 ;
  wire \fill_cnt[2]_i_1__38_n_0 ;
  wire \fill_cnt[3]_i_1__38_n_0 ;
  wire \fill_cnt[3]_i_2__38_n_0 ;
  wire \fill_cnt[4]_i_1__38_n_0 ;
  wire \fill_cnt[4]_i_2__38_n_0 ;
  wire \fill_cnt[4]_i_3__16_0 ;
  wire \fill_cnt[4]_i_3__16_n_0 ;
  wire \fill_cnt[4]_i_4__19 ;
  wire \fill_cnt[4]_i_4__19_0 ;
  wire \fill_cnt[4]_i_4__19_1 ;
  wire \fill_cnt[4]_i_4__27_0 ;
  wire \fill_cnt[4]_i_4__27_1 ;
  wire \fill_cnt[4]_i_4__27_2 ;
  wire \fill_cnt[4]_i_4__27_n_0 ;
  wire \fill_cnt[4]_i_5__16_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__45_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_159 ;
  wire \genblk1[1].mem[1][8]_i_1__44_n_0 ;
  wire [0:0]\genblk1[1].mem_reg[1][0]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_158 ;
  wire \genblk1[2].mem[2][8]_i_1__44_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_157 ;
  wire \genblk1[3].mem[3][8]_i_1__44_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__42_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__30_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__14 ;
  wire \genblk1[3].mem[3][8]_i_5__14_0 ;
  wire \genblk1[3].mem[3][8]_i_6__18 ;
  wire [8:0]\genblk1[3].mem_reg[3]_156 ;
  wire [39:39]last_spk_in_burst_fifo;
  wire [2:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0153_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire \priority_reg[7]_6 ;
  wire \priority_reg[7]_7 ;
  wire push_req_n0155_out;
  wire \read_ptr[0]_i_1__38_n_0 ;
  wire \read_ptr[1]_i_1__38_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__38_n_0 ;
  wire \write_ptr[4]_i_1__38_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_314 
       (.I0(data_out_fifo[357]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_208_0 [5]),
        .O(\AEROUT_ADDR[7]_i_314_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_365 
       (.I0(data_out_fifo[353]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_208_0 [1]),
        .O(\AEROUT_ADDR[7]_i_365_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_397 
       (.I0(data_out_fifo[355]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_208_0 [3]),
        .O(\AEROUT_ADDR[7]_i_397_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_449 
       (.I0(data_out_fifo[359]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_208_0 [7]),
        .O(\AEROUT_ADDR[7]_i_449_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_467 
       (.I0(\genblk1[1].mem_reg[1]_158 [0]),
        .I1(\genblk1[0].mem_reg[0]_159 [0]),
        .I2(\genblk1[3].mem_reg[3]_156 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_494 
       (.I0(data_out_fifo[354]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_208_0 [2]),
        .O(\AEROUT_ADDR[7]_i_494_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_582 
       (.I0(data_out_fifo[358]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_208_0 [6]),
        .O(\AEROUT_ADDR[7]_i_582_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_593 
       (.I0(data_out_fifo[356]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_208_0 [4]),
        .O(\AEROUT_ADDR[7]_i_593_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_629 
       (.I0(data_out_fifo[352]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR_reg[7]_i_208_0 [0]),
        .I3(last_spk_in_burst_int1[2]),
        .O(\AEROUT_ADDR[7]_i_629_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_659 
       (.I0(\genblk1[1].mem_reg[1]_158 [6]),
        .I1(\genblk1[0].mem_reg[0]_159 [6]),
        .I2(\genblk1[3].mem_reg[3]_156 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [6]),
        .O(data_out_fifo[357]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_683 
       (.I0(\genblk1[1].mem_reg[1]_158 [2]),
        .I1(\genblk1[0].mem_reg[0]_159 [2]),
        .I2(\genblk1[3].mem_reg[3]_156 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [2]),
        .O(data_out_fifo[353]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_739 
       (.I0(\genblk1[1].mem_reg[1]_158 [4]),
        .I1(\genblk1[0].mem_reg[0]_159 [4]),
        .I2(\genblk1[3].mem_reg[3]_156 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [4]),
        .O(data_out_fifo[355]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_779 
       (.I0(\genblk1[1].mem_reg[1]_158 [8]),
        .I1(\genblk1[0].mem_reg[0]_159 [8]),
        .I2(\genblk1[3].mem_reg[3]_156 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [8]),
        .O(data_out_fifo[359]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_787 
       (.I0(\genblk1[1].mem_reg[1]_158 [3]),
        .I1(\genblk1[0].mem_reg[0]_159 [3]),
        .I2(\genblk1[3].mem_reg[3]_156 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [3]),
        .O(data_out_fifo[354]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_827 
       (.I0(\genblk1[1].mem_reg[1]_158 [7]),
        .I1(\genblk1[0].mem_reg[0]_159 [7]),
        .I2(\genblk1[3].mem_reg[3]_156 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [7]),
        .O(data_out_fifo[358]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_835 
       (.I0(\genblk1[1].mem_reg[1]_158 [5]),
        .I1(\genblk1[0].mem_reg[0]_159 [5]),
        .I2(\genblk1[3].mem_reg[3]_156 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [5]),
        .O(data_out_fifo[356]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_907 
       (.I0(\genblk1[1].mem_reg[1]_158 [1]),
        .I1(\genblk1[0].mem_reg[0]_159 [1]),
        .I2(\genblk1[3].mem_reg[3]_156 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_157 [1]),
        .O(data_out_fifo[352]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_145 
       (.I0(\AEROUT_ADDR[7]_i_314_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_65 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_163 
       (.I0(\AEROUT_ADDR[7]_i_365_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_73 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_182 
       (.I0(\AEROUT_ADDR[7]_i_397_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_82 ),
        .O(\priority_reg[7]_6 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_208 
       (.I0(\AEROUT_ADDR[7]_i_449_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_95 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_229 
       (.I0(\AEROUT_ADDR[7]_i_494_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_104 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_268 
       (.I0(\AEROUT_ADDR[7]_i_582_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_123 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_274 
       (.I0(\AEROUT_ADDR[7]_i_593_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_125 ),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_292 
       (.I0(\AEROUT_ADDR[7]_i_629_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_134 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[0]));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    empty_i_10__12
       (.I0(\fill_cnt[4]_i_4__19 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(Q[0]),
        .I3(\fill_cnt[4]_i_4__19_0 ),
        .I4(\fill_cnt[4]_i_4__19_1 ),
        .I5(Q[2]),
        .O(\priority_reg[2]_rep__1 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__38
       (.I0(empty0),
        .I1(push_req_n0155_out),
        .I2(pop_req_n0153_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__37
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__45
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_5__45_n_0),
        .I3(empty_i_6__53_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0155_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    empty_i_4__17
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0153_out));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_5__45
       (.I0(\genblk1[0].mem_reg[0][8]_9 ),
        .I1(\fill_cnt[4]_i_3__16_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\priority_reg[2]_rep__0 ),
        .O(empty_i_5__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_6__53
       (.I0(empty_i_9__10_n_0),
        .I1(empty_i_3__45_0),
        .I2(\genblk1[0].mem_reg[0][8]_12 ),
        .O(empty_i_6__53_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_7__21
       (.I0(empty_i_3__44),
        .I1(\genblk1[0].mem_reg[0][8]_6 ),
        .I2(\priority_reg[2]_rep__1 ),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hFEFF03FF80FFFFFF)) 
    empty_i_8__50
       (.I0(empty_i_6__38),
        .I1(\priority_reg[7]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\priority_reg[2]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__10
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__10_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__38_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__38 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__17 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0153_out),
        .I3(push_req_n0155_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__38 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0153_out),
        .I3(push_req_n0155_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__38_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__38 
       (.I0(push_req_n0155_out),
        .I1(\fill_cnt[3]_i_2__38_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__38 
       (.I0(pop_req_n0153_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__38_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__38 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0155_out),
        .I2(pop_req_n0153_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__38_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__38 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__16_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__38_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__16 
       (.I0(\fill_cnt[3]_i_2__38_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt[4]_i_4__27_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__27 
       (.I0(\priority_reg[2]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\fill_cnt[4]_i_3__16_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(\fill_cnt[4]_i_5__16_n_0 ),
        .I5(empty_i_9__10_n_0),
        .O(\fill_cnt[4]_i_4__27_n_0 ));
  LUT6 #(
    .INIT(64'h0808808A8888808A)) 
    \fill_cnt[4]_i_5__16 
       (.I0(\genblk1[0].mem_reg[0][8]_12 ),
        .I1(\fill_cnt[4]_i_4__27_0 ),
        .I2(\priority_reg[7]_7 ),
        .I3(\fill_cnt[4]_i_4__27_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .I5(\fill_cnt[4]_i_4__27_2 ),
        .O(\fill_cnt[4]_i_5__16_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__38_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__17_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__38_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__38_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__38_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__45 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0155_out),
        .O(\genblk1[0].mem[0][8]_i_1__45_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_159 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_159 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_159 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_159 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_159 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_159 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_159 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_159 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__45_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_159 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__44 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0155_out),
        .O(\genblk1[1].mem[1][8]_i_1__44_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_158 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_158 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_158 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_158 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_158 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_158 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_158 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_158 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__44_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_158 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__44 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0155_out),
        .O(\genblk1[2].mem[2][8]_i_1__44_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_157 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_157 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_157 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_157 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_157 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_157 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_157 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_157 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__44_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_157 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h22200008)) 
    \genblk1[3].mem[3][8]_i_17 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\priority_reg[7]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(Q[0]),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__44 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0155_out),
        .O(\genblk1[3].mem[3][8]_i_1__44_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__17 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_3__42_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_4__30_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[2]_rep ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_3__42 
       (.I0(\genblk1[0].mem_reg[0][8]_12 ),
        .I1(\genblk1[0].mem_reg[0][8]_13 ),
        .O(\genblk1[3].mem[3][8]_i_3__42_n_0 ));
  LUT5 #(
    .INIT(32'h00800282)) 
    \genblk1[3].mem[3][8]_i_4__30 
       (.I0(\genblk1[0].mem_reg[0][8]_9 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_11 ),
        .O(\genblk1[3].mem[3][8]_i_4__30_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_5__15 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\priority_reg[2]_rep_0 ),
        .O(\priority_reg[2]_rep ));
  LUT6 #(
    .INIT(64'hFCFCFFFFFFFFBB88)) 
    \genblk1[3].mem[3][8]_i_6__19 
       (.I0(\genblk1[3].mem[3][8]_i_5__14 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\priority_reg[5] ),
        .I3(\genblk1[3].mem[3][8]_i_5__14_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\priority_reg[2]_rep_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \genblk1[3].mem[3][8]_i_7__17 
       (.I0(Q[2]),
        .I1(\genblk1[3].mem[3][8]_i_6__18 ),
        .O(\priority_reg[5] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_156 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_156 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_156 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_156 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_156 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_156 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_156 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_156 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__44_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_156 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \priority[7]_i_8 
       (.I0(\priority_reg[7]_7 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\priority_reg[2]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__38 
       (.I0(pop_req_n0153_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__38 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0153_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__38_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__38_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__38_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__38 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__38 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__38 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__38 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__38 
       (.I0(push_req_n0155_out),
        .O(\write_ptr[4]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__38 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__38_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__38_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_32
   (empty_burst_fifo,
    \priority_reg[5] ,
    \priority_reg[3] ,
    \priority_reg[0] ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[4] ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[3].mem[3][8]_i_5__35 ,
    Q,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[3].mem[3][8]_i_7__9_0 ,
    \read_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \read_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \read_ptr_reg[0]_2 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[3].mem[3][8]_i_3__28 ,
    \genblk1[3].mem[3][8]_i_3__28_0 ,
    \genblk1[3].mem[3][8]_i_3__28_1 ,
    \genblk1[3].mem[3][8]_i_3__28_2 ,
    empty_i_3__14,
    empty_i_3__14_0,
    empty_i_3__14_1,
    empty_i_3__14_2,
    empty_i_3__14_3,
    \fill_cnt[4]_i_3__6_0 ,
    \fill_cnt[4]_i_3__6_1 ,
    empty_i_6__14_0,
    empty_i_6__14_1,
    \genblk1[3].mem[3][8]_i_7__9_1 ,
    \genblk1[3].mem[3][8]_i_7__9_2 ,
    \genblk1[3].mem[3][8]_i_7__9_3 ,
    empty_i_6__14_2,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output [0:0]empty_burst_fifo;
  output \priority_reg[5] ;
  output \priority_reg[3] ;
  output \priority_reg[0] ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[4] ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[3].mem[3][8]_i_5__35 ;
  input [6:0]Q;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[3].mem[3][8]_i_7__9_0 ;
  input \read_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \read_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \read_ptr_reg[0]_2 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[3].mem[3][8]_i_3__28 ;
  input \genblk1[3].mem[3][8]_i_3__28_0 ;
  input \genblk1[3].mem[3][8]_i_3__28_1 ;
  input \genblk1[3].mem[3][8]_i_3__28_2 ;
  input empty_i_3__14;
  input empty_i_3__14_0;
  input empty_i_3__14_1;
  input empty_i_3__14_2;
  input empty_i_3__14_3;
  input \fill_cnt[4]_i_3__6_0 ;
  input \fill_cnt[4]_i_3__6_1 ;
  input empty_i_6__14_0;
  input empty_i_6__14_1;
  input \genblk1[3].mem[3][8]_i_7__9_1 ;
  input \genblk1[3].mem[3][8]_i_7__9_2 ;
  input \genblk1[3].mem[3][8]_i_7__9_3 ;
  input empty_i_6__14_2;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire CLK;
  wire [6:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_11__18_n_0;
  wire empty_i_12__4_n_0;
  wire empty_i_1__2_n_0;
  wire empty_i_20_n_0;
  wire empty_i_3__14;
  wire empty_i_3__14_0;
  wire empty_i_3__14_1;
  wire empty_i_3__14_2;
  wire empty_i_3__14_3;
  wire empty_i_6__14_0;
  wire empty_i_6__14_1;
  wire empty_i_6__14_2;
  wire empty_i_6__14_n_0;
  wire \fill_cnt[0]_i_1__2_n_0 ;
  wire \fill_cnt[1]_i_1__7_n_0 ;
  wire \fill_cnt[2]_i_1__2_n_0 ;
  wire \fill_cnt[3]_i_1__2_n_0 ;
  wire \fill_cnt[3]_i_2__2_n_0 ;
  wire \fill_cnt[4]_i_1__2_n_0 ;
  wire \fill_cnt[4]_i_2__2_n_0 ;
  wire \fill_cnt[4]_i_3__6_0 ;
  wire \fill_cnt[4]_i_3__6_1 ;
  wire \fill_cnt[4]_i_3__6_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__15_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_15 ;
  wire \genblk1[1].mem[1][8]_i_1__14_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_14 ;
  wire \genblk1[2].mem[2][8]_i_1__14_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_13 ;
  wire \genblk1[3].mem[3][8]_i_15_n_0 ;
  wire \genblk1[3].mem[3][8]_i_1__14_n_0 ;
  wire \genblk1[3].mem[3][8]_i_20_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__28 ;
  wire \genblk1[3].mem[3][8]_i_3__28_0 ;
  wire \genblk1[3].mem[3][8]_i_3__28_1 ;
  wire \genblk1[3].mem[3][8]_i_3__28_2 ;
  wire \genblk1[3].mem[3][8]_i_4__28_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__35 ;
  wire \genblk1[3].mem[3][8]_i_5__52_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7__9_0 ;
  wire \genblk1[3].mem[3][8]_i_7__9_1 ;
  wire \genblk1[3].mem[3][8]_i_7__9_2 ;
  wire \genblk1[3].mem[3][8]_i_7__9_3 ;
  wire [8:0]\genblk1[3].mem_reg[3]_12 ;
  wire [3:3]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n09_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire push_req_n011_out;
  wire \read_ptr[0]_i_1__2_n_0 ;
  wire \read_ptr[1]_i_1__2_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__2_n_0 ;
  wire \write_ptr[4]_i_1__2_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_334 
       (.I0(\genblk1[1].mem_reg[1]_14 [2]),
        .I1(\genblk1[0].mem_reg[0]_15 [2]),
        .I2(\genblk1[3].mem_reg[3]_12 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_470 
       (.I0(\genblk1[1].mem_reg[1]_14 [4]),
        .I1(\genblk1[0].mem_reg[0]_15 [4]),
        .I2(\genblk1[3].mem_reg[3]_12 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_538 
       (.I0(\genblk1[1].mem_reg[1]_14 [3]),
        .I1(\genblk1[0].mem_reg[0]_15 [3]),
        .I2(\genblk1[3].mem_reg[3]_12 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_680 
       (.I0(\genblk1[1].mem_reg[1]_14 [6]),
        .I1(\genblk1[0].mem_reg[0]_15 [6]),
        .I2(\genblk1[3].mem_reg[3]_12 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_736 
       (.I0(\genblk1[1].mem_reg[1]_14 [8]),
        .I1(\genblk1[0].mem_reg[0]_15 [8]),
        .I2(\genblk1[3].mem_reg[3]_12 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_752 
       (.I0(\genblk1[1].mem_reg[1]_14 [0]),
        .I1(\genblk1[0].mem_reg[0]_15 [0]),
        .I2(\genblk1[3].mem_reg[3]_12 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_784 
       (.I0(\genblk1[1].mem_reg[1]_14 [7]),
        .I1(\genblk1[0].mem_reg[0]_15 [7]),
        .I2(\genblk1[3].mem_reg[3]_12 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_864 
       (.I0(\genblk1[1].mem_reg[1]_14 [1]),
        .I1(\genblk1[0].mem_reg[0]_15 [1]),
        .I2(\genblk1[3].mem_reg[3]_12 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_904 
       (.I0(\genblk1[1].mem_reg[1]_14 [5]),
        .I1(\genblk1[0].mem_reg[0]_15 [5]),
        .I2(\genblk1[3].mem_reg[3]_12 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_13 [5]),
        .O(data_out_fifo[5]));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    empty_i_11__18
       (.I0(empty_i_20_n_0),
        .I1(empty_i_6__14_2),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[0]),
        .O(empty_i_11__18_n_0));
  LUT5 #(
    .INIT(32'h00020A02)) 
    empty_i_12__4
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(empty_i_6__14_0),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(empty_i_6__14_1),
        .O(empty_i_12__4_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__2
       (.I0(empty0),
        .I1(push_req_n011_out),
        .I2(pop_req_n09_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_20
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFF77740000)) 
    empty_i_3__15
       (.I0(\priority_reg[5] ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\write_ptr_reg[0]_0 ),
        .I3(\write_ptr_reg[0]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(empty_i_6__14_n_0),
        .O(push_req_n011_out));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_4__7
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .O(pop_req_n09_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_5__24
       (.I0(empty_i_3__14),
        .I1(empty_i_3__14_0),
        .I2(\genblk1[3].mem[3][8]_i_3__28 ),
        .I3(empty_i_3__14_1),
        .I4(empty_i_3__14_2),
        .I5(empty_i_3__14_3),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_6__14
       (.I0(\fill_cnt[4]_i_3__6_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\fill_cnt[4]_i_3__6_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(empty_i_11__18_n_0),
        .I5(empty_i_12__4_n_0),
        .O(empty_i_6__14_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__2_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__2 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__7 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n09_out),
        .I3(push_req_n011_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__2 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n09_out),
        .I3(push_req_n011_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__2 
       (.I0(push_req_n011_out),
        .I1(\fill_cnt[3]_i_2__2_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2__2 
       (.I0(\priority_reg[0] ),
        .I1(\read_ptr_reg[0]_1 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__2 
       (.I0(empty_burst_fifo),
        .I1(push_req_n011_out),
        .I2(pop_req_n09_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__2 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__6_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    \fill_cnt[4]_i_3__6 
       (.I0(\fill_cnt[3]_i_2__2_n_0 ),
        .I1(empty_i_6__14_n_0),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\priority_reg[5] ),
        .O(\fill_cnt[4]_i_3__6_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__2_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__7_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__2_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__2_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__2_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__15 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n011_out),
        .O(\genblk1[0].mem[0][8]_i_1__15_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_15 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_15 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_15 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_15 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_15 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_15 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_15 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_15 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__15_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_15 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__14 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n011_out),
        .O(\genblk1[1].mem[1][8]_i_1__14_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_14 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_14 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_14 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_14 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_14 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_14 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_14 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_14 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__14_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_14 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__14 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n011_out),
        .O(\genblk1[2].mem[2][8]_i_1__14_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_13 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_13 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_13 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_13 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_13 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_13 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_13 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_13 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__14_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_13 [8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBFFF3F)) 
    \genblk1[3].mem[3][8]_i_15 
       (.I0(\genblk1[3].mem[3][8]_i_7__9_1 ),
        .I1(empty_i_3__14_2),
        .I2(Q[3]),
        .I3(\genblk1[3].mem[3][8]_i_7__9_2 ),
        .I4(\genblk1[3].mem[3][8]_i_7__9_3 ),
        .O(\genblk1[3].mem[3][8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__14 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n011_out),
        .O(\genblk1[3].mem[3][8]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h1E00)) 
    \genblk1[3].mem[3][8]_i_20 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[3].mem[3][8]_i_7__9_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__46 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__28_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__52_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_4__20 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\priority_reg[4] ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1[3].mem[3][8]_i_4__28 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .I5(\priority_reg[3] ),
        .O(\genblk1[3].mem[3][8]_i_4__28_n_0 ));
  LUT6 #(
    .INIT(64'h0010001050100010)) 
    \genblk1[3].mem[3][8]_i_5__52 
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\read_ptr_reg[0]_1 ),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\genblk1[3].mem[3][8]_i_5__52_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1[3].mem[3][8]_i_7__36 
       (.I0(\genblk1[3].mem[3][8]_i_5__35 ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'hBB8B8888BB8BBB8B)) 
    \genblk1[3].mem[3][8]_i_7__9 
       (.I0(\genblk1[3].mem[3][8]_i_15_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__28 ),
        .I2(\genblk1[3].mem[3][8]_i_3__28_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__28_1 ),
        .I4(\genblk1[3].mem[3][8]_i_3__28_2 ),
        .I5(\genblk1[3].mem[3][8]_i_20_n_0 ),
        .O(\priority_reg[4] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_12 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_12 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_12 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_12 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_12 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_12 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_12 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_12 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__14_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_12 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1__2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \read_ptr[0]_i_2 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_2 ),
        .I2(\read_ptr_reg[0]_0 ),
        .I3(Q[1]),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__2 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n09_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__2_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__2_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__2_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__2 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__2 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__2 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__2 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__2 
       (.I0(push_req_n011_out),
        .O(\write_ptr[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__2 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__2_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__2_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_33
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[0] ,
    \priority_reg[1] ,
    \priority_reg[5]_1 ,
    \priority_reg[5]_2 ,
    \priority_reg[7] ,
    \priority_reg[7]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \priority_reg[7]_1 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[7]_4 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    empty_i_5__48,
    Q,
    empty_i_5__48_0,
    empty_i_5__48_1,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \write_ptr_reg[0]_0 ,
    empty_i_3__43,
    empty_i_3__43_0,
    empty_i_3__43_1,
    empty_i_3__43_2,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \fill_cnt[4]_i_3__29_0 ,
    \fill_cnt[4]_i_3__29_1 ,
    empty_i_5__15,
    empty_i_5__15_0,
    empty_i_5__15_1,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt[4]_i_3__29_2 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \fill_cnt[4]_i_3__29_3 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[2]_i_3 ,
    \AEROUT_ADDR[1]_i_6 ,
    \AEROUT_ADDR[4]_i_13 ,
    SRAM_reg_0_i_79_0,
    SRAM_reg_0_i_79_1,
    \AEROUT_ADDR[0]_i_9 ,
    \AEROUT_ADDR[0]_i_9_0 ,
    SRAM_reg_0_i_110_0,
    SRAM_reg_0_i_110_1,
    SRAM_reg_0_i_110_2,
    \AEROUT_ADDR_reg[7]_i_89 ,
    \AEROUT_ADDR_reg[7]_i_288_0 ,
    \AEROUT_ADDR_reg[7]_i_111 ,
    \AEROUT_ADDR_reg[7]_i_78 ,
    \AEROUT_ADDR_reg[7]_i_138 ,
    \AEROUT_ADDR_reg[7]_i_132 ,
    \AEROUT_ADDR_reg[7]_i_130 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[0] ;
  output \priority_reg[1] ;
  output \priority_reg[5]_1 ;
  output \priority_reg[5]_2 ;
  output \priority_reg[7] ;
  output \priority_reg[7]_0 ;
  output [2:0]\genblk1[1].mem_reg[1][7]_0 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[7]_4 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input empty_i_5__48;
  input [6:0]Q;
  input empty_i_5__48_0;
  input empty_i_5__48_1;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \write_ptr_reg[0]_0 ;
  input empty_i_3__43;
  input empty_i_3__43_0;
  input empty_i_3__43_1;
  input empty_i_3__43_2;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \fill_cnt[4]_i_3__29_0 ;
  input \fill_cnt[4]_i_3__29_1 ;
  input empty_i_5__15;
  input empty_i_5__15_0;
  input empty_i_5__15_1;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt[4]_i_3__29_2 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \fill_cnt[4]_i_3__29_3 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input [9:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR_reg[2]_i_3 ;
  input \AEROUT_ADDR[1]_i_6 ;
  input \AEROUT_ADDR[4]_i_13 ;
  input SRAM_reg_0_i_79_0;
  input SRAM_reg_0_i_79_1;
  input \AEROUT_ADDR[0]_i_9 ;
  input \AEROUT_ADDR[0]_i_9_0 ;
  input SRAM_reg_0_i_110_0;
  input SRAM_reg_0_i_110_1;
  input SRAM_reg_0_i_110_2;
  input \AEROUT_ADDR_reg[7]_i_89 ;
  input [5:0]\AEROUT_ADDR_reg[7]_i_288_0 ;
  input \AEROUT_ADDR_reg[7]_i_111 ;
  input \AEROUT_ADDR_reg[7]_i_78 ;
  input \AEROUT_ADDR_reg[7]_i_138 ;
  input \AEROUT_ADDR_reg[7]_i_132 ;
  input \AEROUT_ADDR_reg[7]_i_130 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[0]_i_26_n_0 ;
  wire \AEROUT_ADDR[0]_i_9 ;
  wire \AEROUT_ADDR[0]_i_9_0 ;
  wire \AEROUT_ADDR[1]_i_6 ;
  wire \AEROUT_ADDR[4]_i_13 ;
  wire \AEROUT_ADDR[7]_i_385_n_0 ;
  wire \AEROUT_ADDR[7]_i_425_n_0 ;
  wire \AEROUT_ADDR[7]_i_522_n_0 ;
  wire \AEROUT_ADDR[7]_i_613_n_0 ;
  wire \AEROUT_ADDR[7]_i_621_n_0 ;
  wire \AEROUT_ADDR[7]_i_649_n_0 ;
  wire \AEROUT_ADDR_reg[2]_i_3 ;
  wire \AEROUT_ADDR_reg[7]_i_111 ;
  wire \AEROUT_ADDR_reg[7]_i_130 ;
  wire \AEROUT_ADDR_reg[7]_i_132 ;
  wire \AEROUT_ADDR_reg[7]_i_138 ;
  wire [5:0]\AEROUT_ADDR_reg[7]_i_288_0 ;
  wire \AEROUT_ADDR_reg[7]_i_78 ;
  wire \AEROUT_ADDR_reg[7]_i_89 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire SRAM_reg_0_i_110_0;
  wire SRAM_reg_0_i_110_1;
  wire SRAM_reg_0_i_110_2;
  wire SRAM_reg_0_i_110_n_0;
  wire SRAM_reg_0_i_79_0;
  wire SRAM_reg_0_i_79_1;
  wire [368:360]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__39_n_0;
  wire empty_i_3__43;
  wire empty_i_3__43_0;
  wire empty_i_3__43_1;
  wire empty_i_3__43_2;
  wire empty_i_5__15;
  wire empty_i_5__15_0;
  wire empty_i_5__15_1;
  wire empty_i_5__48;
  wire empty_i_5__48_0;
  wire empty_i_5__48_1;
  wire empty_i_6__38_n_0;
  wire empty_i_7__52_n_0;
  wire empty_i_9__11_n_0;
  wire \fill_cnt[0]_i_1__39_n_0 ;
  wire \fill_cnt[1]_i_1__30_n_0 ;
  wire \fill_cnt[2]_i_1__39_n_0 ;
  wire \fill_cnt[3]_i_1__39_n_0 ;
  wire \fill_cnt[3]_i_2__39_n_0 ;
  wire \fill_cnt[4]_i_1__39_n_0 ;
  wire \fill_cnt[4]_i_2__39_n_0 ;
  wire \fill_cnt[4]_i_3__29_0 ;
  wire \fill_cnt[4]_i_3__29_1 ;
  wire \fill_cnt[4]_i_3__29_2 ;
  wire \fill_cnt[4]_i_3__29_3 ;
  wire \fill_cnt[4]_i_3__29_n_0 ;
  wire \fill_cnt[4]_i_4__19_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__44_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_163 ;
  wire \genblk1[1].mem[1][8]_i_1__43_n_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_162 ;
  wire \genblk1[2].mem[2][8]_i_1__43_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_161 ;
  wire \genblk1[3].mem[3][8]_i_1__43_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__39_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__38_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_160 ;
  wire [40:40]last_spk_in_burst_fifo;
  wire [9:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0157_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire push_req_n0159_out;
  wire \read_ptr[0]_i_1__39_n_0 ;
  wire \read_ptr[1]_i_1__39_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__39_n_0 ;
  wire \write_ptr[4]_i_1__39_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[0]_i_15 
       (.I0(\AEROUT_ADDR[0]_i_26_n_0 ),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR[0]_i_9 ),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[0]_i_9_0 ),
        .O(\priority_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_26 
       (.I0(\priority_reg[7] ),
        .I1(SRAM_reg_0_i_110_0),
        .I2(last_spk_in_burst_int1[3]),
        .I3(SRAM_reg_0_i_110_1),
        .I4(last_spk_in_burst_int1[4]),
        .I5(SRAM_reg_0_i_110_2),
        .O(\AEROUT_ADDR[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \AEROUT_ADDR[2]_i_13 
       (.I0(\priority_reg[5]_1 ),
        .I1(Q[1]),
        .I2(\AEROUT_ADDR[1]_i_6 ),
        .O(\priority_reg[1] ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \AEROUT_ADDR[2]_i_7 
       (.I0(last_spk_in_burst_int1[9]),
        .I1(last_spk_in_burst_int1[8]),
        .I2(\priority_reg[1] ),
        .I3(Q[0]),
        .I4(\AEROUT_ADDR_reg[2]_i_3 ),
        .O(\priority_reg[0] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_347 
       (.I0(\genblk1[1].mem_reg[1]_162 [5]),
        .I1(\genblk1[0].mem_reg[0]_163 [5]),
        .I2(\genblk1[3].mem_reg[3]_160 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [5]),
        .O(\genblk1[1].mem_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_385 
       (.I0(data_out_fifo[361]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_288_0 [1]),
        .O(\AEROUT_ADDR[7]_i_385_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_425 
       (.I0(data_out_fifo[363]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_288_0 [3]),
        .O(\AEROUT_ADDR[7]_i_425_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_479 
       (.I0(\genblk1[1].mem_reg[1]_162 [7]),
        .I1(\genblk1[0].mem_reg[0]_163 [7]),
        .I2(\genblk1[3].mem_reg[3]_160 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [7]),
        .O(\genblk1[1].mem_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_522 
       (.I0(data_out_fifo[362]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_288_0 [2]),
        .O(\AEROUT_ADDR[7]_i_522_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_551 
       (.I0(\genblk1[1].mem_reg[1]_162 [6]),
        .I1(\genblk1[0].mem_reg[0]_163 [6]),
        .I2(\genblk1[3].mem_reg[3]_160 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [6]),
        .O(\genblk1[1].mem_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_613 
       (.I0(data_out_fifo[364]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_288_0 [4]),
        .O(\AEROUT_ADDR[7]_i_613_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_621 
       (.I0(data_out_fifo[368]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(\AEROUT_ADDR_reg[7]_i_288_0 [5]),
        .I3(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_621_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_649 
       (.I0(data_out_fifo[360]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(\AEROUT_ADDR_reg[7]_i_288_0 [0]),
        .I3(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_649_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_723 
       (.I0(\genblk1[1].mem_reg[1]_162 [1]),
        .I1(\genblk1[0].mem_reg[0]_163 [1]),
        .I2(\genblk1[3].mem_reg[3]_160 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [1]),
        .O(data_out_fifo[361]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_763 
       (.I0(\genblk1[1].mem_reg[1]_162 [3]),
        .I1(\genblk1[0].mem_reg[0]_163 [3]),
        .I2(\genblk1[3].mem_reg[3]_160 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [3]),
        .O(data_out_fifo[363]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_811 
       (.I0(\genblk1[1].mem_reg[1]_162 [2]),
        .I1(\genblk1[0].mem_reg[0]_163 [2]),
        .I2(\genblk1[3].mem_reg[3]_160 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [2]),
        .O(data_out_fifo[362]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_875 
       (.I0(\genblk1[1].mem_reg[1]_162 [4]),
        .I1(\genblk1[0].mem_reg[0]_163 [4]),
        .I2(\genblk1[3].mem_reg[3]_160 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [4]),
        .O(data_out_fifo[364]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_891 
       (.I0(\genblk1[1].mem_reg[1]_162 [8]),
        .I1(\genblk1[0].mem_reg[0]_163 [8]),
        .I2(\genblk1[3].mem_reg[3]_160 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [8]),
        .O(data_out_fifo[368]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_931 
       (.I0(\genblk1[1].mem_reg[1]_162 [0]),
        .I1(\genblk1[0].mem_reg[0]_163 [0]),
        .I2(\genblk1[3].mem_reg[3]_160 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_161 [0]),
        .O(data_out_fifo[360]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_173 
       (.I0(\AEROUT_ADDR[7]_i_385_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_78 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_196 
       (.I0(\AEROUT_ADDR[7]_i_425_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_89 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_243 
       (.I0(\AEROUT_ADDR[7]_i_522_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_111 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_284 
       (.I0(\AEROUT_ADDR[7]_i_613_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_130 ),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_288 
       (.I0(\AEROUT_ADDR[7]_i_621_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_132 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_302 
       (.I0(\AEROUT_ADDR[7]_i_649_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_138 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[5]));
  LUT5 #(
    .INIT(32'h0B000BFF)) 
    SRAM_reg_0_i_110
       (.I0(last_spk_in_burst_int1[2]),
        .I1(\AEROUT_ADDR[0]_i_26_n_0 ),
        .I2(SRAM_reg_0_i_79_0),
        .I3(last_spk_in_burst_int1[1]),
        .I4(SRAM_reg_0_i_79_1),
        .O(SRAM_reg_0_i_110_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    SRAM_reg_0_i_79
       (.I0(SRAM_reg_0_i_110_n_0),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[4]_i_13 ),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFBFBFBBFBFBFBFBF)) 
    empty_i_10__48
       (.I0(empty_i_5__48),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(empty_i_5__48_0),
        .I4(empty_i_5__48_1),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__39
       (.I0(empty0),
        .I1(push_req_n0159_out),
        .I2(pop_req_n0157_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__38
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__44
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__38_n_0),
        .I3(empty_i_7__52_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(push_req_n0159_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__30
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0157_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_5__16
       (.I0(empty_i_3__43),
        .I1(empty_i_3__43_0),
        .I2(empty_i_3__43_1),
        .I3(empty_i_3__43_2),
        .I4(\priority_reg[5]_0 ),
        .O(\priority_reg[1]_rep ));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_6__38
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\fill_cnt[4]_i_3__29_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\fill_cnt[4]_i_3__29_3 ),
        .O(empty_i_6__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_i_7__52
       (.I0(empty_i_9__11_n_0),
        .I1(\priority_reg[5] ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .O(empty_i_7__52_n_0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    empty_i_8__37
       (.I0(Q[4]),
        .I1(empty_i_5__15),
        .I2(Q[3]),
        .I3(empty_i_5__15_0),
        .I4(Q[2]),
        .I5(empty_i_5__15_1),
        .O(\priority_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__11
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__11_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__39_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__39 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__30 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0157_out),
        .I3(push_req_n0159_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__30_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__39 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0157_out),
        .I3(push_req_n0159_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__39_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__39 
       (.I0(push_req_n0159_out),
        .I1(\fill_cnt[3]_i_2__39_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__39 
       (.I0(pop_req_n0157_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__39_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__39 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0159_out),
        .I2(pop_req_n0157_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__39_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__39 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__29_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__39_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \fill_cnt[4]_i_3__29 
       (.I0(\fill_cnt[3]_i_2__39_n_0 ),
        .I1(\fill_cnt[4]_i_4__19_n_0 ),
        .I2(empty_i_7__52_n_0),
        .I3(empty_i_6__38_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep ),
        .O(\fill_cnt[4]_i_3__29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \fill_cnt[4]_i_4__19 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\fill_cnt[4]_i_3__29_0 ),
        .I4(empty_i_3__43_0),
        .I5(\fill_cnt[4]_i_3__29_1 ),
        .O(\fill_cnt[4]_i_4__19_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__39_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__30_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__39_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__39_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__39_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__44 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0159_out),
        .O(\genblk1[0].mem[0][8]_i_1__44_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_163 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_163 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_163 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_163 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_163 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_163 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_163 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_163 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__44_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_163 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__43 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0159_out),
        .O(\genblk1[1].mem[1][8]_i_1__43_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_162 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_162 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_162 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_162 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_162 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_162 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_162 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_162 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__43_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_162 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__43 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0159_out),
        .O(\genblk1[2].mem[2][8]_i_1__43_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_161 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_161 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_161 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_161 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_161 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_161 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_161 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_161 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__43_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_161 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__43 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0159_out),
        .O(\genblk1[3].mem[3][8]_i_1__43_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__14 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__39_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__38_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\genblk1[0].mem_reg[0][8]_3 ),
        .O(last_spk_in_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_4__39 
       (.I0(\genblk1[0].mem_reg[0][8]_9 ),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\genblk1[3].mem[3][8]_i_4__39_n_0 ));
  LUT5 #(
    .INIT(32'h00800282)) 
    \genblk1[3].mem[3][8]_i_5__38 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\genblk1[3].mem[3][8]_i_5__38_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_160 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_160 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_160 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_160 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_160 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_160 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_160 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_160 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__43_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_160 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__39 
       (.I0(pop_req_n0157_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__39 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0157_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__39_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__39_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__39_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__39 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__39 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__39 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__39 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__39 
       (.I0(push_req_n0159_out),
        .O(\write_ptr[4]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__39 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__39_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__39_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_34
   (empty_reg_0,
    \priority_reg[1]_rep ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[1]_rep_0 ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[0] ,
    \priority_reg[0]_0 ,
    \priority_reg[5]_2 ,
    \priority_reg[5]_3 ,
    \priority_reg[5]_4 ,
    \priority_reg[5]_5 ,
    \priority_reg[5]_6 ,
    \priority_reg[7] ,
    \priority_reg[7]_0 ,
    \priority_reg[5]_7 ,
    \priority_reg[7]_1 ,
    \priority_reg[5]_8 ,
    \priority_reg[7]_2 ,
    \priority_reg[7]_3 ,
    \priority_reg[5]_9 ,
    \priority_reg[7]_4 ,
    \priority_reg[5]_10 ,
    \priority_reg[7]_5 ,
    \priority_reg[7]_6 ,
    \priority_reg[7]_7 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    empty_i_3__42,
    empty_i_6__25,
    empty_i_6__25_0,
    empty_i_6__25_1,
    empty_i_6__25_2,
    \genblk1[3].mem[3][8]_i_4__15 ,
    \genblk1[3].mem[3][8]_i_4__15_0 ,
    \fill_cnt[4]_i_3__26_0 ,
    \genblk1[0].mem_reg[0][8]_15 ,
    \fill_cnt[4]_i_3__26_1 ,
    \genblk1[3].mem[3][8]_i_5__46 ,
    \genblk1[3].mem[3][8]_i_4__39 ,
    \AEROUT_ADDR[0]_i_3 ,
    \AEROUT_ADDR[0]_i_3_0 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[1]_i_3 ,
    \AEROUT_ADDR[0]_i_5_0 ,
    \AEROUT_ADDR[0]_i_5_1 ,
    \AEROUT_ADDR[3]_i_11 ,
    \AEROUT_ADDR[5]_i_12 ,
    \AEROUT_ADDR[5]_i_12_0 ,
    \AEROUT_ADDR[0]_i_9 ,
    \AEROUT_ADDR[0]_i_9_0 ,
    SRAM_reg_0_i_101,
    SRAM_reg_0_i_101_0,
    SRAM_reg_0_i_101_1,
    SRAM_reg_1_i_396,
    SRAM_reg_1_i_396_0,
    SRAM_reg_1_i_396_1,
    \AEROUT_ADDR[7]_i_22 ,
    \AEROUT_ADDR[7]_i_22_0 ,
    \AEROUT_ADDR[7]_i_22_1 ,
    \AEROUT_ADDR[1]_i_20 ,
    \AEROUT_ADDR[1]_i_20_0 ,
    \AEROUT_ADDR[1]_i_20_1 ,
    \AEROUT_ADDR[0]_i_16_0 ,
    \AEROUT_ADDR[0]_i_16_1 ,
    \AEROUT_ADDR[0]_i_16_2 ,
    \AEROUT_ADDR[7]_i_18 ,
    \AEROUT_ADDR[7]_i_18_0 ,
    \AEROUT_ADDR[7]_i_18_1 ,
    \AEROUT_ADDR[7]_i_21 ,
    \AEROUT_ADDR[7]_i_21_0 ,
    \AEROUT_ADDR[7]_i_21_1 ,
    \AEROUT_ADDR_reg[7]_i_126 ,
    \AEROUT_ADDR_reg[7]_i_169_0 ,
    SRAM_reg_0_i_128,
    SRAM_reg_0_i_122,
    \AEROUT_ADDR_reg[7]_i_74 ,
    \AEROUT_ADDR_reg[7]_i_76 ,
    \AEROUT_ADDR_reg[7]_i_136 ,
    SRAM_reg_0_i_130,
    SRAM_reg_0_i_125,
    \AEROUT_ADDR_reg[7]_i_66 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[1]_rep ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[1]_rep_0 ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[0] ;
  output \priority_reg[0]_0 ;
  output \priority_reg[5]_2 ;
  output \priority_reg[5]_3 ;
  output \priority_reg[5]_4 ;
  output \priority_reg[5]_5 ;
  output \priority_reg[5]_6 ;
  output \priority_reg[7] ;
  output \priority_reg[7]_0 ;
  output \priority_reg[5]_7 ;
  output \priority_reg[7]_1 ;
  output \priority_reg[5]_8 ;
  output \priority_reg[7]_2 ;
  output \priority_reg[7]_3 ;
  output \priority_reg[5]_9 ;
  output \priority_reg[7]_4 ;
  output \priority_reg[5]_10 ;
  output \priority_reg[7]_5 ;
  output \priority_reg[7]_6 ;
  output \priority_reg[7]_7 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \fill_cnt_reg[1]_0 ;
  input [6:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input empty_i_3__42;
  input empty_i_6__25;
  input empty_i_6__25_0;
  input empty_i_6__25_1;
  input empty_i_6__25_2;
  input \genblk1[3].mem[3][8]_i_4__15 ;
  input \genblk1[3].mem[3][8]_i_4__15_0 ;
  input \fill_cnt[4]_i_3__26_0 ;
  input \genblk1[0].mem_reg[0][8]_15 ;
  input \fill_cnt[4]_i_3__26_1 ;
  input \genblk1[3].mem[3][8]_i_5__46 ;
  input \genblk1[3].mem[3][8]_i_4__39 ;
  input \AEROUT_ADDR[0]_i_3 ;
  input \AEROUT_ADDR[0]_i_3_0 ;
  input [9:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR_reg[1]_i_3 ;
  input \AEROUT_ADDR[0]_i_5_0 ;
  input \AEROUT_ADDR[0]_i_5_1 ;
  input \AEROUT_ADDR[3]_i_11 ;
  input \AEROUT_ADDR[5]_i_12 ;
  input \AEROUT_ADDR[5]_i_12_0 ;
  input \AEROUT_ADDR[0]_i_9 ;
  input \AEROUT_ADDR[0]_i_9_0 ;
  input SRAM_reg_0_i_101;
  input SRAM_reg_0_i_101_0;
  input SRAM_reg_0_i_101_1;
  input SRAM_reg_1_i_396;
  input SRAM_reg_1_i_396_0;
  input SRAM_reg_1_i_396_1;
  input \AEROUT_ADDR[7]_i_22 ;
  input \AEROUT_ADDR[7]_i_22_0 ;
  input \AEROUT_ADDR[7]_i_22_1 ;
  input \AEROUT_ADDR[1]_i_20 ;
  input \AEROUT_ADDR[1]_i_20_0 ;
  input \AEROUT_ADDR[1]_i_20_1 ;
  input \AEROUT_ADDR[0]_i_16_0 ;
  input \AEROUT_ADDR[0]_i_16_1 ;
  input \AEROUT_ADDR[0]_i_16_2 ;
  input \AEROUT_ADDR[7]_i_18 ;
  input \AEROUT_ADDR[7]_i_18_0 ;
  input \AEROUT_ADDR[7]_i_18_1 ;
  input \AEROUT_ADDR[7]_i_21 ;
  input \AEROUT_ADDR[7]_i_21_0 ;
  input \AEROUT_ADDR[7]_i_21_1 ;
  input \AEROUT_ADDR_reg[7]_i_126 ;
  input [8:0]\AEROUT_ADDR_reg[7]_i_169_0 ;
  input SRAM_reg_0_i_128;
  input SRAM_reg_0_i_122;
  input \AEROUT_ADDR_reg[7]_i_74 ;
  input \AEROUT_ADDR_reg[7]_i_76 ;
  input \AEROUT_ADDR_reg[7]_i_136 ;
  input SRAM_reg_0_i_130;
  input SRAM_reg_0_i_125;
  input \AEROUT_ADDR_reg[7]_i_66 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[0]_i_16_0 ;
  wire \AEROUT_ADDR[0]_i_16_1 ;
  wire \AEROUT_ADDR[0]_i_16_2 ;
  wire \AEROUT_ADDR[0]_i_28_n_0 ;
  wire \AEROUT_ADDR[0]_i_3 ;
  wire \AEROUT_ADDR[0]_i_3_0 ;
  wire \AEROUT_ADDR[0]_i_5_0 ;
  wire \AEROUT_ADDR[0]_i_5_1 ;
  wire \AEROUT_ADDR[0]_i_9 ;
  wire \AEROUT_ADDR[0]_i_9_0 ;
  wire \AEROUT_ADDR[1]_i_11_n_0 ;
  wire \AEROUT_ADDR[1]_i_20 ;
  wire \AEROUT_ADDR[1]_i_20_0 ;
  wire \AEROUT_ADDR[1]_i_20_1 ;
  wire \AEROUT_ADDR[3]_i_11 ;
  wire \AEROUT_ADDR[5]_i_12 ;
  wire \AEROUT_ADDR[5]_i_12_0 ;
  wire \AEROUT_ADDR[7]_i_18 ;
  wire \AEROUT_ADDR[7]_i_183_n_0 ;
  wire \AEROUT_ADDR[7]_i_18_0 ;
  wire \AEROUT_ADDR[7]_i_18_1 ;
  wire \AEROUT_ADDR[7]_i_199_n_0 ;
  wire \AEROUT_ADDR[7]_i_21 ;
  wire \AEROUT_ADDR[7]_i_21_0 ;
  wire \AEROUT_ADDR[7]_i_21_1 ;
  wire \AEROUT_ADDR[7]_i_22 ;
  wire \AEROUT_ADDR[7]_i_22_0 ;
  wire \AEROUT_ADDR[7]_i_22_1 ;
  wire \AEROUT_ADDR[7]_i_230_n_0 ;
  wire \AEROUT_ADDR[7]_i_254_n_0 ;
  wire \AEROUT_ADDR[7]_i_318_n_0 ;
  wire \AEROUT_ADDR[7]_i_369_n_0 ;
  wire \AEROUT_ADDR[7]_i_377_n_0 ;
  wire \AEROUT_ADDR[7]_i_597_n_0 ;
  wire \AEROUT_ADDR[7]_i_641_n_0 ;
  wire \AEROUT_ADDR_reg[1]_i_3 ;
  wire \AEROUT_ADDR_reg[7]_i_126 ;
  wire \AEROUT_ADDR_reg[7]_i_136 ;
  wire [8:0]\AEROUT_ADDR_reg[7]_i_169_0 ;
  wire \AEROUT_ADDR_reg[7]_i_66 ;
  wire \AEROUT_ADDR_reg[7]_i_74 ;
  wire \AEROUT_ADDR_reg[7]_i_76 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire SRAM_reg_0_i_101;
  wire SRAM_reg_0_i_101_0;
  wire SRAM_reg_0_i_101_1;
  wire SRAM_reg_0_i_122;
  wire SRAM_reg_0_i_125;
  wire SRAM_reg_0_i_128;
  wire SRAM_reg_0_i_130;
  wire SRAM_reg_1_i_396;
  wire SRAM_reg_1_i_396_0;
  wire SRAM_reg_1_i_396_1;
  wire [377:369]data_out_fifo;
  wire empty0;
  wire empty_i_1__40_n_0;
  wire empty_i_3__42;
  wire empty_i_5__48_n_0;
  wire empty_i_6__25;
  wire empty_i_6__25_0;
  wire empty_i_6__25_1;
  wire empty_i_6__25_2;
  wire empty_i_8__5_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__40_n_0 ;
  wire \fill_cnt[1]_i_1__27_n_0 ;
  wire \fill_cnt[2]_i_1__40_n_0 ;
  wire \fill_cnt[3]_i_1__40_n_0 ;
  wire \fill_cnt[3]_i_2__40_n_0 ;
  wire \fill_cnt[4]_i_1__40_n_0 ;
  wire \fill_cnt[4]_i_2__40_n_0 ;
  wire \fill_cnt[4]_i_3__26_0 ;
  wire \fill_cnt[4]_i_3__26_1 ;
  wire \fill_cnt[4]_i_3__26_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__43_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_15 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_167 ;
  wire \genblk1[1].mem[1][8]_i_1__42_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_166 ;
  wire \genblk1[2].mem[2][8]_i_1__42_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_165 ;
  wire \genblk1[3].mem[3][8]_i_1__42_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__43_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__15 ;
  wire \genblk1[3].mem[3][8]_i_4__15_0 ;
  wire \genblk1[3].mem[3][8]_i_4__39 ;
  wire \genblk1[3].mem[3][8]_i_4__49_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__46 ;
  wire [8:0]\genblk1[3].mem_reg[3]_164 ;
  wire [41:41]last_spk_in_burst_fifo;
  wire [9:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0161_out;
  wire \priority_reg[0] ;
  wire \priority_reg[0]_0 ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep_0 ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_10 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[5]_4 ;
  wire \priority_reg[5]_5 ;
  wire \priority_reg[5]_6 ;
  wire \priority_reg[5]_7 ;
  wire \priority_reg[5]_8 ;
  wire \priority_reg[5]_9 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire \priority_reg[7]_2 ;
  wire \priority_reg[7]_3 ;
  wire \priority_reg[7]_4 ;
  wire \priority_reg[7]_5 ;
  wire \priority_reg[7]_6 ;
  wire \priority_reg[7]_7 ;
  wire push_req_n0163_out;
  wire \read_ptr[0]_i_1__40_n_0 ;
  wire \read_ptr[1]_i_1__40_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__40_n_0 ;
  wire \write_ptr[4]_i_1__40_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \AEROUT_ADDR[0]_i_16 
       (.I0(\AEROUT_ADDR[0]_i_28_n_0 ),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR[0]_i_9 ),
        .I3(\AEROUT_ADDR[0]_i_9_0 ),
        .I4(last_spk_in_burst_int1[1]),
        .O(\priority_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_28 
       (.I0(\priority_reg[7]_3 ),
        .I1(\AEROUT_ADDR[0]_i_16_0 ),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[0]_i_16_1 ),
        .I4(last_spk_in_burst_int1[4]),
        .I5(\AEROUT_ADDR[0]_i_16_2 ),
        .O(\AEROUT_ADDR[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[0]_i_5 
       (.I0(\AEROUT_ADDR[1]_i_11_n_0 ),
        .I1(Q[0]),
        .I2(\AEROUT_ADDR[0]_i_3 ),
        .I3(Q[1]),
        .I4(\AEROUT_ADDR[0]_i_3_0 ),
        .O(\priority_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[1]_i_11 
       (.I0(\priority_reg[5]_2 ),
        .I1(Q[1]),
        .I2(\AEROUT_ADDR[0]_i_5_0 ),
        .I3(last_spk_in_burst_int1[0]),
        .I4(\AEROUT_ADDR[0]_i_5_1 ),
        .O(\AEROUT_ADDR[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_22 
       (.I0(\priority_reg[7]_2 ),
        .I1(\AEROUT_ADDR[1]_i_20 ),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[1]_i_20_0 ),
        .I4(last_spk_in_burst_int1[4]),
        .I5(\AEROUT_ADDR[1]_i_20_1 ),
        .O(\priority_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_24 
       (.I0(\priority_reg[7] ),
        .I1(SRAM_reg_0_i_101),
        .I2(last_spk_in_burst_int1[3]),
        .I3(SRAM_reg_0_i_101_0),
        .I4(last_spk_in_burst_int1[4]),
        .I5(SRAM_reg_0_i_101_1),
        .O(\priority_reg[5]_6 ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \AEROUT_ADDR[1]_i_6 
       (.I0(last_spk_in_burst_int1[9]),
        .I1(last_spk_in_burst_int1[8]),
        .I2(\AEROUT_ADDR[1]_i_11_n_0 ),
        .I3(Q[0]),
        .I4(\AEROUT_ADDR_reg[1]_i_3 ),
        .O(\priority_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_183 
       (.I0(data_out_fifo[371]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [2]),
        .O(\AEROUT_ADDR[7]_i_183_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_199 
       (.I0(data_out_fifo[375]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [6]),
        .O(\AEROUT_ADDR[7]_i_199_n_0 ));
  LUT5 #(
    .INIT(32'h00B8FFB8)) 
    \AEROUT_ADDR[7]_i_20 
       (.I0(\priority_reg[5]_4 ),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR[5]_i_12 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(\AEROUT_ADDR[5]_i_12_0 ),
        .O(\priority_reg[5]_3 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_230 
       (.I0(data_out_fifo[370]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [1]),
        .O(\AEROUT_ADDR[7]_i_230_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_254 
       (.I0(data_out_fifo[374]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [5]),
        .O(\AEROUT_ADDR[7]_i_254_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_318 
       (.I0(data_out_fifo[373]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [4]),
        .O(\AEROUT_ADDR[7]_i_318_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_36 
       (.I0(\priority_reg[7]_4 ),
        .I1(\AEROUT_ADDR[7]_i_18 ),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_18_0 ),
        .I4(last_spk_in_burst_int1[4]),
        .I5(\AEROUT_ADDR[7]_i_18_1 ),
        .O(\priority_reg[5]_9 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_369 
       (.I0(data_out_fifo[369]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [0]),
        .O(\AEROUT_ADDR[7]_i_369_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_377 
       (.I0(data_out_fifo[377]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [8]),
        .O(\AEROUT_ADDR[7]_i_377_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_399 
       (.I0(\genblk1[1].mem_reg[1]_166 [2]),
        .I1(\genblk1[0].mem_reg[0]_167 [2]),
        .I2(\genblk1[3].mem_reg[3]_164 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [2]),
        .O(data_out_fifo[371]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_41 
       (.I0(\priority_reg[7]_0 ),
        .I1(SRAM_reg_1_i_396),
        .I2(last_spk_in_burst_int1[3]),
        .I3(SRAM_reg_1_i_396_0),
        .I4(last_spk_in_burst_int1[4]),
        .I5(SRAM_reg_1_i_396_1),
        .O(\priority_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_431 
       (.I0(\genblk1[1].mem_reg[1]_166 [6]),
        .I1(\genblk1[0].mem_reg[0]_167 [6]),
        .I2(\genblk1[3].mem_reg[3]_164 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [6]),
        .O(data_out_fifo[375]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_45 
       (.I0(\priority_reg[7]_5 ),
        .I1(\AEROUT_ADDR[7]_i_21 ),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_21_0 ),
        .I4(last_spk_in_burst_int1[4]),
        .I5(\AEROUT_ADDR[7]_i_21_1 ),
        .O(\priority_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_48 
       (.I0(\priority_reg[7]_1 ),
        .I1(\AEROUT_ADDR[7]_i_22 ),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_22_0 ),
        .I4(last_spk_in_burst_int1[4]),
        .I5(\AEROUT_ADDR[7]_i_22_1 ),
        .O(\priority_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_496 
       (.I0(\genblk1[1].mem_reg[1]_166 [1]),
        .I1(\genblk1[0].mem_reg[0]_167 [1]),
        .I2(\genblk1[3].mem_reg[3]_164 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [1]),
        .O(data_out_fifo[370]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_560 
       (.I0(\genblk1[1].mem_reg[1]_166 [5]),
        .I1(\genblk1[0].mem_reg[0]_167 [5]),
        .I2(\genblk1[3].mem_reg[3]_164 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [5]),
        .O(data_out_fifo[374]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_597 
       (.I0(data_out_fifo[372]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(last_spk_in_burst_int1[7]),
        .I3(\AEROUT_ADDR_reg[7]_i_169_0 [3]),
        .O(\AEROUT_ADDR[7]_i_597_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_641 
       (.I0(data_out_fifo[376]),
        .I1(last_spk_in_burst_int1[6]),
        .I2(\AEROUT_ADDR_reg[7]_i_169_0 [7]),
        .I3(last_spk_in_burst_int1[7]),
        .O(\AEROUT_ADDR[7]_i_641_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_667 
       (.I0(\genblk1[1].mem_reg[1]_166 [4]),
        .I1(\genblk1[0].mem_reg[0]_167 [4]),
        .I2(\genblk1[3].mem_reg[3]_164 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [4]),
        .O(data_out_fifo[373]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_691 
       (.I0(\genblk1[1].mem_reg[1]_166 [0]),
        .I1(\genblk1[0].mem_reg[0]_167 [0]),
        .I2(\genblk1[3].mem_reg[3]_164 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [0]),
        .O(data_out_fifo[369]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_707 
       (.I0(\genblk1[1].mem_reg[1]_166 [8]),
        .I1(\genblk1[0].mem_reg[0]_167 [8]),
        .I2(\genblk1[3].mem_reg[3]_164 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [8]),
        .O(data_out_fifo[377]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_843 
       (.I0(\genblk1[1].mem_reg[1]_166 [3]),
        .I1(\genblk1[0].mem_reg[0]_167 [3]),
        .I2(\genblk1[3].mem_reg[3]_164 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [3]),
        .O(data_out_fifo[372]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_915 
       (.I0(\genblk1[1].mem_reg[1]_166 [7]),
        .I1(\genblk1[0].mem_reg[0]_167 [7]),
        .I2(\genblk1[3].mem_reg[3]_164 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_165 [7]),
        .O(data_out_fifo[376]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_105 
       (.I0(\AEROUT_ADDR[7]_i_230_n_0 ),
        .I1(SRAM_reg_0_i_122),
        .O(\priority_reg[7]_5 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_117 
       (.I0(\AEROUT_ADDR[7]_i_254_n_0 ),
        .I1(SRAM_reg_0_i_125),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_147 
       (.I0(\AEROUT_ADDR[7]_i_318_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_66 ),
        .O(\priority_reg[7]_2 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_165 
       (.I0(\AEROUT_ADDR[7]_i_369_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_74 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_169 
       (.I0(\AEROUT_ADDR[7]_i_377_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_76 ),
        .O(\priority_reg[7]_6 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_276 
       (.I0(\AEROUT_ADDR[7]_i_597_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_126 ),
        .O(\priority_reg[7]_3 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_298 
       (.I0(\AEROUT_ADDR[7]_i_641_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_136 ),
        .O(\priority_reg[7]_7 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_83 
       (.I0(\AEROUT_ADDR[7]_i_183_n_0 ),
        .I1(SRAM_reg_0_i_128),
        .O(\priority_reg[7]_4 ),
        .S(last_spk_in_burst_int1[5]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_91 
       (.I0(\AEROUT_ADDR[7]_i_199_n_0 ),
        .I1(SRAM_reg_0_i_130),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    SRAM_reg_0_i_80
       (.I0(\priority_reg[5]_3 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[3]_i_11 ),
        .O(\priority_reg[5]_2 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__40
       (.I0(empty0),
        .I1(push_req_n0163_out),
        .I2(pop_req_n0161_out),
        .I3(empty_reg_0),
        .O(empty_i_1__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__39
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    empty_i_3__43
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(empty_i_5__48_n_0),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0163_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__27
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_reg_0),
        .O(pop_req_n0161_out));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    empty_i_5__48
       (.I0(\fill_cnt[4]_i_3__26_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_15 ),
        .I3(\fill_cnt[4]_i_3__26_1 ),
        .I4(empty_i_8__5_n_0),
        .O(empty_i_5__48_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_6__26
       (.I0(empty_i_3__42),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\priority_reg[5]_0 ),
        .O(\priority_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__5
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_9__35
       (.I0(Q[4]),
        .I1(empty_i_6__25),
        .I2(empty_i_6__25_0),
        .I3(empty_i_6__25_1),
        .I4(Q[2]),
        .I5(empty_i_6__25_2),
        .O(\priority_reg[5]_0 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__40_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__40 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__27 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0161_out),
        .I3(push_req_n0163_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__40 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0161_out),
        .I3(push_req_n0163_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__40_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__40 
       (.I0(push_req_n0163_out),
        .I1(\fill_cnt[3]_i_2__40_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__40 
       (.I0(pop_req_n0161_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__40_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__40 
       (.I0(empty_reg_0),
        .I1(push_req_n0163_out),
        .I2(pop_req_n0161_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__40_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__40 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__26_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__40_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__26 
       (.I0(\fill_cnt[3]_i_2__40_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_5__48_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__26_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__40_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__27_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__40_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__40_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__40_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__43 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0163_out),
        .O(\genblk1[0].mem[0][8]_i_1__43_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_167 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_167 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_167 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_167 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_167 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_167 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_167 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_167 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__43_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_167 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__42 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0163_out),
        .O(\genblk1[1].mem[1][8]_i_1__42_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_166 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_166 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_166 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_166 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_166 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_166 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_166 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_166 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__42_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_166 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__42 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0163_out),
        .O(\genblk1[2].mem[2][8]_i_1__42_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_165 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_165 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_165 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_165 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_165 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_165 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_165 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_165 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__42_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_165 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__42 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0163_out),
        .O(\genblk1[3].mem[3][8]_i_1__42_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__15 
       (.I0(\priority_reg[1]_rep_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_3__43_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_4__49_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_3__3 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\priority_reg[1]_rep_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_3__43 
       (.I0(\genblk1[0].mem_reg[0][8]_15 ),
        .I1(\priority_reg[5]_1 ),
        .O(\genblk1[3].mem[3][8]_i_3__43_n_0 ));
  LUT5 #(
    .INIT(32'h02001300)) 
    \genblk1[3].mem[3][8]_i_4__49 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\priority_reg[2]_rep__0 ),
        .O(\genblk1[3].mem[3][8]_i_4__49_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_5__14 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_12 ),
        .I2(\genblk1[0].mem_reg[0][8]_13 ),
        .I3(\genblk1[0].mem_reg[0][8]_14 ),
        .I4(\priority_reg[5] ),
        .O(\priority_reg[1]_rep__0 ));
  LUT5 #(
    .INIT(32'hFFAACFAA)) 
    \genblk1[3].mem[3][8]_i_7__19 
       (.I0(\genblk1[3].mem[3][8]_i_4__15 ),
        .I1(\genblk1[3].mem[3][8]_i_4__15_0 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hE1FFFFFFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__28 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\genblk1[3].mem[3][8]_i_5__46 ),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hDDD77777FFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__31 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(Q[2]),
        .I5(\genblk1[3].mem[3][8]_i_4__39 ),
        .O(\priority_reg[5]_1 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_164 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_164 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_164 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_164 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_164 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_164 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_164 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_164 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__42_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_164 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__40 
       (.I0(pop_req_n0161_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__40 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0161_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__40_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__40_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__40_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__40 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__40 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__40 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__40 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__40 
       (.I0(push_req_n0163_out),
        .O(\write_ptr[4]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__40 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__40_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__40_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_35
   (empty_reg_0,
    \priority_reg[2]_rep ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \priority_reg[7]_0 ,
    \priority_reg[7]_1 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    empty_i_3__41,
    empty_i_3__41_0,
    empty_i_3__41_1,
    empty_i_3__41_2,
    empty_i_3__41_3,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \fill_cnt[4]_i_3__36_0 ,
    \fill_cnt[4]_i_3__36_1 ,
    \fill_cnt[4]_i_3__36_2 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR_reg[7]_i_128 ,
    \AEROUT_ADDR[0]_i_30 ,
    \AEROUT_ADDR_reg[7]_i_87 ,
    \AEROUT_ADDR_reg[7]_i_109 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[2]_rep ;
  output \priority_reg[7] ;
  output [2:0]\genblk1[1].mem_reg[1][5]_0 ;
  output \priority_reg[7]_0 ;
  output \priority_reg[7]_1 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \fill_cnt_reg[1]_0 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input empty_i_3__41;
  input empty_i_3__41_0;
  input empty_i_3__41_1;
  input empty_i_3__41_2;
  input empty_i_3__41_3;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \fill_cnt[4]_i_3__36_0 ;
  input \fill_cnt[4]_i_3__36_1 ;
  input \fill_cnt[4]_i_3__36_2 ;
  input [2:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR_reg[7]_i_128 ;
  input [5:0]\AEROUT_ADDR[0]_i_30 ;
  input \AEROUT_ADDR_reg[7]_i_87 ;
  input \AEROUT_ADDR_reg[7]_i_109 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [5:0]\AEROUT_ADDR[0]_i_30 ;
  wire \AEROUT_ADDR[7]_i_417_n_0 ;
  wire \AEROUT_ADDR[7]_i_514_n_0 ;
  wire \AEROUT_ADDR[7]_i_605_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_109 ;
  wire \AEROUT_ADDR_reg[7]_i_128 ;
  wire \AEROUT_ADDR_reg[7]_i_87 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [386:378]data_out_fifo;
  wire empty0;
  wire empty_i_1__41_n_0;
  wire empty_i_3__41;
  wire empty_i_3__41_0;
  wire empty_i_3__41_1;
  wire empty_i_3__41_2;
  wire empty_i_3__41_3;
  wire empty_i_6__43_n_0;
  wire empty_i_9__12_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__41_n_0 ;
  wire \fill_cnt[1]_i_1__37_n_0 ;
  wire \fill_cnt[2]_i_1__41_n_0 ;
  wire \fill_cnt[3]_i_1__41_n_0 ;
  wire \fill_cnt[3]_i_2__41_n_0 ;
  wire \fill_cnt[4]_i_1__41_n_0 ;
  wire \fill_cnt[4]_i_2__41_n_0 ;
  wire \fill_cnt[4]_i_3__36_0 ;
  wire \fill_cnt[4]_i_3__36_1 ;
  wire \fill_cnt[4]_i_3__36_2 ;
  wire \fill_cnt[4]_i_3__36_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__42_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire [8:0]\genblk1[0].mem_reg[0]_171 ;
  wire \genblk1[1].mem[1][8]_i_1__41_n_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_170 ;
  wire \genblk1[2].mem[2][8]_i_1__41_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_169 ;
  wire \genblk1[3].mem[3][8]_i_1__41_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__48_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_168 ;
  wire [42:42]last_spk_in_burst_fifo;
  wire [2:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0165_out;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire \priority_reg[7]_1 ;
  wire push_req_n0167_out;
  wire \read_ptr[0]_i_1__41_n_0 ;
  wire \read_ptr[1]_i_1__41_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__41_n_0 ;
  wire \write_ptr[4]_i_1__41_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_159 
       (.I0(data_out_fifo[385]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[0]_i_30 [4]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_224 
       (.I0(data_out_fifo[386]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[0]_i_30 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_294 
       (.I0(data_out_fifo[384]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[0]_i_30 [3]),
        .I3(last_spk_in_burst_int1[2]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_331 
       (.I0(\genblk1[1].mem_reg[1]_170 [3]),
        .I1(\genblk1[0].mem_reg[0]_171 [3]),
        .I2(\genblk1[3].mem_reg[3]_168 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [3]),
        .O(\genblk1[1].mem_reg[1][5]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_357 
       (.I0(\genblk1[1].mem_reg[1]_170 [7]),
        .I1(\genblk1[0].mem_reg[0]_171 [7]),
        .I2(\genblk1[3].mem_reg[3]_168 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [7]),
        .O(data_out_fifo[385]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_417 
       (.I0(data_out_fifo[379]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[0]_i_30 [1]),
        .O(\AEROUT_ADDR[7]_i_417_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_463 
       (.I0(\genblk1[1].mem_reg[1]_170 [5]),
        .I1(\genblk1[0].mem_reg[0]_171 [5]),
        .I2(\genblk1[3].mem_reg[3]_168 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_488 
       (.I0(\genblk1[1].mem_reg[1]_170 [8]),
        .I1(\genblk1[0].mem_reg[0]_171 [8]),
        .I2(\genblk1[3].mem_reg[3]_168 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [8]),
        .O(data_out_fifo[386]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_514 
       (.I0(data_out_fifo[378]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[0]_i_30 [0]),
        .O(\AEROUT_ADDR[7]_i_514_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_535 
       (.I0(\genblk1[1].mem_reg[1]_170 [4]),
        .I1(\genblk1[0].mem_reg[0]_171 [4]),
        .I2(\genblk1[3].mem_reg[3]_168 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [4]),
        .O(\genblk1[1].mem_reg[1][5]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_605 
       (.I0(data_out_fifo[380]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[0]_i_30 [2]),
        .O(\AEROUT_ADDR[7]_i_605_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_633 
       (.I0(\genblk1[1].mem_reg[1]_170 [6]),
        .I1(\genblk1[0].mem_reg[0]_171 [6]),
        .I2(\genblk1[3].mem_reg[3]_168 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [6]),
        .O(data_out_fifo[384]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_747 
       (.I0(\genblk1[1].mem_reg[1]_170 [1]),
        .I1(\genblk1[0].mem_reg[0]_171 [1]),
        .I2(\genblk1[3].mem_reg[3]_168 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [1]),
        .O(data_out_fifo[379]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_795 
       (.I0(\genblk1[1].mem_reg[1]_170 [0]),
        .I1(\genblk1[0].mem_reg[0]_171 [0]),
        .I2(\genblk1[3].mem_reg[3]_168 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [0]),
        .O(data_out_fifo[378]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_859 
       (.I0(\genblk1[1].mem_reg[1]_170 [2]),
        .I1(\genblk1[0].mem_reg[0]_171 [2]),
        .I2(\genblk1[3].mem_reg[3]_168 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_169 [2]),
        .O(data_out_fifo[380]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_192 
       (.I0(\AEROUT_ADDR[7]_i_417_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_87 ),
        .O(\priority_reg[7]_0 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_239 
       (.I0(\AEROUT_ADDR[7]_i_514_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_109 ),
        .O(\priority_reg[7]_1 ),
        .S(last_spk_in_burst_int1[0]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_280 
       (.I0(\AEROUT_ADDR[7]_i_605_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_128 ),
        .O(\priority_reg[7] ),
        .S(last_spk_in_burst_int1[0]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__41
       (.I0(empty0),
        .I1(push_req_n0167_out),
        .I2(pop_req_n0165_out),
        .I3(empty_reg_0),
        .O(empty_i_1__41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__40
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    empty_i_3__42
       (.I0(\priority_reg[2]_rep ),
        .I1(empty_i_6__43_n_0),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n0167_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__36
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_reg_0),
        .O(pop_req_n0165_out));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__15
       (.I0(empty_i_3__41),
        .I1(empty_i_3__41_0),
        .I2(empty_i_3__41_1),
        .I3(empty_i_3__41_2),
        .I4(empty_i_3__41_3),
        .O(\priority_reg[2]_rep ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    empty_i_6__43
       (.I0(\fill_cnt[4]_i_3__36_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\fill_cnt[4]_i_3__36_1 ),
        .I3(\fill_cnt[4]_i_3__36_2 ),
        .I4(empty_i_9__12_n_0),
        .O(empty_i_6__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__12
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__12_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__41_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__41 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__37 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0165_out),
        .I3(push_req_n0167_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__37_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__41 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0165_out),
        .I3(push_req_n0167_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__41_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__41 
       (.I0(push_req_n0167_out),
        .I1(\fill_cnt[3]_i_2__41_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__41 
       (.I0(pop_req_n0165_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__41_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__41 
       (.I0(empty_reg_0),
        .I1(push_req_n0167_out),
        .I2(pop_req_n0165_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__41_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__41 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__36_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__41_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__36 
       (.I0(\fill_cnt[3]_i_2__41_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(empty_i_6__43_n_0),
        .I4(\fill_cnt_reg[4]_2 ),
        .I5(\priority_reg[2]_rep ),
        .O(\fill_cnt[4]_i_3__36_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__41_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__37_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__41_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__41_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__41_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__42 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0167_out),
        .O(\genblk1[0].mem[0][8]_i_1__42_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_171 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_171 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_171 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_171 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_171 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_171 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_171 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_171 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__42_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_171 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__41 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0167_out),
        .O(\genblk1[1].mem[1][8]_i_1__41_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_170 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_170 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_170 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_170 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_170 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_170 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_170 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_170 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__41_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_170 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__41 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0167_out),
        .O(\genblk1[2].mem[2][8]_i_1__41_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_169 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_169 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_169 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_169 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_169 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_169 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_169 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_169 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__41_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_169 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__41 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0167_out),
        .O(\genblk1[3].mem[3][8]_i_1__41_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    \genblk1[3].mem[3][8]_i_2__12 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[3].mem[3][8]_i_4__48_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0213000022332222)) 
    \genblk1[3].mem[3][8]_i_4__48 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\genblk1[3].mem[3][8]_i_4__48_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_168 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_168 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_168 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_168 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_168 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_168 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_168 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_168 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__41_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_168 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__41 
       (.I0(pop_req_n0165_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__41 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0165_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__41_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__41_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__41_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__41 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__41 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__41 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__41 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__41 
       (.I0(push_req_n0167_out),
        .O(\write_ptr[4]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__41 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__41_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__41_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_36
   (empty_reg_0,
    \priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[3] ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[3]_0 ,
    \priority_reg[5]_0 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    Q,
    \genblk1[3].mem[3][8]_i_4__1 ,
    \genblk1[3].mem[3][8]_i_4__1_0 ,
    \genblk1[3].mem[3][8]_i_4__1_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[3].mem[3][8]_i_3__25 ,
    \genblk1[3].mem[3][8]_i_3__25_0 ,
    \genblk1[3].mem[3][8]_i_3__25_1 ,
    empty_i_3__8,
    empty_i_3__8_0,
    empty_i_6__24,
    empty_i_6__24_0,
    empty_i_6__24_1,
    empty_i_6__24_2,
    empty_i_6__44,
    empty_i_6__44_0,
    empty_i_6__44_1,
    empty_i_6__43,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_42 ,
    \AEROUT_ADDR_reg[7]_i_197 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_1 );
  output [0:0]empty_reg_0;
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[3] ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[3]_0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[7] ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_4__1 ;
  input \genblk1[3].mem[3][8]_i_4__1_0 ;
  input \genblk1[3].mem[3][8]_i_4__1_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[3].mem[3][8]_i_3__25 ;
  input \genblk1[3].mem[3][8]_i_3__25_0 ;
  input \genblk1[3].mem[3][8]_i_3__25_1 ;
  input empty_i_3__8;
  input empty_i_3__8_0;
  input empty_i_6__24;
  input empty_i_6__24_0;
  input empty_i_6__24_1;
  input empty_i_6__24_2;
  input empty_i_6__44;
  input empty_i_6__44_0;
  input empty_i_6__44_1;
  input empty_i_6__43;
  input [2:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_42 ;
  input [9:0]\AEROUT_ADDR_reg[7]_i_197 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_1 ;

  wire \AEROUT_ADDR[7]_i_42 ;
  wire [9:0]\AEROUT_ADDR_reg[7]_i_197 ;
  wire CLK;
  wire [5:0]Q;
  wire [395:387]data_out_fifo;
  wire empty0;
  wire empty_i_1__42_n_0;
  wire empty_i_3__8;
  wire empty_i_3__8_0;
  wire empty_i_5__49_n_0;
  wire empty_i_6__24;
  wire empty_i_6__24_0;
  wire empty_i_6__24_1;
  wire empty_i_6__24_2;
  wire empty_i_6__43;
  wire empty_i_6__44;
  wire empty_i_6__44_0;
  wire empty_i_6__44_1;
  wire empty_i_8__6_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__42_n_0 ;
  wire \fill_cnt[1]_i_1__2_n_0 ;
  wire \fill_cnt[2]_i_1__42_n_0 ;
  wire \fill_cnt[3]_i_1__42_n_0 ;
  wire \fill_cnt[3]_i_2__42_n_0 ;
  wire \fill_cnt[4]_i_1__42_n_0 ;
  wire \fill_cnt[4]_i_2__42_n_0 ;
  wire \fill_cnt[4]_i_3__1_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__41_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_175 ;
  wire \genblk1[1].mem[1][8]_i_1__40_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_1 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_174 ;
  wire \genblk1[2].mem[2][8]_i_1__40_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_173 ;
  wire \genblk1[3].mem[3][8]_i_1__40_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__25 ;
  wire \genblk1[3].mem[3][8]_i_3__25_0 ;
  wire \genblk1[3].mem[3][8]_i_3__25_1 ;
  wire \genblk1[3].mem[3][8]_i_3__51_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__1 ;
  wire \genblk1[3].mem[3][8]_i_4__1_0 ;
  wire \genblk1[3].mem[3][8]_i_4__1_1 ;
  wire [8:0]\genblk1[3].mem_reg[3]_172 ;
  wire [43:43]last_spk_in_burst_fifo;
  wire [2:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0169_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[7] ;
  wire push_req_n0171_out;
  wire \read_ptr[0]_i_1__42_n_0 ;
  wire \read_ptr[1]_i_1__42_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__42_n_0 ;
  wire \write_ptr[4]_i_1__42_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_141 
       (.I0(data_out_fifo[389]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [3]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_177 
       (.I0(data_out_fifo[387]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [1]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_212 
       (.I0(data_out_fifo[391]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [5]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_263 
       (.I0(data_out_fifo[390]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [4]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_270 
       (.I0(data_out_fifo[388]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [2]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_306 
       (.I0(\genblk1[1].mem_reg[1]_174 [2]),
        .I1(\genblk1[0].mem_reg[0]_175 [2]),
        .I2(\genblk1[3].mem_reg[3]_172 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [2]),
        .O(data_out_fifo[389]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_388 
       (.I0(data_out_fifo[393]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [7]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_391 
       (.I0(\genblk1[1].mem_reg[1]_174 [0]),
        .I1(\genblk1[0].mem_reg[0]_175 [0]),
        .I2(\genblk1[3].mem_reg[3]_172 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [0]),
        .O(data_out_fifo[387]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_428 
       (.I0(data_out_fifo[395]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [9]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_453 
       (.I0(\genblk1[1].mem_reg[1]_174 [4]),
        .I1(\genblk1[0].mem_reg[0]_175 [4]),
        .I2(\genblk1[3].mem_reg[3]_172 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [4]),
        .O(data_out_fifo[391]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_525 
       (.I0(data_out_fifo[394]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR_reg[7]_i_197 [8]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_576 
       (.I0(\genblk1[1].mem_reg[1]_174 [3]),
        .I1(\genblk1[0].mem_reg[0]_175 [3]),
        .I2(\genblk1[3].mem_reg[3]_172 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [3]),
        .O(data_out_fifo[390]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_585 
       (.I0(\genblk1[1].mem_reg[1]_174 [1]),
        .I1(\genblk1[0].mem_reg[0]_175 [1]),
        .I2(\genblk1[3].mem_reg[3]_172 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [1]),
        .O(data_out_fifo[388]));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_652 
       (.I0(data_out_fifo[392]),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR_reg[7]_i_197 [6]),
        .I3(last_spk_in_burst_int1[2]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_729 
       (.I0(\genblk1[1].mem_reg[1]_174 [6]),
        .I1(\genblk1[0].mem_reg[0]_175 [6]),
        .I2(\genblk1[3].mem_reg[3]_172 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [6]),
        .O(data_out_fifo[393]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_769 
       (.I0(\genblk1[1].mem_reg[1]_174 [8]),
        .I1(\genblk1[0].mem_reg[0]_175 [8]),
        .I2(\genblk1[3].mem_reg[3]_172 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [8]),
        .O(data_out_fifo[395]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_817 
       (.I0(\genblk1[1].mem_reg[1]_174 [7]),
        .I1(\genblk1[0].mem_reg[0]_175 [7]),
        .I2(\genblk1[3].mem_reg[3]_172 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [7]),
        .O(data_out_fifo[394]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_937 
       (.I0(\genblk1[1].mem_reg[1]_174 [5]),
        .I1(\genblk1[0].mem_reg[0]_175 [5]),
        .I2(\genblk1[3].mem_reg[3]_172 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_173 [5]),
        .O(data_out_fifo[392]));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \AEROUT_ADDR[7]_i_97 
       (.I0(\genblk1[1].mem_reg[1][4]_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR[7]_i_42 ),
        .I3(last_spk_in_burst_int1[1]),
        .I4(last_spk_in_burst_int1[2]),
        .I5(\AEROUT_ADDR_reg[7]_i_197 [0]),
        .O(\priority_reg[7] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__42
       (.I0(empty0),
        .I1(push_req_n0171_out),
        .I2(pop_req_n0169_out),
        .I3(empty_reg_0),
        .O(empty_i_1__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__41
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    empty_i_3__41
       (.I0(\fill_cnt_reg[4]_2 ),
        .I1(empty_i_5__49_n_0),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0171_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__2
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_reg_0),
        .O(pop_req_n0169_out));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    empty_i_5__49
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\priority_reg[2]_rep__0 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\priority_reg[3]_0 ),
        .I4(empty_i_8__6_n_0),
        .O(empty_i_5__49_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_6__25
       (.I0(empty_i_3__8),
        .I1(empty_i_3__8_0),
        .I2(\priority_reg[3] ),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hF0F000FFDDDDF0F0)) 
    empty_i_7__36
       (.I0(empty_i_6__44),
        .I1(empty_i_6__44_0),
        .I2(empty_i_6__44_1),
        .I3(\priority_reg[5]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\genblk1[0].mem_reg[0][8]_0 ),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hB7FF000087FF87FF)) 
    empty_i_8__52
       (.I0(Q[1]),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(empty_i_6__43),
        .I5(\genblk1[0].mem_reg[0][8]_0 ),
        .O(\priority_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__6
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    empty_i_9__28
       (.I0(Q[1]),
        .I1(empty_i_6__24),
        .I2(empty_i_6__24_0),
        .I3(Q[3]),
        .I4(empty_i_6__24_1),
        .I5(empty_i_6__24_2),
        .O(\priority_reg[3] ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__42_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__42 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__2 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0169_out),
        .I3(push_req_n0171_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__42 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0169_out),
        .I3(push_req_n0171_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__42_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__42 
       (.I0(push_req_n0171_out),
        .I1(\fill_cnt[3]_i_2__42_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__42 
       (.I0(pop_req_n0169_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__42_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__42 
       (.I0(empty_reg_0),
        .I1(push_req_n0171_out),
        .I2(pop_req_n0169_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__42_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__42 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__1_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__42_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__1 
       (.I0(\fill_cnt[3]_i_2__42_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_5__49_n_0),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\fill_cnt_reg[4]_2 ),
        .O(\fill_cnt[4]_i_3__1_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__42_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__2_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__42_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__42_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__42_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__41 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0171_out),
        .O(\genblk1[0].mem[0][8]_i_1__41_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[0].mem_reg[0]_175 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[0].mem_reg[0]_175 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[0].mem_reg[0]_175 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[0].mem_reg[0]_175 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[0].mem_reg[0]_175 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[0].mem_reg[0]_175 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[0].mem_reg[0]_175 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[0].mem_reg[0]_175 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__41_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_175 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__40 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0171_out),
        .O(\genblk1[1].mem[1][8]_i_1__40_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[1].mem_reg[1]_174 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[1].mem_reg[1]_174 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[1].mem_reg[1]_174 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[1].mem_reg[1]_174 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[1].mem_reg[1]_174 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[1].mem_reg[1]_174 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[1].mem_reg[1]_174 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[1].mem_reg[1]_174 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__40_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_174 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__40 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0171_out),
        .O(\genblk1[2].mem[2][8]_i_1__40_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[2].mem_reg[2]_173 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[2].mem_reg[2]_173 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[2].mem_reg[2]_173 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[2].mem_reg[2]_173 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[2].mem_reg[2]_173 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[2].mem_reg[2]_173 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[2].mem_reg[2]_173 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[2].mem_reg[2]_173 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__40_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_173 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__40 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0171_out),
        .O(\genblk1[3].mem[3][8]_i_1__40_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    \genblk1[3].mem[3][8]_i_2__13 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[3].mem[3][8]_i_3__51_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\priority_reg[2]_rep ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h2622040004000400)) 
    \genblk1[3].mem[3][8]_i_3__51 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\genblk1[3].mem[3][8]_i_3__51_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_4__15 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\priority_reg[2]_rep_0 ),
        .O(\priority_reg[2]_rep ));
  LUT6 #(
    .INIT(64'hEEF5FFFFEEF50000)) 
    \genblk1[3].mem[3][8]_i_5__51 
       (.I0(Q[3]),
        .I1(\genblk1[3].mem[3][8]_i_4__1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__1_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\genblk1[3].mem[3][8]_i_4__1_1 ),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hAFAFFFF0FFFFCFCF)) 
    \genblk1[3].mem[3][8]_i_6__18 
       (.I0(\genblk1[3].mem[3][8]_i_3__25 ),
        .I1(\genblk1[3].mem[3][8]_i_3__25_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[3].mem[3][8]_i_3__25_1 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\priority_reg[2]_rep_0 ));
  LUT5 #(
    .INIT(32'hF7F7F77F)) 
    \genblk1[3].mem[3][8]_i_7__33 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .O(\priority_reg[5]_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[3].mem_reg[3]_172 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[3].mem_reg[3]_172 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[3].mem_reg[3]_172 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[3].mem_reg[3]_172 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[3].mem_reg[3]_172 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[3].mem_reg[3]_172 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[3].mem_reg[3]_172 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[3].mem_reg[3]_172 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__40_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_172 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__42 
       (.I0(pop_req_n0169_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__42 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0169_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__42_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__42_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__42_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__42 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__42 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__42 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__42 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__42 
       (.I0(push_req_n0171_out),
        .O(\write_ptr[4]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__42 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__42_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__42_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_37
   (empty_reg_0,
    \priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[2]_rep__0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    empty_i_3__7,
    empty_i_3__7_0,
    empty_i_3__7_1,
    empty_i_3__7_2,
    empty_i_3__7_3,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_4__49 ,
    \genblk1[3].mem[3][8]_i_4__49_0 ,
    \genblk1[3].mem[3][8]_i_4__49_1 ,
    \fill_cnt[4]_i_3__43_0 ,
    empty_i_5__46,
    \AEROUT_ADDR_reg[7]_i_277 ,
    last_spk_in_burst_int1,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep__0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output [2:0]\genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt_reg[1]_0 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input empty_i_3__7;
  input empty_i_3__7_0;
  input empty_i_3__7_1;
  input empty_i_3__7_2;
  input empty_i_3__7_3;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_4__49 ;
  input \genblk1[3].mem[3][8]_i_4__49_0 ;
  input \genblk1[3].mem[3][8]_i_4__49_1 ;
  input \fill_cnt[4]_i_3__43_0 ;
  input empty_i_5__46;
  input [5:0]\AEROUT_ADDR_reg[7]_i_277 ;
  input [1:0]last_spk_in_burst_int1;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [5:0]\AEROUT_ADDR_reg[7]_i_277 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [404:396]data_out_fifo;
  wire empty0;
  wire empty_i_1__43_n_0;
  wire empty_i_3__7;
  wire empty_i_3__7_0;
  wire empty_i_3__7_1;
  wire empty_i_3__7_2;
  wire empty_i_3__7_3;
  wire empty_i_5__46;
  wire empty_i_6__44_n_0;
  wire empty_i_9__13_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__43_n_0 ;
  wire \fill_cnt[1]_i_1__44_n_0 ;
  wire \fill_cnt[2]_i_1__43_n_0 ;
  wire \fill_cnt[3]_i_1__43_n_0 ;
  wire \fill_cnt[3]_i_2__43_n_0 ;
  wire \fill_cnt[4]_i_1__43_n_0 ;
  wire \fill_cnt[4]_i_2__43_n_0 ;
  wire \fill_cnt[4]_i_3__43_0 ;
  wire \fill_cnt[4]_i_3__43_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__7_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire [8:0]\genblk1[0].mem_reg[0]_179 ;
  wire \genblk1[1].mem[1][8]_i_1__6_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_178 ;
  wire \genblk1[2].mem[2][8]_i_1__6_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_177 ;
  wire \genblk1[3].mem[3][8]_i_1__6_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__49 ;
  wire \genblk1[3].mem[3][8]_i_4__49_0 ;
  wire \genblk1[3].mem[3][8]_i_4__49_1 ;
  wire \genblk1[3].mem[3][8]_i_4__55_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_176 ;
  wire [44:44]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0173_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[5] ;
  wire push_req_n0175_out;
  wire \read_ptr[0]_i_1__43_n_0 ;
  wire \read_ptr[1]_i_1__43_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__43_n_0 ;
  wire \write_ptr[4]_i_1__43_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_190 
       (.I0(data_out_fifo[403]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_277 [4]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_237 
       (.I0(data_out_fifo[402]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_277 [3]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_355 
       (.I0(\genblk1[1].mem_reg[1]_178 [1]),
        .I1(\genblk1[0].mem_reg[0]_179 [1]),
        .I2(\genblk1[3].mem_reg[3]_176 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [1]),
        .O(\genblk1[1].mem_reg[1][3]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_372 
       (.I0(data_out_fifo[401]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_277 [2]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_413 
       (.I0(\genblk1[1].mem_reg[1]_178 [7]),
        .I1(\genblk1[0].mem_reg[0]_179 [7]),
        .I2(\genblk1[3].mem_reg[3]_176 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [7]),
        .O(data_out_fifo[403]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_485 
       (.I0(\genblk1[1].mem_reg[1]_178 [3]),
        .I1(\genblk1[0].mem_reg[0]_179 [3]),
        .I2(\genblk1[3].mem_reg[3]_176 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_510 
       (.I0(\genblk1[1].mem_reg[1]_178 [6]),
        .I1(\genblk1[0].mem_reg[0]_179 [6]),
        .I2(\genblk1[3].mem_reg[3]_176 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [6]),
        .O(data_out_fifo[402]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_559 
       (.I0(\genblk1[1].mem_reg[1]_178 [2]),
        .I1(\genblk1[0].mem_reg[0]_179 [2]),
        .I2(\genblk1[3].mem_reg[3]_176 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [2]),
        .O(\genblk1[1].mem_reg[1][3]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_600 
       (.I0(data_out_fifo[404]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_277 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_616 
       (.I0(data_out_fifo[396]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_277 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_624 
       (.I0(data_out_fifo[400]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_277 [1]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_697 
       (.I0(\genblk1[1].mem_reg[1]_178 [5]),
        .I1(\genblk1[0].mem_reg[0]_179 [5]),
        .I2(\genblk1[3].mem_reg[3]_176 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [5]),
        .O(data_out_fifo[401]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_849 
       (.I0(\genblk1[1].mem_reg[1]_178 [8]),
        .I1(\genblk1[0].mem_reg[0]_179 [8]),
        .I2(\genblk1[3].mem_reg[3]_176 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [8]),
        .O(data_out_fifo[404]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_881 
       (.I0(\genblk1[1].mem_reg[1]_178 [0]),
        .I1(\genblk1[0].mem_reg[0]_179 [0]),
        .I2(\genblk1[3].mem_reg[3]_176 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [0]),
        .O(data_out_fifo[396]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_897 
       (.I0(\genblk1[1].mem_reg[1]_178 [4]),
        .I1(\genblk1[0].mem_reg[0]_179 [4]),
        .I2(\genblk1[3].mem_reg[3]_176 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_177 [4]),
        .O(data_out_fifo[400]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__43
       (.I0(empty0),
        .I1(push_req_n0175_out),
        .I2(pop_req_n0173_out),
        .I3(empty_reg_0),
        .O(empty_i_1__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__42
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    empty_i_3__8
       (.I0(\priority_reg[1]_rep ),
        .I1(empty_i_6__44_n_0),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n0175_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__43
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_reg_0),
        .O(pop_req_n0173_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    empty_i_5__4
       (.I0(empty_i_3__7),
        .I1(empty_i_3__7_0),
        .I2(empty_i_3__7_1),
        .I3(empty_i_3__7_2),
        .I4(empty_i_3__7_3),
        .O(\priority_reg[1]_rep ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    empty_i_6__44
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\fill_cnt[4]_i_3__43_0 ),
        .I2(\priority_reg[2]_rep__0 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(empty_i_9__13_n_0),
        .O(empty_i_6__44_n_0));
  LUT6 #(
    .INIT(64'h1D800000FFFFFFFF)) 
    empty_i_8__51
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(empty_i_5__46),
        .O(\priority_reg[2]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__13
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__13_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__43_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__43 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__44 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0173_out),
        .I3(push_req_n0175_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__44_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__43 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0173_out),
        .I3(push_req_n0175_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__43_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__43 
       (.I0(push_req_n0175_out),
        .I1(\fill_cnt[3]_i_2__43_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__43 
       (.I0(pop_req_n0173_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__43_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__43 
       (.I0(empty_reg_0),
        .I1(push_req_n0175_out),
        .I2(pop_req_n0173_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__43_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__43 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__43_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__43_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__43 
       (.I0(\fill_cnt[3]_i_2__43_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(empty_i_6__44_n_0),
        .I4(\fill_cnt_reg[4]_2 ),
        .I5(\priority_reg[1]_rep ),
        .O(\fill_cnt[4]_i_3__43_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__43_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__44_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__43_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__43_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__43_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__7 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0175_out),
        .O(\genblk1[0].mem[0][8]_i_1__7_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_179 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_179 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_179 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_179 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_179 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_179 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_179 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_179 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__7_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_179 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__6 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0175_out),
        .O(\genblk1[1].mem[1][8]_i_1__6_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_178 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_178 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_178 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_178 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_178 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_178 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_178 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_178 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__6_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_178 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__6 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0175_out),
        .O(\genblk1[2].mem[2][8]_i_1__6_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_177 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_177 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_177 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_177 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_177 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_177 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_177 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_177 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__6_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_177 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__6 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0175_out),
        .O(\genblk1[3].mem[3][8]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    \genblk1[3].mem[3][8]_i_2__10 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\genblk1[3].mem[3][8]_i_4__55_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\genblk1[0].mem_reg[0][8]_6 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h2030202000300000)) 
    \genblk1[3].mem[3][8]_i_4__55 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\priority_reg[5] ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\genblk1[3].mem[3][8]_i_4__55_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFFF)) 
    \genblk1[3].mem[3][8]_i_6__33 
       (.I0(\genblk1[3].mem[3][8]_i_4__49 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\genblk1[3].mem[3][8]_i_4__49_0 ),
        .I4(\genblk1[3].mem[3][8]_i_4__49_1 ),
        .O(\priority_reg[5] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_176 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_176 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_176 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_176 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_176 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_176 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_176 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_176 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__6_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_176 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__43 
       (.I0(pop_req_n0173_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__43 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0173_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__43_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__43_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__43_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__43 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__43 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__43 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__43 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__43 
       (.I0(push_req_n0175_out),
        .O(\write_ptr[4]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__43 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__43_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__43_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_38
   (empty_reg_0,
    \priority_reg[1]_rep ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[1]_rep__1 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    Q,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    empty_i_3__6,
    empty_i_3__6_0,
    empty_i_3__6_1,
    \fill_cnt[4]_i_3__8_0 ,
    \fill_cnt[4]_i_3__8_1 ,
    \fill_cnt[4]_i_3__8_2 ,
    empty_i_6__42,
    empty_i_6__42_0,
    empty_i_6__42_1,
    empty_i_6__42_2,
    empty_i_6__42_3,
    \AEROUT_ADDR_reg[7]_i_281 ,
    last_spk_in_burst_int1,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[1]_rep ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[1]_rep__1 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output [0:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input [5:0]Q;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input empty_i_3__6;
  input empty_i_3__6_0;
  input empty_i_3__6_1;
  input \fill_cnt[4]_i_3__8_0 ;
  input \fill_cnt[4]_i_3__8_1 ;
  input \fill_cnt[4]_i_3__8_2 ;
  input empty_i_6__42;
  input empty_i_6__42_0;
  input empty_i_6__42_1;
  input empty_i_6__42_2;
  input empty_i_6__42_3;
  input [7:0]\AEROUT_ADDR_reg[7]_i_281 ;
  input [1:0]last_spk_in_burst_int1;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [7:0]\AEROUT_ADDR_reg[7]_i_281 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [412:405]data_out_fifo;
  wire empty0;
  wire empty_i_1__44_n_0;
  wire empty_i_3__6;
  wire empty_i_3__6_0;
  wire empty_i_3__6_1;
  wire empty_i_5__46_n_0;
  wire empty_i_6__42;
  wire empty_i_6__42_0;
  wire empty_i_6__42_1;
  wire empty_i_6__42_2;
  wire empty_i_6__42_3;
  wire empty_i_8__7_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__44_n_0 ;
  wire \fill_cnt[1]_i_1__9_n_0 ;
  wire \fill_cnt[2]_i_1__44_n_0 ;
  wire \fill_cnt[3]_i_1__44_n_0 ;
  wire \fill_cnt[3]_i_2__44_n_0 ;
  wire \fill_cnt[4]_i_1__44_n_0 ;
  wire \fill_cnt[4]_i_2__44_n_0 ;
  wire \fill_cnt[4]_i_3__8_0 ;
  wire \fill_cnt[4]_i_3__8_1 ;
  wire \fill_cnt[4]_i_3__8_2 ;
  wire \fill_cnt[4]_i_3__8_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__6_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_183 ;
  wire \genblk1[1].mem[1][8]_i_1__5_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire [0:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_182 ;
  wire \genblk1[2].mem[2][8]_i_1__5_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_181 ;
  wire \genblk1[3].mem[3][8]_i_1__5_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__54_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_180 ;
  wire [45:45]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0177_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__1 ;
  wire push_req_n0179_out;
  wire \read_ptr[0]_i_1__44_n_0 ;
  wire \read_ptr[1]_i_1__44_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__44_n_0 ;
  wire \write_ptr[4]_i_1__44_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_206 
       (.I0(data_out_fifo[407]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_281 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_261 
       (.I0(data_out_fifo[406]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_281 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_321 
       (.I0(data_out_fifo[405]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_281 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_333 
       (.I0(\genblk1[1].mem_reg[1]_182 [8]),
        .I1(\genblk1[0].mem_reg[0]_183 [8]),
        .I2(\genblk1[3].mem_reg[3]_180 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_380 
       (.I0(data_out_fifo[409]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_281 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_420 
       (.I0(data_out_fifo[411]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_281 [6]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_445 
       (.I0(\genblk1[1].mem_reg[1]_182 [2]),
        .I1(\genblk1[0].mem_reg[0]_183 [2]),
        .I2(\genblk1[3].mem_reg[3]_180 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [2]),
        .O(data_out_fifo[407]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_517 
       (.I0(data_out_fifo[410]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_281 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_574 
       (.I0(\genblk1[1].mem_reg[1]_182 [1]),
        .I1(\genblk1[0].mem_reg[0]_183 [1]),
        .I2(\genblk1[3].mem_reg[3]_180 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [1]),
        .O(data_out_fifo[406]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_608 
       (.I0(data_out_fifo[412]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_281 [7]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_644 
       (.I0(data_out_fifo[408]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_281 [3]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_673 
       (.I0(\genblk1[1].mem_reg[1]_182 [0]),
        .I1(\genblk1[0].mem_reg[0]_183 [0]),
        .I2(\genblk1[3].mem_reg[3]_180 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [0]),
        .O(data_out_fifo[405]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_713 
       (.I0(\genblk1[1].mem_reg[1]_182 [4]),
        .I1(\genblk1[0].mem_reg[0]_183 [4]),
        .I2(\genblk1[3].mem_reg[3]_180 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [4]),
        .O(data_out_fifo[409]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_753 
       (.I0(\genblk1[1].mem_reg[1]_182 [6]),
        .I1(\genblk1[0].mem_reg[0]_183 [6]),
        .I2(\genblk1[3].mem_reg[3]_180 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [6]),
        .O(data_out_fifo[411]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_801 
       (.I0(\genblk1[1].mem_reg[1]_182 [5]),
        .I1(\genblk1[0].mem_reg[0]_183 [5]),
        .I2(\genblk1[3].mem_reg[3]_180 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [5]),
        .O(data_out_fifo[410]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_865 
       (.I0(\genblk1[1].mem_reg[1]_182 [7]),
        .I1(\genblk1[0].mem_reg[0]_183 [7]),
        .I2(\genblk1[3].mem_reg[3]_180 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [7]),
        .O(data_out_fifo[412]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_921 
       (.I0(\genblk1[1].mem_reg[1]_182 [3]),
        .I1(\genblk1[0].mem_reg[0]_183 [3]),
        .I2(\genblk1[3].mem_reg[3]_180 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_181 [3]),
        .O(data_out_fifo[408]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__44
       (.I0(empty0),
        .I1(push_req_n0179_out),
        .I2(pop_req_n0177_out),
        .I3(empty_reg_0),
        .O(empty_i_1__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__43
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    empty_i_3__7
       (.I0(\fill_cnt_reg[4]_2 ),
        .I1(empty_i_5__46_n_0),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0179_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__9
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_reg_0),
        .O(pop_req_n0177_out));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    empty_i_5__46
       (.I0(\priority_reg[1]_rep__1 ),
        .I1(\fill_cnt[4]_i_3__8_0 ),
        .I2(\fill_cnt[4]_i_3__8_1 ),
        .I3(\fill_cnt[4]_i_3__8_2 ),
        .I4(empty_i_8__7_n_0),
        .O(empty_i_5__46_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_6__24
       (.I0(empty_i_3__6),
        .I1(empty_i_3__6_0),
        .I2(empty_i_3__6_1),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'h2F2F2020F0FF000F)) 
    empty_i_7__33
       (.I0(empty_i_6__42),
        .I1(empty_i_6__42_0),
        .I2(empty_i_6__42_1),
        .I3(empty_i_6__42_2),
        .I4(empty_i_6__42_3),
        .I5(\genblk1[0].mem_reg[0][8]_2 ),
        .O(\priority_reg[1]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__7
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__7_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__44_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__44 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__9 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0177_out),
        .I3(push_req_n0179_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__44 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0177_out),
        .I3(push_req_n0179_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__44_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__44 
       (.I0(push_req_n0179_out),
        .I1(\fill_cnt[3]_i_2__44_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__44 
       (.I0(pop_req_n0177_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__44_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__44 
       (.I0(empty_reg_0),
        .I1(push_req_n0179_out),
        .I2(pop_req_n0177_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__44_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__44 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__8_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__44_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__8 
       (.I0(\fill_cnt[3]_i_2__44_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_5__46_n_0),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\fill_cnt_reg[4]_2 ),
        .O(\fill_cnt[4]_i_3__8_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__44_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__9_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__44_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__44_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__44_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__6 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0179_out),
        .O(\genblk1[0].mem[0][8]_i_1__6_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_183 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_183 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_183 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_183 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_183 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_183 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_183 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_183 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__6_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_183 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__5 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0179_out),
        .O(\genblk1[1].mem[1][8]_i_1__5_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_182 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_182 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_182 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_182 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_182 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_182 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_182 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_182 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__5_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_182 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__5 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0179_out),
        .O(\genblk1[2].mem[2][8]_i_1__5_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_181 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_181 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_181 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_181 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_181 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_181 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_181 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_181 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__5_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_181 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__5 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0179_out),
        .O(\genblk1[3].mem[3][8]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040007)) 
    \genblk1[3].mem[3][8]_i_2__11 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\priority_reg[1]_rep__0 ),
        .I5(\genblk1[3].mem[3][8]_i_4__54_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_3__25 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'h202000C000000000)) 
    \genblk1[3].mem[3][8]_i_4__54 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(Q[0]),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\genblk1[3].mem[3][8]_i_4__54_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_180 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_180 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_180 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_180 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_180 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_180 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_180 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_180 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__5_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_180 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__44 
       (.I0(pop_req_n0177_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__44 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0177_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__44_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__44_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__44_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__44 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__44 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__44 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__44 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__44 
       (.I0(push_req_n0179_out),
        .O(\write_ptr[4]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__44 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__44_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__44_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_39
   (empty_reg_0,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep__0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    empty_i_3__5,
    empty_i_3__5_0,
    empty_i_3__5_1,
    empty_i_3__5_2,
    empty_i_3__5_3,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \fill_cnt[4]_i_3__50_0 ,
    \genblk1[3].mem[3][8]_i_4__48 ,
    \fill_cnt[4]_i_3__50_1 ,
    \genblk1[3].mem[3][8]_i_4__48_0 ,
    \AEROUT_ADDR_reg[7]_i_267 ,
    last_spk_in_burst_int1,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep__0 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output [1:0]\genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \fill_cnt_reg[1]_0 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input empty_i_3__5;
  input empty_i_3__5_0;
  input empty_i_3__5_1;
  input empty_i_3__5_2;
  input empty_i_3__5_3;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \fill_cnt[4]_i_3__50_0 ;
  input \genblk1[3].mem[3][8]_i_4__48 ;
  input \fill_cnt[4]_i_3__50_1 ;
  input \genblk1[3].mem[3][8]_i_4__48_0 ;
  input [6:0]\AEROUT_ADDR_reg[7]_i_267 ;
  input [1:0]last_spk_in_burst_int1;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [6:0]\AEROUT_ADDR_reg[7]_i_267 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [422:416]data_out_fifo;
  wire empty0;
  wire empty_i_1__45_n_0;
  wire empty_i_3__5;
  wire empty_i_3__5_0;
  wire empty_i_3__5_1;
  wire empty_i_3__5_2;
  wire empty_i_3__5_3;
  wire empty_i_6__42_n_0;
  wire empty_i_8__8_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__45_n_0 ;
  wire \fill_cnt[1]_i_1__51_n_0 ;
  wire \fill_cnt[2]_i_1__45_n_0 ;
  wire \fill_cnt[3]_i_1__45_n_0 ;
  wire \fill_cnt[3]_i_2__45_n_0 ;
  wire \fill_cnt[4]_i_1__45_n_0 ;
  wire \fill_cnt[4]_i_2__45_n_0 ;
  wire \fill_cnt[4]_i_3__50_0 ;
  wire \fill_cnt[4]_i_3__50_1 ;
  wire \fill_cnt[4]_i_3__50_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__5_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire [8:0]\genblk1[0].mem_reg[0]_187 ;
  wire \genblk1[1].mem[1][8]_i_1__4_n_0 ;
  wire [1:0]\genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_186 ;
  wire \genblk1[2].mem[2][8]_i_1__4_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_185 ;
  wire \genblk1[3].mem[3][8]_i_1__4_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__53_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__48 ;
  wire \genblk1[3].mem[3][8]_i_4__48_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_184 ;
  wire [46:46]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0181_out;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep__0 ;
  wire push_req_n0183_out;
  wire \read_ptr[0]_i_1__45_n_0 ;
  wire \read_ptr[1]_i_1__45_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__45_n_0 ;
  wire \write_ptr[4]_i_1__45_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_313 
       (.I0(data_out_fifo[421]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_267 [5]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_364 
       (.I0(data_out_fifo[417]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_267 [1]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_396 
       (.I0(data_out_fifo[419]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_267 [3]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_469 
       (.I0(\genblk1[1].mem_reg[1]_186 [1]),
        .I1(\genblk1[0].mem_reg[0]_187 [1]),
        .I2(\genblk1[3].mem_reg[3]_184 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_493 
       (.I0(data_out_fifo[418]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_267 [2]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_537 
       (.I0(\genblk1[1].mem_reg[1]_186 [0]),
        .I1(\genblk1[0].mem_reg[0]_187 [0]),
        .I2(\genblk1[3].mem_reg[3]_184 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [0]),
        .O(\genblk1[1].mem_reg[1][1]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_581 
       (.I0(data_out_fifo[422]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_267 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_592 
       (.I0(data_out_fifo[420]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_267 [4]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_628 
       (.I0(data_out_fifo[416]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_267 [0]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_657 
       (.I0(\genblk1[1].mem_reg[1]_186 [7]),
        .I1(\genblk1[0].mem_reg[0]_187 [7]),
        .I2(\genblk1[3].mem_reg[3]_184 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [7]),
        .O(data_out_fifo[421]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_681 
       (.I0(\genblk1[1].mem_reg[1]_186 [3]),
        .I1(\genblk1[0].mem_reg[0]_187 [3]),
        .I2(\genblk1[3].mem_reg[3]_184 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [3]),
        .O(data_out_fifo[417]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_737 
       (.I0(\genblk1[1].mem_reg[1]_186 [5]),
        .I1(\genblk1[0].mem_reg[0]_187 [5]),
        .I2(\genblk1[3].mem_reg[3]_184 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [5]),
        .O(data_out_fifo[419]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_785 
       (.I0(\genblk1[1].mem_reg[1]_186 [4]),
        .I1(\genblk1[0].mem_reg[0]_187 [4]),
        .I2(\genblk1[3].mem_reg[3]_184 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [4]),
        .O(data_out_fifo[418]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_825 
       (.I0(\genblk1[1].mem_reg[1]_186 [8]),
        .I1(\genblk1[0].mem_reg[0]_187 [8]),
        .I2(\genblk1[3].mem_reg[3]_184 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [8]),
        .O(data_out_fifo[422]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_833 
       (.I0(\genblk1[1].mem_reg[1]_186 [6]),
        .I1(\genblk1[0].mem_reg[0]_187 [6]),
        .I2(\genblk1[3].mem_reg[3]_184 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [6]),
        .O(data_out_fifo[420]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_905 
       (.I0(\genblk1[1].mem_reg[1]_186 [2]),
        .I1(\genblk1[0].mem_reg[0]_187 [2]),
        .I2(\genblk1[3].mem_reg[3]_184 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_185 [2]),
        .O(data_out_fifo[416]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__45
       (.I0(empty0),
        .I1(push_req_n0183_out),
        .I2(pop_req_n0181_out),
        .I3(empty_reg_0),
        .O(empty_i_1__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__44
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    empty_i_3__6
       (.I0(\priority_reg[2]_rep ),
        .I1(empty_i_6__42_n_0),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n0183_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__50
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_reg_0),
        .O(pop_req_n0181_out));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__3
       (.I0(empty_i_3__5),
        .I1(empty_i_3__5_0),
        .I2(empty_i_3__5_1),
        .I3(empty_i_3__5_2),
        .I4(empty_i_3__5_3),
        .O(\priority_reg[2]_rep ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    empty_i_6__42
       (.I0(\fill_cnt[4]_i_3__50_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[3].mem[3][8]_i_4__48 ),
        .I3(\fill_cnt[4]_i_3__50_1 ),
        .I4(empty_i_8__8_n_0),
        .O(empty_i_6__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__8
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__8_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__45_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__45 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__51 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0181_out),
        .I3(push_req_n0183_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__51_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__45 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0181_out),
        .I3(push_req_n0183_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__45_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__45 
       (.I0(push_req_n0183_out),
        .I1(\fill_cnt[3]_i_2__45_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__45 
       (.I0(pop_req_n0181_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__45_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__45 
       (.I0(empty_reg_0),
        .I1(push_req_n0183_out),
        .I2(pop_req_n0181_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__45_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__45 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__50_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__45_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__50 
       (.I0(\fill_cnt[3]_i_2__45_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(empty_i_6__42_n_0),
        .I4(\fill_cnt_reg[4]_2 ),
        .I5(\priority_reg[2]_rep ),
        .O(\fill_cnt[4]_i_3__50_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__45_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__51_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__45_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__45_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__45_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__5 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0183_out),
        .O(\genblk1[0].mem[0][8]_i_1__5_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_187 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_187 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_187 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_187 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_187 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_187 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_187 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_187 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__5_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_187 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__4 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0183_out),
        .O(\genblk1[1].mem[1][8]_i_1__4_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_186 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_186 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_186 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_186 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_186 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_186 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_186 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_186 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__4_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_186 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__4 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0183_out),
        .O(\genblk1[2].mem[2][8]_i_1__4_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_185 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_185 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_185 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_185 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_185 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_185 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_185 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_185 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__4_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_185 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__4 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0183_out),
        .O(\genblk1[3].mem[3][8]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    \genblk1[3].mem[3][8]_i_2__8 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\genblk1[3].mem[3][8]_i_3__53_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'h4000C0C0)) 
    \genblk1[3].mem[3][8]_i_3__53 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\priority_reg[2]_rep__0 ),
        .O(\genblk1[3].mem[3][8]_i_3__53_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \genblk1[3].mem[3][8]_i_6__40 
       (.I0(\genblk1[3].mem[3][8]_i_4__48 ),
        .I1(\genblk1[3].mem[3][8]_i_4__48_0 ),
        .O(\priority_reg[2]_rep__0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_184 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_184 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_184 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_184 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_184 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_184 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_184 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_184 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__4_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_184 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__45 
       (.I0(pop_req_n0181_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__45 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0181_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__45_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__45_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__45_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__45 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__45 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__45 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__45 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__45 
       (.I0(push_req_n0183_out),
        .O(\write_ptr[4]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__45 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__45_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__45_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_4
   (empty_burst_fifo,
    \priority_reg[2]_rep__0 ,
    \priority_reg[2]_rep__0_0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[4] ,
    \priority_reg[1]_rep__2 ,
    \priority_reg[5] ,
    \priority_reg[3] ,
    \priority_reg[5]_0 ,
    data_out_fifo,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_2 ,
    Q,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \read_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \fill_cnt[4]_i_3__54_0 ,
    empty_i_3__31_0,
    empty_i_3__31_1,
    empty_i_3__31_2,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    empty_i_7__8,
    empty_i_3__31_3,
    empty_i_7__8_0,
    \genblk1[3].mem[3][8]_i_3__17 ,
    empty_i_7__8_1,
    empty_i_8__26,
    empty_i_8__26_0,
    empty_i_8__26_1,
    empty_i_8__26_2,
    \fill_cnt[4]_i_5__3 ,
    \genblk1[3].mem[3][8]_i_4__46 ,
    \genblk1[3].mem[3][8]_i_3__17_0 ,
    \genblk1[3].mem[3][8]_i_3__17_1 ,
    \genblk1[3].mem[3][8]_i_6__24 ,
    \genblk1[3].mem[3][8]_i_6__24_0 ,
    \genblk1[3].mem[3][8]_i_6__24_1 ,
    \fill_cnt[4]_i_5__3_0 ,
    \fill_cnt[4]_i_5__3_1 ,
    \fill_cnt[4]_i_5__3_2 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[2]_rep__0_0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[4] ;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[5] ;
  output \priority_reg[3] ;
  output \priority_reg[5]_0 ;
  output [8:0]data_out_fifo;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_2 ;
  input [5:0]Q;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \read_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \fill_cnt[4]_i_3__54_0 ;
  input empty_i_3__31_0;
  input empty_i_3__31_1;
  input empty_i_3__31_2;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input empty_i_7__8;
  input empty_i_3__31_3;
  input empty_i_7__8_0;
  input \genblk1[3].mem[3][8]_i_3__17 ;
  input empty_i_7__8_1;
  input empty_i_8__26;
  input empty_i_8__26_0;
  input empty_i_8__26_1;
  input empty_i_8__26_2;
  input \fill_cnt[4]_i_5__3 ;
  input \genblk1[3].mem[3][8]_i_4__46 ;
  input \genblk1[3].mem[3][8]_i_3__17_0 ;
  input \genblk1[3].mem[3][8]_i_3__17_1 ;
  input \genblk1[3].mem[3][8]_i_6__24 ;
  input \genblk1[3].mem[3][8]_i_6__24_0 ;
  input \genblk1[3].mem[3][8]_i_6__24_1 ;
  input \fill_cnt[4]_i_5__3_0 ;
  input \fill_cnt[4]_i_5__3_1 ;
  input \fill_cnt[4]_i_5__3_2 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_14__13_n_0;
  wire empty_i_16__7_n_0;
  wire empty_i_1__13_n_0;
  wire empty_i_3__31_0;
  wire empty_i_3__31_1;
  wire empty_i_3__31_2;
  wire empty_i_3__31_3;
  wire empty_i_5__32_n_0;
  wire empty_i_6__3_n_0;
  wire empty_i_7__8;
  wire empty_i_7__8_0;
  wire empty_i_7__8_1;
  wire empty_i_8__1_n_0;
  wire empty_i_8__26;
  wire empty_i_8__26_0;
  wire empty_i_8__26_1;
  wire empty_i_8__26_2;
  wire \fill_cnt[0]_i_1__13_n_0 ;
  wire \fill_cnt[1]_i_1__55_n_0 ;
  wire \fill_cnt[2]_i_1__13_n_0 ;
  wire \fill_cnt[3]_i_1__13_n_0 ;
  wire \fill_cnt[3]_i_2__13_n_0 ;
  wire \fill_cnt[4]_i_1__13_n_0 ;
  wire \fill_cnt[4]_i_2__13_n_0 ;
  wire \fill_cnt[4]_i_3__54_0 ;
  wire \fill_cnt[4]_i_3__54_n_0 ;
  wire \fill_cnt[4]_i_4__6_n_0 ;
  wire \fill_cnt[4]_i_5__3 ;
  wire \fill_cnt[4]_i_5__3_0 ;
  wire \fill_cnt[4]_i_5__3_1 ;
  wire \fill_cnt[4]_i_5__3_2 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__31_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_59 ;
  wire \genblk1[1].mem[1][8]_i_1__30_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_58 ;
  wire \genblk1[2].mem[2][8]_i_1__30_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_57 ;
  wire \genblk1[3].mem[3][8]_i_1__30_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__17 ;
  wire \genblk1[3].mem[3][8]_i_3__17_0 ;
  wire \genblk1[3].mem[3][8]_i_3__17_1 ;
  wire \genblk1[3].mem[3][8]_i_3__47_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__46 ;
  wire \genblk1[3].mem[3][8]_i_5__18_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__24 ;
  wire \genblk1[3].mem[3][8]_i_6__24_0 ;
  wire \genblk1[3].mem[3][8]_i_6__24_1 ;
  wire [8:0]\genblk1[3].mem_reg[3]_56 ;
  wire [14:14]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n053_out;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire push_req_n055_out;
  wire \read_ptr[0]_i_1__13_n_0 ;
  wire \read_ptr[1]_i_1__13_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__13_n_0 ;
  wire \write_ptr[4]_i_1__13_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_307 
       (.I0(\genblk1[1].mem_reg[1]_58 [7]),
        .I1(\genblk1[0].mem_reg[0]_59 [7]),
        .I2(\genblk1[3].mem_reg[3]_56 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_358 
       (.I0(\genblk1[1].mem_reg[1]_58 [3]),
        .I1(\genblk1[0].mem_reg[0]_59 [3]),
        .I2(\genblk1[3].mem_reg[3]_56 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_392 
       (.I0(\genblk1[1].mem_reg[1]_58 [5]),
        .I1(\genblk1[0].mem_reg[0]_59 [5]),
        .I2(\genblk1[3].mem_reg[3]_56 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_462 
       (.I0(\genblk1[1].mem_reg[1]_58 [1]),
        .I1(\genblk1[0].mem_reg[0]_59 [1]),
        .I2(\genblk1[3].mem_reg[3]_56 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_489 
       (.I0(\genblk1[1].mem_reg[1]_58 [4]),
        .I1(\genblk1[0].mem_reg[0]_59 [4]),
        .I2(\genblk1[3].mem_reg[3]_56 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_534 
       (.I0(\genblk1[1].mem_reg[1]_58 [0]),
        .I1(\genblk1[0].mem_reg[0]_59 [0]),
        .I2(\genblk1[3].mem_reg[3]_56 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_577 
       (.I0(\genblk1[1].mem_reg[1]_58 [8]),
        .I1(\genblk1[0].mem_reg[0]_59 [8]),
        .I2(\genblk1[3].mem_reg[3]_56 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_586 
       (.I0(\genblk1[1].mem_reg[1]_58 [6]),
        .I1(\genblk1[0].mem_reg[0]_59 [6]),
        .I2(\genblk1[3].mem_reg[3]_56 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_634 
       (.I0(\genblk1[1].mem_reg[1]_58 [2]),
        .I1(\genblk1[0].mem_reg[0]_59 [2]),
        .I2(\genblk1[3].mem_reg[3]_56 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_57 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'h10101010101F1F1F)) 
    empty_i_12__2
       (.I0(empty_i_14__13_n_0),
        .I1(empty_i_8__26),
        .I2(empty_i_8__26_0),
        .I3(empty_i_8__26_1),
        .I4(empty_i_8__26_2),
        .I5(empty_i_16__7_n_0),
        .O(\priority_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h5403FC02)) 
    empty_i_14__13
       (.I0(Q[3]),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(empty_i_14__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h57FEA900)) 
    empty_i_16__7
       (.I0(Q[1]),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(empty_i_16__7_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__13
       (.I0(empty0),
        .I1(push_req_n055_out),
        .I2(pop_req_n053_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__12
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__31
       (.I0(\fill_cnt_reg[4]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__32_n_0),
        .I3(empty_i_6__3_n_0),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n055_out));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__54
       (.I0(\priority_reg[4] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_0 ),
        .I4(empty_burst_fifo),
        .O(pop_req_n053_out));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_5__32
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\priority_reg[5] ),
        .I2(empty_i_7__8),
        .I3(empty_i_3__31_3),
        .O(empty_i_5__32_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_6__3
       (.I0(empty_i_8__1_n_0),
        .I1(empty_i_3__31_0),
        .I2(empty_i_3__31_1),
        .I3(empty_i_3__31_2),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .O(empty_i_6__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__1_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__13_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__13 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__55 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n053_out),
        .I3(push_req_n055_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__55_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__13 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n053_out),
        .I3(push_req_n055_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__13 
       (.I0(push_req_n055_out),
        .I1(\fill_cnt[3]_i_2__13_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h0000FEFF)) 
    \fill_cnt[3]_i_2__13 
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\priority_reg[4] ),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__13 
       (.I0(empty_burst_fifo),
        .I1(push_req_n055_out),
        .I2(pop_req_n053_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__13 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__54_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__54 
       (.I0(\fill_cnt[3]_i_2__13_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(\fill_cnt[4]_i_4__6_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_2 ),
        .O(\fill_cnt[4]_i_3__54_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \fill_cnt[4]_i_4__6 
       (.I0(\priority_reg[1]_rep__2 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\fill_cnt[4]_i_3__54_0 ),
        .I4(empty_i_8__1_n_0),
        .O(\fill_cnt[4]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \fill_cnt[4]_i_5__5 
       (.I0(\priority_reg[3] ),
        .I1(empty_i_7__8_0),
        .I2(empty_i_7__8),
        .I3(\priority_reg[5]_0 ),
        .I4(\genblk1[3].mem[3][8]_i_3__17 ),
        .I5(empty_i_7__8_1),
        .O(\priority_reg[1]_rep__2 ));
  LUT6 #(
    .INIT(64'h8889999188811111)) 
    \fill_cnt[4]_i_6__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\genblk1[3].mem[3][8]_i_3__17 ),
        .I3(empty_i_7__8),
        .I4(Q[1]),
        .I5(\fill_cnt[4]_i_5__3 ),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h3C0C0C007171FFFF)) 
    \fill_cnt[4]_i_8__4 
       (.I0(\fill_cnt[4]_i_5__3_0 ),
        .I1(Q[1]),
        .I2(\fill_cnt[4]_i_5__3_1 ),
        .I3(\fill_cnt[4]_i_5__3_2 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3] ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__13_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__55_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__13_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__13_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__13_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__31 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n055_out),
        .O(\genblk1[0].mem[0][8]_i_1__31_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_59 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_59 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_59 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_59 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_59 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_59 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_59 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_59 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__31_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_59 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__30 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n055_out),
        .O(\genblk1[1].mem[1][8]_i_1__30_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_58 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_58 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_58 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_58 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_58 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_58 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_58 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_58 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__30_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_58 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__30 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n055_out),
        .O(\genblk1[2].mem[2][8]_i_1__30_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_57 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_57 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_57 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_57 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_57 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_57 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_57 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_57 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__30_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_57 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__30 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n055_out),
        .O(\genblk1[3].mem[3][8]_i_1__30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \genblk1[3].mem[3][8]_i_2__53 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__47_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[3].mem[3][8]_i_5__18_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h407000004F7F0000)) 
    \genblk1[3].mem[3][8]_i_3__47 
       (.I0(\priority_reg[2]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\priority_reg[2]_rep__0_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\priority_reg[2]_rep__1 ),
        .O(\genblk1[3].mem[3][8]_i_3__47_n_0 ));
  LUT5 #(
    .INIT(32'hBEBEBE82)) 
    \genblk1[3].mem[3][8]_i_4__27 
       (.I0(\genblk1[3].mem[3][8]_i_3__17_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__17 ),
        .I2(empty_i_7__8),
        .I3(\genblk1[3].mem[3][8]_i_3__17_1 ),
        .I4(Q[1]),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_5__18 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .I5(\genblk1[0].mem_reg[0][8]_9 ),
        .O(\genblk1[3].mem[3][8]_i_5__18_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFCFAAAAAAAACF)) 
    \genblk1[3].mem[3][8]_i_6__35 
       (.I0(\genblk1[3].mem[3][8]_i_6__24 ),
        .I1(\genblk1[3].mem[3][8]_i_6__24_0 ),
        .I2(\genblk1[3].mem[3][8]_i_6__24_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(Q[1]),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE1FFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__12 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_4__46 ),
        .O(\priority_reg[2]_rep__0_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_56 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_56 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_56 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_56 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_56 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_56 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_56 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_56 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__30_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_56 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \read_ptr[0]_i_1__13 
       (.I0(\priority_reg[4] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_0 ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \read_ptr[0]_i_2__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\priority_reg[4] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__13 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n053_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__13_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__13_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__13_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__13 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__13 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__13 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__13 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__13 
       (.I0(push_req_n055_out),
        .O(\write_ptr[4]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__13 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__13_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__13_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_40
   (empty_reg_0,
    \priority_reg[3] ,
    \priority_reg[2]_rep ,
    \priority_reg[1]_rep__1 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \fill_cnt[4]_i_3__15_0 ,
    \fill_cnt[4]_i_3__15_1 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \fill_cnt[4]_i_3__15_2 ,
    empty_i_5__47_0,
    empty_i_5__47_1,
    empty_i_5__47_2,
    empty_i_5__47_3,
    empty_i_5__47_4,
    empty_i_6__42,
    empty_i_6__42_0,
    \AEROUT_ADDR_reg[7]_i_283 ,
    last_spk_in_burst_int1,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output [0:0]empty_reg_0;
  output \priority_reg[3] ;
  output \priority_reg[2]_rep ;
  output \priority_reg[1]_rep__1 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output [2:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \fill_cnt[4]_i_3__15_0 ;
  input \fill_cnt[4]_i_3__15_1 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \fill_cnt[4]_i_3__15_2 ;
  input empty_i_5__47_0;
  input empty_i_5__47_1;
  input empty_i_5__47_2;
  input empty_i_5__47_3;
  input empty_i_5__47_4;
  input empty_i_6__42;
  input empty_i_6__42_0;
  input [5:0]\AEROUT_ADDR_reg[7]_i_283 ;
  input [1:0]last_spk_in_burst_int1;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire [5:0]\AEROUT_ADDR_reg[7]_i_283 ;
  wire CLK;
  wire [5:0]Q;
  wire [428:423]data_out_fifo;
  wire empty0;
  wire empty_i_1__46_n_0;
  wire empty_i_5__47_0;
  wire empty_i_5__47_1;
  wire empty_i_5__47_2;
  wire empty_i_5__47_3;
  wire empty_i_5__47_4;
  wire empty_i_5__47_n_0;
  wire empty_i_6__31_n_0;
  wire empty_i_6__42;
  wire empty_i_6__42_0;
  wire empty_i_7__34_n_0;
  wire empty_i_8__9_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__46_n_0 ;
  wire \fill_cnt[1]_i_1__16_n_0 ;
  wire \fill_cnt[2]_i_1__46_n_0 ;
  wire \fill_cnt[3]_i_1__46_n_0 ;
  wire \fill_cnt[3]_i_2__46_n_0 ;
  wire \fill_cnt[4]_i_1__46_n_0 ;
  wire \fill_cnt[4]_i_2__46_n_0 ;
  wire \fill_cnt[4]_i_3__15_0 ;
  wire \fill_cnt[4]_i_3__15_1 ;
  wire \fill_cnt[4]_i_3__15_2 ;
  wire \fill_cnt[4]_i_3__15_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__4_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_191 ;
  wire \genblk1[1].mem[1][8]_i_1__3_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_190 ;
  wire \genblk1[2].mem[2][8]_i_1__3_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_189 ;
  wire \genblk1[3].mem[3][8]_i_1__3_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__37_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_188 ;
  wire [47:47]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0185_out;
  wire \priority_reg[1]_rep__1 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[3] ;
  wire push_req_n0187_out;
  wire \read_ptr[0]_i_1__46_n_0 ;
  wire \read_ptr[1]_i_1__46_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__46_n_0 ;
  wire \write_ptr[4]_i_1__46_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_341 
       (.I0(\genblk1[1].mem_reg[1]_190 [6]),
        .I1(\genblk1[0].mem_reg[0]_191 [6]),
        .I2(\genblk1[3].mem_reg[3]_188 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_384 
       (.I0(data_out_fifo[425]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_283 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_424 
       (.I0(data_out_fifo[427]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_283 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_448 
       (.I0(data_out_fifo[423]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_283 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_473 
       (.I0(\genblk1[1].mem_reg[1]_190 [8]),
        .I1(\genblk1[0].mem_reg[0]_191 [8]),
        .I2(\genblk1[3].mem_reg[3]_188 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_521 
       (.I0(data_out_fifo[426]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_283 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_545 
       (.I0(\genblk1[1].mem_reg[1]_190 [7]),
        .I1(\genblk1[0].mem_reg[0]_191 [7]),
        .I2(\genblk1[3].mem_reg[3]_188 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_612 
       (.I0(data_out_fifo[428]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_283 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_648 
       (.I0(data_out_fifo[424]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_283 [1]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_721 
       (.I0(\genblk1[1].mem_reg[1]_190 [2]),
        .I1(\genblk1[0].mem_reg[0]_191 [2]),
        .I2(\genblk1[3].mem_reg[3]_188 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [2]),
        .O(data_out_fifo[425]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_761 
       (.I0(\genblk1[1].mem_reg[1]_190 [4]),
        .I1(\genblk1[0].mem_reg[0]_191 [4]),
        .I2(\genblk1[3].mem_reg[3]_188 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [4]),
        .O(data_out_fifo[427]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_777 
       (.I0(\genblk1[1].mem_reg[1]_190 [0]),
        .I1(\genblk1[0].mem_reg[0]_191 [0]),
        .I2(\genblk1[3].mem_reg[3]_188 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [0]),
        .O(data_out_fifo[423]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_809 
       (.I0(\genblk1[1].mem_reg[1]_190 [3]),
        .I1(\genblk1[0].mem_reg[0]_191 [3]),
        .I2(\genblk1[3].mem_reg[3]_188 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [3]),
        .O(data_out_fifo[426]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_873 
       (.I0(\genblk1[1].mem_reg[1]_190 [5]),
        .I1(\genblk1[0].mem_reg[0]_191 [5]),
        .I2(\genblk1[3].mem_reg[3]_188 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [5]),
        .O(data_out_fifo[428]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_929 
       (.I0(\genblk1[1].mem_reg[1]_190 [1]),
        .I1(\genblk1[0].mem_reg[0]_191 [1]),
        .I2(\genblk1[3].mem_reg[3]_188 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_189 [1]),
        .O(data_out_fifo[424]));
  LUT3 #(
    .INIT(8'h40)) 
    empty_i_10__50
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(\priority_reg[3] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__46
       (.I0(empty0),
        .I1(push_req_n0187_out),
        .I2(pop_req_n0185_out),
        .I3(empty_reg_0),
        .O(empty_i_1__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__45
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    empty_i_3__5
       (.I0(\fill_cnt_reg[4]_2 ),
        .I1(empty_i_5__47_n_0),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(empty_i_6__31_n_0),
        .O(push_req_n0187_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    empty_i_4__16
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_reg_0),
        .O(pop_req_n0185_out));
  LUT4 #(
    .INIT(16'hFFAE)) 
    empty_i_5__47
       (.I0(empty_i_7__34_n_0),
        .I1(\fill_cnt[4]_i_3__15_2 ),
        .I2(\priority_reg[1]_rep__1 ),
        .I3(empty_i_8__9_n_0),
        .O(empty_i_5__47_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_6__31
       (.I0(\fill_cnt[4]_i_3__15_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\fill_cnt[4]_i_3__15_1 ),
        .O(empty_i_6__31_n_0));
  LUT6 #(
    .INIT(64'h222222222A202A2A)) 
    empty_i_7__34
       (.I0(empty_i_5__47_0),
        .I1(empty_i_5__47_1),
        .I2(empty_i_5__47_2),
        .I3(empty_i_5__47_3),
        .I4(empty_i_5__47_4),
        .I5(empty_i_6__42),
        .O(empty_i_7__34_n_0));
  LUT6 #(
    .INIT(64'hBBBB8BBB8BBB8BBB)) 
    empty_i_7__50
       (.I0(empty_i_6__42_0),
        .I1(empty_i_6__42),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\priority_reg[1]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__9
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__9_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__46_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__46 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__16 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0185_out),
        .I3(push_req_n0187_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__46 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n0185_out),
        .I3(push_req_n0187_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__46_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__46 
       (.I0(push_req_n0187_out),
        .I1(\fill_cnt[3]_i_2__46_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__46 
       (.I0(pop_req_n0185_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__46_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__46 
       (.I0(empty_reg_0),
        .I1(push_req_n0187_out),
        .I2(pop_req_n0185_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__46_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__46 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__15_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__46_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__15 
       (.I0(\fill_cnt[3]_i_2__46_n_0 ),
        .I1(empty_i_6__31_n_0),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_5__47_n_0),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\fill_cnt_reg[4]_2 ),
        .O(\fill_cnt[4]_i_3__15_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__46_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__16_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__46_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__46_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__46_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__4 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0187_out),
        .O(\genblk1[0].mem[0][8]_i_1__4_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_191 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_191 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_191 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_191 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_191 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_191 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_191 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_191 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__4_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_191 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__3 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0187_out),
        .O(\genblk1[1].mem[1][8]_i_1__3_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_190 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_190 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_190 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_190 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_190 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_190 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_190 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_190 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__3_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_190 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__3 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0187_out),
        .O(\genblk1[2].mem[2][8]_i_1__3_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_189 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_189 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_189 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_189 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_189 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_189 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_189 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_189 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__3_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_189 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__3 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0187_out),
        .O(\genblk1[3].mem[3][8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    \genblk1[3].mem[3][8]_i_2__9 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__37_n_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\priority_reg[2]_rep ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h8000800200000002)) 
    \genblk1[3].mem[3][8]_i_3__37 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(Q[0]),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .I5(\genblk1[0].mem_reg[0][8]_9 ),
        .O(\genblk1[3].mem[3][8]_i_3__37_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_4__13 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\priority_reg[2]_rep ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_188 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_188 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_188 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_188 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_188 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_188 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_188 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_188 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__3_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_188 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__46 
       (.I0(pop_req_n0185_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__46 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0185_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__46_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__46_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__46_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__46 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__46 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__46 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__46 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__46 
       (.I0(push_req_n0187_out),
        .O(\write_ptr[4]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__46 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__46_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__46_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_41
   (\genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \priority_reg[2] ,
    empty_reg_i_12_0,
    \fill_cnt_reg[4]_0 ,
    \write_ptr_reg[0]_0 ,
    \fill_cnt_reg[4]_1 ,
    \write_ptr_reg[0]_1 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt[4]_i_3__28_0 ,
    \fill_cnt[4]_i_3__28_1 ,
    \fill_cnt[4]_i_3__28_2 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    empty_i_7__27_0,
    empty_i_7__27_1,
    empty_i_7__27_2,
    empty_i_7__27_3,
    empty_i_7__27_4,
    empty_i_7__27_5,
    empty_i_7__27_6,
    empty_i_7__27_7,
    \AEROUT_ADDR_reg[7]_i_297 ,
    last_spk_in_burst_int1,
    empty_i_2__55,
    empty_reg_i_7_0,
    CLK,
    rst_priority,
    D);
  output \genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \priority_reg[2] ;
  input [2:0]empty_reg_i_12_0;
  input \fill_cnt_reg[4]_0 ;
  input \write_ptr_reg[0]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \write_ptr_reg[0]_1 ;
  input [6:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt[4]_i_3__28_0 ;
  input \fill_cnt[4]_i_3__28_1 ;
  input \fill_cnt[4]_i_3__28_2 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input empty_i_7__27_0;
  input empty_i_7__27_1;
  input empty_i_7__27_2;
  input empty_i_7__27_3;
  input empty_i_7__27_4;
  input empty_i_7__27_5;
  input empty_i_7__27_6;
  input empty_i_7__27_7;
  input [8:0]\AEROUT_ADDR_reg[7]_i_297 ;
  input [1:0]last_spk_in_burst_int1;
  input empty_i_2__55;
  input empty_reg_i_7_0;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [8:0]\AEROUT_ADDR_reg[7]_i_297 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire [440:432]data_out_fifo;
  wire empty0;
  wire [48:48]empty_burst_fifo;
  wire empty_i_14__9_n_0;
  wire empty_i_15__5_n_0;
  wire empty_i_16_n_0;
  wire empty_i_1__47_n_0;
  wire empty_i_23__3_n_0;
  wire empty_i_2__55;
  wire empty_i_7__27_0;
  wire empty_i_7__27_1;
  wire empty_i_7__27_2;
  wire empty_i_7__27_3;
  wire empty_i_7__27_4;
  wire empty_i_7__27_5;
  wire empty_i_7__27_6;
  wire empty_i_7__27_7;
  wire empty_i_7__27_n_0;
  wire [2:0]empty_reg_i_12_0;
  wire empty_reg_i_12_n_0;
  wire empty_reg_i_7_0;
  wire \fill_cnt[0]_i_1__47_n_0 ;
  wire \fill_cnt[1]_i_1__29_n_0 ;
  wire \fill_cnt[2]_i_1__47_n_0 ;
  wire \fill_cnt[3]_i_1__47_n_0 ;
  wire \fill_cnt[3]_i_2__47_n_0 ;
  wire \fill_cnt[4]_i_1__47_n_0 ;
  wire \fill_cnt[4]_i_2__47_n_0 ;
  wire \fill_cnt[4]_i_3__28_0 ;
  wire \fill_cnt[4]_i_3__28_1 ;
  wire \fill_cnt[4]_i_3__28_2 ;
  wire \fill_cnt[4]_i_3__28_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__3_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire [8:0]\genblk1[0].mem_reg[0]_195 ;
  wire \genblk1[1].mem[1][8]_i_1__2_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_194 ;
  wire \genblk1[2].mem[2][8]_i_1__2_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_193 ;
  wire \genblk1[3].mem[3][8]_i_1__2_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__38_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_192 ;
  wire [48:48]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0189_out;
  wire \priority_reg[2] ;
  wire push_req_n0191_out;
  wire \read_ptr[0]_i_1__47_n_0 ;
  wire \read_ptr[1]_i_1__47_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__47_n_0 ;
  wire \write_ptr[4]_i_1__47_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_186 
       (.I0(data_out_fifo[435]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_297 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_202 
       (.I0(data_out_fifo[439]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_297 [7]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_233 
       (.I0(data_out_fifo[434]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_297 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_257 
       (.I0(data_out_fifo[438]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_297 [6]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_317 
       (.I0(data_out_fifo[437]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_297 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_368 
       (.I0(data_out_fifo[433]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_297 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_405 
       (.I0(\genblk1[1].mem_reg[1]_194 [3]),
        .I1(\genblk1[0].mem_reg[0]_195 [3]),
        .I2(\genblk1[3].mem_reg[3]_192 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [3]),
        .O(data_out_fifo[435]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_437 
       (.I0(\genblk1[1].mem_reg[1]_194 [7]),
        .I1(\genblk1[0].mem_reg[0]_195 [7]),
        .I2(\genblk1[3].mem_reg[3]_192 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [7]),
        .O(data_out_fifo[439]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_502 
       (.I0(\genblk1[1].mem_reg[1]_194 [2]),
        .I1(\genblk1[0].mem_reg[0]_195 [2]),
        .I2(\genblk1[3].mem_reg[3]_192 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [2]),
        .O(data_out_fifo[434]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_566 
       (.I0(\genblk1[1].mem_reg[1]_194 [6]),
        .I1(\genblk1[0].mem_reg[0]_195 [6]),
        .I2(\genblk1[3].mem_reg[3]_192 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [6]),
        .O(data_out_fifo[438]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_596 
       (.I0(data_out_fifo[436]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_297 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_620 
       (.I0(data_out_fifo[432]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_297 [0]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_640 
       (.I0(data_out_fifo[440]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_297 [8]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_665 
       (.I0(\genblk1[1].mem_reg[1]_194 [5]),
        .I1(\genblk1[0].mem_reg[0]_195 [5]),
        .I2(\genblk1[3].mem_reg[3]_192 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [5]),
        .O(data_out_fifo[437]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_689 
       (.I0(\genblk1[1].mem_reg[1]_194 [1]),
        .I1(\genblk1[0].mem_reg[0]_195 [1]),
        .I2(\genblk1[3].mem_reg[3]_192 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [1]),
        .O(data_out_fifo[433]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_841 
       (.I0(\genblk1[1].mem_reg[1]_194 [4]),
        .I1(\genblk1[0].mem_reg[0]_195 [4]),
        .I2(\genblk1[3].mem_reg[3]_192 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [4]),
        .O(data_out_fifo[436]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_889 
       (.I0(\genblk1[1].mem_reg[1]_194 [0]),
        .I1(\genblk1[0].mem_reg[0]_195 [0]),
        .I2(\genblk1[3].mem_reg[3]_192 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [0]),
        .O(data_out_fifo[432]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_913 
       (.I0(\genblk1[1].mem_reg[1]_194 [8]),
        .I1(\genblk1[0].mem_reg[0]_195 [8]),
        .I2(\genblk1[3].mem_reg[3]_192 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_193 [8]),
        .O(data_out_fifo[440]));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    empty_i_14__9
       (.I0(empty_i_16_n_0),
        .I1(empty_i_7__27_1),
        .I2(empty_i_7__27_5),
        .I3(empty_i_7__27_6),
        .I4(empty_i_7__27_7),
        .O(empty_i_14__9_n_0));
  LUT6 #(
    .INIT(64'h222222222A202A2A)) 
    empty_i_15__5
       (.I0(empty_i_7__27_0),
        .I1(empty_i_7__27_1),
        .I2(empty_i_7__27_2),
        .I3(empty_i_7__27_3),
        .I4(empty_i_7__27_4),
        .I5(empty_i_7__27_5),
        .O(empty_i_15__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_16
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_16_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__47
       (.I0(empty0),
        .I1(push_req_n0191_out),
        .I2(pop_req_n0189_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__47_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_23__3
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_12_0[1]),
        .I2(Q[3]),
        .I3(empty_reg_i_12_0[2]),
        .I4(Q[4]),
        .I5(empty_reg_i_12_0[0]),
        .O(empty_i_23__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__46
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    empty_i_3__4
       (.I0(\write_ptr_reg[0]_1 ),
        .I1(\fill_cnt_reg[4]_1 ),
        .I2(\write_ptr_reg[0]_0 ),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(empty_i_7__27_n_0),
        .O(push_req_n0191_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__29
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0189_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_7__27
       (.I0(\fill_cnt[4]_i_3__28_0 ),
        .I1(\fill_cnt_reg[4]_1 ),
        .I2(\fill_cnt[4]_i_3__28_1 ),
        .I3(\fill_cnt[4]_i_3__28_2 ),
        .I4(empty_i_14__9_n_0),
        .I5(empty_i_15__5_n_0),
        .O(empty_i_7__27_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__47_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_12
       (.I0(empty_i_23__3_n_0),
        .I1(empty_reg_i_7_0),
        .O(empty_reg_i_12_n_0),
        .S(Q[2]));
  MUXF8 empty_reg_i_7
       (.I0(empty_reg_i_12_n_0),
        .I1(empty_i_2__55),
        .O(\priority_reg[2] ),
        .S(Q[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__47 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__29 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0189_out),
        .I3(push_req_n0191_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__29_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__47 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0189_out),
        .I3(push_req_n0191_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__47_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__47 
       (.I0(push_req_n0191_out),
        .I1(\fill_cnt[3]_i_2__47_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__47 
       (.I0(pop_req_n0189_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__47_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__47 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0191_out),
        .I2(pop_req_n0189_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__47_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__47 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__28_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__47_n_0 ));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    \fill_cnt[4]_i_3__28 
       (.I0(\fill_cnt[3]_i_2__47_n_0 ),
        .I1(empty_i_7__27_n_0),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(\write_ptr_reg[0]_0 ),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\write_ptr_reg[0]_1 ),
        .O(\fill_cnt[4]_i_3__28_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__47_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__29_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__47_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__47_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__47_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__3 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0191_out),
        .O(\genblk1[0].mem[0][8]_i_1__3_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_195 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_195 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_195 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_195 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_195 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_195 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_195 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_195 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__3_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_195 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__2 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0191_out),
        .O(\genblk1[1].mem[1][8]_i_1__2_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_194 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_194 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_194 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_194 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_194 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_194 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_194 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_194 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__2_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_194 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__2 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0191_out),
        .O(\genblk1[2].mem[2][8]_i_1__2_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_193 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_193 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_193 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_193 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_193 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_193 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_193 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_193 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__2_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_193 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__2 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0191_out),
        .O(\genblk1[3].mem[3][8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDDCCCCCCCF)) 
    \genblk1[3].mem[3][8]_i_2__6 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__38_n_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0000005C00000000)) 
    \genblk1[3].mem[3][8]_i_3__38 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\genblk1[3].mem[3][8]_i_3__38_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_192 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_192 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_192 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_192 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_192 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_192 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_192 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_192 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__2_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_192 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__47 
       (.I0(pop_req_n0189_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__47 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0189_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__47_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__47_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__47_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__47 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__47 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__47 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__47 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__47 
       (.I0(push_req_n0191_out),
        .O(\write_ptr[4]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__47 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__47_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__47_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_42
   (\priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[1]_rep ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[4] ,
    \priority_reg[4]_0 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[3] ,
    \priority_reg[7] ,
    \priority_reg[5]_1 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][8]_1 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \priority_reg[3]_0 ,
    empty_reg_i_17_0,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    \fill_cnt_reg[4]_3 ,
    Q,
    \genblk1[3].mem[3][8]_i_3__25 ,
    \genblk1[3].mem[3][8]_i_3__25_0 ,
    \genblk1[3].mem[3][8]_i_3 ,
    \genblk1[3].mem[3][8]_i_3_0 ,
    \genblk1[3].mem[3][8]_i_3_1 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_4__13 ,
    \genblk1[3].mem[3][8]_i_5__24 ,
    \genblk1[3].mem[3][8]_i_5__24_0 ,
    empty_i_3__3_0,
    empty_i_3__3_1,
    empty_i_3__3_2,
    empty_i_3__3_3,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \fill_cnt[4]_i_3__27_0 ,
    empty_i_6__48,
    empty_i_6__48_0,
    empty_i_5__53_0,
    empty_i_5__53_1,
    empty_i_5__53_2,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[0]_i_15 ,
    \AEROUT_ADDR[0]_i_15_0 ,
    SRAM_reg_0_i_110,
    SRAM_reg_0_i_110_0,
    \AEROUT_ADDR[7]_i_72 ,
    SRAM_reg_0_i_134,
    \AEROUT_ADDR[0]_i_27_0 ,
    empty_i_8__53,
    CLK,
    rst_priority,
    D);
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[1]_rep ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[4] ;
  output \priority_reg[4]_0 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[3] ;
  output \priority_reg[7] ;
  output \priority_reg[5]_1 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output [2:0]\genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][8]_1 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \priority_reg[3]_0 ;
  input [2:0]empty_reg_i_17_0;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input \fill_cnt_reg[4]_3 ;
  input [6:0]Q;
  input \genblk1[3].mem[3][8]_i_3__25 ;
  input \genblk1[3].mem[3][8]_i_3__25_0 ;
  input \genblk1[3].mem[3][8]_i_3 ;
  input \genblk1[3].mem[3][8]_i_3_0 ;
  input \genblk1[3].mem[3][8]_i_3_1 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_4__13 ;
  input \genblk1[3].mem[3][8]_i_5__24 ;
  input \genblk1[3].mem[3][8]_i_5__24_0 ;
  input empty_i_3__3_0;
  input empty_i_3__3_1;
  input empty_i_3__3_2;
  input empty_i_3__3_3;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \fill_cnt[4]_i_3__27_0 ;
  input empty_i_6__48;
  input empty_i_6__48_0;
  input empty_i_5__53_0;
  input empty_i_5__53_1;
  input empty_i_5__53_2;
  input [5:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[0]_i_15 ;
  input \AEROUT_ADDR[0]_i_15_0 ;
  input SRAM_reg_0_i_110;
  input SRAM_reg_0_i_110_0;
  input [5:0]\AEROUT_ADDR[7]_i_72 ;
  input SRAM_reg_0_i_134;
  input \AEROUT_ADDR[0]_i_27_0 ;
  input empty_i_8__53;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[0]_i_15 ;
  wire \AEROUT_ADDR[0]_i_15_0 ;
  wire \AEROUT_ADDR[0]_i_27_0 ;
  wire \AEROUT_ADDR[0]_i_31_n_0 ;
  wire [5:0]\AEROUT_ADDR[7]_i_72 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire SRAM_reg_0_i_110;
  wire SRAM_reg_0_i_110_0;
  wire SRAM_reg_0_i_134;
  wire [449:441]data_out_fifo;
  wire empty0;
  wire [49:49]empty_burst_fifo;
  wire empty_i_1__48_n_0;
  wire empty_i_33__1_n_0;
  wire empty_i_3__3_0;
  wire empty_i_3__3_1;
  wire empty_i_3__3_2;
  wire empty_i_3__3_3;
  wire empty_i_5__53_0;
  wire empty_i_5__53_1;
  wire empty_i_5__53_2;
  wire empty_i_5__53_n_0;
  wire empty_i_6__30_n_0;
  wire empty_i_6__48;
  wire empty_i_6__48_0;
  wire empty_i_7__51_n_0;
  wire empty_i_8__53;
  wire empty_i_9__14_n_0;
  wire [2:0]empty_reg_i_17_0;
  wire \fill_cnt[0]_i_1__48_n_0 ;
  wire \fill_cnt[1]_i_1__28_n_0 ;
  wire \fill_cnt[2]_i_1__48_n_0 ;
  wire \fill_cnt[3]_i_1__48_n_0 ;
  wire \fill_cnt[3]_i_2__48_n_0 ;
  wire \fill_cnt[4]_i_1__48_n_0 ;
  wire \fill_cnt[4]_i_2__48_n_0 ;
  wire \fill_cnt[4]_i_3__27_0 ;
  wire \fill_cnt[4]_i_3__27_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \fill_cnt_reg[4]_3 ;
  wire \genblk1[0].mem[0][8]_i_1__2_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_199 ;
  wire \genblk1[1].mem[1][8]_i_1__1_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire \genblk1[1].mem_reg[1][8]_1 ;
  wire [8:0]\genblk1[1].mem_reg[1]_198 ;
  wire \genblk1[2].mem[2][8]_i_1__1_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_197 ;
  wire \genblk1[3].mem[3][8]_i_1__1_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3 ;
  wire \genblk1[3].mem[3][8]_i_3_0 ;
  wire \genblk1[3].mem[3][8]_i_3_1 ;
  wire \genblk1[3].mem[3][8]_i_3__25 ;
  wire \genblk1[3].mem[3][8]_i_3__25_0 ;
  wire \genblk1[3].mem[3][8]_i_3__39_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__13 ;
  wire \genblk1[3].mem[3][8]_i_5__24 ;
  wire \genblk1[3].mem[3][8]_i_5__24_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_196 ;
  wire [49:49]last_spk_in_burst_fifo;
  wire [5:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0193_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[7] ;
  wire push_req_n0195_out;
  wire \read_ptr[0]_i_1__48_n_0 ;
  wire \read_ptr[1]_i_1__48_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__48_n_0 ;
  wire \write_ptr[4]_i_1__48_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[0]_i_27 
       (.I0(\AEROUT_ADDR[0]_i_31_n_0 ),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR[0]_i_15 ),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[0]_i_15_0 ),
        .O(\priority_reg[7] ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \AEROUT_ADDR[0]_i_31 
       (.I0(data_out_fifo[448]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(\AEROUT_ADDR[7]_i_72 [4]),
        .I3(last_spk_in_burst_int1[5]),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[0]_i_27_0 ),
        .O(\AEROUT_ADDR[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \AEROUT_ADDR[1]_i_28 
       (.I0(data_out_fifo[449]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR[7]_i_72 [5]),
        .I4(last_spk_in_burst_int1[3]),
        .I5(SRAM_reg_0_i_134),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_160 
       (.I0(data_out_fifo[449]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR[7]_i_72 [5]),
        .O(\genblk1[1].mem_reg[1][8]_1 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_295 
       (.I0(data_out_fifo[448]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(\AEROUT_ADDR[7]_i_72 [4]),
        .I3(last_spk_in_burst_int1[5]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_325 
       (.I0(\genblk1[1].mem_reg[1]_198 [4]),
        .I1(\genblk1[0].mem_reg[0]_199 [4]),
        .I2(\genblk1[3].mem_reg[3]_196 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [4]),
        .O(\genblk1[1].mem_reg[1][6]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_359 
       (.I0(\genblk1[1].mem_reg[1]_198 [8]),
        .I1(\genblk1[0].mem_reg[0]_199 [8]),
        .I2(\genblk1[3].mem_reg[3]_196 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [8]),
        .O(data_out_fifo[449]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_376 
       (.I0(data_out_fifo[441]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR[7]_i_72 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_416 
       (.I0(data_out_fifo[443]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR[7]_i_72 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_457 
       (.I0(\genblk1[1].mem_reg[1]_198 [6]),
        .I1(\genblk1[0].mem_reg[0]_199 [6]),
        .I2(\genblk1[3].mem_reg[3]_196 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [6]),
        .O(\genblk1[1].mem_reg[1][6]_0 [2]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_513 
       (.I0(data_out_fifo[442]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR[7]_i_72 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_529 
       (.I0(\genblk1[1].mem_reg[1]_198 [5]),
        .I1(\genblk1[0].mem_reg[0]_199 [5]),
        .I2(\genblk1[3].mem_reg[3]_196 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [5]),
        .O(\genblk1[1].mem_reg[1][6]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_604 
       (.I0(data_out_fifo[444]),
        .I1(last_spk_in_burst_int1[4]),
        .I2(last_spk_in_burst_int1[5]),
        .I3(\AEROUT_ADDR[7]_i_72 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_635 
       (.I0(\genblk1[1].mem_reg[1]_198 [7]),
        .I1(\genblk1[0].mem_reg[0]_199 [7]),
        .I2(\genblk1[3].mem_reg[3]_196 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [7]),
        .O(data_out_fifo[448]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_705 
       (.I0(\genblk1[1].mem_reg[1]_198 [0]),
        .I1(\genblk1[0].mem_reg[0]_199 [0]),
        .I2(\genblk1[3].mem_reg[3]_196 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [0]),
        .O(data_out_fifo[441]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_745 
       (.I0(\genblk1[1].mem_reg[1]_198 [2]),
        .I1(\genblk1[0].mem_reg[0]_199 [2]),
        .I2(\genblk1[3].mem_reg[3]_196 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [2]),
        .O(data_out_fifo[443]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_793 
       (.I0(\genblk1[1].mem_reg[1]_198 [1]),
        .I1(\genblk1[0].mem_reg[0]_199 [1]),
        .I2(\genblk1[3].mem_reg[3]_196 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [1]),
        .O(data_out_fifo[442]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_857 
       (.I0(\genblk1[1].mem_reg[1]_198 [3]),
        .I1(\genblk1[0].mem_reg[0]_199 [3]),
        .I2(\genblk1[3].mem_reg[3]_196 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_197 [3]),
        .O(data_out_fifo[444]));
  LUT6 #(
    .INIT(64'hA808AAAAA8080000)) 
    SRAM_reg_0_i_135
       (.I0(last_spk_in_burst_int1[0]),
        .I1(\AEROUT_ADDR[0]_i_31_n_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(SRAM_reg_0_i_110),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_0_i_110_0),
        .O(\priority_reg[5]_1 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__48
       (.I0(empty0),
        .I1(push_req_n0195_out),
        .I2(pop_req_n0193_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__47
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_33__1
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_17_0[1]),
        .I2(Q[3]),
        .I3(empty_reg_i_17_0[2]),
        .I4(Q[4]),
        .I5(empty_reg_i_17_0[0]),
        .O(empty_i_33__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_3__3
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\write_ptr_reg[0]_1 ),
        .I3(\fill_cnt_reg[4]_2 ),
        .I4(empty_i_5__53_n_0),
        .I5(empty_i_6__30_n_0),
        .O(push_req_n0195_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__28
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0193_out));
  LUT4 #(
    .INIT(16'hFFAE)) 
    empty_i_5__53
       (.I0(empty_i_7__51_n_0),
        .I1(\fill_cnt[4]_i_3__27_0 ),
        .I2(\priority_reg[3] ),
        .I3(empty_i_9__14_n_0),
        .O(empty_i_5__53_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    empty_i_6__30
       (.I0(\fill_cnt_reg[4]_1 ),
        .I1(empty_i_3__3_0),
        .I2(empty_i_3__3_1),
        .I3(empty_i_3__3_2),
        .I4(Q[1]),
        .I5(empty_i_3__3_3),
        .O(empty_i_6__30_n_0));
  LUT6 #(
    .INIT(64'hA202020202020202)) 
    empty_i_7__51
       (.I0(empty_i_5__53_0),
        .I1(empty_i_5__53_1),
        .I2(empty_i_6__48_0),
        .I3(empty_i_5__53_2),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(empty_i_7__51_n_0));
  LUT6 #(
    .INIT(64'hBFBFBFBFFF007F7F)) 
    empty_i_8__46
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(empty_i_6__48),
        .I4(empty_i_6__48_0),
        .I5(\genblk1[0].mem_reg[0][8]_9 ),
        .O(\priority_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__14
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__14_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__48_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_17
       (.I0(empty_i_33__1_n_0),
        .I1(empty_i_8__53),
        .O(\priority_reg[3]_0 ),
        .S(Q[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__48 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__28 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0193_out),
        .I3(push_req_n0195_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__28_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__48 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0193_out),
        .I3(push_req_n0195_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__48_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__48 
       (.I0(push_req_n0195_out),
        .I1(\fill_cnt[3]_i_2__48_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__48 
       (.I0(pop_req_n0193_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__48_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__48 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0195_out),
        .I2(pop_req_n0193_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__48_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__48 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__27_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__48_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__27 
       (.I0(\fill_cnt[3]_i_2__48_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(empty_i_5__53_n_0),
        .I4(\fill_cnt_reg[4]_2 ),
        .I5(\fill_cnt_reg[4]_3 ),
        .O(\fill_cnt[4]_i_3__27_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__48_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__28_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__48_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__48_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__48_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__2 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0195_out),
        .O(\genblk1[0].mem[0][8]_i_1__2_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_199 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_199 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_199 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_199 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_199 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_199 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_199 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_199 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__2_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_199 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__1 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0195_out),
        .O(\genblk1[1].mem[1][8]_i_1__1_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_198 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_198 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_198 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_198 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_198 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_198 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_198 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_198 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__1_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_198 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__1 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0195_out),
        .O(\genblk1[2].mem[2][8]_i_1__1_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_197 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_197 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_197 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_197 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_197 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_197 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_197 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_197 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__1_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_197 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__1 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0195_out),
        .O(\genblk1[3].mem[3][8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    \genblk1[3].mem[3][8]_i_2__7 
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[3].mem[3][8]_i_3__39_n_0 ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h4488448800000080)) 
    \genblk1[3].mem[3][8]_i_3__39 
       (.I0(Q[0]),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[0].mem_reg[0][8]_9 ),
        .I5(\priority_reg[2]_rep__0 ),
        .O(\genblk1[3].mem[3][8]_i_3__39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[3].mem[3][8]_i_4__0 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\priority_reg[5]_0 ),
        .O(\priority_reg[1]_rep ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_4__14 
       (.I0(\priority_reg[4] ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\priority_reg[5] ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .O(\priority_reg[1]_rep__0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \genblk1[3].mem[3][8]_i_4__34 
       (.I0(\genblk1[0].mem_reg[0][8]_9 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\priority_reg[2]_rep__0 ));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \genblk1[3].mem[3][8]_i_5__25 
       (.I0(\genblk1[3].mem[3][8]_i_4__13 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\priority_reg[4]_0 ),
        .O(\priority_reg[4] ));
  LUT5 #(
    .INIT(32'hEFE5FFFF)) 
    \genblk1[3].mem[3][8]_i_5__48 
       (.I0(Q[4]),
        .I1(\genblk1[3].mem[3][8]_i_3__25 ),
        .I2(Q[3]),
        .I3(\genblk1[3].mem[3][8]_i_3__25_0 ),
        .I4(Q[2]),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hF000F000F0EEF0FF)) 
    \genblk1[3].mem[3][8]_i_5__53 
       (.I0(Q[4]),
        .I1(\genblk1[3].mem[3][8]_i_3 ),
        .I2(\genblk1[3].mem[3][8]_i_3_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_3_1 ),
        .O(\priority_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFAFFFCFF)) 
    \genblk1[3].mem[3][8]_i_6__16 
       (.I0(\genblk1[3].mem[3][8]_i_5__24 ),
        .I1(\genblk1[3].mem[3][8]_i_5__24_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(\priority_reg[4]_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_196 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_196 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_196 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_196 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_196 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_196 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_196 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_196 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__1_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_196 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__48 
       (.I0(pop_req_n0193_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__48 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0193_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__48_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__48_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__48_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__48 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__48 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__48 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__48 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__48 
       (.I0(push_req_n0195_out),
        .O(\write_ptr[4]_i_1__48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__48 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__48_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__48_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_43
   (empty_burst_fifo,
    \priority_reg[0] ,
    \priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[3] ,
    \priority_reg[4] ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt_reg[4]_1 ,
    \genblk1[3].mem[3][8]_i_6__5_0 ,
    Q,
    \genblk1[3].mem[3][8]_i_6__5_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[3].mem[3][8]_i_6__5_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \read_ptr_reg[0]_0 ,
    \read_ptr_reg[0]_1 ,
    \read_ptr_reg[0]_2 ,
    \read_ptr_reg[0]_3 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[3].mem[3][8]_i_3__15 ,
    \genblk1[3].mem[3][8]_i_3__15_0 ,
    \genblk1[3].mem[3][8]_i_3__13 ,
    \genblk1[3].mem[3][8]_i_3__13_0 ,
    \genblk1[3].mem[3][8]_i_3__13_1 ,
    \genblk1[3].mem[3][8]_i_5__9 ,
    \genblk1[3].mem[3][8]_i_5__9_0 ,
    \genblk1[3].mem[3][8]_i_5__9_1 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \fill_cnt[4]_i_3__48_0 ,
    \fill_cnt[4]_i_3__48_1 ,
    empty_i_5__31_0,
    empty_i_5__31_1,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    empty_i_5__31_2,
    empty_i_5__31_3,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[0] ;
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[3] ;
  output \priority_reg[4] ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt_reg[4]_1 ;
  input \genblk1[3].mem[3][8]_i_6__5_0 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_6__5_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[3].mem[3][8]_i_6__5_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \read_ptr_reg[0]_0 ;
  input \read_ptr_reg[0]_1 ;
  input \read_ptr_reg[0]_2 ;
  input \read_ptr_reg[0]_3 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[3].mem[3][8]_i_3__15 ;
  input \genblk1[3].mem[3][8]_i_3__15_0 ;
  input \genblk1[3].mem[3][8]_i_3__13 ;
  input \genblk1[3].mem[3][8]_i_3__13_0 ;
  input \genblk1[3].mem[3][8]_i_3__13_1 ;
  input \genblk1[3].mem[3][8]_i_5__9 ;
  input \genblk1[3].mem[3][8]_i_5__9_0 ;
  input \genblk1[3].mem[3][8]_i_5__9_1 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \fill_cnt[4]_i_3__48_0 ;
  input \fill_cnt[4]_i_3__48_1 ;
  input empty_i_5__31_0;
  input empty_i_5__31_1;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input empty_i_5__31_2;
  input empty_i_5__31_3;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_10_n_0;
  wire empty_i_1__3_n_0;
  wire empty_i_5__31_0;
  wire empty_i_5__31_1;
  wire empty_i_5__31_2;
  wire empty_i_5__31_3;
  wire empty_i_5__31_n_0;
  wire empty_i_7__29_n_0;
  wire empty_i_8__43_n_0;
  wire \fill_cnt[0]_i_1__3_n_0 ;
  wire \fill_cnt[1]_i_1__49_n_0 ;
  wire \fill_cnt[2]_i_1__3_n_0 ;
  wire \fill_cnt[3]_i_1__3_n_0 ;
  wire \fill_cnt[3]_i_2__3_n_0 ;
  wire \fill_cnt[4]_i_1__3_n_0 ;
  wire \fill_cnt[4]_i_2__3_n_0 ;
  wire \fill_cnt[4]_i_3__48_0 ;
  wire \fill_cnt[4]_i_3__48_1 ;
  wire \fill_cnt[4]_i_3__48_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__14_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_19 ;
  wire \genblk1[1].mem[1][8]_i_1__13_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_18 ;
  wire \genblk1[2].mem[2][8]_i_1__13_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_17 ;
  wire \genblk1[3].mem[3][8]_i_10__18_n_0 ;
  wire \genblk1[3].mem[3][8]_i_1__13_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__13 ;
  wire \genblk1[3].mem[3][8]_i_3__13_0 ;
  wire \genblk1[3].mem[3][8]_i_3__13_1 ;
  wire \genblk1[3].mem[3][8]_i_3__15 ;
  wire \genblk1[3].mem[3][8]_i_3__15_0 ;
  wire \genblk1[3].mem[3][8]_i_3__50_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__35_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__9 ;
  wire \genblk1[3].mem[3][8]_i_5__9_0 ;
  wire \genblk1[3].mem[3][8]_i_5__9_1 ;
  wire \genblk1[3].mem[3][8]_i_6__12_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__5_0 ;
  wire \genblk1[3].mem[3][8]_i_6__5_1 ;
  wire \genblk1[3].mem[3][8]_i_6__5_2 ;
  wire \genblk1[3].mem[3][8]_i_9__19_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_16 ;
  wire [4:4]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n013_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[3] ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire push_req_n015_out;
  wire \read_ptr[0]_i_1__3_n_0 ;
  wire \read_ptr[1]_i_1__3_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire \read_ptr_reg[0]_3 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__3_n_0 ;
  wire \write_ptr[4]_i_1__3_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_656 
       (.I0(\genblk1[1].mem_reg[1]_18 [1]),
        .I1(\genblk1[0].mem_reg[0]_19 [1]),
        .I2(\genblk1[3].mem_reg[3]_16 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_720 
       (.I0(\genblk1[1].mem_reg[1]_18 [5]),
        .I1(\genblk1[0].mem_reg[0]_19 [5]),
        .I2(\genblk1[3].mem_reg[3]_16 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_760 
       (.I0(\genblk1[1].mem_reg[1]_18 [7]),
        .I1(\genblk1[0].mem_reg[0]_19 [7]),
        .I2(\genblk1[3].mem_reg[3]_16 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_776 
       (.I0(\genblk1[1].mem_reg[1]_18 [3]),
        .I1(\genblk1[0].mem_reg[0]_19 [3]),
        .I2(\genblk1[3].mem_reg[3]_16 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_808 
       (.I0(\genblk1[1].mem_reg[1]_18 [6]),
        .I1(\genblk1[0].mem_reg[0]_19 [6]),
        .I2(\genblk1[3].mem_reg[3]_16 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_824 
       (.I0(\genblk1[1].mem_reg[1]_18 [2]),
        .I1(\genblk1[0].mem_reg[0]_19 [2]),
        .I2(\genblk1[3].mem_reg[3]_16 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_832 
       (.I0(\genblk1[1].mem_reg[1]_18 [0]),
        .I1(\genblk1[0].mem_reg[0]_19 [0]),
        .I2(\genblk1[3].mem_reg[3]_16 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_872 
       (.I0(\genblk1[1].mem_reg[1]_18 [8]),
        .I1(\genblk1[0].mem_reg[0]_19 [8]),
        .I2(\genblk1[3].mem_reg[3]_16 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_928 
       (.I0(\genblk1[1].mem_reg[1]_18 [4]),
        .I1(\genblk1[0].mem_reg[0]_19 [4]),
        .I2(\genblk1[3].mem_reg[3]_16 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_17 [4]),
        .O(data_out_fifo[4]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_10
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_10_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__3
       (.I0(empty0),
        .I1(push_req_n015_out),
        .I2(pop_req_n013_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__2
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFF77740000)) 
    empty_i_3__14
       (.I0(\fill_cnt_reg[4]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\write_ptr_reg[0]_0 ),
        .I3(\write_ptr_reg[0]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(empty_i_5__31_n_0),
        .O(push_req_n015_out));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_4__48
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_0 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .O(pop_req_n013_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_5__31
       (.I0(\fill_cnt[4]_i_3__48_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\fill_cnt[4]_i_3__48_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(empty_i_7__29_n_0),
        .I5(empty_i_8__43_n_0),
        .O(empty_i_5__31_n_0));
  LUT6 #(
    .INIT(64'hAABAAABFAAAAAAAA)) 
    empty_i_7__29
       (.I0(empty_i_10_n_0),
        .I1(empty_i_5__31_0),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[3].mem[3][8]_i_6__5_1 ),
        .I4(empty_i_5__31_1),
        .I5(\genblk1[0].mem_reg[0][8]_6 ),
        .O(empty_i_7__29_n_0));
  LUT5 #(
    .INIT(32'h020202A2)) 
    empty_i_8__43
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(empty_i_5__31_2),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(empty_i_5__31_3),
        .I4(\read_ptr_reg[0]_3 ),
        .O(empty_i_8__43_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__3_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__3 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__49 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n013_out),
        .I3(push_req_n015_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__49_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__3 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n013_out),
        .I3(push_req_n015_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__3 
       (.I0(push_req_n015_out),
        .I1(\fill_cnt[3]_i_2__3_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2__3 
       (.I0(\priority_reg[0] ),
        .I1(\read_ptr_reg[0]_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__3 
       (.I0(empty_burst_fifo),
        .I1(push_req_n015_out),
        .I2(pop_req_n013_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__3 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__48_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    \fill_cnt[4]_i_3__48 
       (.I0(\fill_cnt[3]_i_2__3_n_0 ),
        .I1(empty_i_5__31_n_0),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\fill_cnt_reg[4]_1 ),
        .O(\fill_cnt[4]_i_3__48_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__3_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__49_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__3_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__3_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__3_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__14 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n015_out),
        .O(\genblk1[0].mem[0][8]_i_1__14_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_19 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_19 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_19 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_19 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_19 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_19 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_19 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_19 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__14_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_19 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__13 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n015_out),
        .O(\genblk1[1].mem[1][8]_i_1__13_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_18 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_18 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_18 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_18 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_18 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_18 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_18 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_18 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__13_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_18 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__13 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n015_out),
        .O(\genblk1[2].mem[2][8]_i_1__13_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_17 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_17 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_17 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_17 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_17 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_17 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_17 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_17 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__13_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_17 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001A80000)) 
    \genblk1[3].mem[3][8]_i_10__18 
       (.I0(Q[1]),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[3].mem[3][8]_i_6__5_1 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_6__5_2 ),
        .O(\genblk1[3].mem[3][8]_i_10__18_n_0 ));
  LUT6 #(
    .INIT(64'h0000C3CC82888288)) 
    \genblk1[3].mem[3][8]_i_13 
       (.I0(\genblk1[3].mem[3][8]_i_5__9 ),
        .I1(Q[2]),
        .I2(\genblk1[3].mem[3][8]_i_5__9_0 ),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_5__9_1 ),
        .I5(Q[3]),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__13 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n015_out),
        .O(\genblk1[3].mem[3][8]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \genblk1[3].mem[3][8]_i_2__47 
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__50_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\genblk1[3].mem[3][8]_i_5__35_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_6__12_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \genblk1[3].mem[3][8]_i_3__16 
       (.I0(\priority_reg[5] ),
        .I1(\read_ptr_reg[0]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_7 ),
        .I3(\read_ptr_reg[0]_3 ),
        .I4(\priority_reg[3] ),
        .O(\priority_reg[1]_rep ));
  LUT5 #(
    .INIT(32'hFAFFEEEE)) 
    \genblk1[3].mem[3][8]_i_3__50 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\read_ptr_reg[0]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .O(\genblk1[3].mem[3][8]_i_3__50_n_0 ));
  LUT5 #(
    .INIT(32'h00200A2A)) 
    \genblk1[3].mem[3][8]_i_5__35 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_12 ),
        .I4(\genblk1[0].mem_reg[0][8]_13 ),
        .O(\genblk1[3].mem[3][8]_i_5__35_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \genblk1[3].mem[3][8]_i_6__12 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\genblk1[0].mem_reg[0][8]_9 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\genblk1[3].mem[3][8]_i_6__12_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0C0C0A0AFCFCF)) 
    \genblk1[3].mem[3][8]_i_6__5 
       (.I0(\genblk1[3].mem[3][8]_i_9__19_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__13 ),
        .I2(\genblk1[3].mem[3][8]_i_3__13_0 ),
        .I3(\priority_reg[4] ),
        .I4(\genblk1[3].mem[3][8]_i_3__13_1 ),
        .I5(\genblk1[3].mem[3][8]_i_10__18_n_0 ),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \genblk1[3].mem[3][8]_i_7__1 
       (.I0(\genblk1[3].mem[3][8]_i_3__15 ),
        .I1(Q[1]),
        .I2(\read_ptr_reg[0]_2 ),
        .I3(\read_ptr_reg[0]_3 ),
        .I4(\genblk1[3].mem[3][8]_i_3__15_0 ),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'hFBFBFBBFBFBFBFBF)) 
    \genblk1[3].mem[3][8]_i_9__19 
       (.I0(\genblk1[3].mem[3][8]_i_6__5_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\genblk1[3].mem[3][8]_i_6__5_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(Q[1]),
        .O(\genblk1[3].mem[3][8]_i_9__19_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_16 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_16 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_16 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_16 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_16 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_16 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_16 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_16 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__13_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_16 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_0 ),
        .I3(\priority_reg[0] ),
        .I4(empty_burst_fifo),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \read_ptr[0]_i_2__6 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_1 ),
        .I2(\read_ptr_reg[0]_2 ),
        .I3(\read_ptr_reg[0]_3 ),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__3 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n013_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__3_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__3_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__3_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__3 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__3 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__3 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__3 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__3 
       (.I0(push_req_n015_out),
        .O(\write_ptr[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__3 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__3_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__3_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_44
   (\priority_reg[1]_rep ,
    \priority_reg[4] ,
    E,
    \priority_reg[1] ,
    p_26_in,
    \priority_reg[1]_0 ,
    \neur_cnt_reg[2] ,
    \neur_cnt_reg[5] ,
    \priority_reg[4]_0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[4]_1 ,
    \priority_reg[7] ,
    \priority_reg[7]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_1 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][3]_1 ,
    \genblk1[1].mem_reg[1][2]_1 ,
    \genblk1[1].mem_reg[1][1]_1 ,
    \genblk1[1].mem_reg[1][0]_1 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    empty_reg_i_10_0,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt_reg[4]_0 ,
    Q,
    empty_i_5__52,
    empty_i_5__52_0,
    \read_ptr_reg[4] ,
    empty_main,
    CTRL_AEROUT_POP_NEUR,
    \neuron_state_monitor_samp[3]_i_3_0 ,
    SCHED_DATA_OUT,
    \neuron_state_monitor_samp_reg[3] ,
    SRAM_reg_1_i_215,
    SRAM_reg_1_i_215_0,
    SRAM_reg_1_i_215_1,
    SRAM_reg_1_i_215_2,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \write_ptr_reg[0]_2 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    empty_i_3__2_0,
    empty_i_6__31,
    empty_i_6__31_0,
    empty_i_9__28,
    empty_i_9__28_0,
    empty_i_9__28_1,
    empty_i_6__30,
    \fill_cnt[4]_i_3__35_0 ,
    \fill_cnt[4]_i_3__35_1 ,
    \AEROUT_ADDR_reg[1] ,
    \AEROUT_ADDR_reg[1]_0 ,
    \AEROUT_ADDR_reg[2] ,
    \AEROUT_ADDR_reg[2]_0 ,
    \AEROUT_ADDR_reg[3] ,
    \AEROUT_ADDR_reg[3]_0 ,
    \AEROUT_ADDR_reg[4] ,
    \AEROUT_ADDR_reg[4]_0 ,
    SRAM_reg_1_i_282_0,
    SRAM_reg_1_i_282_1,
    SRAM_reg_1_i_282_2,
    SRAM_reg_1_i_397,
    last_spk_in_burst_int1,
    SRAM_reg_0_i_91,
    SRAM_reg_0_i_91_0,
    \AEROUT_ADDR[7]_i_49 ,
    SRAM_reg_0_i_92,
    SRAM_reg_0_i_92_0,
    \AEROUT_ADDR_reg[7]_i_245 ,
    \AEROUT_ADDR[1]_i_23 ,
    \AEROUT_ADDR[0]_i_29 ,
    \AEROUT_ADDR[7]_i_35 ,
    \AEROUT_ADDR[7]_i_44 ,
    \read_ptr_reg[4]_0 ,
    \read_ptr_reg[4]_1 ,
    empty_i_2__55_0,
    empty_reg_i_6_0,
    CLK,
    rst_priority,
    D);
  output \priority_reg[1]_rep ;
  output \priority_reg[4] ;
  output [0:0]E;
  output \priority_reg[1] ;
  output p_26_in;
  output [3:0]\priority_reg[1]_0 ;
  output \neur_cnt_reg[2] ;
  output \neur_cnt_reg[5] ;
  output \priority_reg[4]_0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[4]_1 ;
  output \priority_reg[7] ;
  output \priority_reg[7]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_1 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][3]_1 ;
  output \genblk1[1].mem_reg[1][2]_1 ;
  output \genblk1[1].mem_reg[1][1]_1 ;
  output \genblk1[1].mem_reg[1][0]_1 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  input [2:0]empty_reg_i_10_0;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt_reg[4]_0 ;
  input [5:0]Q;
  input empty_i_5__52;
  input empty_i_5__52_0;
  input \read_ptr_reg[4] ;
  input empty_main;
  input CTRL_AEROUT_POP_NEUR;
  input [5:0]\neuron_state_monitor_samp[3]_i_3_0 ;
  input [1:0]SCHED_DATA_OUT;
  input \neuron_state_monitor_samp_reg[3] ;
  input SRAM_reg_1_i_215;
  input SRAM_reg_1_i_215_0;
  input [3:0]SRAM_reg_1_i_215_1;
  input SRAM_reg_1_i_215_2;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \write_ptr_reg[0]_2 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input empty_i_3__2_0;
  input empty_i_6__31;
  input empty_i_6__31_0;
  input empty_i_9__28;
  input empty_i_9__28_0;
  input empty_i_9__28_1;
  input empty_i_6__30;
  input \fill_cnt[4]_i_3__35_0 ;
  input \fill_cnt[4]_i_3__35_1 ;
  input \AEROUT_ADDR_reg[1] ;
  input \AEROUT_ADDR_reg[1]_0 ;
  input \AEROUT_ADDR_reg[2] ;
  input \AEROUT_ADDR_reg[2]_0 ;
  input \AEROUT_ADDR_reg[3] ;
  input \AEROUT_ADDR_reg[3]_0 ;
  input \AEROUT_ADDR_reg[4] ;
  input \AEROUT_ADDR_reg[4]_0 ;
  input SRAM_reg_1_i_282_0;
  input SRAM_reg_1_i_282_1;
  input SRAM_reg_1_i_282_2;
  input SRAM_reg_1_i_397;
  input [5:0]last_spk_in_burst_int1;
  input SRAM_reg_0_i_91;
  input SRAM_reg_0_i_91_0;
  input \AEROUT_ADDR[7]_i_49 ;
  input SRAM_reg_0_i_92;
  input SRAM_reg_0_i_92_0;
  input [8:0]\AEROUT_ADDR_reg[7]_i_245 ;
  input \AEROUT_ADDR[1]_i_23 ;
  input \AEROUT_ADDR[0]_i_29 ;
  input \AEROUT_ADDR[7]_i_35 ;
  input \AEROUT_ADDR[7]_i_44 ;
  input \read_ptr_reg[4]_0 ;
  input \read_ptr_reg[4]_1 ;
  input empty_i_2__55_0;
  input empty_reg_i_6_0;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[0]_i_29 ;
  wire \AEROUT_ADDR[1]_i_23 ;
  wire \AEROUT_ADDR[7]_i_35 ;
  wire \AEROUT_ADDR[7]_i_44 ;
  wire \AEROUT_ADDR[7]_i_49 ;
  wire \AEROUT_ADDR_reg[1] ;
  wire \AEROUT_ADDR_reg[1]_0 ;
  wire \AEROUT_ADDR_reg[2] ;
  wire \AEROUT_ADDR_reg[2]_0 ;
  wire \AEROUT_ADDR_reg[3] ;
  wire \AEROUT_ADDR_reg[3]_0 ;
  wire \AEROUT_ADDR_reg[4] ;
  wire \AEROUT_ADDR_reg[4]_0 ;
  wire [8:0]\AEROUT_ADDR_reg[7]_i_245 ;
  wire CLK;
  wire CTRL_AEROUT_POP_NEUR;
  wire [7:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire SCHED_BURST_END;
  wire [1:0]SCHED_DATA_OUT;
  wire SRAM_reg_0_i_159_n_0;
  wire SRAM_reg_0_i_91;
  wire SRAM_reg_0_i_91_0;
  wire SRAM_reg_0_i_92;
  wire SRAM_reg_0_i_92_0;
  wire SRAM_reg_1_i_215;
  wire SRAM_reg_1_i_215_0;
  wire [3:0]SRAM_reg_1_i_215_1;
  wire SRAM_reg_1_i_215_2;
  wire SRAM_reg_1_i_282_0;
  wire SRAM_reg_1_i_282_1;
  wire SRAM_reg_1_i_282_2;
  wire SRAM_reg_1_i_383_n_0;
  wire SRAM_reg_1_i_397;
  wire [458:450]data_out_fifo;
  wire empty0;
  wire [50:50]empty_burst_fifo;
  wire empty_i_10__3_n_0;
  wire empty_i_19__5_n_0;
  wire empty_i_1__49_n_0;
  wire empty_i_2__55_0;
  wire empty_i_3__2_0;
  wire empty_i_5__52;
  wire empty_i_5__52_0;
  wire empty_i_6__30;
  wire empty_i_6__31;
  wire empty_i_6__31_0;
  wire empty_i_6__48_n_0;
  wire empty_i_7__26_n_0;
  wire empty_i_9__28;
  wire empty_i_9__28_0;
  wire empty_i_9__28_1;
  wire empty_main;
  wire [2:0]empty_reg_i_10_0;
  wire empty_reg_i_10_n_0;
  wire empty_reg_i_6_0;
  wire empty_reg_i_6_n_0;
  wire \fill_cnt[0]_i_1__49_n_0 ;
  wire \fill_cnt[1]_i_1__36_n_0 ;
  wire \fill_cnt[2]_i_1__49_n_0 ;
  wire \fill_cnt[3]_i_1__49_n_0 ;
  wire \fill_cnt[3]_i_2__49_n_0 ;
  wire \fill_cnt[4]_i_1__49_n_0 ;
  wire \fill_cnt[4]_i_2__49_n_0 ;
  wire \fill_cnt[4]_i_3__35_0 ;
  wire \fill_cnt[4]_i_3__35_1 ;
  wire \fill_cnt[4]_i_3__35_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__1_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire [8:0]\genblk1[0].mem_reg[0]_203 ;
  wire \genblk1[1].mem[1][8]_i_1__0_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][0]_1 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][1]_1 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][2]_1 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][3]_1 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][4]_1 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_202 ;
  wire \genblk1[2].mem[2][8]_i_1__0_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_201 ;
  wire \genblk1[3].mem[3][8]_i_1__0_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_200 ;
  wire [50:50]last_spk_in_burst_fifo;
  wire [5:0]last_spk_in_burst_int1;
  wire \neur_cnt_reg[2] ;
  wire \neur_cnt_reg[5] ;
  wire [5:0]\neuron_state_monitor_samp[3]_i_3_0 ;
  wire \neuron_state_monitor_samp[3]_i_7_n_0 ;
  wire \neuron_state_monitor_samp[3]_i_8_n_0 ;
  wire \neuron_state_monitor_samp_reg[3] ;
  wire [4:1]p_0_in;
  wire p_26_in;
  wire pop_req_n0197_out;
  wire \priority_reg[1] ;
  wire [3:0]\priority_reg[1]_0 ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[4]_1 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire push_req_n0199_out;
  wire \read_ptr[0]_i_1__49_n_0 ;
  wire \read_ptr[1]_i_1__49_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[4] ;
  wire \read_ptr_reg[4]_0 ;
  wire \read_ptr_reg[4]_1 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__49_n_0 ;
  wire \write_ptr[4]_i_1__49_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;
  wire \write_ptr_reg[0]_2 ;

  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \AEROUT_ADDR[0]_i_33 
       (.I0(data_out_fifo[452]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [2]),
        .I4(last_spk_in_burst_int1[1]),
        .I5(\AEROUT_ADDR[0]_i_29 ),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \AEROUT_ADDR[1]_i_26 
       (.I0(data_out_fifo[453]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [3]),
        .I4(last_spk_in_burst_int1[1]),
        .I5(\AEROUT_ADDR[1]_i_23 ),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \AEROUT_ADDR[7]_i_103 
       (.I0(data_out_fifo[450]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [0]),
        .I4(last_spk_in_burst_int1[1]),
        .I5(\AEROUT_ADDR[7]_i_44 ),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \AEROUT_ADDR[7]_i_122 
       (.I0(data_out_fifo[454]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [4]),
        .I4(last_spk_in_burst_int1[1]),
        .I5(\AEROUT_ADDR[7]_i_49 ),
        .O(\genblk1[1].mem_reg[1][4]_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_142 
       (.I0(data_out_fifo[453]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [3]),
        .O(\genblk1[1].mem_reg[1][3]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_178 
       (.I0(\genblk1[1].mem_reg[1]_202 [1]),
        .I1(\genblk1[0].mem_reg[0]_203 [1]),
        .I2(\genblk1[3].mem_reg[3]_200 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [1]),
        .O(data_out_fifo[451]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_209 
       (.I0(\genblk1[1].mem_reg[1]_202 [5]),
        .I1(\genblk1[0].mem_reg[0]_203 [5]),
        .I2(\genblk1[3].mem_reg[3]_200 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [5]),
        .O(data_out_fifo[455]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_225 
       (.I0(\genblk1[1].mem_reg[1]_202 [0]),
        .I1(\genblk1[0].mem_reg[0]_203 [0]),
        .I2(\genblk1[3].mem_reg[3]_200 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [0]),
        .O(data_out_fifo[450]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_264 
       (.I0(\genblk1[1].mem_reg[1]_202 [4]),
        .I1(\genblk1[0].mem_reg[0]_203 [4]),
        .I2(\genblk1[3].mem_reg[3]_200 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [4]),
        .O(data_out_fifo[454]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_271 
       (.I0(data_out_fifo[452]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [2]),
        .O(\genblk1[1].mem_reg[1][2]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_308 
       (.I0(\genblk1[1].mem_reg[1]_202 [3]),
        .I1(\genblk1[0].mem_reg[0]_203 [3]),
        .I2(\genblk1[3].mem_reg[3]_200 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [3]),
        .O(data_out_fifo[453]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_390 
       (.I0(data_out_fifo[457]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [7]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_527 
       (.I0(data_out_fifo[458]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_587 
       (.I0(\genblk1[1].mem_reg[1]_202 [2]),
        .I1(\genblk1[0].mem_reg[0]_203 [2]),
        .I2(\genblk1[3].mem_reg[3]_200 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [2]),
        .O(data_out_fifo[452]));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_654 
       (.I0(data_out_fifo[456]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR_reg[7]_i_245 [6]),
        .I3(last_spk_in_burst_int1[3]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_733 
       (.I0(\genblk1[1].mem_reg[1]_202 [7]),
        .I1(\genblk1[0].mem_reg[0]_203 [7]),
        .I2(\genblk1[3].mem_reg[3]_200 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [7]),
        .O(data_out_fifo[457]));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \AEROUT_ADDR[7]_i_81 
       (.I0(data_out_fifo[451]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [1]),
        .I4(last_spk_in_burst_int1[1]),
        .I5(\AEROUT_ADDR[7]_i_35 ),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_821 
       (.I0(\genblk1[1].mem_reg[1]_202 [8]),
        .I1(\genblk1[0].mem_reg[0]_203 [8]),
        .I2(\genblk1[3].mem_reg[3]_200 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [8]),
        .O(data_out_fifo[458]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_941 
       (.I0(\genblk1[1].mem_reg[1]_202 [6]),
        .I1(\genblk1[0].mem_reg[0]_203 [6]),
        .I2(\genblk1[3].mem_reg[3]_200 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_201 [6]),
        .O(data_out_fifo[456]));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \AEROUT_ADDR[7]_i_96 
       (.I0(data_out_fifo[455]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [5]),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_1_i_397),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  MUXF7 \AEROUT_ADDR_reg[1]_i_3 
       (.I0(\AEROUT_ADDR_reg[1] ),
        .I1(\AEROUT_ADDR_reg[1]_0 ),
        .O(\priority_reg[1]_0 [0]),
        .S(\priority_reg[1] ));
  MUXF7 \AEROUT_ADDR_reg[2]_i_3 
       (.I0(\AEROUT_ADDR_reg[2] ),
        .I1(\AEROUT_ADDR_reg[2]_0 ),
        .O(\priority_reg[1]_0 [1]),
        .S(\priority_reg[1] ));
  MUXF7 \AEROUT_ADDR_reg[3]_i_3 
       (.I0(\AEROUT_ADDR_reg[3] ),
        .I1(\AEROUT_ADDR_reg[3]_0 ),
        .O(\priority_reg[1]_0 [2]),
        .S(\priority_reg[1] ));
  MUXF7 \AEROUT_ADDR_reg[4]_i_3 
       (.I0(\AEROUT_ADDR_reg[4] ),
        .I1(\AEROUT_ADDR_reg[4]_0 ),
        .O(\priority_reg[1]_0 [3]),
        .S(\priority_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_132
       (.I0(SRAM_reg_0_i_159_n_0),
        .I1(SRAM_reg_1_i_397),
        .I2(last_spk_in_burst_int1[0]),
        .I3(SRAM_reg_0_i_91),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_0_i_91_0),
        .O(\priority_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_133
       (.I0(\genblk1[1].mem_reg[1][4]_0 ),
        .I1(\AEROUT_ADDR[7]_i_49 ),
        .I2(last_spk_in_burst_int1[0]),
        .I3(SRAM_reg_0_i_92),
        .I4(last_spk_in_burst_int1[1]),
        .I5(SRAM_reg_0_i_92_0),
        .O(\priority_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    SRAM_reg_0_i_154
       (.I0(data_out_fifo[450]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [0]),
        .O(\genblk1[1].mem_reg[1][0]_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    SRAM_reg_0_i_156
       (.I0(data_out_fifo[454]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    SRAM_reg_0_i_158
       (.I0(data_out_fifo[451]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [1]),
        .O(\genblk1[1].mem_reg[1][1]_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    SRAM_reg_0_i_159
       (.I0(data_out_fifo[455]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR_reg[7]_i_245 [5]),
        .O(SRAM_reg_0_i_159_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SRAM_reg_1_i_280
       (.I0(SCHED_DATA_OUT[1]),
        .I1(SRAM_reg_1_i_215_1[3]),
        .I2(SRAM_reg_1_i_215_1[2]),
        .I3(\priority_reg[1]_0 [2]),
        .I4(SRAM_reg_1_i_215_1[0]),
        .I5(\priority_reg[1]_0 [0]),
        .O(\neur_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFEF)) 
    SRAM_reg_1_i_282
       (.I0(SRAM_reg_1_i_215),
        .I1(SRAM_reg_1_i_215_0),
        .I2(SCHED_BURST_END),
        .I3(SRAM_reg_1_i_215_1[1]),
        .I4(\priority_reg[1]_0 [1]),
        .I5(SRAM_reg_1_i_215_2),
        .O(\neur_cnt_reg[2] ));
  LUT6 #(
    .INIT(64'hA202A202A202A2A2)) 
    SRAM_reg_1_i_337
       (.I0(SRAM_reg_1_i_383_n_0),
        .I1(SRAM_reg_1_i_282_0),
        .I2(Q[0]),
        .I3(SRAM_reg_1_i_282_1),
        .I4(Q[1]),
        .I5(SRAM_reg_1_i_282_2),
        .O(SCHED_BURST_END));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_383
       (.I0(\priority_reg[1] ),
        .I1(last_spk_in_burst_int1[5]),
        .I2(last_spk_in_burst_int1[4]),
        .O(SRAM_reg_1_i_383_n_0));
  LUT6 #(
    .INIT(64'h88C8888898D88888)) 
    empty_i_10__17
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(empty_i_9__28),
        .I4(empty_i_9__28_0),
        .I5(empty_i_9__28_1),
        .O(\priority_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_10__3
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_10__3_n_0));
  LUT4 #(
    .INIT(16'hF808)) 
    empty_i_11__15
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(empty_i_6__30),
        .O(\priority_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_19__5
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_10_0[1]),
        .I2(Q[4]),
        .I3(empty_reg_i_10_0[2]),
        .I4(Q[5]),
        .I5(empty_reg_i_10_0[0]),
        .O(empty_i_19__5_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__49
       (.I0(empty0),
        .I1(push_req_n0199_out),
        .I2(pop_req_n0197_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__48
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0000757F757F757F)) 
    empty_i_2__55
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(empty_reg_i_6_n_0),
        .I2(Q[1]),
        .I3(\read_ptr_reg[4]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\read_ptr_reg[4]_1 ),
        .O(\priority_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_3__2
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\write_ptr_reg[0]_1 ),
        .I2(\write_ptr_reg[0]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(empty_i_6__48_n_0),
        .I5(empty_i_7__26_n_0),
        .O(push_req_n0199_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__35
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0197_out));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    empty_i_6__48
       (.I0(\fill_cnt[4]_i_3__35_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\fill_cnt[4]_i_3__35_1 ),
        .I3(\priority_reg[4] ),
        .I4(empty_i_10__3_n_0),
        .O(empty_i_6__48_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    empty_i_7__26
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(empty_i_3__2_0),
        .I2(empty_i_5__52),
        .I3(\priority_reg[4]_0 ),
        .I4(\write_ptr_reg[0]_1 ),
        .I5(\priority_reg[2]_rep__1 ),
        .O(empty_i_7__26_n_0));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    empty_i_9__30
       (.I0(\priority_reg[4]_1 ),
        .I1(empty_i_5__52),
        .I2(Q[5]),
        .I3(empty_i_6__31),
        .I4(Q[3]),
        .I5(empty_i_6__31_0),
        .O(\priority_reg[2]_rep__1 ));
  LUT5 #(
    .INIT(32'hFFF77F7F)) 
    empty_i_9__53
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(empty_i_5__52),
        .I3(empty_i_5__52_0),
        .I4(Q[3]),
        .O(\priority_reg[4] ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__49_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_10
       (.I0(empty_i_19__5_n_0),
        .I1(empty_reg_i_6_0),
        .O(empty_reg_i_10_n_0),
        .S(Q[3]));
  MUXF8 empty_reg_i_6
       (.I0(empty_reg_i_10_n_0),
        .I1(empty_i_2__55_0),
        .O(empty_reg_i_6_n_0),
        .S(Q[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__49 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__36 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0197_out),
        .I3(push_req_n0199_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__36_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__49 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0197_out),
        .I3(push_req_n0199_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__49_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__49 
       (.I0(push_req_n0199_out),
        .I1(\fill_cnt[3]_i_2__49_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__49 
       (.I0(pop_req_n0197_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__49_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__49 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0199_out),
        .I2(pop_req_n0197_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__49_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__49 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__35_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__49_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__35 
       (.I0(\fill_cnt[3]_i_2__49_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_6__48_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__35_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fill_cnt[4]_i_4__22 
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\write_ptr_reg[0]_1 ),
        .I2(\priority_reg[4]_0 ),
        .I3(empty_i_5__52),
        .I4(empty_i_3__2_0),
        .O(\priority_reg[1]_rep ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__49_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__36_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__49_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__49_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__49_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__1 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0199_out),
        .O(\genblk1[0].mem[0][8]_i_1__1_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_203 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_203 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_203 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_203 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_203 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_203 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_203 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_203 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__1_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_203 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__0 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0199_out),
        .O(\genblk1[1].mem[1][8]_i_1__0_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_202 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_202 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_202 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_202 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_202 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_202 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_202 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_202 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__0_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_202 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__0 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0199_out),
        .O(\genblk1[2].mem[2][8]_i_1__0_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_201 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_201 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_201 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_201 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_201 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_201 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_201 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_201 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__0_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_201 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__0 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0199_out),
        .O(\genblk1[3].mem[3][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \genblk1[3].mem[3][8]_i_2__4 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(last_spk_in_burst_fifo));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_200 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_200 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_200 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_200 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_200 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_200 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_200 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_200 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__0_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_200 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080080000)) 
    \neuron_state_monitor_samp[3]_i_3 
       (.I0(CTRL_AEROUT_POP_NEUR),
        .I1(\neuron_state_monitor_samp[3]_i_7_n_0 ),
        .I2(\neuron_state_monitor_samp[3]_i_3_0 [0]),
        .I3(SCHED_DATA_OUT[0]),
        .I4(\neuron_state_monitor_samp[3]_i_8_n_0 ),
        .I5(\neuron_state_monitor_samp_reg[3] ),
        .O(p_26_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \neuron_state_monitor_samp[3]_i_7 
       (.I0(\priority_reg[1]_0 [0]),
        .I1(\neuron_state_monitor_samp[3]_i_3_0 [1]),
        .I2(\priority_reg[1]_0 [1]),
        .I3(\neuron_state_monitor_samp[3]_i_3_0 [2]),
        .O(\neuron_state_monitor_samp[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \neuron_state_monitor_samp[3]_i_8 
       (.I0(\priority_reg[1]_0 [2]),
        .I1(\neuron_state_monitor_samp[3]_i_3_0 [3]),
        .I2(\neuron_state_monitor_samp[3]_i_3_0 [5]),
        .I3(SCHED_DATA_OUT[1]),
        .I4(\neuron_state_monitor_samp[3]_i_3_0 [4]),
        .I5(\priority_reg[1]_0 [3]),
        .O(\neuron_state_monitor_samp[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__49 
       (.I0(pop_req_n0197_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__49 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0197_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \read_ptr[4]_i_1 
       (.I0(\priority_reg[1] ),
        .I1(\read_ptr_reg[4] ),
        .I2(empty_main),
        .O(E));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__49_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__49_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__49 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__49 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__49 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__49 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__49 
       (.I0(push_req_n0199_out),
        .O(\write_ptr[4]_i_1__49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__49 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__49_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__49_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_45
   (\priority_reg[1]_rep__0 ,
    \priority_reg[4] ,
    \priority_reg[2]_rep ,
    \priority_reg[1]_rep__0_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \priority_reg[3] ,
    empty_reg_i_15_0,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt_reg[4]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    Q,
    empty_i_5__52_0,
    empty_i_5__52_1,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    empty_i_3__1_0,
    empty_i_3__1_1,
    empty_i_3__1_2,
    \fill_cnt[4]_i_3__0_0 ,
    \fill_cnt[4]_i_3__0_1 ,
    empty_i_6__47,
    \AEROUT_ADDR_reg[7]_i_85 ,
    last_spk_in_burst_int1,
    empty_i_8__53,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_1 );
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep ;
  output \priority_reg[1]_rep__0_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output [2:0]\genblk1[1].mem_reg[1][4]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \priority_reg[3] ;
  input [2:0]empty_reg_i_15_0;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt_reg[4]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input [3:0]Q;
  input empty_i_5__52_0;
  input empty_i_5__52_1;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input empty_i_3__1_0;
  input empty_i_3__1_1;
  input empty_i_3__1_2;
  input \fill_cnt[4]_i_3__0_0 ;
  input \fill_cnt[4]_i_3__0_1 ;
  input empty_i_6__47;
  input [5:0]\AEROUT_ADDR_reg[7]_i_85 ;
  input [1:0]last_spk_in_burst_int1;
  input empty_i_8__53;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_1 ;

  wire [5:0]\AEROUT_ADDR_reg[7]_i_85 ;
  wire CLK;
  wire [3:0]Q;
  wire [467:459]data_out_fifo;
  wire empty0;
  wire [51:51]empty_burst_fifo;
  wire empty_i_1__50_n_0;
  wire empty_i_29__2_n_0;
  wire empty_i_3__1_0;
  wire empty_i_3__1_1;
  wire empty_i_3__1_2;
  wire empty_i_5__52_0;
  wire empty_i_5__52_1;
  wire empty_i_5__52_n_0;
  wire empty_i_6__29_n_0;
  wire empty_i_6__47;
  wire empty_i_7__54_n_0;
  wire empty_i_8__53;
  wire empty_i_9__15_n_0;
  wire [2:0]empty_reg_i_15_0;
  wire \fill_cnt[0]_i_1__50_n_0 ;
  wire \fill_cnt[1]_i_1__1_n_0 ;
  wire \fill_cnt[2]_i_1__50_n_0 ;
  wire \fill_cnt[3]_i_1__50_n_0 ;
  wire \fill_cnt[3]_i_2__50_n_0 ;
  wire \fill_cnt[4]_i_1__50_n_0 ;
  wire \fill_cnt[4]_i_2__50_n_0 ;
  wire \fill_cnt[4]_i_3__0_0 ;
  wire \fill_cnt[4]_i_3__0_1 ;
  wire \fill_cnt[4]_i_3__0_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__0_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_207 ;
  wire \genblk1[1].mem[1][8]_i_1_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_1 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_206 ;
  wire \genblk1[2].mem[2][8]_i_1_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_205 ;
  wire \genblk1[3].mem[3][8]_i_1_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_204 ;
  wire [51:51]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0201_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[3] ;
  wire \priority_reg[4] ;
  wire push_req_n0203_out;
  wire \read_ptr[0]_i_1__50_n_0 ;
  wire \read_ptr[1]_i_1__50_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__50_n_0 ;
  wire \write_ptr[4]_i_1__50_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_188 
       (.I0(data_out_fifo[467]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_85 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_235 
       (.I0(data_out_fifo[466]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_85 [4]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_351 
       (.I0(\genblk1[1].mem_reg[1]_206 [2]),
        .I1(\genblk1[0].mem_reg[0]_207 [2]),
        .I2(\genblk1[3].mem_reg[3]_204 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [2]),
        .O(\genblk1[1].mem_reg[1][4]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_374 
       (.I0(data_out_fifo[465]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_85 [3]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_409 
       (.I0(\genblk1[1].mem_reg[1]_206 [8]),
        .I1(\genblk1[0].mem_reg[0]_207 [8]),
        .I2(\genblk1[3].mem_reg[3]_204 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [8]),
        .O(data_out_fifo[467]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_430 
       (.I0(data_out_fifo[459]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_85 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_481 
       (.I0(\genblk1[1].mem_reg[1]_206 [4]),
        .I1(\genblk1[0].mem_reg[0]_207 [4]),
        .I2(\genblk1[3].mem_reg[3]_204 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_506 
       (.I0(\genblk1[1].mem_reg[1]_206 [7]),
        .I1(\genblk1[0].mem_reg[0]_207 [7]),
        .I2(\genblk1[3].mem_reg[3]_204 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [7]),
        .O(data_out_fifo[466]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_555 
       (.I0(\genblk1[1].mem_reg[1]_206 [3]),
        .I1(\genblk1[0].mem_reg[0]_207 [3]),
        .I2(\genblk1[3].mem_reg[3]_204 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [3]),
        .O(\genblk1[1].mem_reg[1][4]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_618 
       (.I0(data_out_fifo[460]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_85 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_626 
       (.I0(data_out_fifo[464]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_85 [2]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_701 
       (.I0(\genblk1[1].mem_reg[1]_206 [6]),
        .I1(\genblk1[0].mem_reg[0]_207 [6]),
        .I2(\genblk1[3].mem_reg[3]_204 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [6]),
        .O(data_out_fifo[465]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_773 
       (.I0(\genblk1[1].mem_reg[1]_206 [0]),
        .I1(\genblk1[0].mem_reg[0]_207 [0]),
        .I2(\genblk1[3].mem_reg[3]_204 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [0]),
        .O(data_out_fifo[459]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_885 
       (.I0(\genblk1[1].mem_reg[1]_206 [1]),
        .I1(\genblk1[0].mem_reg[0]_207 [1]),
        .I2(\genblk1[3].mem_reg[3]_204 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [1]),
        .O(data_out_fifo[460]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_901 
       (.I0(\genblk1[1].mem_reg[1]_206 [5]),
        .I1(\genblk1[0].mem_reg[0]_207 [5]),
        .I2(\genblk1[3].mem_reg[3]_204 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_205 [5]),
        .O(data_out_fifo[464]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_12__26
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\priority_reg[4] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__50
       (.I0(empty0),
        .I1(push_req_n0203_out),
        .I2(pop_req_n0201_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_29__2
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_15_0[1]),
        .I2(Q[2]),
        .I3(empty_reg_i_15_0[2]),
        .I4(Q[3]),
        .I5(empty_reg_i_15_0[0]),
        .O(empty_i_29__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__49
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_3__1
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(Q[0]),
        .I2(\write_ptr_reg[0]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(empty_i_5__52_n_0),
        .I5(empty_i_6__29_n_0),
        .O(push_req_n0203_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0201_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    empty_i_5__52
       (.I0(empty_i_7__54_n_0),
        .I1(\priority_reg[1]_rep__0_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .I3(\fill_cnt[4]_i_3__0_0 ),
        .I4(\fill_cnt[4]_i_3__0_1 ),
        .I5(empty_i_9__15_n_0),
        .O(empty_i_5__52_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    empty_i_6__29
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(empty_i_3__1_0),
        .I2(Q[0]),
        .I3(empty_i_3__1_1),
        .I4(\genblk1[0].mem_reg[0][8]_8 ),
        .I5(empty_i_3__1_2),
        .O(empty_i_6__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hBFFFFF7F)) 
    empty_i_7__54
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(empty_i_5__52_0),
        .I4(empty_i_5__52_1),
        .O(empty_i_7__54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h04)) 
    empty_i_8__45
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(empty_i_6__47),
        .O(\priority_reg[1]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__15
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__15_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__50_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_15
       (.I0(empty_i_29__2_n_0),
        .I1(empty_i_8__53),
        .O(\priority_reg[3] ),
        .S(Q[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__50 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__1 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0201_out),
        .I3(push_req_n0203_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__50 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0201_out),
        .I3(push_req_n0203_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__50_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__50 
       (.I0(push_req_n0203_out),
        .I1(\fill_cnt[3]_i_2__50_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__50 
       (.I0(pop_req_n0201_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__50_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__50 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0203_out),
        .I2(pop_req_n0201_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__50_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__50 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__0_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__50_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__0 
       (.I0(\fill_cnt[3]_i_2__50_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_5__52_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\fill_cnt_reg[4]_1 ),
        .O(\fill_cnt[4]_i_3__0_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__50_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__1_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__50_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__50_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__50_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__0 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0203_out),
        .O(\genblk1[0].mem[0][8]_i_1__0_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[0].mem_reg[0]_207 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[0].mem_reg[0]_207 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[0].mem_reg[0]_207 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[0].mem_reg[0]_207 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[0].mem_reg[0]_207 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[0].mem_reg[0]_207 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[0].mem_reg[0]_207 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[0].mem_reg[0]_207 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__0_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_207 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0203_out),
        .O(\genblk1[1].mem[1][8]_i_1_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[1].mem_reg[1]_206 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[1].mem_reg[1]_206 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[1].mem_reg[1]_206 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[1].mem_reg[1]_206 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[1].mem_reg[1]_206 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[1].mem_reg[1]_206 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[1].mem_reg[1]_206 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[1].mem_reg[1]_206 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_206 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0203_out),
        .O(\genblk1[2].mem[2][8]_i_1_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[2].mem_reg[2]_205 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[2].mem_reg[2]_205 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[2].mem_reg[2]_205 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[2].mem_reg[2]_205 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[2].mem_reg[2]_205 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[2].mem_reg[2]_205 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[2].mem_reg[2]_205 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[2].mem_reg[2]_205 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_205 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0203_out),
        .O(\genblk1[3].mem[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk1[3].mem[3][8]_i_2__5 
       (.I0(\priority_reg[2]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_3__26 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\priority_reg[2]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \genblk1[3].mem[3][8]_i_4__42 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .O(\priority_reg[1]_rep__0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[3].mem_reg[3]_204 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[3].mem_reg[3]_204 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[3].mem_reg[3]_204 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[3].mem_reg[3]_204 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[3].mem_reg[3]_204 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[3].mem_reg[3]_204 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[3].mem_reg[3]_204 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[3].mem_reg[3]_204 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_204 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__50 
       (.I0(pop_req_n0201_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__50 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0201_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__50_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__50_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__50_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__50 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__50 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__50 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__50 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__50 
       (.I0(push_req_n0203_out),
        .O(\write_ptr[4]_i_1__50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__50 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__50_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__50_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_46
   (\priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \priority_reg[3] ,
    empty_reg_i_13_0,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt_reg[4]_0 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \write_ptr_reg[0]_2 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    empty_i_3__13_0,
    empty_i_3__13_1,
    empty_i_3__13_2,
    \fill_cnt[4]_i_3__0 ,
    empty_i_7__24,
    empty_i_7__24_0,
    empty_i_7__24_1,
    \fill_cnt[4]_i_3__42_0 ,
    \fill_cnt[4]_i_3__42_1 ,
    \fill_cnt[4]_i_3__42_2 ,
    \fill_cnt[4]_i_3__42_3 ,
    \AEROUT_ADDR_reg[7]_i_282 ,
    last_spk_in_burst_int1,
    empty_reg_i_7,
    CLK,
    rst_priority,
    D);
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \priority_reg[3] ;
  input [2:0]empty_reg_i_13_0;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt_reg[4]_0 ;
  input [2:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \write_ptr_reg[0]_2 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input empty_i_3__13_0;
  input empty_i_3__13_1;
  input empty_i_3__13_2;
  input \fill_cnt[4]_i_3__0 ;
  input empty_i_7__24;
  input empty_i_7__24_0;
  input empty_i_7__24_1;
  input \fill_cnt[4]_i_3__42_0 ;
  input \fill_cnt[4]_i_3__42_1 ;
  input \fill_cnt[4]_i_3__42_2 ;
  input \fill_cnt[4]_i_3__42_3 ;
  input [8:0]\AEROUT_ADDR_reg[7]_i_282 ;
  input [1:0]last_spk_in_burst_int1;
  input empty_reg_i_7;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [8:0]\AEROUT_ADDR_reg[7]_i_282 ;
  wire CLK;
  wire [7:0]D;
  wire [2:0]Q;
  wire [476:468]data_out_fifo;
  wire empty0;
  wire [52:52]empty_burst_fifo;
  wire empty_i_1__51_n_0;
  wire empty_i_25__2_n_0;
  wire empty_i_3__13_0;
  wire empty_i_3__13_1;
  wire empty_i_3__13_2;
  wire empty_i_6__47_n_0;
  wire empty_i_7__24;
  wire empty_i_7__24_0;
  wire empty_i_7__24_1;
  wire empty_i_7__25_n_0;
  wire empty_i_8__10_n_0;
  wire [2:0]empty_reg_i_13_0;
  wire empty_reg_i_7;
  wire \fill_cnt[0]_i_1__51_n_0 ;
  wire \fill_cnt[1]_i_1__43_n_0 ;
  wire \fill_cnt[2]_i_1__51_n_0 ;
  wire \fill_cnt[3]_i_1__51_n_0 ;
  wire \fill_cnt[3]_i_2__51_n_0 ;
  wire \fill_cnt[4]_i_1__51_n_0 ;
  wire \fill_cnt[4]_i_2__51_n_0 ;
  wire \fill_cnt[4]_i_3__0 ;
  wire \fill_cnt[4]_i_3__42_0 ;
  wire \fill_cnt[4]_i_3__42_1 ;
  wire \fill_cnt[4]_i_3__42_2 ;
  wire \fill_cnt[4]_i_3__42_3 ;
  wire \fill_cnt[4]_i_3__42_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__13_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire [8:0]\genblk1[0].mem_reg[0]_211 ;
  wire \genblk1[1].mem[1][8]_i_1__12_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_210 ;
  wire \genblk1[2].mem[2][8]_i_1__12_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_209 ;
  wire \genblk1[3].mem[3][8]_i_1__12_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_208 ;
  wire [52:52]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0205_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[3] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire push_req_n0207_out;
  wire \read_ptr[0]_i_1__51_n_0 ;
  wire \read_ptr[1]_i_1__51_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__51_n_0 ;
  wire \write_ptr[4]_i_1__51_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;
  wire \write_ptr_reg[0]_2 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_204 
       (.I0(data_out_fifo[471]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_259 
       (.I0(data_out_fifo[470]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_323 
       (.I0(data_out_fifo[469]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_382 
       (.I0(data_out_fifo[473]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_422 
       (.I0(data_out_fifo[475]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [7]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_441 
       (.I0(\genblk1[1].mem_reg[1]_210 [3]),
        .I1(\genblk1[0].mem_reg[0]_211 [3]),
        .I2(\genblk1[3].mem_reg[3]_208 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [3]),
        .O(data_out_fifo[471]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_519 
       (.I0(data_out_fifo[474]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [6]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_570 
       (.I0(\genblk1[1].mem_reg[1]_210 [2]),
        .I1(\genblk1[0].mem_reg[0]_211 [2]),
        .I2(\genblk1[3].mem_reg[3]_208 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [2]),
        .O(data_out_fifo[470]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_602 
       (.I0(data_out_fifo[468]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_610 
       (.I0(data_out_fifo[476]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_282 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_646 
       (.I0(data_out_fifo[472]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_282 [4]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_677 
       (.I0(\genblk1[1].mem_reg[1]_210 [1]),
        .I1(\genblk1[0].mem_reg[0]_211 [1]),
        .I2(\genblk1[3].mem_reg[3]_208 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [1]),
        .O(data_out_fifo[469]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_717 
       (.I0(\genblk1[1].mem_reg[1]_210 [5]),
        .I1(\genblk1[0].mem_reg[0]_211 [5]),
        .I2(\genblk1[3].mem_reg[3]_208 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [5]),
        .O(data_out_fifo[473]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_757 
       (.I0(\genblk1[1].mem_reg[1]_210 [7]),
        .I1(\genblk1[0].mem_reg[0]_211 [7]),
        .I2(\genblk1[3].mem_reg[3]_208 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [7]),
        .O(data_out_fifo[475]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_805 
       (.I0(\genblk1[1].mem_reg[1]_210 [6]),
        .I1(\genblk1[0].mem_reg[0]_211 [6]),
        .I2(\genblk1[3].mem_reg[3]_208 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [6]),
        .O(data_out_fifo[474]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_853 
       (.I0(\genblk1[1].mem_reg[1]_210 [0]),
        .I1(\genblk1[0].mem_reg[0]_211 [0]),
        .I2(\genblk1[3].mem_reg[3]_208 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [0]),
        .O(data_out_fifo[468]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_869 
       (.I0(\genblk1[1].mem_reg[1]_210 [8]),
        .I1(\genblk1[0].mem_reg[0]_211 [8]),
        .I2(\genblk1[3].mem_reg[3]_208 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [8]),
        .O(data_out_fifo[476]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_925 
       (.I0(\genblk1[1].mem_reg[1]_210 [4]),
        .I1(\genblk1[0].mem_reg[0]_211 [4]),
        .I2(\genblk1[3].mem_reg[3]_208 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_209 [4]),
        .O(data_out_fifo[472]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__51
       (.I0(empty0),
        .I1(push_req_n0207_out),
        .I2(pop_req_n0205_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_25__2
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_13_0[1]),
        .I2(Q[1]),
        .I3(empty_reg_i_13_0[2]),
        .I4(Q[2]),
        .I5(empty_reg_i_13_0[0]),
        .O(empty_i_25__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__50
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_3__13
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\write_ptr_reg[0]_1 ),
        .I2(\write_ptr_reg[0]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(empty_i_6__47_n_0),
        .I5(empty_i_7__25_n_0),
        .O(push_req_n0207_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__42
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0205_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888F888)) 
    empty_i_6__47
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\fill_cnt[4]_i_3__42_0 ),
        .I2(\fill_cnt[4]_i_3__42_1 ),
        .I3(\fill_cnt[4]_i_3__42_2 ),
        .I4(\fill_cnt[4]_i_3__42_3 ),
        .I5(empty_i_8__10_n_0),
        .O(empty_i_6__47_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    empty_i_7__25
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(empty_i_3__13_0),
        .I2(\write_ptr_reg[0]_1 ),
        .I3(empty_i_3__13_1),
        .I4(empty_i_3__13_2),
        .I5(\fill_cnt[4]_i_3__0 ),
        .O(empty_i_7__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__10
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__10_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__51_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_13
       (.I0(empty_i_25__2_n_0),
        .I1(empty_reg_i_7),
        .O(\priority_reg[3] ),
        .S(Q[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__51 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__43 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0205_out),
        .I3(push_req_n0207_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__43_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__51 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0205_out),
        .I3(push_req_n0207_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__51_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__51 
       (.I0(push_req_n0207_out),
        .I1(\fill_cnt[3]_i_2__51_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__51 
       (.I0(pop_req_n0205_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__51_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__51 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0207_out),
        .I2(pop_req_n0205_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__51_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__51 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__42_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__51_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__42 
       (.I0(\fill_cnt[3]_i_2__51_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_6__47_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fill_cnt[4]_i_4__21 
       (.I0(\fill_cnt[4]_i_3__0 ),
        .I1(empty_i_3__13_1),
        .I2(\write_ptr_reg[0]_1 ),
        .I3(\priority_reg[5] ),
        .I4(empty_i_3__13_2),
        .I5(\priority_reg[5]_0 ),
        .O(\priority_reg[1]_rep ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \fill_cnt[4]_i_5__8 
       (.I0(Q[2]),
        .I1(empty_i_7__24),
        .I2(Q[0]),
        .I3(empty_i_7__24_0),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'hA030)) 
    \fill_cnt[4]_i_6__4 
       (.I0(Q[2]),
        .I1(empty_i_7__24_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\priority_reg[5]_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__51_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__43_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__51_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__51_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__51_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__13 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0207_out),
        .O(\genblk1[0].mem[0][8]_i_1__13_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_211 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_211 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_211 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_211 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_211 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_211 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_211 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_211 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__13_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_211 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__12 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0207_out),
        .O(\genblk1[1].mem[1][8]_i_1__12_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_210 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_210 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_210 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_210 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_210 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_210 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_210 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_210 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__12_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_210 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__12 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0207_out),
        .O(\genblk1[2].mem[2][8]_i_1__12_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_209 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_209 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_209 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_209 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_209 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_209 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_209 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_209 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__12_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_209 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__12 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0207_out),
        .O(\genblk1[3].mem[3][8]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk1[3].mem[3][8]_i_2__1 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(last_spk_in_burst_fifo));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_208 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_208 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_208 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_208 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_208 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_208 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_208 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_208 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__12_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_208 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__51 
       (.I0(pop_req_n0205_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__51 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0205_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__51_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__51_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__51_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__51 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__51 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__51 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__51 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__51 
       (.I0(push_req_n0207_out),
        .O(\write_ptr[4]_i_1__51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__51 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__51_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__51_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_47
   (\priority_reg[1]_rep ,
    \priority_reg[2]_rep ,
    \priority_reg[3] ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \priority_reg[3]_0 ,
    empty_reg_i_16_0,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \write_ptr_reg[0]_0 ,
    Q,
    \fill_cnt[4]_i_4__31_0 ,
    \fill_cnt[4]_i_4__31_1 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_3__26 ,
    \genblk1[3].mem[3][8]_i_3__26_0 ,
    \genblk1[3].mem[3][8]_i_3__26_1 ,
    empty_i_3__11,
    empty_i_3__11_0,
    empty_i_3__11_1,
    empty_i_3__11_2,
    empty_i_6__28,
    empty_i_6__28_0,
    empty_i_3__12_0,
    \fill_cnt[4]_i_3__7_0 ,
    empty_i_3__12_1,
    empty_i_3__12_2,
    empty_i_3__12_3,
    \AEROUT_ADDR_reg[7]_i_145 ,
    last_spk_in_burst_int1,
    empty_i_8__53,
    CLK,
    rst_priority,
    D);
  output \priority_reg[1]_rep ;
  output \priority_reg[2]_rep ;
  output \priority_reg[3] ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output [2:0]\genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \priority_reg[3]_0 ;
  input [2:0]empty_reg_i_16_0;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \write_ptr_reg[0]_0 ;
  input [3:0]Q;
  input \fill_cnt[4]_i_4__31_0 ;
  input \fill_cnt[4]_i_4__31_1 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_3__26 ;
  input \genblk1[3].mem[3][8]_i_3__26_0 ;
  input \genblk1[3].mem[3][8]_i_3__26_1 ;
  input empty_i_3__11;
  input empty_i_3__11_0;
  input empty_i_3__11_1;
  input empty_i_3__11_2;
  input empty_i_6__28;
  input empty_i_6__28_0;
  input empty_i_3__12_0;
  input \fill_cnt[4]_i_3__7_0 ;
  input empty_i_3__12_1;
  input empty_i_3__12_2;
  input empty_i_3__12_3;
  input [5:0]\AEROUT_ADDR_reg[7]_i_145 ;
  input [1:0]last_spk_in_burst_int1;
  input empty_i_8__53;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [5:0]\AEROUT_ADDR_reg[7]_i_145 ;
  wire CLK;
  wire [7:0]D;
  wire [3:0]Q;
  wire [485:480]data_out_fifo;
  wire empty0;
  wire [53:53]empty_burst_fifo;
  wire empty_i_1__52_n_0;
  wire empty_i_31_n_0;
  wire empty_i_3__11;
  wire empty_i_3__11_0;
  wire empty_i_3__11_1;
  wire empty_i_3__11_2;
  wire empty_i_3__12_0;
  wire empty_i_3__12_1;
  wire empty_i_3__12_2;
  wire empty_i_3__12_3;
  wire empty_i_5__1_n_0;
  wire empty_i_6__28;
  wire empty_i_6__28_0;
  wire empty_i_6__45_n_0;
  wire empty_i_8__53;
  wire empty_i_8__54_n_0;
  wire [2:0]empty_reg_i_16_0;
  wire \fill_cnt[0]_i_1__52_n_0 ;
  wire \fill_cnt[1]_i_1__8_n_0 ;
  wire \fill_cnt[2]_i_1__52_n_0 ;
  wire \fill_cnt[3]_i_1__52_n_0 ;
  wire \fill_cnt[3]_i_2__52_n_0 ;
  wire \fill_cnt[4]_i_1__52_n_0 ;
  wire \fill_cnt[4]_i_2__52_n_0 ;
  wire \fill_cnt[4]_i_3__7_0 ;
  wire \fill_cnt[4]_i_3__7_n_0 ;
  wire \fill_cnt[4]_i_4__31_0 ;
  wire \fill_cnt[4]_i_4__31_1 ;
  wire \fill_cnt[4]_i_4__31_n_0 ;
  wire \fill_cnt[4]_i_6__10_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__12_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire [8:0]\genblk1[0].mem_reg[0]_215 ;
  wire \genblk1[1].mem[1][8]_i_1__11_n_0 ;
  wire [2:0]\genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_214 ;
  wire \genblk1[2].mem[2][8]_i_1__11_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_213 ;
  wire \genblk1[3].mem[3][8]_i_1__11_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__26 ;
  wire \genblk1[3].mem[3][8]_i_3__26_0 ;
  wire \genblk1[3].mem[3][8]_i_3__26_1 ;
  wire \genblk1[3].mem[3][8]_i_3__30_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_212 ;
  wire [53:53]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0209_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire push_req_n0211_out;
  wire \read_ptr[0]_i_1__52_n_0 ;
  wire \read_ptr[1]_i_1__52_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__52_n_0 ;
  wire \write_ptr[4]_i_1__52_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_315 
       (.I0(data_out_fifo[485]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_145 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_337 
       (.I0(\genblk1[1].mem_reg[1]_214 [0]),
        .I1(\genblk1[0].mem_reg[0]_215 [0]),
        .I2(\genblk1[3].mem_reg[3]_212 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [0]),
        .O(\genblk1[1].mem_reg[1][2]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_366 
       (.I0(data_out_fifo[481]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_145 [1]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_398 
       (.I0(data_out_fifo[483]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_145 [3]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_465 
       (.I0(\genblk1[1].mem_reg[1]_214 [2]),
        .I1(\genblk1[0].mem_reg[0]_215 [2]),
        .I2(\genblk1[3].mem_reg[3]_212 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 [2]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_495 
       (.I0(data_out_fifo[482]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_145 [2]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_541 
       (.I0(\genblk1[1].mem_reg[1]_214 [1]),
        .I1(\genblk1[0].mem_reg[0]_215 [1]),
        .I2(\genblk1[3].mem_reg[3]_212 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [1]),
        .O(\genblk1[1].mem_reg[1][2]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_594 
       (.I0(data_out_fifo[484]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_145 [4]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_630 
       (.I0(data_out_fifo[480]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_145 [0]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_661 
       (.I0(\genblk1[1].mem_reg[1]_214 [8]),
        .I1(\genblk1[0].mem_reg[0]_215 [8]),
        .I2(\genblk1[3].mem_reg[3]_212 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [8]),
        .O(data_out_fifo[485]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_685 
       (.I0(\genblk1[1].mem_reg[1]_214 [4]),
        .I1(\genblk1[0].mem_reg[0]_215 [4]),
        .I2(\genblk1[3].mem_reg[3]_212 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [4]),
        .O(data_out_fifo[481]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_741 
       (.I0(\genblk1[1].mem_reg[1]_214 [6]),
        .I1(\genblk1[0].mem_reg[0]_215 [6]),
        .I2(\genblk1[3].mem_reg[3]_212 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [6]),
        .O(data_out_fifo[483]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_789 
       (.I0(\genblk1[1].mem_reg[1]_214 [5]),
        .I1(\genblk1[0].mem_reg[0]_215 [5]),
        .I2(\genblk1[3].mem_reg[3]_212 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [5]),
        .O(data_out_fifo[482]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_837 
       (.I0(\genblk1[1].mem_reg[1]_214 [7]),
        .I1(\genblk1[0].mem_reg[0]_215 [7]),
        .I2(\genblk1[3].mem_reg[3]_212 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [7]),
        .O(data_out_fifo[484]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_909 
       (.I0(\genblk1[1].mem_reg[1]_214 [3]),
        .I1(\genblk1[0].mem_reg[0]_215 [3]),
        .I2(\genblk1[3].mem_reg[3]_212 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_213 [3]),
        .O(data_out_fifo[480]));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    empty_i_10__26
       (.I0(empty_i_6__28),
        .I1(empty_i_6__28_0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\priority_reg[3] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__52
       (.I0(empty0),
        .I1(push_req_n0211_out),
        .I2(pop_req_n0209_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__51
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_31
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_16_0[1]),
        .I2(Q[2]),
        .I3(empty_reg_i_16_0[2]),
        .I4(Q[3]),
        .I5(empty_reg_i_16_0[0]),
        .O(empty_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__12
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_5__1_n_0),
        .I3(empty_i_6__45_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0211_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__8
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0209_out));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_5__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h0000FF08FF08FF08)) 
    empty_i_6__45
       (.I0(empty_i_3__12_1),
        .I1(empty_i_3__12_2),
        .I2(empty_i_3__12_3),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(empty_i_8__54_n_0),
        .I5(empty_i_3__12_0),
        .O(empty_i_6__45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_7__24
       (.I0(empty_i_3__11),
        .I1(empty_i_3__11_0),
        .I2(empty_i_3__11_1),
        .I3(empty_i_3__11_2),
        .I4(\genblk1[3].mem[3][8]_i_3__26_0 ),
        .I5(\priority_reg[3] ),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'h5455555555555555)) 
    empty_i_8__54
       (.I0(Q[0]),
        .I1(\fill_cnt[4]_i_4__31_0 ),
        .I2(\fill_cnt[4]_i_4__31_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(empty_i_8__54_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__52_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_16
       (.I0(empty_i_31_n_0),
        .I1(empty_i_8__53),
        .O(\priority_reg[3]_0 ),
        .S(Q[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__52 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__8 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0209_out),
        .I3(push_req_n0211_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__52 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0209_out),
        .I3(push_req_n0211_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__52_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__52 
       (.I0(push_req_n0211_out),
        .I1(\fill_cnt[3]_i_2__52_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__52 
       (.I0(pop_req_n0209_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__52_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__52 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0211_out),
        .I2(pop_req_n0209_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__52_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__52 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__7_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__52_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__7 
       (.I0(\fill_cnt[3]_i_2__52_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(\fill_cnt[4]_i_4__31_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFBFFFBAAAA)) 
    \fill_cnt[4]_i_4__31 
       (.I0(empty_i_5__1_n_0),
        .I1(empty_i_3__12_0),
        .I2(\fill_cnt[4]_i_3__7_0 ),
        .I3(Q[0]),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\fill_cnt[4]_i_6__10_n_0 ),
        .O(\fill_cnt[4]_i_4__31_n_0 ));
  LUT6 #(
    .INIT(64'h0200000080000000)) 
    \fill_cnt[4]_i_6__10 
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(\fill_cnt[4]_i_4__31_0 ),
        .I2(\fill_cnt[4]_i_4__31_1 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\fill_cnt[4]_i_6__10_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__52_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__8_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__52_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__52_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__52_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__12 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0211_out),
        .O(\genblk1[0].mem[0][8]_i_1__12_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_215 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_215 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_215 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_215 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_215 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_215 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_215 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_215 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__12_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_215 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__11 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0211_out),
        .O(\genblk1[1].mem[1][8]_i_1__11_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_214 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_214 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_214 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_214 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_214 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_214 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_214 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_214 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__11_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_214 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__11 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0211_out),
        .O(\genblk1[2].mem[2][8]_i_1__11_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_213 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_213 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_213 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_213 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_213 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_213 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_213 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_213 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__11_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_213 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__11 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0211_out),
        .O(\genblk1[3].mem[3][8]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk1[3].mem[3][8]_i_2__2 
       (.I0(\genblk1[3].mem[3][8]_i_3__30_n_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .I5(\genblk1[0].mem_reg[0][8]_4 ),
        .O(last_spk_in_burst_fifo));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_3__30 
       (.I0(\priority_reg[2]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .O(\genblk1[3].mem[3][8]_i_3__30_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8BBBB)) 
    \genblk1[3].mem[3][8]_i_5__24 
       (.I0(\genblk1[3].mem[3][8]_i_3__26 ),
        .I1(\genblk1[3].mem[3][8]_i_3__26_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__26_1 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\priority_reg[2]_rep ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_212 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_212 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_212 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_212 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_212 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_212 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_212 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_212 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__11_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_212 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__52 
       (.I0(pop_req_n0209_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__52 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0209_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__52_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__52_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__52_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__52 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__52 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__52 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__52 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__52 
       (.I0(push_req_n0211_out),
        .O(\write_ptr[4]_i_1__52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__52 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__52_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__52_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_48
   (\priority_reg[1]_rep__0 ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[3] ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \priority_reg[3]_0 ,
    empty_reg_i_11_0,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    empty_i_6__45,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \fill_cnt[4]_i_3__49_0 ,
    \fill_cnt[4]_i_3__49_1 ,
    empty_i_3__11_0,
    \AEROUT_ADDR_reg[7]_i_284 ,
    last_spk_in_burst_int1,
    empty_reg_i_6,
    CLK,
    rst_priority,
    D);
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[3] ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output [1:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \priority_reg[3]_0 ;
  input [2:0]empty_reg_i_11_0;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input empty_i_6__45;
  input [6:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \fill_cnt[4]_i_3__49_0 ;
  input \fill_cnt[4]_i_3__49_1 ;
  input empty_i_3__11_0;
  input [6:0]\AEROUT_ADDR_reg[7]_i_284 ;
  input [1:0]last_spk_in_burst_int1;
  input empty_reg_i_6;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [6:0]\AEROUT_ADDR_reg[7]_i_284 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire [492:486]data_out_fifo;
  wire empty0;
  wire [54:54]empty_burst_fifo;
  wire empty_i_1__53_n_0;
  wire empty_i_21__3_n_0;
  wire empty_i_3__11_0;
  wire empty_i_6__1_n_0;
  wire empty_i_6__45;
  wire empty_i_7__41_n_0;
  wire [2:0]empty_reg_i_11_0;
  wire empty_reg_i_6;
  wire \fill_cnt[0]_i_1__53_n_0 ;
  wire \fill_cnt[1]_i_1__50_n_0 ;
  wire \fill_cnt[2]_i_1__53_n_0 ;
  wire \fill_cnt[3]_i_1__53_n_0 ;
  wire \fill_cnt[3]_i_2__53_n_0 ;
  wire \fill_cnt[4]_i_1__53_n_0 ;
  wire \fill_cnt[4]_i_2__53_n_0 ;
  wire \fill_cnt[4]_i_3__49_0 ;
  wire \fill_cnt[4]_i_3__49_1 ;
  wire \fill_cnt[4]_i_3__49_n_0 ;
  wire \fill_cnt[4]_i_4__32_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__11_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire [8:0]\genblk1[0].mem_reg[0]_219 ;
  wire \genblk1[1].mem[1][8]_i_1__10_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire [1:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_218 ;
  wire \genblk1[2].mem[2][8]_i_1__10_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_217 ;
  wire \genblk1[3].mem[3][8]_i_1__10_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__29_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__34_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_216 ;
  wire [54:54]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0213_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire push_req_n0215_out;
  wire \read_ptr[0]_i_1__53_n_0 ;
  wire \read_ptr[1]_i_1__53_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__53_n_0 ;
  wire \write_ptr[4]_i_1__53_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_345 
       (.I0(\genblk1[1].mem_reg[1]_218 [7]),
        .I1(\genblk1[0].mem_reg[0]_219 [7]),
        .I2(\genblk1[3].mem_reg[3]_216 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_386 
       (.I0(data_out_fifo[489]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_284 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_426 
       (.I0(data_out_fifo[491]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_284 [5]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_450 
       (.I0(data_out_fifo[487]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_284 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_523 
       (.I0(data_out_fifo[490]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_284 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_549 
       (.I0(\genblk1[1].mem_reg[1]_218 [8]),
        .I1(\genblk1[0].mem_reg[0]_219 [8]),
        .I2(\genblk1[3].mem_reg[3]_216 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_583 
       (.I0(data_out_fifo[486]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_284 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_614 
       (.I0(data_out_fifo[492]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_284 [6]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_650 
       (.I0(data_out_fifo[488]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_284 [2]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_725 
       (.I0(\genblk1[1].mem_reg[1]_218 [3]),
        .I1(\genblk1[0].mem_reg[0]_219 [3]),
        .I2(\genblk1[3].mem_reg[3]_216 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [3]),
        .O(data_out_fifo[489]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_765 
       (.I0(\genblk1[1].mem_reg[1]_218 [5]),
        .I1(\genblk1[0].mem_reg[0]_219 [5]),
        .I2(\genblk1[3].mem_reg[3]_216 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [5]),
        .O(data_out_fifo[491]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_781 
       (.I0(\genblk1[1].mem_reg[1]_218 [1]),
        .I1(\genblk1[0].mem_reg[0]_219 [1]),
        .I2(\genblk1[3].mem_reg[3]_216 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [1]),
        .O(data_out_fifo[487]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_813 
       (.I0(\genblk1[1].mem_reg[1]_218 [4]),
        .I1(\genblk1[0].mem_reg[0]_219 [4]),
        .I2(\genblk1[3].mem_reg[3]_216 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [4]),
        .O(data_out_fifo[490]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_829 
       (.I0(\genblk1[1].mem_reg[1]_218 [0]),
        .I1(\genblk1[0].mem_reg[0]_219 [0]),
        .I2(\genblk1[3].mem_reg[3]_216 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [0]),
        .O(data_out_fifo[486]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_877 
       (.I0(\genblk1[1].mem_reg[1]_218 [6]),
        .I1(\genblk1[0].mem_reg[0]_219 [6]),
        .I2(\genblk1[3].mem_reg[3]_216 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [6]),
        .O(data_out_fifo[492]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_933 
       (.I0(\genblk1[1].mem_reg[1]_218 [2]),
        .I1(\genblk1[0].mem_reg[0]_219 [2]),
        .I2(\genblk1[3].mem_reg[3]_216 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_217 [2]),
        .O(data_out_fifo[488]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__53
       (.I0(empty0),
        .I1(push_req_n0215_out),
        .I2(pop_req_n0213_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_21__3
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_11_0[1]),
        .I2(Q[3]),
        .I3(empty_reg_i_11_0[2]),
        .I4(Q[4]),
        .I5(empty_reg_i_11_0[0]),
        .O(empty_i_21__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__52
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__11
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__1_n_0),
        .I3(empty_i_7__41_n_0),
        .I4(\fill_cnt_reg[4]_1 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n0215_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__49
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0213_out));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_6__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hC0000000C8880888)) 
    empty_i_7__41
       (.I0(Q[0]),
        .I1(\fill_cnt_reg[1]_0 ),
        .I2(Q[4]),
        .I3(\priority_reg[3] ),
        .I4(empty_i_3__11_0),
        .I5(\priority_reg[1]_rep__0_0 ),
        .O(empty_i_7__41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    empty_i_9__50
       (.I0(empty_i_6__45),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .O(\priority_reg[1]_rep__0_0 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__53_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_11
       (.I0(empty_i_21__3_n_0),
        .I1(empty_reg_i_6),
        .O(\priority_reg[3]_0 ),
        .S(Q[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__53 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__50 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0213_out),
        .I3(push_req_n0215_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__50_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__53 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0213_out),
        .I3(push_req_n0215_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__53_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__53 
       (.I0(push_req_n0215_out),
        .I1(\fill_cnt[3]_i_2__53_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__53 
       (.I0(pop_req_n0213_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__53_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__53 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0215_out),
        .I2(pop_req_n0213_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__53_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__53 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__49_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__53_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__49 
       (.I0(\fill_cnt[3]_i_2__53_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(\fill_cnt[4]_i_4__32_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__49_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFAAA)) 
    \fill_cnt[4]_i_4__32 
       (.I0(empty_i_6__1_n_0),
        .I1(\priority_reg[1]_rep__0_0 ),
        .I2(\fill_cnt[4]_i_3__49_0 ),
        .I3(\fill_cnt[4]_i_3__49_1 ),
        .I4(Q[0]),
        .O(\fill_cnt[4]_i_4__32_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__53_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__50_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__53_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__53_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__53_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__11 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0215_out),
        .O(\genblk1[0].mem[0][8]_i_1__11_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_219 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_219 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_219 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_219 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_219 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_219 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_219 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_219 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__11_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_219 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__10 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0215_out),
        .O(\genblk1[1].mem[1][8]_i_1__10_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_218 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_218 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_218 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_218 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_218 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_218 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_218 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_218 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__10_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_218 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__10 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0215_out),
        .O(\genblk1[2].mem[2][8]_i_1__10_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_217 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_217 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_217 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_217 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_217 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_217 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_217 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_217 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__10_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_217 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__10 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0215_out),
        .O(\genblk1[3].mem[3][8]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    \genblk1[3].mem[3][8]_i_2 
       (.I0(\genblk1[3].mem[3][8]_i_3__29_n_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(Q[1]),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[3].mem[3][8]_i_6__34_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_3__29 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(Q[1]),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_3__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \genblk1[3].mem[3][8]_i_4__41 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .O(\priority_reg[1]_rep__0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_6__34 
       (.I0(\genblk1[0].mem_reg[0][8]_8 ),
        .I1(\priority_reg[1]_rep__0 ),
        .O(\genblk1[3].mem[3][8]_i_6__34_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_216 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_216 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_216 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_216 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_216 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_216 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_216 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_216 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__10_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_216 [8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \priority[7]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\priority_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__53 
       (.I0(pop_req_n0213_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__53 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0213_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__53_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__53_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__53_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__53 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__53 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__53 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__53 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__53 
       (.I0(push_req_n0215_out),
        .O(\write_ptr[4]_i_1__53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__53 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__53_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__53_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_49
   (\priority_reg[1]_rep ,
    \priority_reg[5] ,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[5]_0 ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][5]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    \priority_reg[1] ,
    empty_reg_i_14_0,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \write_ptr_reg[0]_0 ,
    Q,
    \fill_cnt[4]_i_4__31 ,
    \fill_cnt[4]_i_4__31_0 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[3].mem[3][8]_i_4__10 ,
    \genblk1[3].mem[3][8]_i_4__10_0 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    empty_i_3__9,
    empty_i_3__9_0,
    empty_i_3__9_1,
    empty_i_3__9_2,
    empty_i_3__9_3,
    \genblk1[0].mem_reg[0][8]_8 ,
    \fill_cnt[4]_i_3__14_0 ,
    \fill_cnt[4]_i_3__14_1 ,
    \AEROUT_ADDR_reg[7]_i_91 ,
    last_spk_in_burst_int1,
    empty_i_2__55,
    empty_i_2__55_0,
    empty_i_2__55_1,
    empty_i_8__53_0,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_1 );
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[5]_0 ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output [0:0]\genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][7]_0 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output \genblk1[1].mem_reg[1][5]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output \priority_reg[1] ;
  input [2:0]empty_reg_i_14_0;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \write_ptr_reg[0]_0 ;
  input [7:0]Q;
  input \fill_cnt[4]_i_4__31 ;
  input \fill_cnt[4]_i_4__31_0 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[3].mem[3][8]_i_4__10 ;
  input \genblk1[3].mem[3][8]_i_4__10_0 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input empty_i_3__9;
  input empty_i_3__9_0;
  input empty_i_3__9_1;
  input empty_i_3__9_2;
  input empty_i_3__9_3;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \fill_cnt[4]_i_3__14_0 ;
  input \fill_cnt[4]_i_3__14_1 ;
  input [7:0]\AEROUT_ADDR_reg[7]_i_91 ;
  input [1:0]last_spk_in_burst_int1;
  input empty_i_2__55;
  input empty_i_2__55_0;
  input empty_i_2__55_1;
  input empty_i_8__53_0;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_1 ;

  wire [7:0]\AEROUT_ADDR_reg[7]_i_91 ;
  wire CLK;
  wire [7:0]Q;
  wire [503:496]data_out_fifo;
  wire empty0;
  wire [55:55]empty_burst_fifo;
  wire empty_i_1__54_n_0;
  wire empty_i_27__2_n_0;
  wire empty_i_2__55;
  wire empty_i_2__55_0;
  wire empty_i_2__55_1;
  wire empty_i_3__9;
  wire empty_i_3__9_0;
  wire empty_i_3__9_1;
  wire empty_i_3__9_2;
  wire empty_i_3__9_3;
  wire empty_i_5__51_n_0;
  wire empty_i_8__11_n_0;
  wire empty_i_8__53_0;
  wire [2:0]empty_reg_i_14_0;
  wire empty_reg_i_14_n_0;
  wire \fill_cnt[0]_i_1__54_n_0 ;
  wire \fill_cnt[1]_i_1__15_n_0 ;
  wire \fill_cnt[2]_i_1__54_n_0 ;
  wire \fill_cnt[3]_i_1__54_n_0 ;
  wire \fill_cnt[3]_i_2__54_n_0 ;
  wire \fill_cnt[4]_i_1__54_n_0 ;
  wire \fill_cnt[4]_i_2__54_n_0 ;
  wire \fill_cnt[4]_i_3__14_0 ;
  wire \fill_cnt[4]_i_3__14_1 ;
  wire \fill_cnt[4]_i_3__14_n_0 ;
  wire \fill_cnt[4]_i_4__31 ;
  wire \fill_cnt[4]_i_4__31_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__10_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire [8:0]\genblk1[0].mem_reg[0]_223 ;
  wire \genblk1[1].mem[1][8]_i_1__9_n_0 ;
  wire [0:0]\genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire \genblk1[1].mem_reg[1][5]_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire \genblk1[1].mem_reg[1][7]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_1 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_222 ;
  wire \genblk1[2].mem[2][8]_i_1__9_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_221 ;
  wire \genblk1[3].mem[3][8]_i_1__9_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__31_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__10 ;
  wire \genblk1[3].mem[3][8]_i_4__10_0 ;
  wire \genblk1[3].mem[3][8]_i_4__33_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_220 ;
  wire [55:55]last_spk_in_burst_fifo;
  wire [1:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0217_out;
  wire \priority_reg[1] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire push_req_n0219_out;
  wire \read_ptr[0]_i_1__54_n_0 ;
  wire \read_ptr[1]_i_1__54_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__54_n_0 ;
  wire \write_ptr[4]_i_1__54_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_184 
       (.I0(data_out_fifo[499]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_91 [3]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_200 
       (.I0(data_out_fifo[503]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_91 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_231 
       (.I0(data_out_fifo[498]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_91 [2]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_255 
       (.I0(data_out_fifo[502]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_91 [6]),
        .O(\genblk1[1].mem_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_319 
       (.I0(data_out_fifo[501]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_91 [5]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_370 
       (.I0(data_out_fifo[497]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_91 [1]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_401 
       (.I0(\genblk1[1].mem_reg[1]_222 [4]),
        .I1(\genblk1[0].mem_reg[0]_223 [4]),
        .I2(\genblk1[3].mem_reg[3]_220 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [4]),
        .O(data_out_fifo[499]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_433 
       (.I0(\genblk1[1].mem_reg[1]_222 [8]),
        .I1(\genblk1[0].mem_reg[0]_223 [8]),
        .I2(\genblk1[3].mem_reg[3]_220 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [8]),
        .O(data_out_fifo[503]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_477 
       (.I0(\genblk1[1].mem_reg[1]_222 [0]),
        .I1(\genblk1[0].mem_reg[0]_223 [0]),
        .I2(\genblk1[3].mem_reg[3]_220 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [0]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_498 
       (.I0(\genblk1[1].mem_reg[1]_222 [3]),
        .I1(\genblk1[0].mem_reg[0]_223 [3]),
        .I2(\genblk1[3].mem_reg[3]_220 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [3]),
        .O(data_out_fifo[498]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_562 
       (.I0(\genblk1[1].mem_reg[1]_222 [7]),
        .I1(\genblk1[0].mem_reg[0]_223 [7]),
        .I2(\genblk1[3].mem_reg[3]_220 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [7]),
        .O(data_out_fifo[502]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_598 
       (.I0(data_out_fifo[500]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR_reg[7]_i_91 [4]),
        .O(\genblk1[1].mem_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_622 
       (.I0(data_out_fifo[496]),
        .I1(last_spk_in_burst_int1[0]),
        .I2(\AEROUT_ADDR_reg[7]_i_91 [0]),
        .I3(last_spk_in_burst_int1[1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_669 
       (.I0(\genblk1[1].mem_reg[1]_222 [6]),
        .I1(\genblk1[0].mem_reg[0]_223 [6]),
        .I2(\genblk1[3].mem_reg[3]_220 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [6]),
        .O(data_out_fifo[501]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_693 
       (.I0(\genblk1[1].mem_reg[1]_222 [2]),
        .I1(\genblk1[0].mem_reg[0]_223 [2]),
        .I2(\genblk1[3].mem_reg[3]_220 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [2]),
        .O(data_out_fifo[497]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_845 
       (.I0(\genblk1[1].mem_reg[1]_222 [5]),
        .I1(\genblk1[0].mem_reg[0]_223 [5]),
        .I2(\genblk1[3].mem_reg[3]_220 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [5]),
        .O(data_out_fifo[500]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_893 
       (.I0(\genblk1[1].mem_reg[1]_222 [1]),
        .I1(\genblk1[0].mem_reg[0]_223 [1]),
        .I2(\genblk1[3].mem_reg[3]_220 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_221 [1]),
        .O(data_out_fifo[496]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__54
       (.I0(empty0),
        .I1(push_req_n0219_out),
        .I2(pop_req_n0217_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__54_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_27__2
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_14_0[1]),
        .I2(Q[4]),
        .I3(empty_reg_i_14_0[2]),
        .I4(Q[5]),
        .I5(empty_reg_i_14_0[0]),
        .O(empty_i_27__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__53
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCDCCCCCCCDF)) 
    empty_i_3__10
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(empty_i_5__51_n_0),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\priority_reg[1]_rep ),
        .O(push_req_n0219_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    empty_i_4__15
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n0217_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    empty_i_5__51
       (.I0(\fill_cnt[4]_i_3__14_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt[4]_i_3__14_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[5] ),
        .I5(empty_i_8__11_n_0),
        .O(empty_i_5__51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_6__28
       (.I0(empty_i_3__9),
        .I1(empty_i_3__9_0),
        .I2(empty_i_3__9_1),
        .I3(empty_i_3__9_2),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(empty_i_3__9_3),
        .O(\priority_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8__11
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8__11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_8__53
       (.I0(empty_reg_i_14_n_0),
        .I1(empty_i_2__55),
        .I2(Q[1]),
        .I3(empty_i_2__55_0),
        .I4(Q[2]),
        .I5(empty_i_2__55_1),
        .O(\priority_reg[1] ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__54_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  MUXF7 empty_reg_i_14
       (.I0(empty_i_27__2_n_0),
        .I1(empty_i_8__53_0),
        .O(empty_reg_i_14_n_0),
        .S(Q[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__54 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__15 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0217_out),
        .I3(push_req_n0219_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__54 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0217_out),
        .I3(push_req_n0219_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__54_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__54 
       (.I0(push_req_n0219_out),
        .I1(\fill_cnt[3]_i_2__54_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__54 
       (.I0(pop_req_n0217_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__54_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__54 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0219_out),
        .I2(pop_req_n0217_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__54_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__54 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__14_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__54_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__14 
       (.I0(\fill_cnt[3]_i_2__54_n_0 ),
        .I1(\priority_reg[1]_rep ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_5__51_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3__14_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \fill_cnt[4]_i_5__18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\fill_cnt[4]_i_4__31 ),
        .I4(\fill_cnt[4]_i_4__31_0 ),
        .O(\priority_reg[5] ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__54_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__15_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__54_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__54_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__54_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__10 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0219_out),
        .O(\genblk1[0].mem[0][8]_i_1__10_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[0].mem_reg[0]_223 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[0].mem_reg[0]_223 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[0].mem_reg[0]_223 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[0].mem_reg[0]_223 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[0].mem_reg[0]_223 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[0].mem_reg[0]_223 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[0].mem_reg[0]_223 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[0].mem_reg[0]_223 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__10_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_223 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__9 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0219_out),
        .O(\genblk1[1].mem[1][8]_i_1__9_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[1].mem_reg[1]_222 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[1].mem_reg[1]_222 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[1].mem_reg[1]_222 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[1].mem_reg[1]_222 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[1].mem_reg[1]_222 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[1].mem_reg[1]_222 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[1].mem_reg[1]_222 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[1].mem_reg[1]_222 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__9_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_222 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__9 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0219_out),
        .O(\genblk1[2].mem[2][8]_i_1__9_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[2].mem_reg[2]_221 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[2].mem_reg[2]_221 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[2].mem_reg[2]_221 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[2].mem_reg[2]_221 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[2].mem_reg[2]_221 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[2].mem_reg[2]_221 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[2].mem_reg[2]_221 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[2].mem_reg[2]_221 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__9_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_221 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__9 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0219_out),
        .O(\genblk1[3].mem[3][8]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \genblk1[3].mem[3][8]_i_2__0 
       (.I0(\priority_reg[2]_rep ),
        .I1(Q[1]),
        .I2(\priority_reg[2]_rep_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\genblk1[3].mem[3][8]_i_3__31_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_4__33_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'hAAAA0020AAAAAA20)) 
    \genblk1[3].mem[3][8]_i_3__31 
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(Q[1]),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_3__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_4__11 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\priority_reg[5]_0 ),
        .O(\priority_reg[2]_rep_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[3].mem[3][8]_i_4__33 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\genblk1[3].mem[3][8]_i_4__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_5 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .O(\priority_reg[2]_rep ));
  LUT5 #(
    .INIT(32'hAAAACFFF)) 
    \genblk1[3].mem[3][8]_i_7__5 
       (.I0(\genblk1[3].mem[3][8]_i_4__10 ),
        .I1(\genblk1[3].mem[3][8]_i_4__10_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\priority_reg[5]_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[3].mem_reg[3]_220 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[3].mem_reg[3]_220 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[3].mem_reg[3]_220 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[3].mem_reg[3]_220 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[3].mem_reg[3]_220 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[3].mem_reg[3]_220 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[3].mem_reg[3]_220 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[3].mem_reg[3]_220 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__9_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_220 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__54 
       (.I0(pop_req_n0217_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__54 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0217_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__54_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__54_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__54_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__54 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__54 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__54 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__54 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__54 
       (.I0(push_req_n0219_out),
        .O(\write_ptr[4]_i_1__54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__54 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__54_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__54_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_5
   (empty_burst_fifo,
    \priority_reg[3] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[3]_0 ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[2]_rep ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[3]_1 ,
    \priority_reg[5] ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][7]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    Q,
    empty_i_8__30,
    empty_i_8__30_0,
    empty_i_8__30_1,
    CTRL_SCHED_EVENT_IN,
    empty_i_8__30_2,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    empty_i_3__30_0,
    \genblk1[0].mem_reg[0][8]_10 ,
    empty_i_3__30_1,
    \fill_cnt[4]_i_3__19_0 ,
    \fill_cnt[4]_i_3__19_1 ,
    \fill_cnt[4]_i_3__19_2 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[3].mem[3][8]_i_5__4 ,
    \genblk1[3].mem[3][8]_i_5__4_0 ,
    \genblk1[3].mem[3][8]_i_5__4_1 ,
    \genblk1[3].mem[3][8]_i_5__4_2 ,
    \genblk1[3].mem[3][8]_i_5__4_3 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    \fill_cnt[4]_i_3__19_3 ,
    \fill_cnt[4]_i_3__19_4 ,
    empty_i_5__38,
    empty_i_5__38_0,
    empty_i_5__38_1,
    empty_i_14__1_0,
    empty_i_14__1_1,
    \genblk1[3].mem[3][8]_i_3__11 ,
    \genblk1[3].mem[3][8]_i_3__11_0 ,
    \genblk1[3].mem[3][8]_i_6__25 ,
    \genblk1[3].mem[3][8]_i_6__25_0 ,
    \genblk1[3].mem[3][8]_i_6__25_1 ,
    \AEROUT_ADDR[7]_i_101 ,
    O,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_1 );
  output [0:0]empty_burst_fifo;
  output \priority_reg[3] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[3]_0 ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[2]_rep ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[3]_1 ;
  output \priority_reg[5] ;
  output \genblk1[1].mem_reg[1][8]_0 ;
  output [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input [5:0]Q;
  input empty_i_8__30;
  input [0:0]empty_i_8__30_0;
  input empty_i_8__30_1;
  input [0:0]CTRL_SCHED_EVENT_IN;
  input empty_i_8__30_2;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input empty_i_3__30_0;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input empty_i_3__30_1;
  input \fill_cnt[4]_i_3__19_0 ;
  input \fill_cnt[4]_i_3__19_1 ;
  input \fill_cnt[4]_i_3__19_2 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[3].mem[3][8]_i_5__4 ;
  input \genblk1[3].mem[3][8]_i_5__4_0 ;
  input \genblk1[3].mem[3][8]_i_5__4_1 ;
  input \genblk1[3].mem[3][8]_i_5__4_2 ;
  input \genblk1[3].mem[3][8]_i_5__4_3 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input \fill_cnt[4]_i_3__19_3 ;
  input \fill_cnt[4]_i_3__19_4 ;
  input empty_i_5__38;
  input empty_i_5__38_0;
  input empty_i_5__38_1;
  input empty_i_14__1_0;
  input empty_i_14__1_1;
  input \genblk1[3].mem[3][8]_i_3__11 ;
  input \genblk1[3].mem[3][8]_i_3__11_0 ;
  input \genblk1[3].mem[3][8]_i_6__25 ;
  input \genblk1[3].mem[3][8]_i_6__25_0 ;
  input \genblk1[3].mem[3][8]_i_6__25_1 ;
  input [2:0]\AEROUT_ADDR[7]_i_101 ;
  input [1:0]O;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_1 ;

  wire [2:0]\AEROUT_ADDR[7]_i_101 ;
  wire CLK;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire [1:0]O;
  wire [5:0]Q;
  wire [143:143]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_13__0_n_0;
  wire empty_i_14__1_0;
  wire empty_i_14__1_1;
  wire empty_i_15__0_n_0;
  wire empty_i_1__14_n_0;
  wire empty_i_3__30_0;
  wire empty_i_3__30_1;
  wire empty_i_5__38;
  wire empty_i_5__38_0;
  wire empty_i_5__38_1;
  wire empty_i_7__8_n_0;
  wire empty_i_8__27_n_0;
  wire empty_i_8__30;
  wire [0:0]empty_i_8__30_0;
  wire empty_i_8__30_1;
  wire empty_i_8__30_2;
  wire \fill_cnt[0]_i_1__14_n_0 ;
  wire \fill_cnt[1]_i_1__20_n_0 ;
  wire \fill_cnt[2]_i_1__14_n_0 ;
  wire \fill_cnt[3]_i_1__14_n_0 ;
  wire \fill_cnt[3]_i_2__14_n_0 ;
  wire \fill_cnt[4]_i_1__14_n_0 ;
  wire \fill_cnt[4]_i_2__14_n_0 ;
  wire \fill_cnt[4]_i_3__19_0 ;
  wire \fill_cnt[4]_i_3__19_1 ;
  wire \fill_cnt[4]_i_3__19_2 ;
  wire \fill_cnt[4]_i_3__19_3 ;
  wire \fill_cnt[4]_i_3__19_4 ;
  wire \fill_cnt[4]_i_3__19_n_0 ;
  wire \fill_cnt[4]_i_4__5_n_0 ;
  wire \fill_cnt[4]_i_5__4_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__30_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_63 ;
  wire \genblk1[1].mem[1][8]_i_1__29_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_1 ;
  wire \genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_62 ;
  wire \genblk1[2].mem[2][8]_i_1__29_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_61 ;
  wire \genblk1[3].mem[3][8]_i_1__29_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__11 ;
  wire \genblk1[3].mem[3][8]_i_3__11_0 ;
  wire \genblk1[3].mem[3][8]_i_4__46_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__17_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__4 ;
  wire \genblk1[3].mem[3][8]_i_5__4_0 ;
  wire \genblk1[3].mem[3][8]_i_5__4_1 ;
  wire \genblk1[3].mem[3][8]_i_5__4_2 ;
  wire \genblk1[3].mem[3][8]_i_5__4_3 ;
  wire \genblk1[3].mem[3][8]_i_6__25 ;
  wire \genblk1[3].mem[3][8]_i_6__25_0 ;
  wire \genblk1[3].mem[3][8]_i_6__25_1 ;
  wire [8:0]\genblk1[3].mem_reg[3]_60 ;
  wire [15:15]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n057_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[5] ;
  wire push_req_n059_out;
  wire \read_ptr[0]_i_1__14_n_0 ;
  wire \read_ptr[1]_i_1__14_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__14_n_0 ;
  wire \write_ptr[4]_i_1__14_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_222 
       (.I0(data_out_fifo),
        .I1(\AEROUT_ADDR[7]_i_101 [2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\AEROUT_ADDR[7]_i_101 [0]),
        .I5(\AEROUT_ADDR[7]_i_101 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_354 
       (.I0(\genblk1[1].mem_reg[1]_62 [6]),
        .I1(\genblk1[0].mem_reg[0]_63 [6]),
        .I2(\genblk1[3].mem_reg[3]_60 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [6]),
        .O(\genblk1[1].mem_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_454 
       (.I0(\genblk1[1].mem_reg[1]_62 [0]),
        .I1(\genblk1[0].mem_reg[0]_63 [0]),
        .I2(\genblk1[3].mem_reg[3]_60 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [0]),
        .O(\genblk1[1].mem_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_484 
       (.I0(\genblk1[1].mem_reg[1]_62 [8]),
        .I1(\genblk1[0].mem_reg[0]_63 [8]),
        .I2(\genblk1[3].mem_reg[3]_60 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [8]),
        .O(data_out_fifo));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_558 
       (.I0(\genblk1[1].mem_reg[1]_62 [7]),
        .I1(\genblk1[0].mem_reg[0]_63 [7]),
        .I2(\genblk1[3].mem_reg[3]_60 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [7]),
        .O(\genblk1[1].mem_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_730 
       (.I0(\genblk1[1].mem_reg[1]_62 [2]),
        .I1(\genblk1[0].mem_reg[0]_63 [2]),
        .I2(\genblk1[3].mem_reg[3]_60 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [2]),
        .O(\genblk1[1].mem_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_770 
       (.I0(\genblk1[1].mem_reg[1]_62 [4]),
        .I1(\genblk1[0].mem_reg[0]_63 [4]),
        .I2(\genblk1[3].mem_reg[3]_60 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [4]),
        .O(\genblk1[1].mem_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_818 
       (.I0(\genblk1[1].mem_reg[1]_62 [3]),
        .I1(\genblk1[0].mem_reg[0]_63 [3]),
        .I2(\genblk1[3].mem_reg[3]_60 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [3]),
        .O(\genblk1[1].mem_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_882 
       (.I0(\genblk1[1].mem_reg[1]_62 [5]),
        .I1(\genblk1[0].mem_reg[0]_63 [5]),
        .I2(\genblk1[3].mem_reg[3]_60 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [5]),
        .O(\genblk1[1].mem_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_938 
       (.I0(\genblk1[1].mem_reg[1]_62 [1]),
        .I1(\genblk1[0].mem_reg[0]_63 [1]),
        .I2(\genblk1[3].mem_reg[3]_60 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_61 [1]),
        .O(\genblk1[1].mem_reg[1][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_13__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    empty_i_14__1
       (.I0(empty_i_15__0_n_0),
        .I1(\genblk1[0].mem_reg[0][8]_12 ),
        .I2(empty_i_5__38),
        .I3(\genblk1[3].mem[3][8]_i_5__4_2 ),
        .I4(empty_i_5__38_0),
        .I5(empty_i_5__38_1),
        .O(\priority_reg[1]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h0DDDFFFF0DDD0000)) 
    empty_i_15__0
       (.I0(\genblk1[3].mem[3][8]_i_5__4 ),
        .I1(empty_i_14__1_0),
        .I2(\priority_reg[3]_1 ),
        .I3(empty_i_14__1_1),
        .I4(\genblk1[3].mem[3][8]_i_5__4_2 ),
        .I5(\priority_reg[3] ),
        .O(empty_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h33333333BBBB33B3)) 
    empty_i_15__8
       (.I0(Q[1]),
        .I1(empty_i_8__30),
        .I2(empty_i_8__30_0),
        .I3(empty_i_8__30_1),
        .I4(CTRL_SCHED_EVENT_IN),
        .I5(empty_i_8__30_2),
        .O(\priority_reg[3] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__14
       (.I0(empty0),
        .I1(push_req_n059_out),
        .I2(pop_req_n057_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    empty_i_21__4
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\priority_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__13
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    empty_i_3__30
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_3 ),
        .I2(\write_ptr_reg[0]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(empty_i_7__8_n_0),
        .I5(empty_i_8__27_n_0),
        .O(push_req_n059_out));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__20
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\fill_cnt_reg[1]_1 ),
        .I4(empty_burst_fifo),
        .O(pop_req_n057_out));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    empty_i_7__8
       (.I0(empty_i_3__30_0),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_10 ),
        .I3(empty_i_3__30_1),
        .I4(empty_i_13__0_n_0),
        .O(empty_i_7__8_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    empty_i_8__27
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[1]_rep__0_0 ),
        .O(empty_i_8__27_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__14_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__14 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__20 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n057_out),
        .I3(push_req_n059_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__14 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n057_out),
        .I3(push_req_n059_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__14 
       (.I0(push_req_n059_out),
        .I1(\fill_cnt[3]_i_2__14_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__14 
       (.I0(pop_req_n057_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__14_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__14 
       (.I0(empty_burst_fifo),
        .I1(push_req_n059_out),
        .I2(pop_req_n057_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__14 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__19_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \fill_cnt[4]_i_3__19 
       (.I0(\fill_cnt[3]_i_2__14_n_0 ),
        .I1(empty_i_8__27_n_0),
        .I2(\fill_cnt[4]_i_4__5_n_0 ),
        .I3(\fill_cnt[4]_i_5__4_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__19_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \fill_cnt[4]_i_4__5 
       (.I0(empty_i_13__0_n_0),
        .I1(\fill_cnt[4]_i_3__19_0 ),
        .I2(\fill_cnt[4]_i_3__19_1 ),
        .I3(\fill_cnt[4]_i_3__19_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .O(\fill_cnt[4]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \fill_cnt[4]_i_5__4 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\fill_cnt[4]_i_3__19_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\fill_cnt[4]_i_3__19_4 ),
        .O(\fill_cnt[4]_i_5__4_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__14_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__20_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__14_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__14_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__14_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__30 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n059_out),
        .O(\genblk1[0].mem[0][8]_i_1__30_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[0].mem_reg[0]_63 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[0].mem_reg[0]_63 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[0].mem_reg[0]_63 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[0].mem_reg[0]_63 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[0].mem_reg[0]_63 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[0].mem_reg[0]_63 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[0].mem_reg[0]_63 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[0].mem_reg[0]_63 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__30_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_63 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__29 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n059_out),
        .O(\genblk1[1].mem[1][8]_i_1__29_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[1].mem_reg[1]_62 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[1].mem_reg[1]_62 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[1].mem_reg[1]_62 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[1].mem_reg[1]_62 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[1].mem_reg[1]_62 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[1].mem_reg[1]_62 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[1].mem_reg[1]_62 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[1].mem_reg[1]_62 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__29_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_62 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__29 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n059_out),
        .O(\genblk1[2].mem[2][8]_i_1__29_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[2].mem_reg[2]_61 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[2].mem_reg[2]_61 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[2].mem_reg[2]_61 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[2].mem_reg[2]_61 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[2].mem_reg[2]_61 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[2].mem_reg[2]_61 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[2].mem_reg[2]_61 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[2].mem_reg[2]_61 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__29_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_61 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__29 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n059_out),
        .O(\genblk1[3].mem[3][8]_i_1__29_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__54 
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__46_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__17_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_10 ),
        .I5(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'hBF8FBC8CB383B080)) 
    \genblk1[3].mem[3][8]_i_3__48 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(\priority_reg[3]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_9 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'h407000004F7F0000)) 
    \genblk1[3].mem[3][8]_i_4__46 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[0].mem_reg[0][8]_6 ),
        .O(\genblk1[3].mem[3][8]_i_4__46_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_4__5 
       (.I0(\genblk1[0].mem_reg[0][8]_11 ),
        .I1(\genblk1[0].mem_reg[0][8]_12 ),
        .I2(\priority_reg[2]_rep ),
        .O(\priority_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \genblk1[3].mem[3][8]_i_5__17 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_13 ),
        .I4(\genblk1[0].mem_reg[0][8]_12 ),
        .I5(\genblk1[0].mem_reg[0][8]_14 ),
        .O(\genblk1[3].mem[3][8]_i_5__17_n_0 ));
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \genblk1[3].mem[3][8]_i_5__34 
       (.I0(\genblk1[3].mem[3][8]_i_3__11 ),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_12 ),
        .I3(\genblk1[3].mem[3][8]_i_3__11_0 ),
        .I4(\priority_reg[5] ),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCAACFCFAACF)) 
    \genblk1[3].mem[3][8]_i_7__13 
       (.I0(\genblk1[3].mem[3][8]_i_6__25 ),
        .I1(\genblk1[3].mem[3][8]_i_6__25_0 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_6__25_1 ),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    \genblk1[3].mem[3][8]_i_9__2 
       (.I0(\genblk1[3].mem[3][8]_i_5__4 ),
        .I1(\genblk1[3].mem[3][8]_i_5__4_0 ),
        .I2(\genblk1[3].mem[3][8]_i_5__4_1 ),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\genblk1[3].mem[3][8]_i_5__4_2 ),
        .I5(\genblk1[3].mem[3][8]_i_5__4_3 ),
        .O(\priority_reg[2]_rep ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [0]),
        .Q(\genblk1[3].mem_reg[3]_60 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [1]),
        .Q(\genblk1[3].mem_reg[3]_60 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [2]),
        .Q(\genblk1[3].mem_reg[3]_60 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [3]),
        .Q(\genblk1[3].mem_reg[3]_60 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [4]),
        .Q(\genblk1[3].mem_reg[3]_60 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [5]),
        .Q(\genblk1[3].mem_reg[3]_60 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [6]),
        .Q(\genblk1[3].mem_reg[3]_60 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_1 [7]),
        .Q(\genblk1[3].mem_reg[3]_60 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__29_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_60 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__14 
       (.I0(pop_req_n057_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__14 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n057_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__14_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__14_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__14_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__14 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__14 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__14 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__14 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__14 
       (.I0(push_req_n059_out),
        .O(\write_ptr[4]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__14 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__14_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__14_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_50
   (\priority_reg[3] ,
    \priority_reg[5] ,
    \priority_reg[3]_0 ,
    \priority_reg[7] ,
    \genblk1[1].mem_reg[1][3]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \genblk1[1].mem_reg[1][2]_0 ,
    \genblk1[1].mem_reg[1][1]_0 ,
    \genblk1[1].mem_reg[1][0]_0 ,
    \genblk1[1].mem_reg[1][4]_0 ,
    empty_reg_0,
    empty_reg_i_12,
    \fill_cnt_reg[4]_0 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[3].mem[3][8]_i_3__31 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \fill_cnt_reg[1]_2 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[3].mem[3][8]_i_3__31_0 ,
    \genblk1[3].mem[3][8]_i_3__31_1 ,
    \genblk1[3].mem[3][8]_i_3__30 ,
    \genblk1[3].mem[3][8]_i_3__30_0 ,
    \genblk1[3].mem[3][8]_i_5__33_0 ,
    \genblk1[3].mem[3][8]_i_5__33_1 ,
    \genblk1[3].mem[3][8]_i_5__0_0 ,
    \genblk1[3].mem[3][8]_i_5__0_1 ,
    \genblk1[3].mem[3][8]_i_5__0_2 ,
    empty_i_5__50_0,
    empty_i_5__50_1,
    \AEROUT_ADDR[7]_i_52 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_52_0 ,
    \AEROUT_ADDR[7]_i_52_1 ,
    \AEROUT_ADDR[7]_i_135_0 ,
    CLK,
    rst_priority,
    D);
  output \priority_reg[3] ;
  output \priority_reg[5] ;
  output \priority_reg[3]_0 ;
  output \priority_reg[7] ;
  output \genblk1[1].mem_reg[1][3]_0 ;
  output [3:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \genblk1[1].mem_reg[1][2]_0 ;
  output \genblk1[1].mem_reg[1][1]_0 ;
  output \genblk1[1].mem_reg[1][0]_0 ;
  output \genblk1[1].mem_reg[1][4]_0 ;
  output empty_reg_0;
  input [2:0]empty_reg_i_12;
  input \fill_cnt_reg[4]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[3].mem[3][8]_i_3__31 ;
  input [6:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \fill_cnt_reg[1]_2 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[3].mem[3][8]_i_3__31_0 ;
  input \genblk1[3].mem[3][8]_i_3__31_1 ;
  input \genblk1[3].mem[3][8]_i_3__30 ;
  input \genblk1[3].mem[3][8]_i_3__30_0 ;
  input \genblk1[3].mem[3][8]_i_5__33_0 ;
  input \genblk1[3].mem[3][8]_i_5__33_1 ;
  input \genblk1[3].mem[3][8]_i_5__0_0 ;
  input \genblk1[3].mem[3][8]_i_5__0_1 ;
  input \genblk1[3].mem[3][8]_i_5__0_2 ;
  input empty_i_5__50_0;
  input empty_i_5__50_1;
  input \AEROUT_ADDR[7]_i_52 ;
  input [3:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_52_0 ;
  input \AEROUT_ADDR[7]_i_52_1 ;
  input [5:0]\AEROUT_ADDR[7]_i_135_0 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [5:0]\AEROUT_ADDR[7]_i_135_0 ;
  wire \AEROUT_ADDR[7]_i_293_n_0 ;
  wire \AEROUT_ADDR[7]_i_52 ;
  wire \AEROUT_ADDR[7]_i_52_0 ;
  wire \AEROUT_ADDR[7]_i_52_1 ;
  wire CLK;
  wire [7:0]D;
  wire [6:0]Q;
  wire [508:504]data_out_fifo;
  wire empty0;
  wire [56:56]empty_burst_fifo;
  wire empty_i_1__55_n_0;
  wire empty_i_5__50_0;
  wire empty_i_5__50_1;
  wire empty_i_5__50_n_0;
  wire empty_i_6__46_n_0;
  wire empty_reg_0;
  wire [2:0]empty_reg_i_12;
  wire \fill_cnt[0]_i_1__55_n_0 ;
  wire \fill_cnt[1]_i_1__0_n_0 ;
  wire \fill_cnt[2]_i_1__55_n_0 ;
  wire \fill_cnt[3]_i_1__55_n_0 ;
  wire \fill_cnt[3]_i_2__55_n_0 ;
  wire \fill_cnt[4]_i_1__55_n_0 ;
  wire \fill_cnt[4]_i_2__55_n_0 ;
  wire \fill_cnt[4]_i_3_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[1]_2 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].mem[0][8]_i_1__9_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire [8:0]\genblk1[0].mem_reg[0]_227 ;
  wire \genblk1[1].mem[1][8]_i_1__8_n_0 ;
  wire \genblk1[1].mem_reg[1][0]_0 ;
  wire \genblk1[1].mem_reg[1][1]_0 ;
  wire \genblk1[1].mem_reg[1][2]_0 ;
  wire \genblk1[1].mem_reg[1][3]_0 ;
  wire \genblk1[1].mem_reg[1][4]_0 ;
  wire [3:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_226 ;
  wire \genblk1[2].mem[2][8]_i_1__8_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_225 ;
  wire \genblk1[3].mem[3][8]_i_1__8_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__30 ;
  wire \genblk1[3].mem[3][8]_i_3__30_0 ;
  wire \genblk1[3].mem[3][8]_i_3__31 ;
  wire \genblk1[3].mem[3][8]_i_3__31_0 ;
  wire \genblk1[3].mem[3][8]_i_3__31_1 ;
  wire \genblk1[3].mem[3][8]_i_4__10_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__0_0 ;
  wire \genblk1[3].mem[3][8]_i_5__0_1 ;
  wire \genblk1[3].mem[3][8]_i_5__0_2 ;
  wire \genblk1[3].mem[3][8]_i_5__0_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__33_0 ;
  wire \genblk1[3].mem[3][8]_i_5__33_1 ;
  wire \genblk1[3].mem[3][8]_i_6__4_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7__8_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__13_n_0 ;
  wire \genblk1[3].mem[3][8]_i_8__26_n_0 ;
  wire \genblk1[3].mem[3][8]_i_9__10_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_224 ;
  wire [56:56]last_spk_in_burst_fifo;
  wire [3:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n0221_out;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[5] ;
  wire \priority_reg[7] ;
  wire push_req_n0224_out;
  wire \read_ptr[0]_i_1__55_n_0 ;
  wire \read_ptr[1]_i_1__55_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__55_n_0 ;
  wire \write_ptr[4]_i_1__55_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_135 
       (.I0(\AEROUT_ADDR[7]_i_293_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_52 ),
        .I2(last_spk_in_burst_int1[0]),
        .I3(\AEROUT_ADDR[7]_i_52_0 ),
        .I4(last_spk_in_burst_int1[1]),
        .I5(\AEROUT_ADDR[7]_i_52_1 ),
        .O(\priority_reg[7] ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_293 
       (.I0(\genblk1[1].mem_reg[1][8]_0 [3]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR[7]_i_135_0 [5]),
        .I3(last_spk_in_burst_int1[3]),
        .O(\AEROUT_ADDR[7]_i_293_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_329 
       (.I0(\genblk1[1].mem_reg[1]_226 [5]),
        .I1(\genblk1[0].mem_reg[0]_227 [5]),
        .I2(\genblk1[3].mem_reg[3]_224 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_378 
       (.I0(data_out_fifo[505]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_135_0 [1]),
        .O(\genblk1[1].mem_reg[1][1]_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_418 
       (.I0(data_out_fifo[507]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_135_0 [3]),
        .O(\genblk1[1].mem_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_461 
       (.I0(\genblk1[1].mem_reg[1]_226 [7]),
        .I1(\genblk1[0].mem_reg[0]_227 [7]),
        .I2(\genblk1[3].mem_reg[3]_224 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_515 
       (.I0(data_out_fifo[506]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_135_0 [2]),
        .O(\genblk1[1].mem_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_533 
       (.I0(\genblk1[1].mem_reg[1]_226 [6]),
        .I1(\genblk1[0].mem_reg[0]_227 [6]),
        .I2(\genblk1[3].mem_reg[3]_224 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \AEROUT_ADDR[7]_i_606 
       (.I0(data_out_fifo[508]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(last_spk_in_burst_int1[3]),
        .I3(\AEROUT_ADDR[7]_i_135_0 [4]),
        .O(\genblk1[1].mem_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_631 
       (.I0(\genblk1[1].mem_reg[1]_226 [8]),
        .I1(\genblk1[0].mem_reg[0]_227 [8]),
        .I2(\genblk1[3].mem_reg[3]_224 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'h00B8)) 
    \AEROUT_ADDR[7]_i_642 
       (.I0(data_out_fifo[504]),
        .I1(last_spk_in_burst_int1[2]),
        .I2(\AEROUT_ADDR[7]_i_135_0 [0]),
        .I3(last_spk_in_burst_int1[3]),
        .O(\genblk1[1].mem_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_709 
       (.I0(\genblk1[1].mem_reg[1]_226 [1]),
        .I1(\genblk1[0].mem_reg[0]_227 [1]),
        .I2(\genblk1[3].mem_reg[3]_224 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [1]),
        .O(data_out_fifo[505]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_749 
       (.I0(\genblk1[1].mem_reg[1]_226 [3]),
        .I1(\genblk1[0].mem_reg[0]_227 [3]),
        .I2(\genblk1[3].mem_reg[3]_224 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [3]),
        .O(data_out_fifo[507]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_797 
       (.I0(\genblk1[1].mem_reg[1]_226 [2]),
        .I1(\genblk1[0].mem_reg[0]_227 [2]),
        .I2(\genblk1[3].mem_reg[3]_224 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [2]),
        .O(data_out_fifo[506]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_861 
       (.I0(\genblk1[1].mem_reg[1]_226 [4]),
        .I1(\genblk1[0].mem_reg[0]_227 [4]),
        .I2(\genblk1[3].mem_reg[3]_224 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [4]),
        .O(data_out_fifo[508]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_917 
       (.I0(\genblk1[1].mem_reg[1]_226 [0]),
        .I1(\genblk1[0].mem_reg[0]_227 [0]),
        .I2(\genblk1[3].mem_reg[3]_224 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_225 [0]),
        .O(data_out_fifo[504]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__55
       (.I0(empty0),
        .I1(push_req_n0224_out),
        .I2(pop_req_n0221_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_24__2
       (.I0(empty_burst_fifo),
        .I1(empty_reg_i_12[1]),
        .I2(Q[3]),
        .I3(empty_reg_i_12[2]),
        .I4(Q[4]),
        .I5(empty_reg_i_12[0]),
        .O(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__54
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCFD)) 
    empty_i_3__9
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(empty_i_5__50_n_0),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n0224_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    empty_i_4__0
       (.I0(\fill_cnt_reg[4]_2 ),
        .I1(Q[4]),
        .I2(\fill_cnt_reg[1]_0 ),
        .I3(\fill_cnt_reg[1]_1 ),
        .I4(empty_burst_fifo),
        .I5(\fill_cnt_reg[1]_2 ),
        .O(pop_req_n0221_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    empty_i_5__50
       (.I0(fill_cnt_reg[2]),
        .I1(fill_cnt_reg[1]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[3]),
        .I4(fill_cnt_reg[0]),
        .I5(empty_i_6__46_n_0),
        .O(empty_i_5__50_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    empty_i_6__46
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(empty_i_5__50_0),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(Q[0]),
        .I5(empty_i_5__50_1),
        .O(empty_i_6__46_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__55_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__55 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__0 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0221_out),
        .I3(push_req_n0224_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__55 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n0221_out),
        .I3(push_req_n0224_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__55_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__55 
       (.I0(push_req_n0224_out),
        .I1(\fill_cnt[3]_i_2__55_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__55 
       (.I0(pop_req_n0221_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__55_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__55 
       (.I0(empty_burst_fifo),
        .I1(push_req_n0224_out),
        .I2(pop_req_n0221_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__55_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__55 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__55_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3 
       (.I0(\fill_cnt[3]_i_2__55_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\fill_cnt_reg[4]_1 ),
        .I3(empty_i_5__50_n_0),
        .I4(\fill_cnt_reg[4]_2 ),
        .I5(\write_ptr_reg[0]_0 ),
        .O(\fill_cnt[4]_i_3_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__55_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__0_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__55_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__55_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__55_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__9 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n0224_out),
        .O(\genblk1[0].mem[0][8]_i_1__9_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_227 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_227 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_227 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_227 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_227 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_227 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_227 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_227 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__9_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_227 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__8 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0224_out),
        .O(\genblk1[1].mem[1][8]_i_1__8_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_226 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_226 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_226 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_226 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_226 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_226 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_226 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_226 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__8_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_226 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__8 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n0224_out),
        .O(\genblk1[2].mem[2][8]_i_1__8_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_225 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_225 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_225 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_225 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_225 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_225 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_225 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_225 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__8_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_225 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__8 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n0224_out),
        .O(\genblk1[3].mem[3][8]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAAAA8AAAA)) 
    \genblk1[3].mem[3][8]_i_2__3 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[3].mem[3][8]_i_4__10_n_0 ),
        .I2(\genblk1[3].mem[3][8]_i_5__0_n_0 ),
        .I3(Q[0]),
        .I4(\genblk1[3].mem[3][8]_i_6__4_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_7__8_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'h00044404)) 
    \genblk1[3].mem[3][8]_i_4__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'h040404FF04FF04FF)) 
    \genblk1[3].mem[3][8]_i_5__0 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[3].mem[3][8]_i_8__26_n_0 ),
        .I2(Q[0]),
        .I3(\genblk1[3].mem[3][8]_i_9__10_n_0 ),
        .I4(Q[4]),
        .I5(\genblk1[0].mem_reg[0][8]_2 ),
        .O(\genblk1[3].mem[3][8]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_5__33 
       (.I0(\genblk1[3].mem[3][8]_i_3__30 ),
        .I1(Q[2]),
        .I2(\genblk1[3].mem[3][8]_i_3__30_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\genblk1[3].mem[3][8]_i_8__13_n_0 ),
        .O(\priority_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \genblk1[3].mem[3][8]_i_5__45 
       (.I0(\genblk1[3].mem[3][8]_i_3__31 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'h005000000C500000)) 
    \genblk1[3].mem[3][8]_i_6__17 
       (.I0(\genblk1[3].mem[3][8]_i_3__31_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(\genblk1[3].mem[3][8]_i_3__31_1 ),
        .O(\priority_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFACFFFFFFAF)) 
    \genblk1[3].mem[3][8]_i_6__4 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(Q[2]),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h3030303022223300)) 
    \genblk1[3].mem[3][8]_i_7__8 
       (.I0(\priority_reg[3] ),
        .I1(\priority_reg[5] ),
        .I2(\priority_reg[3]_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(Q[1]),
        .O(\genblk1[3].mem[3][8]_i_7__8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBBBFB)) 
    \genblk1[3].mem[3][8]_i_8__13 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(\genblk1[3].mem[3][8]_i_5__33_0 ),
        .I3(Q[3]),
        .I4(\genblk1[3].mem[3][8]_i_5__33_1 ),
        .O(\genblk1[3].mem[3][8]_i_8__13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[3].mem[3][8]_i_8__26 
       (.I0(\genblk1[3].mem[3][8]_i_5__0_2 ),
        .I1(\genblk1[3].mem[3][8]_i_5__0_1 ),
        .O(\genblk1[3].mem[3][8]_i_8__26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1[3].mem[3][8]_i_9__10 
       (.I0(\genblk1[3].mem[3][8]_i_5__0_0 ),
        .I1(\genblk1[3].mem[3][8]_i_5__0_1 ),
        .I2(\genblk1[3].mem[3][8]_i_5__0_2 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_9__10_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_224 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_224 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_224 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_224 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_224 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_224 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_224 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_224 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__8_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_224 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__55 
       (.I0(pop_req_n0221_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__55 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n0221_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__55_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__55_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__55_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__55 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__55 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__55 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__55 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__55 
       (.I0(push_req_n0224_out),
        .O(\write_ptr[4]_i_1__55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__55 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__55_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__55_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_51
   (empty_reg_0,
    \priority_reg[1]_rep ,
    \priority_reg[2]_rep ,
    \priority_reg[0] ,
    \priority_reg[1]_rep_0 ,
    \priority_reg[3] ,
    \priority_reg[5] ,
    \priority_reg[2]_rep__1 ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[3].mem[3][8]_i_6__14_0 ,
    Q,
    \genblk1[3].mem[3][8]_i_6__14_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    empty_i_15__1_0,
    empty_i_15__1_1,
    \genblk1[3].mem[3][8]_i_4__20 ,
    \genblk1[3].mem[3][8]_i_3__19 ,
    \genblk1[3].mem[3][8]_i_3__19_0 ,
    \read_ptr_reg[0]_0 ,
    \read_ptr_reg[0]_1 ,
    \read_ptr_reg[0]_2 ,
    \read_ptr_reg[0]_3 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    empty_i_3__22,
    empty_i_3__22_0,
    empty_i_3__22_1,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[3].mem[3][8]_i_3__19_1 ,
    \genblk1[3].mem[3][8]_i_3__19_2 ,
    \genblk1[3].mem[3][8]_i_3__19_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[3].mem[3][8]_i_4__20_0 ,
    \genblk1[3].mem[3][8]_i_4__20_1 ,
    \genblk1[3].mem[3][8]_i_4__20_2 ,
    \fill_cnt[4]_i_3__13_0 ,
    empty_i_3__23_0,
    empty_i_3__23_1,
    empty_i_3__23_2,
    empty_i_8__24,
    empty_i_8__24_0,
    empty_i_8__24_1,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[3].mem[3][8]_i_5__35 ,
    empty_i_3__23_3,
    empty_i_3__23_4,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[1]_rep ;
  output \priority_reg[2]_rep ;
  output \priority_reg[0] ;
  output \priority_reg[1]_rep_0 ;
  output \priority_reg[3] ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep__1 ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[3].mem[3][8]_i_6__14_0 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_6__14_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input empty_i_15__1_0;
  input empty_i_15__1_1;
  input \genblk1[3].mem[3][8]_i_4__20 ;
  input \genblk1[3].mem[3][8]_i_3__19 ;
  input \genblk1[3].mem[3][8]_i_3__19_0 ;
  input \read_ptr_reg[0]_0 ;
  input \read_ptr_reg[0]_1 ;
  input \read_ptr_reg[0]_2 ;
  input \read_ptr_reg[0]_3 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input empty_i_3__22;
  input empty_i_3__22_0;
  input empty_i_3__22_1;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[3].mem[3][8]_i_3__19_1 ;
  input \genblk1[3].mem[3][8]_i_3__19_2 ;
  input \genblk1[3].mem[3][8]_i_3__19_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[3].mem[3][8]_i_4__20_0 ;
  input \genblk1[3].mem[3][8]_i_4__20_1 ;
  input \genblk1[3].mem[3][8]_i_4__20_2 ;
  input \fill_cnt[4]_i_3__13_0 ;
  input empty_i_3__23_0;
  input empty_i_3__23_1;
  input empty_i_3__23_2;
  input empty_i_8__24;
  input empty_i_8__24_0;
  input empty_i_8__24_1;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[3].mem[3][8]_i_5__35 ;
  input empty_i_3__23_3;
  input empty_i_3__23_4;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire empty_i_13_n_0;
  wire empty_i_15__1_0;
  wire empty_i_15__1_1;
  wire empty_i_1__4_n_0;
  wire empty_i_25__4_n_0;
  wire empty_i_3__22;
  wire empty_i_3__22_0;
  wire empty_i_3__22_1;
  wire empty_i_3__23_0;
  wire empty_i_3__23_1;
  wire empty_i_3__23_2;
  wire empty_i_3__23_3;
  wire empty_i_3__23_4;
  wire empty_i_6__32_n_0;
  wire empty_i_7__31_n_0;
  wire empty_i_8__24;
  wire empty_i_8__24_0;
  wire empty_i_8__24_1;
  wire empty_i_8__25_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__4_n_0 ;
  wire \fill_cnt[1]_i_1__14_n_0 ;
  wire \fill_cnt[2]_i_1__4_n_0 ;
  wire \fill_cnt[3]_i_1__4_n_0 ;
  wire \fill_cnt[3]_i_2__4_n_0 ;
  wire \fill_cnt[4]_i_1__4_n_0 ;
  wire \fill_cnt[4]_i_2__4_n_0 ;
  wire \fill_cnt[4]_i_3__13_0 ;
  wire \fill_cnt[4]_i_3__13_n_0 ;
  wire \fill_cnt[4]_i_4__11_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \genblk1[0].mem[0][8]_i_1__23_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire [8:0]\genblk1[0].mem_reg[0]_23 ;
  wire \genblk1[1].mem[1][8]_i_1__22_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_22 ;
  wire \genblk1[2].mem[2][8]_i_1__22_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_21 ;
  wire \genblk1[3].mem[3][8]_i_11__7_n_0 ;
  wire \genblk1[3].mem[3][8]_i_1__22_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__19 ;
  wire \genblk1[3].mem[3][8]_i_3__19_0 ;
  wire \genblk1[3].mem[3][8]_i_3__19_1 ;
  wire \genblk1[3].mem[3][8]_i_3__19_2 ;
  wire \genblk1[3].mem[3][8]_i_3__19_3 ;
  wire \genblk1[3].mem[3][8]_i_4__20 ;
  wire \genblk1[3].mem[3][8]_i_4__20_0 ;
  wire \genblk1[3].mem[3][8]_i_4__20_1 ;
  wire \genblk1[3].mem[3][8]_i_4__20_2 ;
  wire \genblk1[3].mem[3][8]_i_4__26_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__21_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__35 ;
  wire \genblk1[3].mem[3][8]_i_6__13_n_0 ;
  wire \genblk1[3].mem[3][8]_i_6__14_0 ;
  wire \genblk1[3].mem[3][8]_i_6__14_1 ;
  wire [8:0]\genblk1[3].mem_reg[3]_20 ;
  wire [5:5]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n017_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep_0 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[5] ;
  wire push_req_n019_out;
  wire \read_ptr[0]_i_1__4_n_0 ;
  wire \read_ptr[1]_i_1__4_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire \read_ptr_reg[0]_3 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__4_n_0 ;
  wire \write_ptr[4]_i_1__4_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_342 
       (.I0(\genblk1[1].mem_reg[1]_22 [0]),
        .I1(\genblk1[0].mem_reg[0]_23 [0]),
        .I2(\genblk1[3].mem_reg[3]_20 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_404 
       (.I0(\genblk1[1].mem_reg[1]_22 [6]),
        .I1(\genblk1[0].mem_reg[0]_23 [6]),
        .I2(\genblk1[3].mem_reg[3]_20 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_474 
       (.I0(\genblk1[1].mem_reg[1]_22 [2]),
        .I1(\genblk1[0].mem_reg[0]_23 [2]),
        .I2(\genblk1[3].mem_reg[3]_20 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_501 
       (.I0(\genblk1[1].mem_reg[1]_22 [5]),
        .I1(\genblk1[0].mem_reg[0]_23 [5]),
        .I2(\genblk1[3].mem_reg[3]_20 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_546 
       (.I0(\genblk1[1].mem_reg[1]_22 [1]),
        .I1(\genblk1[0].mem_reg[0]_23 [1]),
        .I2(\genblk1[3].mem_reg[3]_20 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_664 
       (.I0(\genblk1[1].mem_reg[1]_22 [8]),
        .I1(\genblk1[0].mem_reg[0]_23 [8]),
        .I2(\genblk1[3].mem_reg[3]_20 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_688 
       (.I0(\genblk1[1].mem_reg[1]_22 [4]),
        .I1(\genblk1[0].mem_reg[0]_23 [4]),
        .I2(\genblk1[3].mem_reg[3]_20 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_840 
       (.I0(\genblk1[1].mem_reg[1]_22 [7]),
        .I1(\genblk1[0].mem_reg[0]_23 [7]),
        .I2(\genblk1[3].mem_reg[3]_20 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_888 
       (.I0(\genblk1[1].mem_reg[1]_22 [3]),
        .I1(\genblk1[0].mem_reg[0]_23 [3]),
        .I2(\genblk1[3].mem_reg[3]_20 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_21 [3]),
        .O(data_out_fifo[3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_13
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_13_n_0));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    empty_i_15__1
       (.I0(empty_i_25__4_n_0),
        .I1(empty_i_8__24),
        .I2(\genblk1[3].mem[3][8]_i_4__20_1 ),
        .I3(empty_i_8__24_0),
        .I4(\genblk1[3].mem[3][8]_i_4__20 ),
        .I5(empty_i_8__24_1),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__4
       (.I0(empty0),
        .I1(push_req_n019_out),
        .I2(pop_req_n017_out),
        .I3(empty_reg_0),
        .O(empty_i_1__4_n_0));
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    empty_i_25__4
       (.I0(empty_i_15__1_0),
        .I1(empty_i_15__1_1),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\genblk1[3].mem[3][8]_i_4__20 ),
        .O(empty_i_25__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__3
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    empty_i_3__23
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__32_n_0),
        .I3(empty_i_7__31_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(empty_i_8__25_n_0),
        .O(push_req_n019_out));
  LUT4 #(
    .INIT(16'h1E00)) 
    empty_i_42
       (.I0(\genblk1[3].mem[3][8]_i_3__19 ),
        .I1(\genblk1[3].mem[3][8]_i_3__19_0 ),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\priority_reg[2]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_4__14
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_0 ),
        .I3(\priority_reg[0] ),
        .I4(empty_reg_0),
        .O(pop_req_n017_out));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    empty_i_5__11
       (.I0(empty_i_3__22),
        .I1(\genblk1[3].mem[3][8]_i_3__19_0 ),
        .I2(empty_i_3__22_0),
        .I3(\genblk1[3].mem[3][8]_i_3__19 ),
        .I4(empty_i_3__22_1),
        .O(\priority_reg[1]_rep ));
  LUT5 #(
    .INIT(32'h020202A2)) 
    empty_i_6__32
       (.I0(empty_i_3__23_0),
        .I1(empty_i_3__23_1),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(empty_i_3__23_2),
        .I4(\genblk1[3].mem[3][8]_i_3__19 ),
        .O(empty_i_6__32_n_0));
  LUT6 #(
    .INIT(64'hABAAABFFAAAAAAAA)) 
    empty_i_7__31
       (.I0(empty_i_13_n_0),
        .I1(\genblk1[3].mem[3][8]_i_3__19 ),
        .I2(empty_i_3__23_3),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(empty_i_3__23_4),
        .I5(\genblk1[0].mem_reg[0][8]_5 ),
        .O(empty_i_7__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_8__25
       (.I0(\fill_cnt[4]_i_3__13_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\priority_reg[5] ),
        .O(empty_i_8__25_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__4_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__4 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__14 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n017_out),
        .I3(push_req_n019_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__4 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n017_out),
        .I3(push_req_n019_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__4 
       (.I0(push_req_n019_out),
        .I1(\fill_cnt[3]_i_2__4_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2__4 
       (.I0(\priority_reg[0] ),
        .I1(\read_ptr_reg[0]_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(empty_reg_0),
        .O(\fill_cnt[3]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__4 
       (.I0(empty_reg_0),
        .I1(push_req_n019_out),
        .I2(pop_req_n017_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__4 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__13_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h04040004)) 
    \fill_cnt[4]_i_3__13 
       (.I0(empty_reg_0),
        .I1(pop_req_n017_out),
        .I2(\fill_cnt[4]_i_4__11_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\priority_reg[1]_rep ),
        .O(\fill_cnt[4]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \fill_cnt[4]_i_4__11 
       (.I0(\fill_cnt[4]_i_3__13_0 ),
        .I1(\read_ptr_reg[0]_2 ),
        .I2(\priority_reg[5] ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(empty_i_7__31_n_0),
        .I5(empty_i_6__32_n_0),
        .O(\fill_cnt[4]_i_4__11_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__4_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__14_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__4_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__4_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__4_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__23 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n019_out),
        .O(\genblk1[0].mem[0][8]_i_1__23_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_23 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_23 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_23 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_23 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_23 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_23 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_23 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_23 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__23_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_23 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__22 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n019_out),
        .O(\genblk1[1].mem[1][8]_i_1__22_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_22 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_22 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_22 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_22 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_22 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_22 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_22 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_22 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__22_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_22 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__22 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n019_out),
        .O(\genblk1[2].mem[2][8]_i_1__22_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_21 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_21 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_21 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_21 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_21 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_21 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_21 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_21 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__22_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_21 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEEEEEBBBFFFFF)) 
    \genblk1[3].mem[3][8]_i_11__7 
       (.I0(\genblk1[3].mem[3][8]_i_6__14_0 ),
        .I1(Q[2]),
        .I2(\genblk1[3].mem[3][8]_i_6__14_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_11__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__22 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n019_out),
        .O(\genblk1[3].mem[3][8]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \genblk1[3].mem[3][8]_i_2__40 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__26_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__21_n_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(\genblk1[3].mem[3][8]_i_6__13_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'h00200A2A)) 
    \genblk1[3].mem[3][8]_i_4__26 
       (.I0(\genblk1[0].mem_reg[0][8]_5 ),
        .I1(\read_ptr_reg[0]_3 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\priority_reg[2]_rep__1 ),
        .O(\genblk1[3].mem[3][8]_i_4__26_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \genblk1[3].mem[3][8]_i_5__21 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[1]_rep_0 ),
        .O(\genblk1[3].mem[3][8]_i_5__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_6__13 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\priority_reg[3] ),
        .O(\genblk1[3].mem[3][8]_i_6__13_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFFFFFD0FF0000)) 
    \genblk1[3].mem[3][8]_i_6__14 
       (.I0(\genblk1[3].mem[3][8]_i_4__20_0 ),
        .I1(\genblk1[3].mem[3][8]_i_3__19_3 ),
        .I2(\genblk1[3].mem[3][8]_i_11__7_n_0 ),
        .I3(\genblk1[3].mem[3][8]_i_4__20 ),
        .I4(\genblk1[3].mem[3][8]_i_4__20_1 ),
        .I5(\genblk1[3].mem[3][8]_i_4__20_2 ),
        .O(\priority_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1[3].mem[3][8]_i_7__15 
       (.I0(\read_ptr_reg[0]_3 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_5__35 ),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hFCBBFC88FFBBFFBB)) 
    \genblk1[3].mem[3][8]_i_8__5 
       (.I0(\genblk1[3].mem[3][8]_i_3__19_1 ),
        .I1(\genblk1[3].mem[3][8]_i_3__19_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__19_2 ),
        .I3(\genblk1[3].mem[3][8]_i_3__19 ),
        .I4(\genblk1[3].mem[3][8]_i_3__19_3 ),
        .I5(\read_ptr_reg[0]_0 ),
        .O(\priority_reg[1]_rep_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_20 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_20 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_20 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_20 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_20 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_20 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_20 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_20 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__22_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_20 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1__4 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_0 ),
        .I3(\priority_reg[0] ),
        .I4(empty_reg_0),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \read_ptr[0]_i_2__0 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_1 ),
        .I2(\read_ptr_reg[0]_2 ),
        .I3(\read_ptr_reg[0]_3 ),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__4 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n017_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__4_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__4_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__4_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__4 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__4 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__4 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__4 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__4 
       (.I0(push_req_n019_out),
        .O(\write_ptr[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__4 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__4_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__4_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_52
   (empty_reg_0,
    \priority_reg[0] ,
    \priority_reg[2]_rep ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    Q,
    \read_ptr_reg[0]_0 ,
    \read_ptr_reg[0]_1 ,
    \read_ptr_reg[0]_2 ,
    \read_ptr_reg[0]_3 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \fill_cnt[4]_i_3__55_0 ,
    \fill_cnt[4]_i_3__55_1 ,
    \fill_cnt[4]_i_3__55_2 ,
    \fill_cnt[4]_i_3__55_3 ,
    empty_i_5__27_0,
    empty_i_5__27_1,
    empty_i_5__27_2,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[0] ;
  output \priority_reg[2]_rep ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input [2:0]Q;
  input \read_ptr_reg[0]_0 ;
  input \read_ptr_reg[0]_1 ;
  input \read_ptr_reg[0]_2 ;
  input \read_ptr_reg[0]_3 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \fill_cnt[4]_i_3__55_0 ;
  input \fill_cnt[4]_i_3__55_1 ;
  input \fill_cnt[4]_i_3__55_2 ;
  input \fill_cnt[4]_i_3__55_3 ;
  input empty_i_5__27_0;
  input empty_i_5__27_1;
  input empty_i_5__27_2;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [2:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire empty_i_1__5_n_0;
  wire empty_i_5__27_0;
  wire empty_i_5__27_1;
  wire empty_i_5__27_2;
  wire empty_i_5__27_n_0;
  wire empty_i_6__15_n_0;
  wire empty_i_7__28_n_0;
  wire empty_i_9_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__5_n_0 ;
  wire \fill_cnt[1]_i_1__56_n_0 ;
  wire \fill_cnt[2]_i_1__5_n_0 ;
  wire \fill_cnt[3]_i_1__5_n_0 ;
  wire \fill_cnt[3]_i_2__5_n_0 ;
  wire \fill_cnt[4]_i_1__5_n_0 ;
  wire \fill_cnt[4]_i_2__5_n_0 ;
  wire \fill_cnt[4]_i_3__55_0 ;
  wire \fill_cnt[4]_i_3__55_1 ;
  wire \fill_cnt[4]_i_3__55_2 ;
  wire \fill_cnt[4]_i_3__55_3 ;
  wire \fill_cnt[4]_i_3__55_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__22_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire [8:0]\genblk1[0].mem_reg[0]_27 ;
  wire \genblk1[1].mem[1][8]_i_1__21_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_26 ;
  wire \genblk1[2].mem[2][8]_i_1__21_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_25 ;
  wire \genblk1[3].mem[3][8]_i_1__21_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__19_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_24 ;
  wire [6:6]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n021_out;
  wire \priority_reg[0] ;
  wire \priority_reg[2]_rep ;
  wire push_req_n023_out;
  wire \read_ptr[0]_i_1__5_n_0 ;
  wire \read_ptr[1]_i_1__5_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire \read_ptr_reg[0]_3 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__5_n_0 ;
  wire \write_ptr[4]_i_1__5_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_326 
       (.I0(\genblk1[1].mem_reg[1]_26 [7]),
        .I1(\genblk1[0].mem_reg[0]_27 [7]),
        .I2(\genblk1[3].mem_reg[3]_24 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_436 
       (.I0(\genblk1[1].mem_reg[1]_26 [1]),
        .I1(\genblk1[0].mem_reg[0]_27 [1]),
        .I2(\genblk1[3].mem_reg[3]_24 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_530 
       (.I0(\genblk1[1].mem_reg[1]_26 [8]),
        .I1(\genblk1[0].mem_reg[0]_27 [8]),
        .I2(\genblk1[3].mem_reg[3]_24 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_565 
       (.I0(\genblk1[1].mem_reg[1]_26 [0]),
        .I1(\genblk1[0].mem_reg[0]_27 [0]),
        .I2(\genblk1[3].mem_reg[3]_24 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_704 
       (.I0(\genblk1[1].mem_reg[1]_26 [3]),
        .I1(\genblk1[0].mem_reg[0]_27 [3]),
        .I2(\genblk1[3].mem_reg[3]_24 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_744 
       (.I0(\genblk1[1].mem_reg[1]_26 [5]),
        .I1(\genblk1[0].mem_reg[0]_27 [5]),
        .I2(\genblk1[3].mem_reg[3]_24 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_792 
       (.I0(\genblk1[1].mem_reg[1]_26 [4]),
        .I1(\genblk1[0].mem_reg[0]_27 [4]),
        .I2(\genblk1[3].mem_reg[3]_24 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_856 
       (.I0(\genblk1[1].mem_reg[1]_26 [6]),
        .I1(\genblk1[0].mem_reg[0]_27 [6]),
        .I2(\genblk1[3].mem_reg[3]_24 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_912 
       (.I0(\genblk1[1].mem_reg[1]_26 [2]),
        .I1(\genblk1[0].mem_reg[0]_27 [2]),
        .I2(\genblk1[3].mem_reg[3]_24 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_25 [2]),
        .O(data_out_fifo[2]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__5
       (.I0(empty0),
        .I1(push_req_n023_out),
        .I2(pop_req_n021_out),
        .I3(empty_reg_0),
        .O(empty_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__4
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    empty_i_3__22
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__27_n_0),
        .I3(empty_i_6__15_n_0),
        .O(push_req_n023_out));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_4__55
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(\priority_reg[0] ),
        .I4(empty_reg_0),
        .O(pop_req_n021_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    empty_i_5__27
       (.I0(empty_i_7__28_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\fill_cnt[4]_i_3__55_0 ),
        .I5(empty_i_9_n_0),
        .O(empty_i_5__27_n_0));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_6__15
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\fill_cnt[4]_i_3__55_1 ),
        .I2(\fill_cnt[4]_i_3__55_2 ),
        .I3(\fill_cnt[4]_i_3__55_3 ),
        .O(empty_i_6__15_n_0));
  LUT5 #(
    .INIT(32'h020202A2)) 
    empty_i_7__28
       (.I0(empty_i_5__27_0),
        .I1(empty_i_5__27_1),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(empty_i_5__27_2),
        .I4(\read_ptr_reg[0]_2 ),
        .O(empty_i_7__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__5_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__5 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__56 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n021_out),
        .I3(push_req_n023_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__56_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__5 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n021_out),
        .I3(push_req_n023_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__5 
       (.I0(push_req_n023_out),
        .I1(\fill_cnt[3]_i_2__5_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2__5 
       (.I0(\priority_reg[0] ),
        .I1(\read_ptr_reg[0]_3 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(empty_reg_0),
        .O(\fill_cnt[3]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__5 
       (.I0(empty_reg_0),
        .I1(push_req_n023_out),
        .I2(pop_req_n021_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__5 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__55_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    \fill_cnt[4]_i_3__55 
       (.I0(empty_reg_0),
        .I1(pop_req_n021_out),
        .I2(empty_i_6__15_n_0),
        .I3(empty_i_5__27_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__55_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__5_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__56_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__5_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__5_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__5_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__22 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n023_out),
        .O(\genblk1[0].mem[0][8]_i_1__22_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_27 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_27 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_27 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_27 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_27 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_27 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_27 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_27 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__22_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_27 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__21 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n023_out),
        .O(\genblk1[1].mem[1][8]_i_1__21_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_26 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_26 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_26 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_26 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_26 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_26 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_26 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_26 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__21_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_26 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__21 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n023_out),
        .O(\genblk1[2].mem[2][8]_i_1__21_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_25 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_25 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_25 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_25 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_25 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_25 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_25 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_25 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__21_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_25 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__21 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n023_out),
        .O(\genblk1[3].mem[3][8]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__41 
       (.I0(\priority_reg[2]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__19_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \genblk1[3].mem[3][8]_i_3__13 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\read_ptr_reg[0]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .O(\priority_reg[2]_rep ));
  LUT5 #(
    .INIT(32'h00050003)) 
    \genblk1[3].mem[3][8]_i_3__19 
       (.I0(\genblk1[0].mem_reg[0][8]_6 ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\genblk1[3].mem[3][8]_i_3__19_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_24 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_24 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_24 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_24 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_24 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_24 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_24 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_24 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__21_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_24 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\read_ptr_reg[0]_3 ),
        .I3(\priority_reg[0] ),
        .I4(empty_reg_0),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \read_ptr[0]_i_2__5 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_0 ),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\read_ptr_reg[0]_2 ),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__5 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n021_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__5_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__5_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__5_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__5 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__5 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__5 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__5 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__5 
       (.I0(push_req_n023_out),
        .O(\write_ptr[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__5 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__5_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__5_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_53
   (empty_reg_0,
    \priority_reg[2]_rep__0 ,
    \priority_reg[3] ,
    SPI_OPEN_LOOP_sync_reg,
    \priority_reg[3]_0 ,
    \priority_reg[3]_1 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[3]_2 ,
    \priority_reg[4] ,
    \priority_reg[0] ,
    \priority_reg[4]_0 ,
    \priority_reg[1]_rep ,
    \priority_reg[5] ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[3].mem[3][8]_i_5__7 ,
    Q,
    CTRL_SCHED_EVENT_IN,
    empty_i_17,
    empty_i_17_0,
    empty_i_17_1,
    empty_i_5__11,
    \genblk1[3].mem[3][8]_i_6__24 ,
    \genblk1[3].mem[3][8]_i_6__24_0 ,
    empty_i_3__24,
    \genblk1[3].mem[3][8]_i_8__6_0 ,
    \fill_cnt[4]_i_4__1 ,
    \read_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \read_ptr_reg[0]_1 ,
    \read_ptr_reg[0]_2 ,
    empty_i_3__24_0,
    \genblk1[0].mem_reg[0][8]_2 ,
    empty_i_3__24_1,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[3].mem[3][8]_i_3__19 ,
    \genblk1[3].mem[3][8]_i_3__19_0 ,
    \genblk1[3].mem[3][8]_i_6__12 ,
    \genblk1[3].mem[3][8]_i_6__12_0 ,
    \genblk1[3].mem[3][8]_i_6__12_1 ,
    \fill_cnt[4]_i_3__20_0 ,
    \fill_cnt[4]_i_3__20_1 ,
    empty_i_5__11_0,
    empty_i_5__11_1,
    empty_i_5__11_2,
    empty_i_5__30,
    empty_i_5__30_0,
    empty_i_5__30_1,
    \fill_cnt[4]_i_3__20_2 ,
    \fill_cnt[4]_i_3__20_3 ,
    \genblk1[3].mem[3][8]_i_6__14 ,
    \genblk1[3].mem[3][8]_i_6__14_0 ,
    \genblk1[3].mem[3][8]_i_6__14_1 ,
    \genblk1[3].mem[3][8]_i_6__14_2 ,
    \genblk1[3].mem[3][8]_i_6__14_3 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output [0:0]empty_reg_0;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[3] ;
  output SPI_OPEN_LOOP_sync_reg;
  output \priority_reg[3]_0 ;
  output \priority_reg[3]_1 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[3]_2 ;
  output \priority_reg[4] ;
  output \priority_reg[0] ;
  output \priority_reg[4]_0 ;
  output \priority_reg[1]_rep ;
  output \priority_reg[5] ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[3].mem[3][8]_i_5__7 ;
  input [5:0]Q;
  input [0:0]CTRL_SCHED_EVENT_IN;
  input empty_i_17;
  input [0:0]empty_i_17_0;
  input empty_i_17_1;
  input empty_i_5__11;
  input \genblk1[3].mem[3][8]_i_6__24 ;
  input \genblk1[3].mem[3][8]_i_6__24_0 ;
  input empty_i_3__24;
  input \genblk1[3].mem[3][8]_i_8__6_0 ;
  input \fill_cnt[4]_i_4__1 ;
  input \read_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \read_ptr_reg[0]_1 ;
  input \read_ptr_reg[0]_2 ;
  input empty_i_3__24_0;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input empty_i_3__24_1;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[3].mem[3][8]_i_3__19 ;
  input \genblk1[3].mem[3][8]_i_3__19_0 ;
  input \genblk1[3].mem[3][8]_i_6__12 ;
  input \genblk1[3].mem[3][8]_i_6__12_0 ;
  input \genblk1[3].mem[3][8]_i_6__12_1 ;
  input \fill_cnt[4]_i_3__20_0 ;
  input \fill_cnt[4]_i_3__20_1 ;
  input empty_i_5__11_0;
  input empty_i_5__11_1;
  input empty_i_5__11_2;
  input empty_i_5__30;
  input empty_i_5__30_0;
  input empty_i_5__30_1;
  input \fill_cnt[4]_i_3__20_2 ;
  input \fill_cnt[4]_i_3__20_3 ;
  input \genblk1[3].mem[3][8]_i_6__14 ;
  input \genblk1[3].mem[3][8]_i_6__14_0 ;
  input \genblk1[3].mem[3][8]_i_6__14_1 ;
  input \genblk1[3].mem[3][8]_i_6__14_2 ;
  input \genblk1[3].mem[3][8]_i_6__14_3 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire CLK;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire [5:0]Q;
  wire SPI_OPEN_LOOP_sync_reg;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire empty_i_10__0_n_0;
  wire empty_i_17;
  wire [0:0]empty_i_17_0;
  wire empty_i_17_1;
  wire empty_i_1__6_n_0;
  wire empty_i_3__24;
  wire empty_i_3__24_0;
  wire empty_i_3__24_1;
  wire empty_i_5__11;
  wire empty_i_5__11_0;
  wire empty_i_5__11_1;
  wire empty_i_5__11_2;
  wire empty_i_5__30;
  wire empty_i_5__30_0;
  wire empty_i_5__30_1;
  wire empty_i_6__12_n_0;
  wire empty_i_7__18_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__6_n_0 ;
  wire \fill_cnt[1]_i_1__21_n_0 ;
  wire \fill_cnt[2]_i_1__6_n_0 ;
  wire \fill_cnt[3]_i_1__6_n_0 ;
  wire \fill_cnt[3]_i_2__6_n_0 ;
  wire \fill_cnt[4]_i_1__6_n_0 ;
  wire \fill_cnt[4]_i_2__6_n_0 ;
  wire \fill_cnt[4]_i_3__20_0 ;
  wire \fill_cnt[4]_i_3__20_1 ;
  wire \fill_cnt[4]_i_3__20_2 ;
  wire \fill_cnt[4]_i_3__20_3 ;
  wire \fill_cnt[4]_i_3__20_n_0 ;
  wire \fill_cnt[4]_i_4__1 ;
  wire [4:0]fill_cnt_reg;
  wire \genblk1[0].mem[0][8]_i_1__25_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire [8:0]\genblk1[0].mem_reg[0]_31 ;
  wire \genblk1[1].mem[1][8]_i_1__24_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_30 ;
  wire \genblk1[2].mem[2][8]_i_1__24_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_29 ;
  wire \genblk1[3].mem[3][8]_i_10__19_n_0 ;
  wire \genblk1[3].mem[3][8]_i_1__24_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__19 ;
  wire \genblk1[3].mem[3][8]_i_3__19_0 ;
  wire \genblk1[3].mem[3][8]_i_4__12_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__7 ;
  wire \genblk1[3].mem[3][8]_i_6__12 ;
  wire \genblk1[3].mem[3][8]_i_6__12_0 ;
  wire \genblk1[3].mem[3][8]_i_6__12_1 ;
  wire \genblk1[3].mem[3][8]_i_6__14 ;
  wire \genblk1[3].mem[3][8]_i_6__14_0 ;
  wire \genblk1[3].mem[3][8]_i_6__14_1 ;
  wire \genblk1[3].mem[3][8]_i_6__14_2 ;
  wire \genblk1[3].mem[3][8]_i_6__14_3 ;
  wire \genblk1[3].mem[3][8]_i_6__24 ;
  wire \genblk1[3].mem[3][8]_i_6__24_0 ;
  wire \genblk1[3].mem[3][8]_i_8__6_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_28 ;
  wire [7:7]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n025_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[3]_2 ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[5] ;
  wire push_req_n027_out;
  wire \read_ptr[0]_i_1__6_n_0 ;
  wire \read_ptr[1]_i_1__6_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire \read_ptr_reg[0]_2 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__6_n_0 ;
  wire \write_ptr[4]_i_1__6_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_311 
       (.I0(\genblk1[1].mem_reg[1]_30 [6]),
        .I1(\genblk1[0].mem_reg[0]_31 [6]),
        .I2(\genblk1[3].mem_reg[3]_28 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_362 
       (.I0(\genblk1[1].mem_reg[1]_30 [2]),
        .I1(\genblk1[0].mem_reg[0]_31 [2]),
        .I2(\genblk1[3].mem_reg[3]_28 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_394 
       (.I0(\genblk1[1].mem_reg[1]_30 [4]),
        .I1(\genblk1[0].mem_reg[0]_31 [4]),
        .I2(\genblk1[3].mem_reg[3]_28 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_452 
       (.I0(\genblk1[1].mem_reg[1]_30 [8]),
        .I1(\genblk1[0].mem_reg[0]_31 [8]),
        .I2(\genblk1[3].mem_reg[3]_28 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_458 
       (.I0(\genblk1[1].mem_reg[1]_30 [0]),
        .I1(\genblk1[0].mem_reg[0]_31 [0]),
        .I2(\genblk1[3].mem_reg[3]_28 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_491 
       (.I0(\genblk1[1].mem_reg[1]_30 [3]),
        .I1(\genblk1[0].mem_reg[0]_31 [3]),
        .I2(\genblk1[3].mem_reg[3]_28 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_579 
       (.I0(\genblk1[1].mem_reg[1]_30 [7]),
        .I1(\genblk1[0].mem_reg[0]_31 [7]),
        .I2(\genblk1[3].mem_reg[3]_28 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_590 
       (.I0(\genblk1[1].mem_reg[1]_30 [5]),
        .I1(\genblk1[0].mem_reg[0]_31 [5]),
        .I2(\genblk1[3].mem_reg[3]_28 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_638 
       (.I0(\genblk1[1].mem_reg[1]_30 [1]),
        .I1(\genblk1[0].mem_reg[0]_31 [1]),
        .I2(\genblk1[3].mem_reg[3]_28 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_29 [1]),
        .O(data_out_fifo[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_10__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hAAFBFFFFAAFB0000)) 
    empty_i_10__10
       (.I0(empty_i_5__11_0),
        .I1(empty_i_5__11_1),
        .I2(empty_i_5__11_2),
        .I3(empty_i_5__11),
        .I4(\priority_reg[3]_1 ),
        .I5(\priority_reg[5] ),
        .O(\priority_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0003555500005555)) 
    empty_i_10__11
       (.I0(empty_i_5__11),
        .I1(empty_i_5__30),
        .I2(empty_i_5__30_0),
        .I3(empty_i_5__30_1),
        .I4(empty_i_5__11_1),
        .I5(Q[3]),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__6
       (.I0(empty0),
        .I1(push_req_n027_out),
        .I2(pop_req_n025_out),
        .I3(empty_reg_0),
        .O(empty_i_1__6_n_0));
  LUT5 #(
    .INIT(32'hBA00FFFF)) 
    empty_i_27__4
       (.I0(CTRL_SCHED_EVENT_IN),
        .I1(empty_i_17),
        .I2(empty_i_17_0),
        .I3(empty_i_17_1),
        .I4(empty_i_5__11),
        .O(SPI_OPEN_LOOP_sync_reg));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__5
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    empty_i_3__25
       (.I0(\priority_reg[2]_rep__0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__12_n_0),
        .I3(empty_i_7__18_n_0),
        .O(push_req_n027_out));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_i_4__21
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\priority_reg[0] ),
        .I4(empty_reg_0),
        .O(pop_req_n025_out));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    empty_i_5__12
       (.I0(\priority_reg[4]_0 ),
        .I1(empty_i_3__24),
        .I2(empty_i_3__24_0),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(empty_i_3__24_1),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001000D)) 
    empty_i_6__12
       (.I0(\fill_cnt[4]_i_3__20_0 ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\fill_cnt[4]_i_3__20_1 ),
        .I5(empty_i_10__0_n_0),
        .O(empty_i_6__12_n_0));
  LUT4 #(
    .INIT(16'h02A2)) 
    empty_i_7__18
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\fill_cnt[4]_i_3__20_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\fill_cnt[4]_i_3__20_3 ),
        .O(empty_i_7__18_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__6_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__6 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__21 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n025_out),
        .I3(push_req_n027_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__6 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n025_out),
        .I3(push_req_n027_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__6 
       (.I0(push_req_n027_out),
        .I1(\fill_cnt[3]_i_2__6_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \fill_cnt[3]_i_2__6 
       (.I0(\priority_reg[0] ),
        .I1(\read_ptr_reg[0]_1 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(empty_reg_0),
        .O(\fill_cnt[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__6 
       (.I0(empty_reg_0),
        .I1(push_req_n027_out),
        .I2(pop_req_n025_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__6 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__20_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    \fill_cnt[4]_i_3__20 
       (.I0(empty_reg_0),
        .I1(pop_req_n025_out),
        .I2(empty_i_7__18_n_0),
        .I3(empty_i_6__12_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[2]_rep__0 ),
        .O(\fill_cnt[4]_i_3__20_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__6_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__21_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__6_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__6_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__6_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__25 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n027_out),
        .O(\genblk1[0].mem[0][8]_i_1__25_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_31 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_31 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_31 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_31 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_31 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_31 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_31 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_31 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__25_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_31 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__24 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n027_out),
        .O(\genblk1[1].mem[1][8]_i_1__24_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_30 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_30 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_30 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_30 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_30 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_30 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_30 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_30 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__24_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_30 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__24 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n027_out),
        .O(\genblk1[2].mem[2][8]_i_1__24_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_29 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_29 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_29 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_29 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_29 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_29 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_29 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_29 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__24_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_29 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEBBBFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_10__19 
       (.I0(\genblk1[3].mem[3][8]_i_8__6_0 ),
        .I1(Q[1]),
        .I2(\genblk1[3].mem[3][8]_i_6__24_0 ),
        .I3(empty_i_3__24),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_10__19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__24 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n027_out),
        .O(\genblk1[3].mem[3][8]_i_1__24_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \genblk1[3].mem[3][8]_i_27 
       (.I0(Q[1]),
        .I1(\fill_cnt[4]_i_4__1 ),
        .I2(empty_i_3__24),
        .O(\priority_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__42 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__12_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\priority_reg[2]_rep__1 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \genblk1[3].mem[3][8]_i_4__12 
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_5 ),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .I5(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\genblk1[3].mem[3][8]_i_4__12_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \genblk1[3].mem[3][8]_i_4__47 
       (.I0(\priority_reg[3]_2 ),
        .I1(\read_ptr_reg[0]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\priority_reg[3]_0 ),
        .I4(\priority_reg[4] ),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8BB8888)) 
    \genblk1[3].mem[3][8]_i_5__11 
       (.I0(\genblk1[3].mem[3][8]_i_3__19 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[3].mem[3][8]_i_3__19_0 ),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(\read_ptr_reg[0]_0 ),
        .I5(\priority_reg[3] ),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    \genblk1[3].mem[3][8]_i_6__27 
       (.I0(\genblk1[3].mem[3][8]_i_6__14 ),
        .I1(\genblk1[3].mem[3][8]_i_6__14_0 ),
        .I2(\genblk1[3].mem[3][8]_i_6__14_1 ),
        .I3(\genblk1[3].mem[3][8]_i_6__14_2 ),
        .I4(\priority_reg[3]_1 ),
        .I5(\genblk1[3].mem[3][8]_i_6__14_3 ),
        .O(\priority_reg[3]_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1[3].mem[3][8]_i_7__34 
       (.I0(\genblk1[3].mem[3][8]_i_5__7 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\priority_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFEBBBFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__35 
       (.I0(\genblk1[3].mem[3][8]_i_6__24 ),
        .I1(Q[1]),
        .I2(\genblk1[3].mem[3][8]_i_6__24_0 ),
        .I3(empty_i_3__24),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h8AFFAAFF8AFFAA00)) 
    \genblk1[3].mem[3][8]_i_8__6 
       (.I0(\genblk1[3].mem[3][8]_i_10__19_n_0 ),
        .I1(\genblk1[3].mem[3][8]_i_6__12 ),
        .I2(Q[2]),
        .I3(\genblk1[3].mem[3][8]_i_6__12_0 ),
        .I4(\priority_reg[3]_1 ),
        .I5(\genblk1[3].mem[3][8]_i_6__12_1 ),
        .O(\priority_reg[4] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_28 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_28 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_28 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_28 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_28 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_28 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_28 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_28 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__24_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_28 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \read_ptr[0]_i_1__6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\read_ptr_reg[0]_1 ),
        .I3(\priority_reg[0] ),
        .I4(empty_reg_0),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \read_ptr[0]_i_2__1 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_1 ),
        .I3(\read_ptr_reg[0]_0 ),
        .O(\priority_reg[0] ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__6 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n025_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__6_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__6_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__6_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__6 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__6 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__6 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__6 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__6 
       (.I0(push_req_n027_out),
        .O(\write_ptr[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__6 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__6_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__6_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_54
   (empty_reg_0,
    \priority_reg[1]_rep__0 ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[3] ,
    \priority_reg[1]_rep ,
    \priority_reg[4] ,
    \priority_reg[5] ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[3]_0 ,
    \priority_reg[2]_rep__0_0 ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \read_ptr_reg[0]_0 ,
    Q,
    \read_ptr_reg[0]_1 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[3].mem[3][8]_i_3__11 ,
    \genblk1[3].mem[3][8]_i_3__11_0 ,
    \genblk1[3].mem[3][8]_i_3__11_1 ,
    \genblk1[3].mem[3][8]_i_3__11_2 ,
    \genblk1[3].mem[3][8]_i_3__11_3 ,
    \genblk1[3].mem[3][8]_i_3__11_4 ,
    \genblk1[3].mem[3][8]_i_3__11_5 ,
    \genblk1[3].mem[3][8]_i_3__11_6 ,
    \genblk1[3].mem[3][8]_i_3__11_7 ,
    \genblk1[3].mem[3][8]_i_3__11_8 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[3].mem[3][8]_i_4__12 ,
    \genblk1[3].mem[3][8]_i_4__12_0 ,
    \genblk1[3].mem[3][8]_i_4__12_1 ,
    \fill_cnt[4]_i_3__33_0 ,
    \fill_cnt[4]_i_3__33_1 ,
    empty_i_3__19,
    empty_i_3__19_0,
    empty_i_10__19,
    empty_i_10__19_0,
    empty_i_10__19_1,
    \genblk1[3].mem[3][8]_i_3__18 ,
    \genblk1[3].mem[3][8]_i_4__27 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_47 ,
    \AEROUT_ADDR[7]_i_32 ,
    \AEROUT_ADDR[7]_i_116_0 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[3] ;
  output \priority_reg[1]_rep ;
  output \priority_reg[4] ;
  output \priority_reg[5] ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[3]_0 ;
  output \priority_reg[2]_rep__0_0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output [6:0]\genblk1[1].mem_reg[1][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \read_ptr_reg[0]_0 ;
  input [5:0]Q;
  input \read_ptr_reg[0]_1 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[3].mem[3][8]_i_3__11 ;
  input \genblk1[3].mem[3][8]_i_3__11_0 ;
  input \genblk1[3].mem[3][8]_i_3__11_1 ;
  input \genblk1[3].mem[3][8]_i_3__11_2 ;
  input \genblk1[3].mem[3][8]_i_3__11_3 ;
  input \genblk1[3].mem[3][8]_i_3__11_4 ;
  input \genblk1[3].mem[3][8]_i_3__11_5 ;
  input \genblk1[3].mem[3][8]_i_3__11_6 ;
  input \genblk1[3].mem[3][8]_i_3__11_7 ;
  input \genblk1[3].mem[3][8]_i_3__11_8 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[3].mem[3][8]_i_4__12 ;
  input \genblk1[3].mem[3][8]_i_4__12_0 ;
  input \genblk1[3].mem[3][8]_i_4__12_1 ;
  input \fill_cnt[4]_i_3__33_0 ;
  input \fill_cnt[4]_i_3__33_1 ;
  input empty_i_3__19;
  input empty_i_3__19_0;
  input empty_i_10__19;
  input empty_i_10__19_0;
  input empty_i_10__19_1;
  input \genblk1[3].mem[3][8]_i_3__18 ;
  input \genblk1[3].mem[3][8]_i_4__27 ;
  input [4:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_47 ;
  input \AEROUT_ADDR[7]_i_32 ;
  input [5:0]\AEROUT_ADDR[7]_i_116_0 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire [5:0]\AEROUT_ADDR[7]_i_116_0 ;
  wire \AEROUT_ADDR[7]_i_156_n_0 ;
  wire \AEROUT_ADDR[7]_i_252_n_0 ;
  wire \AEROUT_ADDR[7]_i_32 ;
  wire \AEROUT_ADDR[7]_i_47 ;
  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [78:77]data_out_fifo;
  wire empty0;
  wire empty_i_10__19;
  wire empty_i_10__19_0;
  wire empty_i_10__19_1;
  wire empty_i_1__7_n_0;
  wire empty_i_3__19;
  wire empty_i_3__19_0;
  wire empty_i_5__26_n_0;
  wire empty_i_8_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__7_n_0 ;
  wire \fill_cnt[1]_i_1__34_n_0 ;
  wire \fill_cnt[2]_i_1__7_n_0 ;
  wire \fill_cnt[3]_i_1__7_n_0 ;
  wire \fill_cnt[3]_i_2__7_n_0 ;
  wire \fill_cnt[4]_i_1__7_n_0 ;
  wire \fill_cnt[4]_i_2__7_n_0 ;
  wire \fill_cnt[4]_i_3__33_0 ;
  wire \fill_cnt[4]_i_3__33_1 ;
  wire \fill_cnt[4]_i_3__33_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__24_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_35 ;
  wire \genblk1[1].mem[1][8]_i_1__23_n_0 ;
  wire [6:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_34 ;
  wire \genblk1[2].mem[2][8]_i_1__23_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_33 ;
  wire \genblk1[3].mem[3][8]_i_1__23_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__11 ;
  wire \genblk1[3].mem[3][8]_i_3__11_0 ;
  wire \genblk1[3].mem[3][8]_i_3__11_1 ;
  wire \genblk1[3].mem[3][8]_i_3__11_2 ;
  wire \genblk1[3].mem[3][8]_i_3__11_3 ;
  wire \genblk1[3].mem[3][8]_i_3__11_4 ;
  wire \genblk1[3].mem[3][8]_i_3__11_5 ;
  wire \genblk1[3].mem[3][8]_i_3__11_6 ;
  wire \genblk1[3].mem[3][8]_i_3__11_7 ;
  wire \genblk1[3].mem[3][8]_i_3__11_8 ;
  wire \genblk1[3].mem[3][8]_i_3__18 ;
  wire \genblk1[3].mem[3][8]_i_4__12 ;
  wire \genblk1[3].mem[3][8]_i_4__12_0 ;
  wire \genblk1[3].mem[3][8]_i_4__12_1 ;
  wire \genblk1[3].mem[3][8]_i_4__27 ;
  wire \genblk1[3].mem[3][8]_i_6__9_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_32 ;
  wire [8:8]last_spk_in_burst_fifo;
  wire [4:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n029_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire push_req_n031_out;
  wire \read_ptr[0]_i_1__7_n_0 ;
  wire \read_ptr[1]_i_1__7_n_0 ;
  wire [1:0]read_ptr_reg;
  wire \read_ptr_reg[0]_0 ;
  wire \read_ptr_reg[0]_1 ;
  wire rst_priority;
  wire \write_ptr[0]_i_1__7_n_0 ;
  wire \write_ptr[4]_i_1__7_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \AEROUT_ADDR[7]_i_116 
       (.I0(last_spk_in_burst_int1[0]),
        .I1(\AEROUT_ADDR[7]_i_252_n_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_47 ),
        .I4(last_spk_in_burst_int1[1]),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000F3535F0FF3535)) 
    \AEROUT_ADDR[7]_i_156 
       (.I0(data_out_fifo[77]),
        .I1(\AEROUT_ADDR[7]_i_116_0 [2]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR[7]_i_116_0 [0]),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[7]_i_116_0 [4]),
        .O(\AEROUT_ADDR[7]_i_156_n_0 ));
  LUT6 #(
    .INIT(64'h000F3535F0FF3535)) 
    \AEROUT_ADDR[7]_i_252 
       (.I0(data_out_fifo[78]),
        .I1(\AEROUT_ADDR[7]_i_116_0 [3]),
        .I2(last_spk_in_burst_int1[4]),
        .I3(\AEROUT_ADDR[7]_i_116_0 [1]),
        .I4(last_spk_in_burst_int1[3]),
        .I5(\AEROUT_ADDR[7]_i_116_0 [5]),
        .O(\AEROUT_ADDR[7]_i_252_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_348 
       (.I0(\genblk1[1].mem_reg[1]_34 [5]),
        .I1(\genblk1[0].mem_reg[0]_35 [5]),
        .I2(\genblk1[3].mem_reg[3]_32 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [5]),
        .O(data_out_fifo[77]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_482 
       (.I0(\genblk1[1].mem_reg[1]_34 [7]),
        .I1(\genblk1[0].mem_reg[0]_35 [7]),
        .I2(\genblk1[3].mem_reg[3]_32 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_552 
       (.I0(\genblk1[1].mem_reg[1]_34 [6]),
        .I1(\genblk1[0].mem_reg[0]_35 [6]),
        .I2(\genblk1[3].mem_reg[3]_32 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [6]),
        .O(data_out_fifo[78]));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \AEROUT_ADDR[7]_i_71 
       (.I0(last_spk_in_burst_int1[0]),
        .I1(\AEROUT_ADDR[7]_i_156_n_0 ),
        .I2(last_spk_in_burst_int1[2]),
        .I3(\AEROUT_ADDR[7]_i_32 ),
        .I4(last_spk_in_burst_int1[1]),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_732 
       (.I0(\genblk1[1].mem_reg[1]_34 [1]),
        .I1(\genblk1[0].mem_reg[0]_35 [1]),
        .I2(\genblk1[3].mem_reg[3]_32 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_772 
       (.I0(\genblk1[1].mem_reg[1]_34 [3]),
        .I1(\genblk1[0].mem_reg[0]_35 [3]),
        .I2(\genblk1[3].mem_reg[3]_32 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [3]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_820 
       (.I0(\genblk1[1].mem_reg[1]_34 [2]),
        .I1(\genblk1[0].mem_reg[0]_35 [2]),
        .I2(\genblk1[3].mem_reg[3]_32 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [2]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_884 
       (.I0(\genblk1[1].mem_reg[1]_34 [4]),
        .I1(\genblk1[0].mem_reg[0]_35 [4]),
        .I2(\genblk1[3].mem_reg[3]_32 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [4]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_900 
       (.I0(\genblk1[1].mem_reg[1]_34 [8]),
        .I1(\genblk1[0].mem_reg[0]_35 [8]),
        .I2(\genblk1[3].mem_reg[3]_32 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_940 
       (.I0(\genblk1[1].mem_reg[1]_34 [0]),
        .I1(\genblk1[0].mem_reg[0]_35 [0]),
        .I2(\genblk1[3].mem_reg[3]_32 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_33 [0]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'h262202000000DDDD)) 
    empty_i_12__12
       (.I0(Q[1]),
        .I1(empty_i_10__19),
        .I2(empty_i_10__19_0),
        .I3(empty_i_10__19_1),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__7
       (.I0(empty0),
        .I1(push_req_n031_out),
        .I2(pop_req_n029_out),
        .I3(empty_reg_0),
        .O(empty_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__6
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    empty_i_3__24
       (.I0(\fill_cnt_reg[4]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__26_n_0),
        .I3(\fill_cnt_reg[4]_0 ),
        .I4(\priority_reg[1]_rep__0 ),
        .O(push_req_n031_out));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__34
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(empty_reg_0),
        .O(pop_req_n029_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001000D)) 
    empty_i_5__26
       (.I0(\fill_cnt[4]_i_3__33_0 ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\fill_cnt[4]_i_3__33_1 ),
        .I5(empty_i_8_n_0),
        .O(empty_i_5__26_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_i_6__18
       (.I0(empty_i_3__19),
        .I1(\genblk1[0].mem_reg[0][8]_11 ),
        .I2(empty_i_3__19_0),
        .O(\priority_reg[1]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_8
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_8_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__7_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__7 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__34 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n029_out),
        .I3(push_req_n031_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__34_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__7 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n029_out),
        .I3(push_req_n031_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__7 
       (.I0(push_req_n031_out),
        .I1(\fill_cnt[3]_i_2__7_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h0000FEFF)) 
    \fill_cnt[3]_i_2__7 
       (.I0(\read_ptr_reg[0]_1 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\read_ptr_reg[0]_0 ),
        .I4(empty_reg_0),
        .O(\fill_cnt[3]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__7 
       (.I0(empty_reg_0),
        .I1(push_req_n031_out),
        .I2(pop_req_n029_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__7 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__33_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__33 
       (.I0(\fill_cnt[3]_i_2__7_n_0 ),
        .I1(\priority_reg[1]_rep__0 ),
        .I2(\fill_cnt_reg[4]_0 ),
        .I3(empty_i_5__26_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_1 ),
        .O(\fill_cnt[4]_i_3__33_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__7_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__34_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__7_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__7_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__7_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__24 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n031_out),
        .O(\genblk1[0].mem[0][8]_i_1__24_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_35 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_35 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_35 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_35 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_35 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_35 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_35 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_35 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__24_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_35 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__23 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n031_out),
        .O(\genblk1[1].mem[1][8]_i_1__23_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_34 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_34 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_34 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_34 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_34 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_34 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_34 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_34 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__23_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_34 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__23 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n031_out),
        .O(\genblk1[2].mem[2][8]_i_1__23_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_33 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_33 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_33 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_33 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_33 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_33 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_33 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_33 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__23_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_33 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE1FFFFFF)) 
    \genblk1[3].mem[3][8]_i_11__0 
       (.I0(\genblk1[3].mem[3][8]_i_4__12_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_11 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_4__27 ),
        .O(\priority_reg[2]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__23 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n031_out),
        .O(\genblk1[3].mem[3][8]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \genblk1[3].mem[3][8]_i_2__43 
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\priority_reg[2]_rep__1 ),
        .I5(\genblk1[3].mem[3][8]_i_6__9_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \genblk1[3].mem[3][8]_i_3__14 
       (.I0(\priority_reg[4] ),
        .I1(\genblk1[0].mem_reg[0][8]_7 ),
        .I2(\genblk1[0].mem_reg[0][8]_8 ),
        .I3(\genblk1[0].mem_reg[0][8]_9 ),
        .I4(\priority_reg[5] ),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'h55FF5500CFFFCFFF)) 
    \genblk1[3].mem[3][8]_i_5__10 
       (.I0(\genblk1[3].mem[3][8]_i_3__11_4 ),
        .I1(\genblk1[3].mem[3][8]_i_3__11_5 ),
        .I2(\genblk1[3].mem[3][8]_i_3__11_6 ),
        .I3(\genblk1[3].mem[3][8]_i_3__11_7 ),
        .I4(\genblk1[3].mem[3][8]_i_3__11_8 ),
        .I5(\genblk1[3].mem[3][8]_i_3__11_2 ),
        .O(\priority_reg[4] ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \genblk1[3].mem[3][8]_i_5__49 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\genblk1[0].mem_reg[0][8]_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\priority_reg[3] ),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \genblk1[3].mem[3][8]_i_6__10 
       (.I0(\genblk1[3].mem[3][8]_i_4__12 ),
        .I1(\genblk1[3].mem[3][8]_i_4__12_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__12_1 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\priority_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_6__9 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_11 ),
        .I5(\priority_reg[2]_rep__0 ),
        .O(\genblk1[3].mem[3][8]_i_6__9_n_0 ));
  LUT5 #(
    .INIT(32'h0DFF0D00)) 
    \genblk1[3].mem[3][8]_i_7 
       (.I0(\genblk1[3].mem[3][8]_i_3__11 ),
        .I1(\genblk1[3].mem[3][8]_i_3__11_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__11_1 ),
        .I3(\genblk1[3].mem[3][8]_i_3__11_2 ),
        .I4(\genblk1[3].mem[3][8]_i_3__11_3 ),
        .O(\priority_reg[5] ));
  LUT5 #(
    .INIT(32'hDFFED00E)) 
    \genblk1[3].mem[3][8]_i_9__6 
       (.I0(Q[1]),
        .I1(\genblk1[3].mem[3][8]_i_3__18 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\priority_reg[2]_rep__0_0 ),
        .O(\priority_reg[3] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_32 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_32 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_32 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_32 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_32 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_32 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_32 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_32 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__23_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_32 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \read_ptr[0]_i_1__7 
       (.I0(\read_ptr_reg[0]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\read_ptr_reg[0]_1 ),
        .I4(empty_reg_0),
        .I5(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__7 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n029_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__7_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__7_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__7_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__7 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__7 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__7 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__7 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__7 
       (.I0(push_req_n031_out),
        .O(\write_ptr[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__7 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__7_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__7_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_55
   (empty_reg_0,
    \priority_reg[1]_rep ,
    \priority_reg[2]_rep__1 ,
    data_out_fifo,
    \fill_cnt_reg[4]_0 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt_reg[1]_0 ,
    Q,
    \fill_cnt_reg[1]_1 ,
    empty_i_3__18,
    empty_i_3__18_0,
    empty_i_3__18_1,
    empty_i_3__18_2,
    empty_i_3__18_3,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \fill_cnt[4]_i_3__22_0 ,
    \fill_cnt[4]_i_3__22_1 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_reg_0;
  output \priority_reg[1]_rep ;
  output \priority_reg[2]_rep__1 ;
  output [8:0]data_out_fifo;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt_reg[1]_0 ;
  input [2:0]Q;
  input \fill_cnt_reg[1]_1 ;
  input empty_i_3__18;
  input empty_i_3__18_0;
  input empty_i_3__18_1;
  input empty_i_3__18_2;
  input empty_i_3__18_3;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \fill_cnt[4]_i_3__22_0 ;
  input \fill_cnt[4]_i_3__22_1 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [2:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire empty_i_1__8_n_0;
  wire empty_i_3__18;
  wire empty_i_3__18_0;
  wire empty_i_3__18_1;
  wire empty_i_3__18_2;
  wire empty_i_3__18_3;
  wire empty_i_6__11_n_0;
  wire empty_i_9__0_n_0;
  wire [0:0]empty_reg_0;
  wire \fill_cnt[0]_i_1__8_n_0 ;
  wire \fill_cnt[1]_i_1__23_n_0 ;
  wire \fill_cnt[2]_i_1__8_n_0 ;
  wire \fill_cnt[3]_i_1__8_n_0 ;
  wire \fill_cnt[3]_i_2__8_n_0 ;
  wire \fill_cnt[4]_i_1__8_n_0 ;
  wire \fill_cnt[4]_i_2__8_n_0 ;
  wire \fill_cnt[4]_i_3__22_0 ;
  wire \fill_cnt[4]_i_3__22_1 ;
  wire \fill_cnt[4]_i_3__22_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__19_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_39 ;
  wire \genblk1[1].mem[1][8]_i_1__18_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_38 ;
  wire \genblk1[2].mem[2][8]_i_1__18_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_37 ;
  wire \genblk1[3].mem[3][8]_i_1__18_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__7_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_36 ;
  wire [9:9]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n033_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep__1 ;
  wire push_req_n035_out;
  wire \read_ptr[0]_i_1__8_n_0 ;
  wire \read_ptr[1]_i_1__8_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__8_n_0 ;
  wire \write_ptr[4]_i_1__8_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_408 
       (.I0(\genblk1[1].mem_reg[1]_38 [2]),
        .I1(\genblk1[0].mem_reg[0]_39 [2]),
        .I2(\genblk1[3].mem_reg[3]_36 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_440 
       (.I0(\genblk1[1].mem_reg[1]_38 [6]),
        .I1(\genblk1[0].mem_reg[0]_39 [6]),
        .I2(\genblk1[3].mem_reg[3]_36 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_505 
       (.I0(\genblk1[1].mem_reg[1]_38 [1]),
        .I1(\genblk1[0].mem_reg[0]_39 [1]),
        .I2(\genblk1[3].mem_reg[3]_36 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_569 
       (.I0(\genblk1[1].mem_reg[1]_38 [5]),
        .I1(\genblk1[0].mem_reg[0]_39 [5]),
        .I2(\genblk1[3].mem_reg[3]_36 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_676 
       (.I0(\genblk1[1].mem_reg[1]_38 [4]),
        .I1(\genblk1[0].mem_reg[0]_39 [4]),
        .I2(\genblk1[3].mem_reg[3]_36 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_700 
       (.I0(\genblk1[1].mem_reg[1]_38 [0]),
        .I1(\genblk1[0].mem_reg[0]_39 [0]),
        .I2(\genblk1[3].mem_reg[3]_36 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_716 
       (.I0(\genblk1[1].mem_reg[1]_38 [8]),
        .I1(\genblk1[0].mem_reg[0]_39 [8]),
        .I2(\genblk1[3].mem_reg[3]_36 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_852 
       (.I0(\genblk1[1].mem_reg[1]_38 [3]),
        .I1(\genblk1[0].mem_reg[0]_39 [3]),
        .I2(\genblk1[3].mem_reg[3]_36 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_924 
       (.I0(\genblk1[1].mem_reg[1]_38 [7]),
        .I1(\genblk1[0].mem_reg[0]_39 [7]),
        .I2(\genblk1[3].mem_reg[3]_36 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_37 [7]),
        .O(data_out_fifo[7]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__8
       (.I0(empty0),
        .I1(push_req_n035_out),
        .I2(pop_req_n033_out),
        .I3(empty_reg_0),
        .O(empty_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__7
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    empty_i_3__19
       (.I0(\priority_reg[1]_rep ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(empty_i_6__11_n_0),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\fill_cnt_reg[4]_0 ),
        .O(push_req_n035_out));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_i_4__23
       (.I0(\fill_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\fill_cnt_reg[1]_1 ),
        .I4(empty_reg_0),
        .O(pop_req_n033_out));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    empty_i_5__9
       (.I0(empty_i_3__18),
        .I1(empty_i_3__18_0),
        .I2(empty_i_3__18_1),
        .I3(empty_i_3__18_2),
        .I4(empty_i_3__18_3),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001000D)) 
    empty_i_6__11
       (.I0(\fill_cnt[4]_i_3__22_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\fill_cnt[4]_i_3__22_1 ),
        .I5(empty_i_9__0_n_0),
        .O(empty_i_6__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_9__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_9__0_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__8_n_0),
        .PRE(rst_priority),
        .Q(empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__8 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__23 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n033_out),
        .I3(push_req_n035_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__8 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_reg_0),
        .I2(pop_req_n033_out),
        .I3(push_req_n035_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__8 
       (.I0(push_req_n035_out),
        .I1(\fill_cnt[3]_i_2__8_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__8 
       (.I0(pop_req_n033_out),
        .I1(empty_reg_0),
        .O(\fill_cnt[3]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__8 
       (.I0(empty_reg_0),
        .I1(push_req_n035_out),
        .I2(pop_req_n033_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__8 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__22_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h008A008A0000008A)) 
    \fill_cnt[4]_i_3__22 
       (.I0(\fill_cnt[3]_i_2__8_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_0 ),
        .I3(empty_i_6__11_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\priority_reg[1]_rep ),
        .O(\fill_cnt[4]_i_3__22_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__8_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__23_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__8_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__8_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__8_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__19 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n035_out),
        .O(\genblk1[0].mem[0][8]_i_1__19_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_39 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_39 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_39 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_39 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_39 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_39 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_39 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_39 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__19_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_39 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__18 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n035_out),
        .O(\genblk1[1].mem[1][8]_i_1__18_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_38 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_38 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_38 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_38 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_38 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_38 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_38 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_38 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__18_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_38 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__18 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n035_out),
        .O(\genblk1[2].mem[2][8]_i_1__18_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_37 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_37 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_37 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_37 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_37 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_37 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_37 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_37 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__18_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_37 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__18 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n035_out),
        .O(\genblk1[3].mem[3][8]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__36 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[3].mem[3][8]_i_4__7_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \genblk1[3].mem[3][8]_i_4__7 
       (.I0(\priority_reg[2]_rep__1 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\genblk1[0].mem_reg[0][8]_7 ),
        .I5(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\genblk1[3].mem[3][8]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h404F404F0000FFFF)) 
    \genblk1[3].mem[3][8]_i_4__8 
       (.I0(\genblk1[0].mem_reg[0][8]_9 ),
        .I1(\genblk1[0].mem_reg[0][8]_10 ),
        .I2(\genblk1[0].mem_reg[0][8]_11 ),
        .I3(\genblk1[0].mem_reg[0][8]_12 ),
        .I4(\genblk1[0].mem_reg[0][8]_13 ),
        .I5(\genblk1[0].mem_reg[0][8]_6 ),
        .O(\priority_reg[2]_rep__1 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_36 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_36 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_36 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_36 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_36 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_36 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_36 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_36 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__18_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_36 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__8 
       (.I0(pop_req_n033_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__8 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n033_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__8_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__8_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__8_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__8 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__8 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__8 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__8 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__8 
       (.I0(push_req_n035_out),
        .O(\write_ptr[4]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__8 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__8_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__8_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_6
   (empty_burst_fifo,
    \priority_reg[1]_rep__2 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[2]_rep__0_0 ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \write_ptr_reg[0]_1 ,
    \fill_cnt[4]_i_3__32_0 ,
    \fill_cnt[4]_i_3__32_1 ,
    \fill_cnt[4]_i_3__32_2 ,
    \fill_cnt[4]_i_3__32_3 ,
    \fill_cnt[4]_i_3__32_4 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \fill_cnt[4]_i_3__19 ,
    \fill_cnt[4]_i_3__19_0 ,
    \fill_cnt[4]_i_3__19_1 ,
    \fill_cnt[4]_i_3__19_2 ,
    \fill_cnt[4]_i_3__19_3 ,
    \fill_cnt[4]_i_3__19_4 ,
    \fill_cnt[4]_i_3__32_5 ,
    \fill_cnt[4]_i_3__32_6 ,
    empty_i_5__32,
    empty_i_5__32_0,
    empty_i_5__32_1,
    empty_i_5__32_2,
    empty_i_5__32_3,
    empty_i_5__32_4,
    empty_i_6__23,
    empty_i_6__23_0,
    empty_i_6__23_1,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[2]_rep__0_0 ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input [5:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \fill_cnt[4]_i_3__32_0 ;
  input \fill_cnt[4]_i_3__32_1 ;
  input \fill_cnt[4]_i_3__32_2 ;
  input \fill_cnt[4]_i_3__32_3 ;
  input \fill_cnt[4]_i_3__32_4 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \fill_cnt[4]_i_3__19 ;
  input \fill_cnt[4]_i_3__19_0 ;
  input \fill_cnt[4]_i_3__19_1 ;
  input \fill_cnt[4]_i_3__19_2 ;
  input \fill_cnt[4]_i_3__19_3 ;
  input \fill_cnt[4]_i_3__19_4 ;
  input \fill_cnt[4]_i_3__32_5 ;
  input \fill_cnt[4]_i_3__32_6 ;
  input empty_i_5__32;
  input empty_i_5__32_0;
  input empty_i_5__32_1;
  input empty_i_5__32_2;
  input empty_i_5__32_3;
  input empty_i_5__32_4;
  input empty_i_6__23;
  input empty_i_6__23_0;
  input empty_i_6__23_1;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [5:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__15_n_0;
  wire empty_i_5__32;
  wire empty_i_5__32_0;
  wire empty_i_5__32_1;
  wire empty_i_5__32_2;
  wire empty_i_5__32_3;
  wire empty_i_5__32_4;
  wire empty_i_5__38_n_0;
  wire empty_i_6__23;
  wire empty_i_6__23_0;
  wire empty_i_6__23_1;
  wire empty_i_6_n_0;
  wire \fill_cnt[0]_i_1__15_n_0 ;
  wire \fill_cnt[1]_i_1__33_n_0 ;
  wire \fill_cnt[2]_i_1__15_n_0 ;
  wire \fill_cnt[3]_i_1__15_n_0 ;
  wire \fill_cnt[3]_i_2__15_n_0 ;
  wire \fill_cnt[4]_i_1__15_n_0 ;
  wire \fill_cnt[4]_i_2__15_n_0 ;
  wire \fill_cnt[4]_i_3__19 ;
  wire \fill_cnt[4]_i_3__19_0 ;
  wire \fill_cnt[4]_i_3__19_1 ;
  wire \fill_cnt[4]_i_3__19_2 ;
  wire \fill_cnt[4]_i_3__19_3 ;
  wire \fill_cnt[4]_i_3__19_4 ;
  wire \fill_cnt[4]_i_3__32_0 ;
  wire \fill_cnt[4]_i_3__32_1 ;
  wire \fill_cnt[4]_i_3__32_2 ;
  wire \fill_cnt[4]_i_3__32_3 ;
  wire \fill_cnt[4]_i_3__32_4 ;
  wire \fill_cnt[4]_i_3__32_5 ;
  wire \fill_cnt[4]_i_3__32_6 ;
  wire \fill_cnt[4]_i_3__32_n_0 ;
  wire \fill_cnt[4]_i_4__4_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__29_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire [8:0]\genblk1[0].mem_reg[0]_67 ;
  wire \genblk1[1].mem[1][8]_i_1__28_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_66 ;
  wire \genblk1[2].mem[2][8]_i_1__28_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_65 ;
  wire \genblk1[3].mem[3][8]_i_1__28_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__16_n_0 ;
  wire \genblk1[3].mem[3][8]_i_5__4_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_64 ;
  wire [16:16]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n061_out;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire push_req_n063_out;
  wire \read_ptr[0]_i_1__15_n_0 ;
  wire \read_ptr[1]_i_1__15_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__15_n_0 ;
  wire \write_ptr[4]_i_1__15_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_414 
       (.I0(\genblk1[1].mem_reg[1]_66 [3]),
        .I1(\genblk1[0].mem_reg[0]_67 [3]),
        .I2(\genblk1[3].mem_reg[3]_64 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_446 
       (.I0(\genblk1[1].mem_reg[1]_66 [7]),
        .I1(\genblk1[0].mem_reg[0]_67 [7]),
        .I2(\genblk1[3].mem_reg[3]_64 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_511 
       (.I0(\genblk1[1].mem_reg[1]_66 [2]),
        .I1(\genblk1[0].mem_reg[0]_67 [2]),
        .I2(\genblk1[3].mem_reg[3]_64 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_575 
       (.I0(\genblk1[1].mem_reg[1]_66 [6]),
        .I1(\genblk1[0].mem_reg[0]_67 [6]),
        .I2(\genblk1[3].mem_reg[3]_64 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [6]),
        .O(data_out_fifo[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_674 
       (.I0(\genblk1[1].mem_reg[1]_66 [5]),
        .I1(\genblk1[0].mem_reg[0]_67 [5]),
        .I2(\genblk1[3].mem_reg[3]_64 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_698 
       (.I0(\genblk1[1].mem_reg[1]_66 [1]),
        .I1(\genblk1[0].mem_reg[0]_67 [1]),
        .I2(\genblk1[3].mem_reg[3]_64 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_850 
       (.I0(\genblk1[1].mem_reg[1]_66 [4]),
        .I1(\genblk1[0].mem_reg[0]_67 [4]),
        .I2(\genblk1[3].mem_reg[3]_64 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_898 
       (.I0(\genblk1[1].mem_reg[1]_66 [0]),
        .I1(\genblk1[0].mem_reg[0]_67 [0]),
        .I2(\genblk1[3].mem_reg[3]_64 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_922 
       (.I0(\genblk1[1].mem_reg[1]_66 [8]),
        .I1(\genblk1[0].mem_reg[0]_67 [8]),
        .I2(\genblk1[3].mem_reg[3]_64 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_65 [8]),
        .O(data_out_fifo[8]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__15
       (.I0(empty0),
        .I1(push_req_n063_out),
        .I2(pop_req_n061_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__14
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    empty_i_3__29
       (.I0(\priority_reg[1]_rep__2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__38_n_0),
        .I3(empty_i_6_n_0),
        .I4(\write_ptr_reg[0]_0 ),
        .I5(\write_ptr_reg[0]_1 ),
        .O(push_req_n063_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__33
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n061_out));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    empty_i_5__38
       (.I0(\priority_reg[2]_rep__0 ),
        .I1(\fill_cnt[4]_i_3__19_1 ),
        .I2(\priority_reg[2]_rep__0_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\fill_cnt[4]_i_3__32_5 ),
        .I5(\fill_cnt[4]_i_3__32_6 ),
        .O(empty_i_5__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_6
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    empty_i_7__30
       (.I0(empty_i_5__32),
        .I1(empty_i_5__32_0),
        .I2(empty_i_5__32_1),
        .I3(empty_i_5__32_2),
        .I4(empty_i_5__32_3),
        .I5(empty_i_5__32_4),
        .O(\priority_reg[2]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hFC0000030140FFFF)) 
    empty_i_8__47
       (.I0(empty_i_6__23),
        .I1(empty_i_6__23_0),
        .I2(empty_i_6__23_1),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\priority_reg[2]_rep__0 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__15_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__15 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__33 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n061_out),
        .I3(push_req_n063_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__33_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__15 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n061_out),
        .I3(push_req_n063_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__15 
       (.I0(push_req_n063_out),
        .I1(\fill_cnt[3]_i_2__15_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__15 
       (.I0(pop_req_n061_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__15_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__15 
       (.I0(empty_burst_fifo),
        .I1(push_req_n063_out),
        .I2(pop_req_n061_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__15 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__32_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__15_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \fill_cnt[4]_i_3__32 
       (.I0(\fill_cnt[3]_i_2__15_n_0 ),
        .I1(\fill_cnt[4]_i_4__4_n_0 ),
        .I2(empty_i_6_n_0),
        .I3(empty_i_5__38_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep__2 ),
        .O(\fill_cnt[4]_i_3__32_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \fill_cnt[4]_i_4__4 
       (.I0(\write_ptr_reg[0]_1 ),
        .I1(\fill_cnt[4]_i_3__32_0 ),
        .I2(\fill_cnt[4]_i_3__32_1 ),
        .I3(\fill_cnt[4]_i_3__32_2 ),
        .I4(\fill_cnt[4]_i_3__32_3 ),
        .I5(\fill_cnt[4]_i_3__32_4 ),
        .O(\fill_cnt[4]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \fill_cnt[4]_i_6__2 
       (.I0(\fill_cnt[4]_i_3__19 ),
        .I1(\fill_cnt[4]_i_3__19_0 ),
        .I2(\fill_cnt[4]_i_3__19_1 ),
        .I3(\fill_cnt[4]_i_3__19_2 ),
        .I4(\fill_cnt[4]_i_3__19_3 ),
        .I5(\fill_cnt[4]_i_3__19_4 ),
        .O(\priority_reg[1]_rep__2 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__15_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__33_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__15_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__15_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__15_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__29 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n063_out),
        .O(\genblk1[0].mem[0][8]_i_1__29_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_67 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_67 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_67 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_67 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_67 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_67 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_67 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_67 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__29_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_67 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__28 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n063_out),
        .O(\genblk1[1].mem[1][8]_i_1__28_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_66 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_66 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_66 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_66 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_66 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_66 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_66 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_66 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__28_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_66 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__28 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n063_out),
        .O(\genblk1[2].mem[2][8]_i_1__28_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_65 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_65 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_65 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_65 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_65 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_65 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_65 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_65 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__28_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_65 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__28 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n063_out),
        .O(\genblk1[3].mem[3][8]_i_1__28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \genblk1[3].mem[3][8]_i_2__51 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\genblk1[3].mem[3][8]_i_4__16_n_0 ),
        .I5(\genblk1[3].mem[3][8]_i_5__4_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_4__16 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[0].mem_reg[0][8]_8 ),
        .O(\genblk1[3].mem[3][8]_i_4__16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \genblk1[3].mem[3][8]_i_5__4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_4 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[0].mem_reg[0][8]_6 ),
        .O(\genblk1[3].mem[3][8]_i_5__4_n_0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_64 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_64 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_64 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_64 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_64 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_64 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_64 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_64 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__28_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_64 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__15 
       (.I0(pop_req_n061_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__15 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n061_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__15_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__15_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__15_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__15 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__15 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__15 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__15 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__15 
       (.I0(push_req_n063_out),
        .O(\write_ptr[4]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__15 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__15_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__15_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_7
   (empty_burst_fifo,
    \priority_reg[1]_rep ,
    \priority_reg[3] ,
    \priority_reg[4] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[4]_0 ,
    \priority_reg[3]_0 ,
    \priority_reg[3]_1 ,
    \priority_reg[4]_1 ,
    \priority_reg[2]_rep ,
    \priority_reg[5] ,
    \priority_reg[5]_0 ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[2]_rep_1 ,
    \genblk1[1].mem_reg[1][6]_0 ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \priority_reg[7] ,
    \priority_reg[7]_0 ,
    \fill_cnt_reg[4]_0 ,
    \genblk1[3].mem[3][8]_i_3__48 ,
    Q,
    \genblk1[3].mem[3][8]_i_3__48_0 ,
    \genblk1[3].mem[3][8]_i_3__20 ,
    \genblk1[3].mem[3][8]_i_4__27 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    empty_i_3__29,
    empty_i_3__29_0,
    empty_i_3__29_1,
    empty_i_3__29_2,
    empty_i_3__29_3,
    empty_i_7__6,
    empty_i_7__6_0,
    empty_i_7__6_1,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[3].mem[3][8]_i_5__4 ,
    \genblk1[3].mem[3][8]_i_7__0_0 ,
    \genblk1[3].mem[3][8]_i_7__0_1 ,
    \genblk1[3].mem[3][8]_i_3__21 ,
    \genblk1[3].mem[3][8]_i_3__21_0 ,
    \genblk1[3].mem[3][8]_i_7 ,
    \genblk1[3].mem[3][8]_i_7_0 ,
    \genblk1[3].mem[3][8]_i_7_1 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \fill_cnt[4]_i_3__23_0 ,
    \fill_cnt[4]_i_3__23_1 ,
    empty_i_3__30,
    empty_i_3__30_0,
    empty_i_3__30_1,
    empty_i_3__30_2,
    empty_i_3__30_3,
    empty_i_3__30_4,
    \fill_cnt[4]_i_3__23_2 ,
    \fill_cnt[4]_i_3__23_3 ,
    \fill_cnt[4]_i_3__23_4 ,
    empty_i_5__37,
    empty_i_5__37_0,
    empty_i_5__37_1,
    empty_i_9__26,
    empty_i_9__26_0,
    \genblk1[3].mem[3][8]_i_3__20_0 ,
    \genblk1[3].mem[3][8]_i_3__20_1 ,
    \genblk1[3].mem[3][8]_i_7__11 ,
    \genblk1[3].mem[3][8]_i_7__11_0 ,
    empty_i_12__6_0,
    CTRL_SCHED_EVENT_IN,
    empty_i_12__6_1,
    empty_i_12__6_2,
    \AEROUT_ADDR[7]_i_99 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_47 ,
    \AEROUT_ADDR[7]_i_32 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep ;
  output \priority_reg[3] ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[4]_0 ;
  output \priority_reg[3]_0 ;
  output \priority_reg[3]_1 ;
  output \priority_reg[4]_1 ;
  output \priority_reg[2]_rep ;
  output \priority_reg[5] ;
  output \priority_reg[5]_0 ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[2]_rep_1 ;
  output \genblk1[1].mem_reg[1][6]_0 ;
  output [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \priority_reg[7] ;
  output \priority_reg[7]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \genblk1[3].mem[3][8]_i_3__48 ;
  input [5:0]Q;
  input \genblk1[3].mem[3][8]_i_3__48_0 ;
  input \genblk1[3].mem[3][8]_i_3__20 ;
  input \genblk1[3].mem[3][8]_i_4__27 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input empty_i_3__29;
  input empty_i_3__29_0;
  input empty_i_3__29_1;
  input empty_i_3__29_2;
  input empty_i_3__29_3;
  input empty_i_7__6;
  input empty_i_7__6_0;
  input empty_i_7__6_1;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[3].mem[3][8]_i_5__4 ;
  input \genblk1[3].mem[3][8]_i_7__0_0 ;
  input \genblk1[3].mem[3][8]_i_7__0_1 ;
  input \genblk1[3].mem[3][8]_i_3__21 ;
  input \genblk1[3].mem[3][8]_i_3__21_0 ;
  input \genblk1[3].mem[3][8]_i_7 ;
  input \genblk1[3].mem[3][8]_i_7_0 ;
  input \genblk1[3].mem[3][8]_i_7_1 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \fill_cnt[4]_i_3__23_0 ;
  input \fill_cnt[4]_i_3__23_1 ;
  input empty_i_3__30;
  input empty_i_3__30_0;
  input empty_i_3__30_1;
  input empty_i_3__30_2;
  input empty_i_3__30_3;
  input empty_i_3__30_4;
  input \fill_cnt[4]_i_3__23_2 ;
  input \fill_cnt[4]_i_3__23_3 ;
  input \fill_cnt[4]_i_3__23_4 ;
  input empty_i_5__37;
  input empty_i_5__37_0;
  input empty_i_5__37_1;
  input empty_i_9__26;
  input empty_i_9__26_0;
  input \genblk1[3].mem[3][8]_i_3__20_0 ;
  input \genblk1[3].mem[3][8]_i_3__20_1 ;
  input \genblk1[3].mem[3][8]_i_7__11 ;
  input \genblk1[3].mem[3][8]_i_7__11_0 ;
  input empty_i_12__6_0;
  input [0:0]CTRL_SCHED_EVENT_IN;
  input empty_i_12__6_1;
  input [0:0]empty_i_12__6_2;
  input [8:0]\AEROUT_ADDR[7]_i_99 ;
  input [3:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_47 ;
  input \AEROUT_ADDR[7]_i_32 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire \AEROUT_ADDR[7]_i_152_n_0 ;
  wire \AEROUT_ADDR[7]_i_248_n_0 ;
  wire \AEROUT_ADDR[7]_i_32 ;
  wire \AEROUT_ADDR[7]_i_47 ;
  wire [8:0]\AEROUT_ADDR[7]_i_99 ;
  wire CLK;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire [7:0]D;
  wire [5:0]Q;
  wire [159:157]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_12__6_0;
  wire empty_i_12__6_1;
  wire [0:0]empty_i_12__6_2;
  wire empty_i_14__4_n_0;
  wire empty_i_1__16_n_0;
  wire empty_i_3__29;
  wire empty_i_3__29_0;
  wire empty_i_3__29_1;
  wire empty_i_3__29_2;
  wire empty_i_3__29_3;
  wire empty_i_3__30;
  wire empty_i_3__30_0;
  wire empty_i_3__30_1;
  wire empty_i_3__30_2;
  wire empty_i_3__30_3;
  wire empty_i_3__30_4;
  wire empty_i_5__37;
  wire empty_i_5__37_0;
  wire empty_i_5__37_1;
  wire empty_i_6__23_n_0;
  wire empty_i_7__0_n_0;
  wire empty_i_7__6;
  wire empty_i_7__6_0;
  wire empty_i_7__6_1;
  wire empty_i_9__26;
  wire empty_i_9__26_0;
  wire \fill_cnt[0]_i_1__16_n_0 ;
  wire \fill_cnt[1]_i_1__24_n_0 ;
  wire \fill_cnt[2]_i_1__16_n_0 ;
  wire \fill_cnt[3]_i_1__16_n_0 ;
  wire \fill_cnt[3]_i_2__16_n_0 ;
  wire \fill_cnt[4]_i_1__16_n_0 ;
  wire \fill_cnt[4]_i_2__16_n_0 ;
  wire \fill_cnt[4]_i_3__23_0 ;
  wire \fill_cnt[4]_i_3__23_1 ;
  wire \fill_cnt[4]_i_3__23_2 ;
  wire \fill_cnt[4]_i_3__23_3 ;
  wire \fill_cnt[4]_i_3__23_4 ;
  wire \fill_cnt[4]_i_3__23_n_0 ;
  wire \fill_cnt[4]_i_4__10_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__28_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_71 ;
  wire \genblk1[1].mem[1][8]_i_1__27_n_0 ;
  wire \genblk1[1].mem_reg[1][6]_0 ;
  wire [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_70 ;
  wire \genblk1[2].mem[2][8]_i_1__27_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_69 ;
  wire \genblk1[3].mem[3][8]_i_1__27_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__20 ;
  wire \genblk1[3].mem[3][8]_i_3__20_0 ;
  wire \genblk1[3].mem[3][8]_i_3__20_1 ;
  wire \genblk1[3].mem[3][8]_i_3__21 ;
  wire \genblk1[3].mem[3][8]_i_3__21_0 ;
  wire \genblk1[3].mem[3][8]_i_3__48 ;
  wire \genblk1[3].mem[3][8]_i_3__48_0 ;
  wire \genblk1[3].mem[3][8]_i_4__18_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__27 ;
  wire \genblk1[3].mem[3][8]_i_5__4 ;
  wire \genblk1[3].mem[3][8]_i_5__5_n_0 ;
  wire \genblk1[3].mem[3][8]_i_7 ;
  wire \genblk1[3].mem[3][8]_i_7_0 ;
  wire \genblk1[3].mem[3][8]_i_7_1 ;
  wire \genblk1[3].mem[3][8]_i_7__0_0 ;
  wire \genblk1[3].mem[3][8]_i_7__0_1 ;
  wire \genblk1[3].mem[3][8]_i_7__11 ;
  wire \genblk1[3].mem[3][8]_i_7__11_0 ;
  wire \genblk1[3].mem[3][8]_i_9__1_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_68 ;
  wire [17:17]last_spk_in_burst_fifo;
  wire [3:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n065_out;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[2]_rep_1 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[4]_1 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[7] ;
  wire \priority_reg[7]_0 ;
  wire push_req_n067_out;
  wire \read_ptr[0]_i_1__16_n_0 ;
  wire \read_ptr[1]_i_1__16_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__16_n_0 ;
  wire \write_ptr[4]_i_1__16_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hFF1D)) 
    \AEROUT_ADDR[7]_i_114 
       (.I0(\AEROUT_ADDR[7]_i_248_n_0 ),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[7]_i_47 ),
        .I3(last_spk_in_burst_int1[0]),
        .O(\priority_reg[7] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_152 
       (.I0(data_out_fifo[157]),
        .I1(\AEROUT_ADDR[7]_i_99 [6]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_99 [0]),
        .I5(\AEROUT_ADDR[7]_i_99 [3]),
        .O(\AEROUT_ADDR[7]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_218 
       (.I0(data_out_fifo[159]),
        .I1(\AEROUT_ADDR[7]_i_99 [8]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_99 [2]),
        .I5(\AEROUT_ADDR[7]_i_99 [5]),
        .O(\genblk1[1].mem_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_248 
       (.I0(data_out_fifo[158]),
        .I1(\AEROUT_ADDR[7]_i_99 [7]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_99 [1]),
        .I5(\AEROUT_ADDR[7]_i_99 [4]),
        .O(\AEROUT_ADDR[7]_i_248_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_332 
       (.I0(\genblk1[1].mem_reg[1]_70 [4]),
        .I1(\genblk1[0].mem_reg[0]_71 [4]),
        .I2(\genblk1[3].mem_reg[3]_68 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [4]),
        .O(data_out_fifo[157]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_468 
       (.I0(\genblk1[1].mem_reg[1]_70 [6]),
        .I1(\genblk1[0].mem_reg[0]_71 [6]),
        .I2(\genblk1[3].mem_reg[3]_68 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [6]),
        .O(data_out_fifo[159]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_536 
       (.I0(\genblk1[1].mem_reg[1]_70 [5]),
        .I1(\genblk1[0].mem_reg[0]_71 [5]),
        .I2(\genblk1[3].mem_reg[3]_68 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [5]),
        .O(data_out_fifo[158]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_682 
       (.I0(\genblk1[1].mem_reg[1]_70 [8]),
        .I1(\genblk1[0].mem_reg[0]_71 [8]),
        .I2(\genblk1[3].mem_reg[3]_68 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  LUT4 #(
    .INIT(16'hFF1D)) 
    \AEROUT_ADDR[7]_i_69 
       (.I0(\AEROUT_ADDR[7]_i_152_n_0 ),
        .I1(last_spk_in_burst_int1[1]),
        .I2(\AEROUT_ADDR[7]_i_32 ),
        .I3(last_spk_in_burst_int1[0]),
        .O(\priority_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_714 
       (.I0(\genblk1[1].mem_reg[1]_70 [0]),
        .I1(\genblk1[0].mem_reg[0]_71 [0]),
        .I2(\genblk1[3].mem_reg[3]_68 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [0]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_754 
       (.I0(\genblk1[1].mem_reg[1]_70 [2]),
        .I1(\genblk1[0].mem_reg[0]_71 [2]),
        .I2(\genblk1[3].mem_reg[3]_68 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [2]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_802 
       (.I0(\genblk1[1].mem_reg[1]_70 [1]),
        .I1(\genblk1[0].mem_reg[0]_71 [1]),
        .I2(\genblk1[3].mem_reg[3]_68 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_866 
       (.I0(\genblk1[1].mem_reg[1]_70 [3]),
        .I1(\genblk1[0].mem_reg[0]_71 [3]),
        .I2(\genblk1[3].mem_reg[3]_68 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [3]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_906 
       (.I0(\genblk1[1].mem_reg[1]_70 [7]),
        .I1(\genblk1[0].mem_reg[0]_71 [7]),
        .I2(\genblk1[3].mem_reg[3]_68 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_69 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'h0000000011111110)) 
    empty_i_10__4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(empty_i_7__6),
        .I3(empty_i_7__6_0),
        .I4(empty_i_7__6_1),
        .I5(Q[3]),
        .O(\priority_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h74FF33FF74FF00CC)) 
    empty_i_12__6
       (.I0(empty_i_9__26),
        .I1(empty_i_3__29_2),
        .I2(empty_i_9__26_0),
        .I3(empty_i_3__30_2),
        .I4(Q[1]),
        .I5(empty_i_14__4_n_0),
        .O(\priority_reg[2]_rep_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45440000)) 
    empty_i_14__4
       (.I0(empty_i_12__6_0),
        .I1(CTRL_SCHED_EVENT_IN),
        .I2(empty_i_12__6_1),
        .I3(empty_i_12__6_2),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(empty_i_14__4_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__16
       (.I0(empty0),
        .I1(push_req_n067_out),
        .I2(pop_req_n065_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__15
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    empty_i_3__28
       (.I0(\write_ptr_reg[0]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(empty_i_6__23_n_0),
        .I3(empty_i_7__0_n_0),
        .I4(\priority_reg[1]_rep ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(push_req_n067_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__24
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n065_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    empty_i_5__30
       (.I0(empty_i_3__30),
        .I1(empty_i_3__30_0),
        .I2(empty_i_3__30_1),
        .I3(empty_i_3__30_2),
        .I4(empty_i_3__30_3),
        .I5(empty_i_3__30_4),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    empty_i_6__23
       (.I0(\fill_cnt[4]_i_3__23_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_2 ),
        .I2(\fill_cnt[4]_i_3__23_3 ),
        .I3(\genblk1[0].mem_reg[0][8]_5 ),
        .I4(\priority_reg[2]_rep_0 ),
        .I5(\fill_cnt[4]_i_3__23_4 ),
        .O(empty_i_6__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_7__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    empty_i_7__7
       (.I0(empty_i_3__29),
        .I1(empty_i_3__29_0),
        .I2(empty_i_3__29_1),
        .I3(\priority_reg[4]_1 ),
        .I4(empty_i_3__29_2),
        .I5(empty_i_3__29_3),
        .O(\priority_reg[1]_rep ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    empty_i_9__27
       (.I0(empty_i_5__37),
        .I1(empty_i_3__29_2),
        .I2(empty_i_5__37_0),
        .I3(empty_i_5__37_1),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\priority_reg[2]_rep_1 ),
        .O(\priority_reg[2]_rep_0 ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__16_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__16 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__24 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n065_out),
        .I3(push_req_n067_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__24_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__16 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n065_out),
        .I3(push_req_n067_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__16 
       (.I0(push_req_n067_out),
        .I1(\fill_cnt[3]_i_2__16_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__16 
       (.I0(pop_req_n065_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__16_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__16 
       (.I0(empty_burst_fifo),
        .I1(push_req_n067_out),
        .I2(pop_req_n065_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__16 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__23_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A2)) 
    \fill_cnt[4]_i_3__23 
       (.I0(\fill_cnt[3]_i_2__16_n_0 ),
        .I1(\fill_cnt_reg[4]_0 ),
        .I2(\priority_reg[1]_rep ),
        .I3(empty_i_7__0_n_0),
        .I4(empty_i_6__23_n_0),
        .I5(\fill_cnt[4]_i_4__10_n_0 ),
        .O(\fill_cnt[4]_i_3__23_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \fill_cnt[4]_i_4__10 
       (.I0(\genblk1[0].mem_reg[0][8]_4 ),
        .I1(\priority_reg[5]_0 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\fill_cnt[4]_i_3__23_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_1 ),
        .I5(\fill_cnt[4]_i_3__23_1 ),
        .O(\fill_cnt[4]_i_4__10_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__16_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__24_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__16_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__16_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__16_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__28 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n067_out),
        .O(\genblk1[0].mem[0][8]_i_1__28_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_71 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_71 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_71 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_71 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_71 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_71 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_71 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_71 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__28_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_71 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__27 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n067_out),
        .O(\genblk1[1].mem[1][8]_i_1__27_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_70 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_70 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_70 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_70 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_70 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_70 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_70 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_70 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__27_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_70 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__27 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n067_out),
        .O(\genblk1[2].mem[2][8]_i_1__27_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_69 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_69 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_69 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_69 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_69 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_69 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_69 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_69 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__27_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_69 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__27 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n067_out),
        .O(\genblk1[3].mem[3][8]_i_1__27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \genblk1[3].mem[3][8]_i_2__52 
       (.I0(\priority_reg[2]_rep__1_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[3].mem[3][8]_i_4__18_n_0 ),
        .I3(\priority_reg[2]_rep__1 ),
        .I4(\genblk1[0].mem_reg[0][8]_5 ),
        .I5(\genblk1[3].mem[3][8]_i_5__5_n_0 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'hFEF2FEF2FEF23E32)) 
    \genblk1[3].mem[3][8]_i_3__46 
       (.I0(\genblk1[0].mem_reg[0][8]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\genblk1[0].mem_reg[0][8]_3 ),
        .I4(\priority_reg[4] ),
        .I5(Q[1]),
        .O(\priority_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hFEF23E32CEC20E02)) 
    \genblk1[3].mem[3][8]_i_3__49 
       (.I0(\priority_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_1 ),
        .I2(\genblk1[0].mem_reg[0][8]_2 ),
        .I3(\priority_reg[3] ),
        .I4(\priority_reg[3]_0 ),
        .I5(\priority_reg[3]_1 ),
        .O(\priority_reg[2]_rep__1_0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \genblk1[3].mem[3][8]_i_4__18 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\genblk1[0].mem_reg[0][8]_8 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\genblk1[0].mem_reg[0][8]_9 ),
        .O(\genblk1[3].mem[3][8]_i_4__18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \genblk1[3].mem[3][8]_i_5__5 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\priority_reg[2]_rep ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \genblk1[3].mem[3][8]_i_6__25 
       (.I0(\genblk1[3].mem[3][8]_i_3__20_0 ),
        .I1(Q[1]),
        .I2(\genblk1[0].mem_reg[0][8]_6 ),
        .I3(\genblk1[3].mem[3][8]_i_3__20 ),
        .I4(\genblk1[3].mem[3][8]_i_3__20_1 ),
        .O(\priority_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hBFCBF3FFBFFBFFFF)) 
    \genblk1[3].mem[3][8]_i_6__26 
       (.I0(\genblk1[3].mem[3][8]_i_7__11 ),
        .I1(Q[2]),
        .I2(\genblk1[3].mem[3][8]_i_7_1 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\genblk1[3].mem[3][8]_i_7__11_0 ),
        .O(\priority_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFEEEEEBBBFFFFF)) 
    \genblk1[3].mem[3][8]_i_6__43 
       (.I0(\genblk1[3].mem[3][8]_i_4__27 ),
        .I1(Q[2]),
        .I2(\genblk1[3].mem[3][8]_i_3__20 ),
        .I3(\genblk1[3].mem[3][8]_i_3__48_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'hEEEB2228EEEBEEEB)) 
    \genblk1[3].mem[3][8]_i_6__7 
       (.I0(\priority_reg[5] ),
        .I1(Q[1]),
        .I2(\genblk1[3].mem[3][8]_i_3__48_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\genblk1[3].mem[3][8]_i_3__21 ),
        .I5(\genblk1[3].mem[3][8]_i_3__21_0 ),
        .O(\priority_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk1[3].mem[3][8]_i_7__0 
       (.I0(\genblk1[3].mem[3][8]_i_9__1_n_0 ),
        .I1(empty_i_3__29_2),
        .I2(\genblk1[3].mem[3][8]_i_5__4 ),
        .O(\priority_reg[2]_rep ));
  LUT6 #(
    .INIT(64'hFFFEBBBFFFFFFFFF)) 
    \genblk1[3].mem[3][8]_i_7__37 
       (.I0(\genblk1[3].mem[3][8]_i_3__48 ),
        .I1(Q[1]),
        .I2(\genblk1[3].mem[3][8]_i_3__48_0 ),
        .I3(\genblk1[3].mem[3][8]_i_3__20 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\priority_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFFCFA)) 
    \genblk1[3].mem[3][8]_i_9__1 
       (.I0(\genblk1[3].mem[3][8]_i_7__0_0 ),
        .I1(\genblk1[3].mem[3][8]_i_7__0_1 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\genblk1[3].mem[3][8]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFFCAFCFCFAFCF)) 
    \genblk1[3].mem[3][8]_i_9__3 
       (.I0(\genblk1[3].mem[3][8]_i_7 ),
        .I1(\genblk1[3].mem[3][8]_i_7_0 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_7_1 ),
        .I5(Q[2]),
        .O(\priority_reg[5] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_68 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_68 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_68 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_68 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_68 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_68 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_68 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_68 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__27_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_68 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__16 
       (.I0(pop_req_n065_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__16 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n065_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__16_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__16_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__16_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__16 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__16 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__16 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__16 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__16 
       (.I0(push_req_n067_out),
        .O(\write_ptr[4]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__16 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__16_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__16_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_8
   (empty_burst_fifo,
    \priority_reg[1]_rep__2 ,
    \priority_reg[5] ,
    \priority_reg[4] ,
    \priority_reg[2]_rep ,
    \priority_reg[3] ,
    \priority_reg[3]_0 ,
    \priority_reg[3]_1 ,
    \priority_reg[3]_2 ,
    data_out_fifo,
    \genblk1[0].mem_reg[0][8]_0 ,
    \genblk1[3].mem[3][8]_i_5__17 ,
    Q,
    \genblk1[3].mem[3][8]_i_5__17_0 ,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt[4]_i_3__39_0 ,
    \fill_cnt[4]_i_3__39_1 ,
    empty_i_3__26,
    \fill_cnt[4]_i_3__39_2 ,
    empty_i_3__26_0,
    empty_i_3__26_1,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[3].mem[3][8]_i_6__15 ,
    \genblk1[3].mem[3][8]_i_6__15_0 ,
    empty_i_3__28,
    empty_i_3__28_0,
    empty_i_5__10,
    empty_i_5__10_0,
    empty_i_5__10_1,
    \fill_cnt[4]_i_3__39_3 ,
    \fill_cnt[4]_i_3__39_4 ,
    \fill_cnt[4]_i_3__39_5 ,
    \genblk1[3].mem[3][8]_i_4__17 ,
    \genblk1[3].mem[3][8]_i_4__17_0 ,
    \genblk1[3].mem[3][8]_i_4__17_1 ,
    \fill_cnt[4]_i_4__4 ,
    \fill_cnt[4]_i_4__4_0 ,
    \fill_cnt[4]_i_6__2 ,
    CLK,
    rst_priority,
    D);
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[5] ;
  output \priority_reg[4] ;
  output \priority_reg[2]_rep ;
  output \priority_reg[3] ;
  output \priority_reg[3]_0 ;
  output \priority_reg[3]_1 ;
  output \priority_reg[3]_2 ;
  output [8:0]data_out_fifo;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \genblk1[3].mem[3][8]_i_5__17 ;
  input [2:0]Q;
  input \genblk1[3].mem[3][8]_i_5__17_0 ;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt[4]_i_3__39_0 ;
  input \fill_cnt[4]_i_3__39_1 ;
  input empty_i_3__26;
  input \fill_cnt[4]_i_3__39_2 ;
  input empty_i_3__26_0;
  input empty_i_3__26_1;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[3].mem[3][8]_i_6__15 ;
  input \genblk1[3].mem[3][8]_i_6__15_0 ;
  input empty_i_3__28;
  input empty_i_3__28_0;
  input empty_i_5__10;
  input empty_i_5__10_0;
  input empty_i_5__10_1;
  input \fill_cnt[4]_i_3__39_3 ;
  input \fill_cnt[4]_i_3__39_4 ;
  input \fill_cnt[4]_i_3__39_5 ;
  input \genblk1[3].mem[3][8]_i_4__17 ;
  input \genblk1[3].mem[3][8]_i_4__17_0 ;
  input \genblk1[3].mem[3][8]_i_4__17_1 ;
  input \fill_cnt[4]_i_4__4 ;
  input \fill_cnt[4]_i_4__4_0 ;
  input \fill_cnt[4]_i_6__2 ;
  input CLK;
  input rst_priority;
  input [7:0]D;

  wire CLK;
  wire [7:0]D;
  wire [2:0]Q;
  wire [8:0]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__17_n_0;
  wire empty_i_3__26;
  wire empty_i_3__26_0;
  wire empty_i_3__26_1;
  wire empty_i_3__28;
  wire empty_i_3__28_0;
  wire empty_i_5__10;
  wire empty_i_5__10_0;
  wire empty_i_5__10_1;
  wire empty_i_5__37_n_0;
  wire empty_i_6__0_n_0;
  wire \fill_cnt[0]_i_1__17_n_0 ;
  wire \fill_cnt[1]_i_1__40_n_0 ;
  wire \fill_cnt[2]_i_1__17_n_0 ;
  wire \fill_cnt[3]_i_1__17_n_0 ;
  wire \fill_cnt[3]_i_2__17_n_0 ;
  wire \fill_cnt[4]_i_1__17_n_0 ;
  wire \fill_cnt[4]_i_2__17_n_0 ;
  wire \fill_cnt[4]_i_3__39_0 ;
  wire \fill_cnt[4]_i_3__39_1 ;
  wire \fill_cnt[4]_i_3__39_2 ;
  wire \fill_cnt[4]_i_3__39_3 ;
  wire \fill_cnt[4]_i_3__39_4 ;
  wire \fill_cnt[4]_i_3__39_5 ;
  wire \fill_cnt[4]_i_3__39_n_0 ;
  wire \fill_cnt[4]_i_4__3_n_0 ;
  wire \fill_cnt[4]_i_4__4 ;
  wire \fill_cnt[4]_i_4__4_0 ;
  wire \fill_cnt[4]_i_6__2 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \genblk1[0].mem[0][8]_i_1__27_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire [8:0]\genblk1[0].mem_reg[0]_75 ;
  wire \genblk1[1].mem[1][8]_i_1__26_n_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_74 ;
  wire \genblk1[2].mem[2][8]_i_1__26_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_73 ;
  wire \genblk1[3].mem[3][8]_i_1__26_n_0 ;
  wire \genblk1[3].mem[3][8]_i_3__27_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__17 ;
  wire \genblk1[3].mem[3][8]_i_4__17_0 ;
  wire \genblk1[3].mem[3][8]_i_4__17_1 ;
  wire \genblk1[3].mem[3][8]_i_5__17 ;
  wire \genblk1[3].mem[3][8]_i_5__17_0 ;
  wire \genblk1[3].mem[3][8]_i_6__15 ;
  wire \genblk1[3].mem[3][8]_i_6__15_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_72 ;
  wire [18:18]last_spk_in_burst_fifo;
  wire [4:1]p_0_in;
  wire pop_req_n069_out;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[3]_2 ;
  wire \priority_reg[4] ;
  wire \priority_reg[5] ;
  wire push_req_n071_out;
  wire \read_ptr[0]_i_1__17_n_0 ;
  wire \read_ptr[1]_i_1__17_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__17_n_0 ;
  wire \write_ptr[4]_i_1__17_n_0 ;
  wire [4:0]write_ptr_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_658 
       (.I0(\genblk1[1].mem_reg[1]_74 [3]),
        .I1(\genblk1[0].mem_reg[0]_75 [3]),
        .I2(\genblk1[3].mem_reg[3]_72 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [3]),
        .O(data_out_fifo[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_722 
       (.I0(\genblk1[1].mem_reg[1]_74 [7]),
        .I1(\genblk1[0].mem_reg[0]_75 [7]),
        .I2(\genblk1[3].mem_reg[3]_72 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [7]),
        .O(data_out_fifo[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_738 
       (.I0(\genblk1[1].mem_reg[1]_74 [1]),
        .I1(\genblk1[0].mem_reg[0]_75 [1]),
        .I2(\genblk1[3].mem_reg[3]_72 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [1]),
        .O(data_out_fifo[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_778 
       (.I0(\genblk1[1].mem_reg[1]_74 [5]),
        .I1(\genblk1[0].mem_reg[0]_75 [5]),
        .I2(\genblk1[3].mem_reg[3]_72 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [5]),
        .O(data_out_fifo[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_786 
       (.I0(\genblk1[1].mem_reg[1]_74 [0]),
        .I1(\genblk1[0].mem_reg[0]_75 [0]),
        .I2(\genblk1[3].mem_reg[3]_72 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [0]),
        .O(data_out_fifo[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_810 
       (.I0(\genblk1[1].mem_reg[1]_74 [8]),
        .I1(\genblk1[0].mem_reg[0]_75 [8]),
        .I2(\genblk1[3].mem_reg[3]_72 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [8]),
        .O(data_out_fifo[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_826 
       (.I0(\genblk1[1].mem_reg[1]_74 [4]),
        .I1(\genblk1[0].mem_reg[0]_75 [4]),
        .I2(\genblk1[3].mem_reg[3]_72 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [4]),
        .O(data_out_fifo[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_834 
       (.I0(\genblk1[1].mem_reg[1]_74 [2]),
        .I1(\genblk1[0].mem_reg[0]_75 [2]),
        .I2(\genblk1[3].mem_reg[3]_72 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [2]),
        .O(data_out_fifo[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_930 
       (.I0(\genblk1[1].mem_reg[1]_74 [6]),
        .I1(\genblk1[0].mem_reg[0]_75 [6]),
        .I2(\genblk1[3].mem_reg[3]_72 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_73 [6]),
        .O(data_out_fifo[6]));
  LUT5 #(
    .INIT(32'hBB8BBB88)) 
    empty_i_11__21
       (.I0(\fill_cnt[4]_i_4__4 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\fill_cnt[4]_i_4__4_0 ),
        .O(\priority_reg[3] ));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__17
       (.I0(empty0),
        .I1(push_req_n071_out),
        .I2(pop_req_n069_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__16
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    empty_i_3__27
       (.I0(\priority_reg[1]_rep__2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_5__37_n_0),
        .I3(empty_i_6__0_n_0),
        .I4(\priority_reg[2]_rep ),
        .I5(\genblk1[0].mem_reg[0][8]_1 ),
        .O(push_req_n071_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__39
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n069_out));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    empty_i_5__29
       (.I0(empty_i_3__28),
        .I1(empty_i_3__28_0),
        .I2(\genblk1[0].mem_reg[0][8]_4 ),
        .I3(\priority_reg[3]_1 ),
        .I4(\genblk1[3].mem[3][8]_i_5__17_0 ),
        .I5(\priority_reg[3]_2 ),
        .O(\priority_reg[1]_rep__2 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    empty_i_5__37
       (.I0(\fill_cnt[4]_i_3__39_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\fill_cnt[4]_i_3__39_4 ),
        .I3(\genblk1[0].mem_reg[0][8]_7 ),
        .I4(\fill_cnt[4]_i_3__39_5 ),
        .I5(\genblk1[0].mem_reg[0][8]_6 ),
        .O(empty_i_5__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_6__0
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h4D4D30003C30FFFF)) 
    empty_i_7__17
       (.I0(empty_i_5__10),
        .I1(Q[0]),
        .I2(empty_i_5__10_0),
        .I3(empty_i_5__10_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\priority_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    empty_i_7__6
       (.I0(empty_i_3__26_0),
        .I1(empty_i_3__26_1),
        .I2(empty_i_3__26),
        .I3(\priority_reg[3] ),
        .I4(\fill_cnt[4]_i_3__39_1 ),
        .I5(\fill_cnt[4]_i_3__39_0 ),
        .O(\priority_reg[2]_rep ));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__17_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__17 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__40 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n069_out),
        .I3(push_req_n071_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__40_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__17 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n069_out),
        .I3(push_req_n071_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__17 
       (.I0(push_req_n071_out),
        .I1(\fill_cnt[3]_i_2__17_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__17 
       (.I0(pop_req_n069_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__17_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__17 
       (.I0(empty_burst_fifo),
        .I1(push_req_n071_out),
        .I2(pop_req_n069_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__17 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__39_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__17_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \fill_cnt[4]_i_3__39 
       (.I0(\fill_cnt[3]_i_2__17_n_0 ),
        .I1(\fill_cnt[4]_i_4__3_n_0 ),
        .I2(empty_i_6__0_n_0),
        .I3(empty_i_5__37_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\priority_reg[1]_rep__2 ),
        .O(\fill_cnt[4]_i_3__39_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \fill_cnt[4]_i_4__3 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\fill_cnt[4]_i_3__39_0 ),
        .I2(\fill_cnt[4]_i_3__39_1 ),
        .I3(\priority_reg[3] ),
        .I4(empty_i_3__26),
        .I5(\fill_cnt[4]_i_3__39_2 ),
        .O(\fill_cnt[4]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hA9A8A8000101FFFF)) 
    \fill_cnt[4]_i_7__7 
       (.I0(Q[0]),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[3].mem[3][8]_i_5__17_0 ),
        .I3(\fill_cnt[4]_i_6__2 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\priority_reg[3]_2 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__17_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__40_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__17_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__17_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__17_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__27 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n071_out),
        .O(\genblk1[0].mem[0][8]_i_1__27_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[0]),
        .Q(\genblk1[0].mem_reg[0]_75 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[1]),
        .Q(\genblk1[0].mem_reg[0]_75 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[2]),
        .Q(\genblk1[0].mem_reg[0]_75 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[3]),
        .Q(\genblk1[0].mem_reg[0]_75 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[4]),
        .Q(\genblk1[0].mem_reg[0]_75 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[5]),
        .Q(\genblk1[0].mem_reg[0]_75 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[6]),
        .Q(\genblk1[0].mem_reg[0]_75 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(D[7]),
        .Q(\genblk1[0].mem_reg[0]_75 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__27_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_75 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__26 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n071_out),
        .O(\genblk1[1].mem[1][8]_i_1__26_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[0]),
        .Q(\genblk1[1].mem_reg[1]_74 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[1]),
        .Q(\genblk1[1].mem_reg[1]_74 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[2]),
        .Q(\genblk1[1].mem_reg[1]_74 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[3]),
        .Q(\genblk1[1].mem_reg[1]_74 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[4]),
        .Q(\genblk1[1].mem_reg[1]_74 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[5]),
        .Q(\genblk1[1].mem_reg[1]_74 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[6]),
        .Q(\genblk1[1].mem_reg[1]_74 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(D[7]),
        .Q(\genblk1[1].mem_reg[1]_74 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__26_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_74 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__26 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n071_out),
        .O(\genblk1[2].mem[2][8]_i_1__26_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[0]),
        .Q(\genblk1[2].mem_reg[2]_73 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[1]),
        .Q(\genblk1[2].mem_reg[2]_73 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[2]),
        .Q(\genblk1[2].mem_reg[2]_73 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[3]),
        .Q(\genblk1[2].mem_reg[2]_73 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[4]),
        .Q(\genblk1[2].mem_reg[2]_73 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[5]),
        .Q(\genblk1[2].mem_reg[2]_73 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[6]),
        .Q(\genblk1[2].mem_reg[2]_73 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(D[7]),
        .Q(\genblk1[2].mem_reg[2]_73 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__26_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_73 [8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFCFA)) 
    \genblk1[3].mem[3][8]_i_10__0 
       (.I0(\genblk1[3].mem[3][8]_i_6__15 ),
        .I1(\genblk1[3].mem[3][8]_i_6__15_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\priority_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__26 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n071_out),
        .O(\genblk1[3].mem[3][8]_i_1__26_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__49 
       (.I0(\genblk1[0].mem_reg[0][8]_2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_3__27_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\genblk1[0].mem_reg[0][8]_3 ),
        .O(last_spk_in_burst_fifo));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \genblk1[3].mem[3][8]_i_3__27 
       (.I0(\priority_reg[5] ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_6 ),
        .I4(\priority_reg[3]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_7 ),
        .O(\genblk1[3].mem[3][8]_i_3__27_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFFFDDF000FFDD)) 
    \genblk1[3].mem[3][8]_i_5__32 
       (.I0(Q[0]),
        .I1(\genblk1[3].mem[3][8]_i_4__17 ),
        .I2(\genblk1[3].mem[3][8]_i_4__17_0 ),
        .I3(\genblk1[3].mem[3][8]_i_5__17_0 ),
        .I4(\genblk1[0].mem_reg[0][8]_4 ),
        .I5(\genblk1[3].mem[3][8]_i_4__17_1 ),
        .O(\priority_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \genblk1[3].mem[3][8]_i_8__34 
       (.I0(\genblk1[3].mem[3][8]_i_5__17 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\genblk1[3].mem[3][8]_i_5__17_0 ),
        .I5(\priority_reg[4] ),
        .O(\priority_reg[5] ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[0]),
        .Q(\genblk1[3].mem_reg[3]_72 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[1]),
        .Q(\genblk1[3].mem_reg[3]_72 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[2]),
        .Q(\genblk1[3].mem_reg[3]_72 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[3]),
        .Q(\genblk1[3].mem_reg[3]_72 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[4]),
        .Q(\genblk1[3].mem_reg[3]_72 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[5]),
        .Q(\genblk1[3].mem_reg[3]_72 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[6]),
        .Q(\genblk1[3].mem_reg[3]_72 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(D[7]),
        .Q(\genblk1[3].mem_reg[3]_72 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__26_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_72 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__17 
       (.I0(pop_req_n069_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__17 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n069_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__17_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__17_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__17_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__17 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__17 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__17 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__17 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__17 
       (.I0(push_req_n071_out),
        .O(\write_ptr[4]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__17 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__17_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__17_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo_9
   (empty_burst_fifo,
    \priority_reg[1]_rep__2 ,
    \priority_reg[1]_rep__0 ,
    \priority_reg[5] ,
    \genblk1[1].mem_reg[1][8]_0 ,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt_reg[4]_0 ,
    Q,
    \fill_cnt_reg[1]_0 ,
    \fill_cnt_reg[1]_1 ,
    \write_ptr_reg[0]_0 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \fill_cnt[4]_i_3__4_0 ,
    \fill_cnt[4]_i_3__4_1 ,
    \fill_cnt[4]_i_3__4_2 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \fill_cnt[4]_i_3__4_3 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    \genblk1[0].mem_reg[0][8]_15 ,
    \genblk1[0].mem_reg[0][8]_16 ,
    \fill_cnt[4]_i_3__4_4 ,
    \fill_cnt[4]_i_3__4_5 ,
    \fill_cnt[4]_i_3__4_6 ,
    last_spk_in_burst_int1,
    \AEROUT_ADDR[7]_i_43 ,
    \AEROUT_ADDR[7]_i_100_0 ,
    \AEROUT_ADDR[7]_i_47 ,
    \AEROUT_ADDR[7]_i_32 ,
    CLK,
    rst_priority,
    \genblk1[1].mem_reg[1][7]_0 );
  output [0:0]empty_burst_fifo;
  output \priority_reg[1]_rep__2 ;
  output \priority_reg[1]_rep__0 ;
  output \priority_reg[5] ;
  output [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input [2:0]Q;
  input \fill_cnt_reg[1]_0 ;
  input \fill_cnt_reg[1]_1 ;
  input \write_ptr_reg[0]_0 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \fill_cnt[4]_i_3__4_0 ;
  input \fill_cnt[4]_i_3__4_1 ;
  input \fill_cnt[4]_i_3__4_2 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \fill_cnt[4]_i_3__4_3 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input \genblk1[0].mem_reg[0][8]_15 ;
  input \genblk1[0].mem_reg[0][8]_16 ;
  input \fill_cnt[4]_i_3__4_4 ;
  input \fill_cnt[4]_i_3__4_5 ;
  input \fill_cnt[4]_i_3__4_6 ;
  input [3:0]last_spk_in_burst_int1;
  input \AEROUT_ADDR[7]_i_43 ;
  input [8:0]\AEROUT_ADDR[7]_i_100_0 ;
  input \AEROUT_ADDR[7]_i_47 ;
  input \AEROUT_ADDR[7]_i_32 ;
  input CLK;
  input rst_priority;
  input [7:0]\genblk1[1].mem_reg[1][7]_0 ;

  wire [8:0]\AEROUT_ADDR[7]_i_100_0 ;
  wire \AEROUT_ADDR[7]_i_154_n_0 ;
  wire \AEROUT_ADDR[7]_i_219_n_0 ;
  wire \AEROUT_ADDR[7]_i_250_n_0 ;
  wire \AEROUT_ADDR[7]_i_32 ;
  wire \AEROUT_ADDR[7]_i_43 ;
  wire \AEROUT_ADDR[7]_i_47 ;
  wire CLK;
  wire [2:0]Q;
  wire [175:173]data_out_fifo;
  wire empty0;
  wire [0:0]empty_burst_fifo;
  wire empty_i_1__18_n_0;
  wire empty_i_6__22_n_0;
  wire empty_i_7__1_n_0;
  wire \fill_cnt[0]_i_1__18_n_0 ;
  wire \fill_cnt[1]_i_1__5_n_0 ;
  wire \fill_cnt[2]_i_1__18_n_0 ;
  wire \fill_cnt[3]_i_1__18_n_0 ;
  wire \fill_cnt[3]_i_2__18_n_0 ;
  wire \fill_cnt[4]_i_1__18_n_0 ;
  wire \fill_cnt[4]_i_2__18_n_0 ;
  wire \fill_cnt[4]_i_3__4_0 ;
  wire \fill_cnt[4]_i_3__4_1 ;
  wire \fill_cnt[4]_i_3__4_2 ;
  wire \fill_cnt[4]_i_3__4_3 ;
  wire \fill_cnt[4]_i_3__4_4 ;
  wire \fill_cnt[4]_i_3__4_5 ;
  wire \fill_cnt[4]_i_3__4_6 ;
  wire \fill_cnt[4]_i_3__4_n_0 ;
  wire \fill_cnt[4]_i_4__2_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[1]_0 ;
  wire \fill_cnt_reg[1]_1 ;
  wire \fill_cnt_reg[4]_0 ;
  wire \genblk1[0].mem[0][8]_i_1__26_n_0 ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_15 ;
  wire \genblk1[0].mem_reg[0][8]_16 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire [8:0]\genblk1[0].mem_reg[0]_79 ;
  wire \genblk1[1].mem[1][8]_i_1__25_n_0 ;
  wire [7:0]\genblk1[1].mem_reg[1][7]_0 ;
  wire [5:0]\genblk1[1].mem_reg[1][8]_0 ;
  wire [8:0]\genblk1[1].mem_reg[1]_78 ;
  wire \genblk1[2].mem[2][8]_i_1__25_n_0 ;
  wire [8:0]\genblk1[2].mem_reg[2]_77 ;
  wire \genblk1[3].mem[3][8]_i_1__25_n_0 ;
  wire \genblk1[3].mem[3][8]_i_4__17_n_0 ;
  wire [8:0]\genblk1[3].mem_reg[3]_76 ;
  wire [19:19]last_spk_in_burst_fifo;
  wire [3:0]last_spk_in_burst_int1;
  wire [4:1]p_0_in;
  wire pop_req_n073_out;
  wire \priority_reg[1]_rep__0 ;
  wire \priority_reg[1]_rep__2 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire push_req_n075_out;
  wire \read_ptr[0]_i_1__18_n_0 ;
  wire \read_ptr[1]_i_1__18_n_0 ;
  wire [1:0]read_ptr_reg;
  wire rst_priority;
  wire \write_ptr[0]_i_1__18_n_0 ;
  wire \write_ptr[4]_i_1__18_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h37F7)) 
    \AEROUT_ADDR[7]_i_100 
       (.I0(\AEROUT_ADDR[7]_i_219_n_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_43 ),
        .O(\priority_reg[5] ));
  LUT4 #(
    .INIT(16'h37F7)) 
    \AEROUT_ADDR[7]_i_115 
       (.I0(\AEROUT_ADDR[7]_i_250_n_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_47 ),
        .O(\priority_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_154 
       (.I0(data_out_fifo[173]),
        .I1(\AEROUT_ADDR[7]_i_100_0 [6]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_100_0 [0]),
        .I5(\AEROUT_ADDR[7]_i_100_0 [3]),
        .O(\AEROUT_ADDR[7]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_219 
       (.I0(data_out_fifo[175]),
        .I1(\AEROUT_ADDR[7]_i_100_0 [8]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_100_0 [2]),
        .I5(\AEROUT_ADDR[7]_i_100_0 [5]),
        .O(\AEROUT_ADDR[7]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \AEROUT_ADDR[7]_i_250 
       (.I0(data_out_fifo[174]),
        .I1(\AEROUT_ADDR[7]_i_100_0 [7]),
        .I2(last_spk_in_burst_int1[2]),
        .I3(last_spk_in_burst_int1[3]),
        .I4(\AEROUT_ADDR[7]_i_100_0 [1]),
        .I5(\AEROUT_ADDR[7]_i_100_0 [4]),
        .O(\AEROUT_ADDR[7]_i_250_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_340 
       (.I0(\genblk1[1].mem_reg[1]_78 [2]),
        .I1(\genblk1[0].mem_reg[0]_79 [2]),
        .I2(\genblk1[3].mem_reg[3]_76 [2]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [2]),
        .O(data_out_fifo[173]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_406 
       (.I0(\genblk1[1].mem_reg[1]_78 [8]),
        .I1(\genblk1[0].mem_reg[0]_79 [8]),
        .I2(\genblk1[3].mem_reg[3]_76 [8]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [8]),
        .O(\genblk1[1].mem_reg[1][8]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_472 
       (.I0(\genblk1[1].mem_reg[1]_78 [4]),
        .I1(\genblk1[0].mem_reg[0]_79 [4]),
        .I2(\genblk1[3].mem_reg[3]_76 [4]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [4]),
        .O(data_out_fifo[175]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_503 
       (.I0(\genblk1[1].mem_reg[1]_78 [7]),
        .I1(\genblk1[0].mem_reg[0]_79 [7]),
        .I2(\genblk1[3].mem_reg[3]_76 [7]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [7]),
        .O(\genblk1[1].mem_reg[1][8]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_544 
       (.I0(\genblk1[1].mem_reg[1]_78 [3]),
        .I1(\genblk1[0].mem_reg[0]_79 [3]),
        .I2(\genblk1[3].mem_reg[3]_76 [3]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [3]),
        .O(data_out_fifo[174]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_690 
       (.I0(\genblk1[1].mem_reg[1]_78 [6]),
        .I1(\genblk1[0].mem_reg[0]_79 [6]),
        .I2(\genblk1[3].mem_reg[3]_76 [6]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [6]),
        .O(\genblk1[1].mem_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'h37F7)) 
    \AEROUT_ADDR[7]_i_70 
       (.I0(\AEROUT_ADDR[7]_i_154_n_0 ),
        .I1(last_spk_in_burst_int1[0]),
        .I2(last_spk_in_burst_int1[1]),
        .I3(\AEROUT_ADDR[7]_i_32 ),
        .O(\priority_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_762 
       (.I0(\genblk1[1].mem_reg[1]_78 [0]),
        .I1(\genblk1[0].mem_reg[0]_79 [0]),
        .I2(\genblk1[3].mem_reg[3]_76 [0]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [0]),
        .O(\genblk1[1].mem_reg[1][8]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_874 
       (.I0(\genblk1[1].mem_reg[1]_78 [1]),
        .I1(\genblk1[0].mem_reg[0]_79 [1]),
        .I2(\genblk1[3].mem_reg[3]_76 [1]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [1]),
        .O(\genblk1[1].mem_reg[1][8]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \AEROUT_ADDR[7]_i_890 
       (.I0(\genblk1[1].mem_reg[1]_78 [5]),
        .I1(\genblk1[0].mem_reg[0]_79 [5]),
        .I2(\genblk1[3].mem_reg[3]_76 [5]),
        .I3(read_ptr_reg[1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[2].mem_reg[2]_77 [5]),
        .O(\genblk1[1].mem_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'hC808)) 
    empty_i_1__18
       (.I0(empty0),
        .I1(push_req_n075_out),
        .I2(pop_req_n073_out),
        .I3(empty_burst_fifo),
        .O(empty_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_2__17
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF4FFF4)) 
    empty_i_3__26
       (.I0(\fill_cnt_reg[4]_0 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(empty_i_6__22_n_0),
        .I3(empty_i_7__1_n_0),
        .I4(\write_ptr_reg[0]_0 ),
        .I5(\genblk1[0].mem_reg[0][8]_1 ),
        .O(push_req_n075_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    empty_i_4__5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\fill_cnt_reg[1]_0 ),
        .I4(\fill_cnt_reg[1]_1 ),
        .I5(empty_burst_fifo),
        .O(pop_req_n073_out));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    empty_i_6__22
       (.I0(\fill_cnt[4]_i_3__4_4 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\fill_cnt[4]_i_3__4_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_16 ),
        .I4(\fill_cnt[4]_i_3__4_6 ),
        .I5(\genblk1[0].mem_reg[0][8]_14 ),
        .O(empty_i_6__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    empty_i_7__1
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty_i_7__1_n_0));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__18_n_0),
        .PRE(rst_priority),
        .Q(empty_burst_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__18 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    \fill_cnt[1]_i_1__5 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n073_out),
        .I3(push_req_n075_out),
        .I4(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF0020AABA5545)) 
    \fill_cnt[2]_i_1__18 
       (.I0(fill_cnt_reg[0]),
        .I1(empty_burst_fifo),
        .I2(pop_req_n073_out),
        .I3(push_req_n075_out),
        .I4(fill_cnt_reg[2]),
        .I5(fill_cnt_reg[1]),
        .O(\fill_cnt[2]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \fill_cnt[3]_i_1__18 
       (.I0(push_req_n075_out),
        .I1(\fill_cnt[3]_i_2__18_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[2]),
        .O(\fill_cnt[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fill_cnt[3]_i_2__18 
       (.I0(pop_req_n073_out),
        .I1(empty_burst_fifo),
        .O(\fill_cnt[3]_i_2__18_n_0 ));
  LUT4 #(
    .INIT(16'h101C)) 
    \fill_cnt[4]_i_1__18 
       (.I0(empty_burst_fifo),
        .I1(push_req_n075_out),
        .I2(pop_req_n073_out),
        .I3(empty0),
        .O(\fill_cnt[4]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__18 
       (.I0(fill_cnt_reg[1]),
        .I1(fill_cnt_reg[0]),
        .I2(\fill_cnt[4]_i_3__4_n_0 ),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \fill_cnt[4]_i_3__4 
       (.I0(\fill_cnt[3]_i_2__18_n_0 ),
        .I1(\fill_cnt[4]_i_4__2_n_0 ),
        .I2(empty_i_7__1_n_0),
        .I3(empty_i_6__22_n_0),
        .I4(\genblk1[0].mem_reg[0][8]_0 ),
        .I5(\fill_cnt_reg[4]_0 ),
        .O(\fill_cnt[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \fill_cnt[4]_i_4__2 
       (.I0(\genblk1[0].mem_reg[0][8]_1 ),
        .I1(\fill_cnt[4]_i_3__4_0 ),
        .I2(\fill_cnt[4]_i_3__4_1 ),
        .I3(\fill_cnt[4]_i_3__4_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_2 ),
        .I5(\fill_cnt[4]_i_3__4_3 ),
        .O(\fill_cnt[4]_i_4__2_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[0]_i_1__18_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[1]_i_1__5_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[2]_i_1__18_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[3]_i_1__18_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(\fill_cnt[4]_i_2__18_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][8]_i_1__26 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[3]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[2]),
        .I5(push_req_n075_out),
        .O(\genblk1[0].mem[0][8]_i_1__26_n_0 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_79 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_79 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_79 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_79 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_79 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_79 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_79 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_79 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\genblk1[0].mem[0][8]_i_1__26_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[0].mem_reg[0]_79 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[1].mem[1][8]_i_1__25 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n075_out),
        .O(\genblk1[1].mem[1][8]_i_1__25_n_0 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_78 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_78 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_78 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_78 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_78 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_78 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_78 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_78 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\genblk1[1].mem[1][8]_i_1__25_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[1].mem_reg[1]_78 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[2].mem[2][8]_i_1__25 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[3]),
        .I2(write_ptr_reg[4]),
        .I3(write_ptr_reg[2]),
        .I4(write_ptr_reg[1]),
        .I5(push_req_n075_out),
        .O(\genblk1[2].mem[2][8]_i_1__25_n_0 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_77 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_77 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_77 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_77 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_77 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_77 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_77 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_77 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\genblk1[2].mem[2][8]_i_1__25_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[2].mem_reg[2]_77 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[3].mem[3][8]_i_1__25 
       (.I0(write_ptr_reg[3]),
        .I1(write_ptr_reg[4]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[1]),
        .I4(write_ptr_reg[0]),
        .I5(push_req_n075_out),
        .O(\genblk1[3].mem[3][8]_i_1__25_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \genblk1[3].mem[3][8]_i_2__50 
       (.I0(\priority_reg[1]_rep__2 ),
        .I1(\genblk1[0].mem_reg[0][8]_0 ),
        .I2(\genblk1[3].mem[3][8]_i_4__17_n_0 ),
        .I3(\genblk1[0].mem_reg[0][8]_1 ),
        .I4(\priority_reg[1]_rep__0 ),
        .O(last_spk_in_burst_fifo));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \genblk1[3].mem[3][8]_i_3__20 
       (.I0(\genblk1[0].mem_reg[0][8]_7 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\genblk1[0].mem_reg[0][8]_9 ),
        .I3(\genblk1[0].mem_reg[0][8]_10 ),
        .I4(\genblk1[0].mem_reg[0][8]_11 ),
        .O(\priority_reg[1]_rep__2 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \genblk1[3].mem[3][8]_i_4__17 
       (.I0(\genblk1[0].mem_reg[0][8]_12 ),
        .I1(\genblk1[0].mem_reg[0][8]_8 ),
        .I2(\genblk1[0].mem_reg[0][8]_13 ),
        .I3(\genblk1[0].mem_reg[0][8]_14 ),
        .I4(\genblk1[0].mem_reg[0][8]_15 ),
        .I5(\genblk1[0].mem_reg[0][8]_16 ),
        .O(\genblk1[3].mem[3][8]_i_4__17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \genblk1[3].mem[3][8]_i_4__4 
       (.I0(\genblk1[0].mem_reg[0][8]_3 ),
        .I1(\genblk1[0].mem_reg[0][8]_4 ),
        .I2(\genblk1[0].mem_reg[0][8]_5 ),
        .I3(\genblk1[0].mem_reg[0][8]_2 ),
        .I4(\genblk1[0].mem_reg[0][8]_6 ),
        .O(\priority_reg[1]_rep__0 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_76 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_76 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_76 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_76 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_76 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_76 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_76 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(\genblk1[1].mem_reg[1][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_76 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\genblk1[3].mem[3][8]_i_1__25_n_0 ),
        .D(last_spk_in_burst_fifo),
        .Q(\genblk1[3].mem_reg[3]_76 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \read_ptr[0]_i_1__18 
       (.I0(pop_req_n073_out),
        .I1(read_ptr_reg[0]),
        .O(\read_ptr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \read_ptr[1]_i_1__18 
       (.I0(read_ptr_reg[0]),
        .I1(pop_req_n073_out),
        .I2(read_ptr_reg[1]),
        .O(\read_ptr[1]_i_1__18_n_0 ));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[0]_i_1__18_n_0 ),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\read_ptr[1]_i_1__18_n_0 ),
        .Q(read_ptr_reg[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__18 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__18 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__18 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__18 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__18 
       (.I0(push_req_n075_out),
        .O(\write_ptr[4]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__18 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(\write_ptr[0]_i_1__18_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__18_n_0 ),
        .CLR(rst_priority),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module ODIN_design_ODIN_0_0_fifo__parameterized0
   (\write_ptr_reg[2]_0 ,
    \write_ptr_reg[2]_1 ,
    \write_ptr_reg[2]_2 ,
    \write_ptr_reg[2]_3 ,
    \write_ptr_reg[2]_4 ,
    \write_ptr_reg[2]_5 ,
    \write_ptr_reg[2]_6 ,
    \write_ptr_reg[2]_7 ,
    \write_ptr_reg[2]_8 ,
    \write_ptr_reg[2]_9 ,
    \write_ptr_reg[2]_10 ,
    \write_ptr_reg[2]_11 ,
    \write_ptr_reg[2]_12 ,
    \write_ptr_reg[2]_13 ,
    \write_ptr_reg[2]_14 ,
    \write_ptr_reg[2]_15 ,
    \write_ptr_reg[2]_16 ,
    \write_ptr_reg[2]_17 ,
    \write_ptr_reg[2]_18 ,
    \write_ptr_reg[2]_19 ,
    \write_ptr_reg[2]_20 ,
    \write_ptr_reg[2]_21 ,
    \write_ptr_reg[2]_22 ,
    \write_ptr_reg[2]_23 ,
    \write_ptr_reg[2]_24 ,
    \write_ptr_reg[2]_25 ,
    \write_ptr_reg[2]_26 ,
    \write_ptr_reg[2]_27 ,
    \write_ptr_reg[2]_28 ,
    \write_ptr_reg[2]_29 ,
    \write_ptr_reg[2]_30 ,
    \write_ptr_reg[2]_31 ,
    empty_main,
    AERIN_REQ_sync_reg,
    \fill_cnt_reg[2]_0 ,
    SCHED_FULL,
    AERIN_REQ_sync_reg_0,
    SCHED_EMPTY,
    SPI_GATE_ACTIVITY_sync_reg,
    SCHED_DATA_OUT,
    \read_ptr_reg[4]_0 ,
    \read_ptr_reg[4]_1 ,
    \read_ptr_reg[4]_2 ,
    \read_ptr_reg[4]_3 ,
    \read_ptr_reg[4]_4 ,
    \read_ptr_reg[4]_5 ,
    \read_ptr_reg[4]_6 ,
    empty_reg_0,
    \fill_cnt_reg[0]_0 ,
    \FSM_sequential_state[1]_i_5 ,
    AERIN_REQ_sync,
    \FSM_sequential_state[1]_i_5_0 ,
    AERIN_ADDR,
    SPI_GATE_ACTIVITY_sync,
    \fill_cnt_reg[0]_1 ,
    \AEROUT_ADDR_reg[0] ,
    \AEROUT_ADDR_reg[0]_0 ,
    CLK,
    RST_sync,
    \genblk1[31].mem_reg[31][7]_0 ,
    \genblk1[0].mem_reg[0][12]_0 ,
    CTRL_SCHED_VIRTS,
    \genblk1[1].mem_reg[1][12]_0 ,
    \genblk1[2].mem_reg[2][12]_0 ,
    \genblk1[3].mem_reg[3][12]_0 ,
    \genblk1[4].mem_reg[4][12]_0 ,
    \genblk1[5].mem_reg[5][12]_0 ,
    \genblk1[6].mem_reg[6][12]_0 ,
    \genblk1[7].mem_reg[7][12]_0 ,
    \genblk1[8].mem_reg[8][12]_0 ,
    \genblk1[9].mem_reg[9][12]_0 ,
    \genblk1[10].mem_reg[10][12]_0 ,
    \genblk1[11].mem_reg[11][12]_0 ,
    \genblk1[12].mem_reg[12][12]_0 ,
    \genblk1[13].mem_reg[13][12]_0 ,
    \genblk1[14].mem_reg[14][12]_0 ,
    \genblk1[15].mem_reg[15][12]_0 ,
    \genblk1[16].mem_reg[16][12]_0 ,
    \genblk1[17].mem_reg[17][12]_0 ,
    \genblk1[18].mem_reg[18][12]_0 ,
    \genblk1[19].mem_reg[19][12]_0 ,
    \genblk1[20].mem_reg[20][12]_0 ,
    \genblk1[21].mem_reg[21][12]_0 ,
    \genblk1[22].mem_reg[22][12]_0 ,
    \genblk1[23].mem_reg[23][12]_0 ,
    \genblk1[24].mem_reg[24][12]_0 ,
    \genblk1[25].mem_reg[25][12]_0 ,
    \genblk1[26].mem_reg[26][12]_0 ,
    \genblk1[27].mem_reg[27][12]_0 ,
    \genblk1[28].mem_reg[28][12]_0 ,
    \genblk1[29].mem_reg[29][12]_0 ,
    \genblk1[30].mem_reg[30][12]_0 ,
    \genblk1[31].mem_reg[31][12]_0 ,
    E);
  output \write_ptr_reg[2]_0 ;
  output \write_ptr_reg[2]_1 ;
  output \write_ptr_reg[2]_2 ;
  output \write_ptr_reg[2]_3 ;
  output \write_ptr_reg[2]_4 ;
  output \write_ptr_reg[2]_5 ;
  output \write_ptr_reg[2]_6 ;
  output \write_ptr_reg[2]_7 ;
  output \write_ptr_reg[2]_8 ;
  output \write_ptr_reg[2]_9 ;
  output \write_ptr_reg[2]_10 ;
  output \write_ptr_reg[2]_11 ;
  output \write_ptr_reg[2]_12 ;
  output \write_ptr_reg[2]_13 ;
  output \write_ptr_reg[2]_14 ;
  output \write_ptr_reg[2]_15 ;
  output \write_ptr_reg[2]_16 ;
  output \write_ptr_reg[2]_17 ;
  output \write_ptr_reg[2]_18 ;
  output \write_ptr_reg[2]_19 ;
  output \write_ptr_reg[2]_20 ;
  output \write_ptr_reg[2]_21 ;
  output \write_ptr_reg[2]_22 ;
  output \write_ptr_reg[2]_23 ;
  output \write_ptr_reg[2]_24 ;
  output \write_ptr_reg[2]_25 ;
  output \write_ptr_reg[2]_26 ;
  output \write_ptr_reg[2]_27 ;
  output \write_ptr_reg[2]_28 ;
  output \write_ptr_reg[2]_29 ;
  output \write_ptr_reg[2]_30 ;
  output \write_ptr_reg[2]_31 ;
  output empty_main;
  output AERIN_REQ_sync_reg;
  output \fill_cnt_reg[2]_0 ;
  output SCHED_FULL;
  output AERIN_REQ_sync_reg_0;
  output SCHED_EMPTY;
  output SPI_GATE_ACTIVITY_sync_reg;
  output [5:0]SCHED_DATA_OUT;
  output \read_ptr_reg[4]_0 ;
  output \read_ptr_reg[4]_1 ;
  output \read_ptr_reg[4]_2 ;
  output \read_ptr_reg[4]_3 ;
  output \read_ptr_reg[4]_4 ;
  output \read_ptr_reg[4]_5 ;
  output \read_ptr_reg[4]_6 ;
  input empty_reg_0;
  input \fill_cnt_reg[0]_0 ;
  input \FSM_sequential_state[1]_i_5 ;
  input AERIN_REQ_sync;
  input \FSM_sequential_state[1]_i_5_0 ;
  input [0:0]AERIN_ADDR;
  input SPI_GATE_ACTIVITY_sync;
  input \fill_cnt_reg[0]_1 ;
  input \AEROUT_ADDR_reg[0] ;
  input \AEROUT_ADDR_reg[0]_0 ;
  input CLK;
  input RST_sync;
  input [7:0]\genblk1[31].mem_reg[31][7]_0 ;
  input \genblk1[0].mem_reg[0][12]_0 ;
  input [4:0]CTRL_SCHED_VIRTS;
  input \genblk1[1].mem_reg[1][12]_0 ;
  input \genblk1[2].mem_reg[2][12]_0 ;
  input \genblk1[3].mem_reg[3][12]_0 ;
  input \genblk1[4].mem_reg[4][12]_0 ;
  input \genblk1[5].mem_reg[5][12]_0 ;
  input \genblk1[6].mem_reg[6][12]_0 ;
  input \genblk1[7].mem_reg[7][12]_0 ;
  input \genblk1[8].mem_reg[8][12]_0 ;
  input \genblk1[9].mem_reg[9][12]_0 ;
  input \genblk1[10].mem_reg[10][12]_0 ;
  input \genblk1[11].mem_reg[11][12]_0 ;
  input \genblk1[12].mem_reg[12][12]_0 ;
  input \genblk1[13].mem_reg[13][12]_0 ;
  input \genblk1[14].mem_reg[14][12]_0 ;
  input \genblk1[15].mem_reg[15][12]_0 ;
  input \genblk1[16].mem_reg[16][12]_0 ;
  input \genblk1[17].mem_reg[17][12]_0 ;
  input \genblk1[18].mem_reg[18][12]_0 ;
  input \genblk1[19].mem_reg[19][12]_0 ;
  input \genblk1[20].mem_reg[20][12]_0 ;
  input \genblk1[21].mem_reg[21][12]_0 ;
  input \genblk1[22].mem_reg[22][12]_0 ;
  input \genblk1[23].mem_reg[23][12]_0 ;
  input \genblk1[24].mem_reg[24][12]_0 ;
  input \genblk1[25].mem_reg[25][12]_0 ;
  input \genblk1[26].mem_reg[26][12]_0 ;
  input \genblk1[27].mem_reg[27][12]_0 ;
  input \genblk1[28].mem_reg[28][12]_0 ;
  input \genblk1[29].mem_reg[29][12]_0 ;
  input \genblk1[30].mem_reg[30][12]_0 ;
  input \genblk1[31].mem_reg[31][12]_0 ;
  input [0:0]E;

  wire [0:0]AERIN_ADDR;
  wire AERIN_REQ_sync;
  wire AERIN_REQ_sync_reg;
  wire AERIN_REQ_sync_reg_0;
  wire \AEROUT_ADDR[0]_i_17_n_0 ;
  wire \AEROUT_ADDR[0]_i_18_n_0 ;
  wire \AEROUT_ADDR[0]_i_19_n_0 ;
  wire \AEROUT_ADDR[0]_i_20_n_0 ;
  wire \AEROUT_ADDR[0]_i_21_n_0 ;
  wire \AEROUT_ADDR[0]_i_22_n_0 ;
  wire \AEROUT_ADDR[0]_i_23_n_0 ;
  wire \AEROUT_ADDR[0]_i_24_n_0 ;
  wire \AEROUT_ADDR[1]_i_12_n_0 ;
  wire \AEROUT_ADDR[1]_i_13_n_0 ;
  wire \AEROUT_ADDR[1]_i_14_n_0 ;
  wire \AEROUT_ADDR[1]_i_15_n_0 ;
  wire \AEROUT_ADDR[1]_i_16_n_0 ;
  wire \AEROUT_ADDR[1]_i_17_n_0 ;
  wire \AEROUT_ADDR[1]_i_18_n_0 ;
  wire \AEROUT_ADDR[1]_i_19_n_0 ;
  wire \AEROUT_ADDR[2]_i_14_n_0 ;
  wire \AEROUT_ADDR[2]_i_15_n_0 ;
  wire \AEROUT_ADDR[2]_i_16_n_0 ;
  wire \AEROUT_ADDR[2]_i_17_n_0 ;
  wire \AEROUT_ADDR[2]_i_18_n_0 ;
  wire \AEROUT_ADDR[2]_i_19_n_0 ;
  wire \AEROUT_ADDR[2]_i_20_n_0 ;
  wire \AEROUT_ADDR[2]_i_21_n_0 ;
  wire \AEROUT_ADDR[3]_i_12_n_0 ;
  wire \AEROUT_ADDR[3]_i_13_n_0 ;
  wire \AEROUT_ADDR[3]_i_14_n_0 ;
  wire \AEROUT_ADDR[3]_i_15_n_0 ;
  wire \AEROUT_ADDR[3]_i_16_n_0 ;
  wire \AEROUT_ADDR[3]_i_17_n_0 ;
  wire \AEROUT_ADDR[3]_i_18_n_0 ;
  wire \AEROUT_ADDR[3]_i_19_n_0 ;
  wire \AEROUT_ADDR[4]_i_14_n_0 ;
  wire \AEROUT_ADDR[4]_i_15_n_0 ;
  wire \AEROUT_ADDR[4]_i_16_n_0 ;
  wire \AEROUT_ADDR[4]_i_17_n_0 ;
  wire \AEROUT_ADDR[4]_i_18_n_0 ;
  wire \AEROUT_ADDR[4]_i_19_n_0 ;
  wire \AEROUT_ADDR[4]_i_20_n_0 ;
  wire \AEROUT_ADDR[4]_i_21_n_0 ;
  wire \AEROUT_ADDR[7]_i_54_n_0 ;
  wire \AEROUT_ADDR[7]_i_55_n_0 ;
  wire \AEROUT_ADDR[7]_i_56_n_0 ;
  wire \AEROUT_ADDR[7]_i_57_n_0 ;
  wire \AEROUT_ADDR[7]_i_58_n_0 ;
  wire \AEROUT_ADDR[7]_i_59_n_0 ;
  wire \AEROUT_ADDR[7]_i_60_n_0 ;
  wire \AEROUT_ADDR[7]_i_61_n_0 ;
  wire \AEROUT_ADDR_reg[0] ;
  wire \AEROUT_ADDR_reg[0]_0 ;
  wire \AEROUT_ADDR_reg[0]_i_10_n_0 ;
  wire \AEROUT_ADDR_reg[0]_i_11_n_0 ;
  wire \AEROUT_ADDR_reg[0]_i_12_n_0 ;
  wire \AEROUT_ADDR_reg[0]_i_13_n_0 ;
  wire \AEROUT_ADDR_reg[0]_i_6_n_0 ;
  wire \AEROUT_ADDR_reg[0]_i_7_n_0 ;
  wire \AEROUT_ADDR_reg[1]_i_10_n_0 ;
  wire \AEROUT_ADDR_reg[1]_i_7_n_0 ;
  wire \AEROUT_ADDR_reg[1]_i_8_n_0 ;
  wire \AEROUT_ADDR_reg[1]_i_9_n_0 ;
  wire \AEROUT_ADDR_reg[2]_i_10_n_0 ;
  wire \AEROUT_ADDR_reg[2]_i_11_n_0 ;
  wire \AEROUT_ADDR_reg[2]_i_12_n_0 ;
  wire \AEROUT_ADDR_reg[2]_i_9_n_0 ;
  wire \AEROUT_ADDR_reg[3]_i_10_n_0 ;
  wire \AEROUT_ADDR_reg[3]_i_7_n_0 ;
  wire \AEROUT_ADDR_reg[3]_i_8_n_0 ;
  wire \AEROUT_ADDR_reg[3]_i_9_n_0 ;
  wire \AEROUT_ADDR_reg[4]_i_10_n_0 ;
  wire \AEROUT_ADDR_reg[4]_i_11_n_0 ;
  wire \AEROUT_ADDR_reg[4]_i_12_n_0 ;
  wire \AEROUT_ADDR_reg[4]_i_9_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_24_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_25_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_26_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_27_n_0 ;
  wire CLK;
  wire [4:0]CTRL_SCHED_VIRTS;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_8_n_0 ;
  wire \FSM_sequential_state[1]_i_5 ;
  wire \FSM_sequential_state[1]_i_5_0 ;
  wire RST_sync;
  wire [5:0]SCHED_DATA_OUT;
  wire SCHED_EMPTY;
  wire SCHED_FULL;
  wire SPI_GATE_ACTIVITY_sync;
  wire SPI_GATE_ACTIVITY_sync_reg;
  wire SRAM_reg_0_i_100_n_0;
  wire SRAM_reg_0_i_102_n_0;
  wire SRAM_reg_0_i_103_n_0;
  wire SRAM_reg_0_i_104_n_0;
  wire SRAM_reg_0_i_105_n_0;
  wire SRAM_reg_0_i_106_n_0;
  wire SRAM_reg_0_i_107_n_0;
  wire SRAM_reg_0_i_108_n_0;
  wire SRAM_reg_0_i_109_n_0;
  wire SRAM_reg_0_i_70_n_0;
  wire SRAM_reg_0_i_71_n_0;
  wire SRAM_reg_0_i_72_n_0;
  wire SRAM_reg_0_i_73_n_0;
  wire SRAM_reg_0_i_75_n_0;
  wire SRAM_reg_0_i_76__0_n_0;
  wire SRAM_reg_0_i_77_n_0;
  wire SRAM_reg_0_i_78_n_0;
  wire SRAM_reg_0_i_93_n_0;
  wire SRAM_reg_0_i_94_n_0;
  wire SRAM_reg_0_i_95_n_0;
  wire SRAM_reg_0_i_96_n_0;
  wire SRAM_reg_0_i_97_n_0;
  wire SRAM_reg_0_i_98_n_0;
  wire SRAM_reg_0_i_99_n_0;
  wire SRAM_reg_1_i_328_n_0;
  wire SRAM_reg_1_i_329_n_0;
  wire SRAM_reg_1_i_330_n_0;
  wire SRAM_reg_1_i_377_n_0;
  wire SRAM_reg_1_i_378_n_0;
  wire SRAM_reg_1_i_379_n_0;
  wire SRAM_reg_1_i_380_n_0;
  wire SRAM_reg_1_i_381_n_0;
  wire SRAM_reg_1_i_382_n_0;
  wire SRAM_reg_1_i_392_n_0;
  wire SRAM_reg_1_i_393_n_0;
  wire SRAM_reg_1_i_394_n_0;
  wire SRAM_reg_1_i_395_n_0;
  wire empty0;
  wire empty_i_1__56_n_0;
  wire empty_main;
  wire empty_reg_0;
  wire \fill_cnt[0]_i_1__56_n_0 ;
  wire \fill_cnt[1]_i_1_n_0 ;
  wire \fill_cnt[2]_i_1__56_n_0 ;
  wire \fill_cnt[3]_i_1__56_n_0 ;
  wire \fill_cnt[4]_i_1__56_n_0 ;
  wire \fill_cnt[4]_i_2__56_n_0 ;
  wire \fill_cnt[4]_i_3__56_n_0 ;
  wire [4:0]fill_cnt_reg;
  wire \fill_cnt_reg[0]_0 ;
  wire \fill_cnt_reg[0]_1 ;
  wire \fill_cnt_reg[2]_0 ;
  wire \genblk1[0].mem_reg[0][12]_0 ;
  wire [12:0]\genblk1[0].mem_reg[0]_228 ;
  wire \genblk1[10].mem_reg[10][12]_0 ;
  wire [12:0]\genblk1[10].mem_reg[10]_238 ;
  wire \genblk1[11].mem_reg[11][12]_0 ;
  wire [12:0]\genblk1[11].mem_reg[11]_239 ;
  wire \genblk1[12].mem_reg[12][12]_0 ;
  wire [12:0]\genblk1[12].mem_reg[12]_240 ;
  wire \genblk1[13].mem_reg[13][12]_0 ;
  wire [12:0]\genblk1[13].mem_reg[13]_241 ;
  wire \genblk1[14].mem_reg[14][12]_0 ;
  wire [12:0]\genblk1[14].mem_reg[14]_242 ;
  wire \genblk1[15].mem_reg[15][12]_0 ;
  wire [12:0]\genblk1[15].mem_reg[15]_243 ;
  wire \genblk1[16].mem_reg[16][12]_0 ;
  wire [12:0]\genblk1[16].mem_reg[16]_244 ;
  wire \genblk1[17].mem_reg[17][12]_0 ;
  wire [12:0]\genblk1[17].mem_reg[17]_245 ;
  wire \genblk1[18].mem_reg[18][12]_0 ;
  wire [12:0]\genblk1[18].mem_reg[18]_246 ;
  wire \genblk1[19].mem_reg[19][12]_0 ;
  wire [12:0]\genblk1[19].mem_reg[19]_247 ;
  wire \genblk1[1].mem_reg[1][12]_0 ;
  wire [12:0]\genblk1[1].mem_reg[1]_229 ;
  wire \genblk1[20].mem_reg[20][12]_0 ;
  wire [12:0]\genblk1[20].mem_reg[20]_248 ;
  wire \genblk1[21].mem_reg[21][12]_0 ;
  wire [12:0]\genblk1[21].mem_reg[21]_249 ;
  wire \genblk1[22].mem_reg[22][12]_0 ;
  wire [12:0]\genblk1[22].mem_reg[22]_250 ;
  wire \genblk1[23].mem_reg[23][12]_0 ;
  wire [12:0]\genblk1[23].mem_reg[23]_251 ;
  wire \genblk1[24].mem_reg[24][12]_0 ;
  wire [12:0]\genblk1[24].mem_reg[24]_252 ;
  wire \genblk1[25].mem_reg[25][12]_0 ;
  wire [12:0]\genblk1[25].mem_reg[25]_253 ;
  wire \genblk1[26].mem_reg[26][12]_0 ;
  wire [12:0]\genblk1[26].mem_reg[26]_254 ;
  wire \genblk1[27].mem_reg[27][12]_0 ;
  wire [12:0]\genblk1[27].mem_reg[27]_255 ;
  wire \genblk1[28].mem_reg[28][12]_0 ;
  wire [12:0]\genblk1[28].mem_reg[28]_256 ;
  wire \genblk1[29].mem_reg[29][12]_0 ;
  wire [12:0]\genblk1[29].mem_reg[29]_257 ;
  wire \genblk1[2].mem_reg[2][12]_0 ;
  wire [12:0]\genblk1[2].mem_reg[2]_230 ;
  wire \genblk1[30].mem_reg[30][12]_0 ;
  wire [12:0]\genblk1[30].mem_reg[30]_258 ;
  wire \genblk1[31].mem_reg[31][12]_0 ;
  wire [7:0]\genblk1[31].mem_reg[31][7]_0 ;
  wire [12:0]\genblk1[31].mem_reg[31]_259 ;
  wire \genblk1[3].mem_reg[3][12]_0 ;
  wire [12:0]\genblk1[3].mem_reg[3]_231 ;
  wire \genblk1[4].mem_reg[4][12]_0 ;
  wire [12:0]\genblk1[4].mem_reg[4]_232 ;
  wire \genblk1[5].mem_reg[5][12]_0 ;
  wire [12:0]\genblk1[5].mem_reg[5]_233 ;
  wire \genblk1[6].mem_reg[6][12]_0 ;
  wire [12:0]\genblk1[6].mem_reg[6]_234 ;
  wire \genblk1[7].mem_reg[7][12]_0 ;
  wire [12:0]\genblk1[7].mem_reg[7]_235 ;
  wire \genblk1[8].mem_reg[8][12]_0 ;
  wire [12:0]\genblk1[8].mem_reg[8]_236 ;
  wire \genblk1[9].mem_reg[9][12]_0 ;
  wire [12:0]\genblk1[9].mem_reg[9]_237 ;
  wire [4:1]p_0_in;
  wire [4:0]p_0_in__0;
  wire push_req_n0226_out;
  wire [4:0]read_ptr_reg;
  wire \read_ptr_reg[4]_0 ;
  wire \read_ptr_reg[4]_1 ;
  wire \read_ptr_reg[4]_2 ;
  wire \read_ptr_reg[4]_3 ;
  wire \read_ptr_reg[4]_4 ;
  wire \read_ptr_reg[4]_5 ;
  wire \read_ptr_reg[4]_6 ;
  wire state_core_next_i1_carry_i_31_n_0;
  wire state_core_next_i1_carry_i_32_n_0;
  wire state_core_next_i1_carry_i_33_n_0;
  wire state_core_next_i1_carry_i_34_n_0;
  wire state_core_next_i1_carry_i_35_n_0;
  wire state_core_next_i1_carry_i_36_n_0;
  wire state_core_next_i1_carry_i_37_n_0;
  wire state_core_next_i1_carry_i_38_n_0;
  wire state_core_next_i1_carry_i_39_n_0;
  wire state_core_next_i1_carry_i_40_n_0;
  wire state_core_next_i1_carry_i_41_n_0;
  wire state_core_next_i1_carry_i_42_n_0;
  wire state_core_next_i1_carry_i_43_n_0;
  wire state_core_next_i1_carry_i_44_n_0;
  wire state_core_next_i1_carry_i_45_n_0;
  wire state_core_next_i1_carry_i_46_n_0;
  wire state_core_next_i1_carry_i_47_n_0;
  wire state_core_next_i1_carry_i_48_n_0;
  wire state_core_next_i1_carry_i_49_n_0;
  wire state_core_next_i1_carry_i_50_n_0;
  wire state_core_next_i1_carry_i_51_n_0;
  wire state_core_next_i1_carry_i_52_n_0;
  wire state_core_next_i1_carry_i_53_n_0;
  wire state_core_next_i1_carry_i_54_n_0;
  wire state_core_next_i1_carry_i_55_n_0;
  wire state_core_next_i1_carry_i_56_n_0;
  wire state_core_next_i1_carry_i_57_n_0;
  wire state_core_next_i1_carry_i_58_n_0;
  wire state_core_next_i1_carry_i_59_n_0;
  wire state_core_next_i1_carry_i_60_n_0;
  wire state_core_next_i1_carry_i_61_n_0;
  wire state_core_next_i1_carry_i_62_n_0;
  wire state_core_next_i1_carry_i_63_n_0;
  wire state_core_next_i1_carry_i_64_n_0;
  wire state_core_next_i1_carry_i_65_n_0;
  wire state_core_next_i1_carry_i_66_n_0;
  wire state_core_next_i1_carry_i_67_n_0;
  wire state_core_next_i1_carry_i_68_n_0;
  wire state_core_next_i1_carry_i_69_n_0;
  wire state_inacc_next0_carry_i_20_n_0;
  wire state_inacc_next0_carry_i_21_n_0;
  wire state_inacc_next0_carry_i_22_n_0;
  wire state_inacc_next0_carry_i_39_n_0;
  wire state_inacc_next0_carry_i_40_n_0;
  wire state_inacc_next0_carry_i_41_n_0;
  wire state_inacc_next0_carry_i_42_n_0;
  wire state_inacc_next0_carry_i_43_n_0;
  wire state_inacc_next0_carry_i_44_n_0;
  wire state_inacc_next0_carry_i_77_n_0;
  wire state_inacc_next0_carry_i_78_n_0;
  wire state_inacc_next0_carry_i_79_n_0;
  wire state_inacc_next0_carry_i_80_n_0;
  wire \write_ptr[0]_i_1__56_n_0 ;
  wire \write_ptr[4]_i_1__56_n_0 ;
  wire [4:0]write_ptr_reg;
  wire \write_ptr_reg[2]_0 ;
  wire \write_ptr_reg[2]_1 ;
  wire \write_ptr_reg[2]_10 ;
  wire \write_ptr_reg[2]_11 ;
  wire \write_ptr_reg[2]_12 ;
  wire \write_ptr_reg[2]_13 ;
  wire \write_ptr_reg[2]_14 ;
  wire \write_ptr_reg[2]_15 ;
  wire \write_ptr_reg[2]_16 ;
  wire \write_ptr_reg[2]_17 ;
  wire \write_ptr_reg[2]_18 ;
  wire \write_ptr_reg[2]_19 ;
  wire \write_ptr_reg[2]_2 ;
  wire \write_ptr_reg[2]_20 ;
  wire \write_ptr_reg[2]_21 ;
  wire \write_ptr_reg[2]_22 ;
  wire \write_ptr_reg[2]_23 ;
  wire \write_ptr_reg[2]_24 ;
  wire \write_ptr_reg[2]_25 ;
  wire \write_ptr_reg[2]_26 ;
  wire \write_ptr_reg[2]_27 ;
  wire \write_ptr_reg[2]_28 ;
  wire \write_ptr_reg[2]_29 ;
  wire \write_ptr_reg[2]_3 ;
  wire \write_ptr_reg[2]_30 ;
  wire \write_ptr_reg[2]_31 ;
  wire \write_ptr_reg[2]_4 ;
  wire \write_ptr_reg[2]_5 ;
  wire \write_ptr_reg[2]_6 ;
  wire \write_ptr_reg[2]_7 ;
  wire \write_ptr_reg[2]_8 ;
  wire \write_ptr_reg[2]_9 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_17 
       (.I0(\genblk1[19].mem_reg[19]_247 [0]),
        .I1(\genblk1[18].mem_reg[18]_246 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [0]),
        .O(\AEROUT_ADDR[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_18 
       (.I0(\genblk1[23].mem_reg[23]_251 [0]),
        .I1(\genblk1[22].mem_reg[22]_250 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [0]),
        .O(\AEROUT_ADDR[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_19 
       (.I0(\genblk1[27].mem_reg[27]_255 [0]),
        .I1(\genblk1[26].mem_reg[26]_254 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [0]),
        .O(\AEROUT_ADDR[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_20 
       (.I0(\genblk1[31].mem_reg[31]_259 [0]),
        .I1(\genblk1[30].mem_reg[30]_258 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [0]),
        .O(\AEROUT_ADDR[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_21 
       (.I0(\genblk1[3].mem_reg[3]_231 [0]),
        .I1(\genblk1[2].mem_reg[2]_230 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [0]),
        .O(\AEROUT_ADDR[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_22 
       (.I0(\genblk1[7].mem_reg[7]_235 [0]),
        .I1(\genblk1[6].mem_reg[6]_234 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [0]),
        .O(\AEROUT_ADDR[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_23 
       (.I0(\genblk1[11].mem_reg[11]_239 [0]),
        .I1(\genblk1[10].mem_reg[10]_238 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [0]),
        .O(\AEROUT_ADDR[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[0]_i_24 
       (.I0(\genblk1[15].mem_reg[15]_243 [0]),
        .I1(\genblk1[14].mem_reg[14]_242 [0]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [0]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [0]),
        .O(\AEROUT_ADDR[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    \AEROUT_ADDR[0]_i_3 
       (.I0(\AEROUT_ADDR_reg[0] ),
        .I1(\AEROUT_ADDR_reg[0]_0 ),
        .I2(empty_reg_0),
        .I3(\AEROUT_ADDR_reg[0]_i_6_n_0 ),
        .I4(read_ptr_reg[4]),
        .I5(\AEROUT_ADDR_reg[0]_i_7_n_0 ),
        .O(SCHED_DATA_OUT[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_12 
       (.I0(\genblk1[27].mem_reg[27]_255 [1]),
        .I1(\genblk1[26].mem_reg[26]_254 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [1]),
        .O(\AEROUT_ADDR[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_13 
       (.I0(\genblk1[31].mem_reg[31]_259 [1]),
        .I1(\genblk1[30].mem_reg[30]_258 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [1]),
        .O(\AEROUT_ADDR[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_14 
       (.I0(\genblk1[19].mem_reg[19]_247 [1]),
        .I1(\genblk1[18].mem_reg[18]_246 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [1]),
        .O(\AEROUT_ADDR[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_15 
       (.I0(\genblk1[23].mem_reg[23]_251 [1]),
        .I1(\genblk1[22].mem_reg[22]_250 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [1]),
        .O(\AEROUT_ADDR[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_16 
       (.I0(\genblk1[11].mem_reg[11]_239 [1]),
        .I1(\genblk1[10].mem_reg[10]_238 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [1]),
        .O(\AEROUT_ADDR[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_17 
       (.I0(\genblk1[15].mem_reg[15]_243 [1]),
        .I1(\genblk1[14].mem_reg[14]_242 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [1]),
        .O(\AEROUT_ADDR[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_18 
       (.I0(\genblk1[3].mem_reg[3]_231 [1]),
        .I1(\genblk1[2].mem_reg[2]_230 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [1]),
        .O(\AEROUT_ADDR[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_19 
       (.I0(\genblk1[7].mem_reg[7]_235 [1]),
        .I1(\genblk1[6].mem_reg[6]_234 [1]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [1]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [1]),
        .O(\AEROUT_ADDR[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[1]_i_5 
       (.I0(\AEROUT_ADDR_reg[1]_i_7_n_0 ),
        .I1(\AEROUT_ADDR_reg[1]_i_8_n_0 ),
        .I2(read_ptr_reg[4]),
        .I3(\AEROUT_ADDR_reg[1]_i_9_n_0 ),
        .I4(read_ptr_reg[3]),
        .I5(\AEROUT_ADDR_reg[1]_i_10_n_0 ),
        .O(\read_ptr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_14 
       (.I0(\genblk1[27].mem_reg[27]_255 [2]),
        .I1(\genblk1[26].mem_reg[26]_254 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [2]),
        .O(\AEROUT_ADDR[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_15 
       (.I0(\genblk1[31].mem_reg[31]_259 [2]),
        .I1(\genblk1[30].mem_reg[30]_258 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [2]),
        .O(\AEROUT_ADDR[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_16 
       (.I0(\genblk1[19].mem_reg[19]_247 [2]),
        .I1(\genblk1[18].mem_reg[18]_246 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [2]),
        .O(\AEROUT_ADDR[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_17 
       (.I0(\genblk1[23].mem_reg[23]_251 [2]),
        .I1(\genblk1[22].mem_reg[22]_250 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [2]),
        .O(\AEROUT_ADDR[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_18 
       (.I0(\genblk1[11].mem_reg[11]_239 [2]),
        .I1(\genblk1[10].mem_reg[10]_238 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [2]),
        .O(\AEROUT_ADDR[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_19 
       (.I0(\genblk1[15].mem_reg[15]_243 [2]),
        .I1(\genblk1[14].mem_reg[14]_242 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [2]),
        .O(\AEROUT_ADDR[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_20 
       (.I0(\genblk1[3].mem_reg[3]_231 [2]),
        .I1(\genblk1[2].mem_reg[2]_230 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [2]),
        .O(\AEROUT_ADDR[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_21 
       (.I0(\genblk1[7].mem_reg[7]_235 [2]),
        .I1(\genblk1[6].mem_reg[6]_234 [2]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [2]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [2]),
        .O(\AEROUT_ADDR[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[2]_i_6 
       (.I0(\AEROUT_ADDR_reg[2]_i_9_n_0 ),
        .I1(\AEROUT_ADDR_reg[2]_i_10_n_0 ),
        .I2(read_ptr_reg[4]),
        .I3(\AEROUT_ADDR_reg[2]_i_11_n_0 ),
        .I4(read_ptr_reg[3]),
        .I5(\AEROUT_ADDR_reg[2]_i_12_n_0 ),
        .O(\read_ptr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_12 
       (.I0(\genblk1[27].mem_reg[27]_255 [3]),
        .I1(\genblk1[26].mem_reg[26]_254 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [3]),
        .O(\AEROUT_ADDR[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_13 
       (.I0(\genblk1[31].mem_reg[31]_259 [3]),
        .I1(\genblk1[30].mem_reg[30]_258 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [3]),
        .O(\AEROUT_ADDR[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_14 
       (.I0(\genblk1[19].mem_reg[19]_247 [3]),
        .I1(\genblk1[18].mem_reg[18]_246 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [3]),
        .O(\AEROUT_ADDR[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_15 
       (.I0(\genblk1[23].mem_reg[23]_251 [3]),
        .I1(\genblk1[22].mem_reg[22]_250 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [3]),
        .O(\AEROUT_ADDR[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_16 
       (.I0(\genblk1[11].mem_reg[11]_239 [3]),
        .I1(\genblk1[10].mem_reg[10]_238 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [3]),
        .O(\AEROUT_ADDR[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_17 
       (.I0(\genblk1[15].mem_reg[15]_243 [3]),
        .I1(\genblk1[14].mem_reg[14]_242 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [3]),
        .O(\AEROUT_ADDR[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_18 
       (.I0(\genblk1[3].mem_reg[3]_231 [3]),
        .I1(\genblk1[2].mem_reg[2]_230 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [3]),
        .O(\AEROUT_ADDR[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_19 
       (.I0(\genblk1[7].mem_reg[7]_235 [3]),
        .I1(\genblk1[6].mem_reg[6]_234 [3]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [3]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [3]),
        .O(\AEROUT_ADDR[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[3]_i_5 
       (.I0(\AEROUT_ADDR_reg[3]_i_7_n_0 ),
        .I1(\AEROUT_ADDR_reg[3]_i_8_n_0 ),
        .I2(read_ptr_reg[4]),
        .I3(\AEROUT_ADDR_reg[3]_i_9_n_0 ),
        .I4(read_ptr_reg[3]),
        .I5(\AEROUT_ADDR_reg[3]_i_10_n_0 ),
        .O(\read_ptr_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_14 
       (.I0(\genblk1[27].mem_reg[27]_255 [4]),
        .I1(\genblk1[26].mem_reg[26]_254 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [4]),
        .O(\AEROUT_ADDR[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_15 
       (.I0(\genblk1[31].mem_reg[31]_259 [4]),
        .I1(\genblk1[30].mem_reg[30]_258 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [4]),
        .O(\AEROUT_ADDR[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_16 
       (.I0(\genblk1[19].mem_reg[19]_247 [4]),
        .I1(\genblk1[18].mem_reg[18]_246 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [4]),
        .O(\AEROUT_ADDR[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_17 
       (.I0(\genblk1[23].mem_reg[23]_251 [4]),
        .I1(\genblk1[22].mem_reg[22]_250 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [4]),
        .O(\AEROUT_ADDR[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_18 
       (.I0(\genblk1[11].mem_reg[11]_239 [4]),
        .I1(\genblk1[10].mem_reg[10]_238 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [4]),
        .O(\AEROUT_ADDR[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_19 
       (.I0(\genblk1[15].mem_reg[15]_243 [4]),
        .I1(\genblk1[14].mem_reg[14]_242 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [4]),
        .O(\AEROUT_ADDR[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_20 
       (.I0(\genblk1[3].mem_reg[3]_231 [4]),
        .I1(\genblk1[2].mem_reg[2]_230 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [4]),
        .O(\AEROUT_ADDR[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_21 
       (.I0(\genblk1[7].mem_reg[7]_235 [4]),
        .I1(\genblk1[6].mem_reg[6]_234 [4]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [4]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [4]),
        .O(\AEROUT_ADDR[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[4]_i_7 
       (.I0(\AEROUT_ADDR_reg[4]_i_9_n_0 ),
        .I1(\AEROUT_ADDR_reg[4]_i_10_n_0 ),
        .I2(read_ptr_reg[4]),
        .I3(\AEROUT_ADDR_reg[4]_i_11_n_0 ),
        .I4(read_ptr_reg[3]),
        .I5(\AEROUT_ADDR_reg[4]_i_12_n_0 ),
        .O(\read_ptr_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_14 
       (.I0(\AEROUT_ADDR_reg[7]_i_24_n_0 ),
        .I1(\AEROUT_ADDR_reg[7]_i_25_n_0 ),
        .I2(read_ptr_reg[4]),
        .I3(\AEROUT_ADDR_reg[7]_i_26_n_0 ),
        .I4(read_ptr_reg[3]),
        .I5(\AEROUT_ADDR_reg[7]_i_27_n_0 ),
        .O(\read_ptr_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_54 
       (.I0(\genblk1[27].mem_reg[27]_255 [7]),
        .I1(\genblk1[26].mem_reg[26]_254 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [7]),
        .O(\AEROUT_ADDR[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_55 
       (.I0(\genblk1[31].mem_reg[31]_259 [7]),
        .I1(\genblk1[30].mem_reg[30]_258 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [7]),
        .O(\AEROUT_ADDR[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_56 
       (.I0(\genblk1[19].mem_reg[19]_247 [7]),
        .I1(\genblk1[18].mem_reg[18]_246 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [7]),
        .O(\AEROUT_ADDR[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_57 
       (.I0(\genblk1[23].mem_reg[23]_251 [7]),
        .I1(\genblk1[22].mem_reg[22]_250 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [7]),
        .O(\AEROUT_ADDR[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_58 
       (.I0(\genblk1[11].mem_reg[11]_239 [7]),
        .I1(\genblk1[10].mem_reg[10]_238 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [7]),
        .O(\AEROUT_ADDR[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_59 
       (.I0(\genblk1[15].mem_reg[15]_243 [7]),
        .I1(\genblk1[14].mem_reg[14]_242 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [7]),
        .O(\AEROUT_ADDR[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_60 
       (.I0(\genblk1[3].mem_reg[3]_231 [7]),
        .I1(\genblk1[2].mem_reg[2]_230 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [7]),
        .O(\AEROUT_ADDR[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AEROUT_ADDR[7]_i_61 
       (.I0(\genblk1[7].mem_reg[7]_235 [7]),
        .I1(\genblk1[6].mem_reg[6]_234 [7]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [7]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [7]),
        .O(\AEROUT_ADDR[7]_i_61_n_0 ));
  MUXF7 \AEROUT_ADDR_reg[0]_i_10 
       (.I0(\AEROUT_ADDR[0]_i_17_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_18_n_0 ),
        .O(\AEROUT_ADDR_reg[0]_i_10_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[0]_i_11 
       (.I0(\AEROUT_ADDR[0]_i_19_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_20_n_0 ),
        .O(\AEROUT_ADDR_reg[0]_i_11_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[0]_i_12 
       (.I0(\AEROUT_ADDR[0]_i_21_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_22_n_0 ),
        .O(\AEROUT_ADDR_reg[0]_i_12_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[0]_i_13 
       (.I0(\AEROUT_ADDR[0]_i_23_n_0 ),
        .I1(\AEROUT_ADDR[0]_i_24_n_0 ),
        .O(\AEROUT_ADDR_reg[0]_i_13_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF8 \AEROUT_ADDR_reg[0]_i_6 
       (.I0(\AEROUT_ADDR_reg[0]_i_10_n_0 ),
        .I1(\AEROUT_ADDR_reg[0]_i_11_n_0 ),
        .O(\AEROUT_ADDR_reg[0]_i_6_n_0 ),
        .S(read_ptr_reg[3]));
  MUXF8 \AEROUT_ADDR_reg[0]_i_7 
       (.I0(\AEROUT_ADDR_reg[0]_i_12_n_0 ),
        .I1(\AEROUT_ADDR_reg[0]_i_13_n_0 ),
        .O(\AEROUT_ADDR_reg[0]_i_7_n_0 ),
        .S(read_ptr_reg[3]));
  MUXF7 \AEROUT_ADDR_reg[1]_i_10 
       (.I0(\AEROUT_ADDR[1]_i_18_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_19_n_0 ),
        .O(\AEROUT_ADDR_reg[1]_i_10_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[1]_i_7 
       (.I0(\AEROUT_ADDR[1]_i_12_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_13_n_0 ),
        .O(\AEROUT_ADDR_reg[1]_i_7_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[1]_i_8 
       (.I0(\AEROUT_ADDR[1]_i_14_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_15_n_0 ),
        .O(\AEROUT_ADDR_reg[1]_i_8_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[1]_i_9 
       (.I0(\AEROUT_ADDR[1]_i_16_n_0 ),
        .I1(\AEROUT_ADDR[1]_i_17_n_0 ),
        .O(\AEROUT_ADDR_reg[1]_i_9_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[2]_i_10 
       (.I0(\AEROUT_ADDR[2]_i_16_n_0 ),
        .I1(\AEROUT_ADDR[2]_i_17_n_0 ),
        .O(\AEROUT_ADDR_reg[2]_i_10_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[2]_i_11 
       (.I0(\AEROUT_ADDR[2]_i_18_n_0 ),
        .I1(\AEROUT_ADDR[2]_i_19_n_0 ),
        .O(\AEROUT_ADDR_reg[2]_i_11_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[2]_i_12 
       (.I0(\AEROUT_ADDR[2]_i_20_n_0 ),
        .I1(\AEROUT_ADDR[2]_i_21_n_0 ),
        .O(\AEROUT_ADDR_reg[2]_i_12_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[2]_i_9 
       (.I0(\AEROUT_ADDR[2]_i_14_n_0 ),
        .I1(\AEROUT_ADDR[2]_i_15_n_0 ),
        .O(\AEROUT_ADDR_reg[2]_i_9_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[3]_i_10 
       (.I0(\AEROUT_ADDR[3]_i_18_n_0 ),
        .I1(\AEROUT_ADDR[3]_i_19_n_0 ),
        .O(\AEROUT_ADDR_reg[3]_i_10_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[3]_i_7 
       (.I0(\AEROUT_ADDR[3]_i_12_n_0 ),
        .I1(\AEROUT_ADDR[3]_i_13_n_0 ),
        .O(\AEROUT_ADDR_reg[3]_i_7_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[3]_i_8 
       (.I0(\AEROUT_ADDR[3]_i_14_n_0 ),
        .I1(\AEROUT_ADDR[3]_i_15_n_0 ),
        .O(\AEROUT_ADDR_reg[3]_i_8_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[3]_i_9 
       (.I0(\AEROUT_ADDR[3]_i_16_n_0 ),
        .I1(\AEROUT_ADDR[3]_i_17_n_0 ),
        .O(\AEROUT_ADDR_reg[3]_i_9_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[4]_i_10 
       (.I0(\AEROUT_ADDR[4]_i_16_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_17_n_0 ),
        .O(\AEROUT_ADDR_reg[4]_i_10_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[4]_i_11 
       (.I0(\AEROUT_ADDR[4]_i_18_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_19_n_0 ),
        .O(\AEROUT_ADDR_reg[4]_i_11_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[4]_i_12 
       (.I0(\AEROUT_ADDR[4]_i_20_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_21_n_0 ),
        .O(\AEROUT_ADDR_reg[4]_i_12_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[4]_i_9 
       (.I0(\AEROUT_ADDR[4]_i_14_n_0 ),
        .I1(\AEROUT_ADDR[4]_i_15_n_0 ),
        .O(\AEROUT_ADDR_reg[4]_i_9_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_24 
       (.I0(\AEROUT_ADDR[7]_i_54_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_55_n_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_24_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_25 
       (.I0(\AEROUT_ADDR[7]_i_56_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_57_n_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_25_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_26 
       (.I0(\AEROUT_ADDR[7]_i_58_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_59_n_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_26_n_0 ),
        .S(read_ptr_reg[2]));
  MUXF7 \AEROUT_ADDR_reg[7]_i_27 
       (.I0(\AEROUT_ADDR[7]_i_60_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_61_n_0 ),
        .O(\AEROUT_ADDR_reg[7]_i_27_n_0 ),
        .S(read_ptr_reg[2]));
  LUT6 #(
    .INIT(64'hF580F5B0F580C580)) 
    \FSM_sequential_state[0]_i_7 
       (.I0(\fill_cnt_reg[2]_0 ),
        .I1(\FSM_sequential_state[1]_i_5 ),
        .I2(AERIN_REQ_sync),
        .I3(\FSM_sequential_state[0]_i_8_n_0 ),
        .I4(SCHED_FULL),
        .I5(AERIN_ADDR),
        .O(AERIN_REQ_sync_reg_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_state[0]_i_8 
       (.I0(SCHED_DATA_OUT[5]),
        .I1(SCHED_DATA_OUT[1]),
        .I2(SCHED_DATA_OUT[2]),
        .I3(SCHED_DATA_OUT[3]),
        .I4(SCHED_DATA_OUT[4]),
        .O(\FSM_sequential_state[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD5C5FFFF)) 
    \FSM_sequential_state[1]_i_10 
       (.I0(\fill_cnt_reg[2]_0 ),
        .I1(\FSM_sequential_state[1]_i_5 ),
        .I2(AERIN_REQ_sync),
        .I3(SCHED_FULL),
        .I4(\FSM_sequential_state[1]_i_5_0 ),
        .O(AERIN_REQ_sync_reg));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_sequential_state[1]_i_12 
       (.I0(SCHED_EMPTY),
        .I1(fill_cnt_reg[2]),
        .I2(fill_cnt_reg[1]),
        .I3(fill_cnt_reg[4]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[0]),
        .O(\fill_cnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(fill_cnt_reg[2]),
        .I2(fill_cnt_reg[1]),
        .I3(fill_cnt_reg[4]),
        .I4(fill_cnt_reg[3]),
        .I5(fill_cnt_reg[0]),
        .O(SPI_GATE_ACTIVITY_sync_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[3]_i_6 
       (.I0(empty_main),
        .I1(empty_reg_0),
        .O(SCHED_EMPTY));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    SPI_GATE_ACTIVITY_sync_i_7
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(SCHED_FULL));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_100
       (.I0(\genblk1[7].mem_reg[7]_235 [6]),
        .I1(\genblk1[6].mem_reg[6]_234 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [6]),
        .O(SRAM_reg_0_i_100_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_102
       (.I0(\genblk1[27].mem_reg[27]_255 [5]),
        .I1(\genblk1[26].mem_reg[26]_254 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [5]),
        .O(SRAM_reg_0_i_102_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_103
       (.I0(\genblk1[31].mem_reg[31]_259 [5]),
        .I1(\genblk1[30].mem_reg[30]_258 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [5]),
        .O(SRAM_reg_0_i_103_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_104
       (.I0(\genblk1[19].mem_reg[19]_247 [5]),
        .I1(\genblk1[18].mem_reg[18]_246 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [5]),
        .O(SRAM_reg_0_i_104_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_105
       (.I0(\genblk1[23].mem_reg[23]_251 [5]),
        .I1(\genblk1[22].mem_reg[22]_250 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [5]),
        .O(SRAM_reg_0_i_105_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_106
       (.I0(\genblk1[11].mem_reg[11]_239 [5]),
        .I1(\genblk1[10].mem_reg[10]_238 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [5]),
        .O(SRAM_reg_0_i_106_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_107
       (.I0(\genblk1[15].mem_reg[15]_243 [5]),
        .I1(\genblk1[14].mem_reg[14]_242 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [5]),
        .O(SRAM_reg_0_i_107_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_108
       (.I0(\genblk1[3].mem_reg[3]_231 [5]),
        .I1(\genblk1[2].mem_reg[2]_230 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [5]),
        .O(SRAM_reg_0_i_108_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_109
       (.I0(\genblk1[7].mem_reg[7]_235 [5]),
        .I1(\genblk1[6].mem_reg[6]_234 [5]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [5]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [5]),
        .O(SRAM_reg_0_i_109_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_54
       (.I0(SRAM_reg_0_i_70_n_0),
        .I1(SRAM_reg_0_i_71_n_0),
        .I2(read_ptr_reg[4]),
        .I3(SRAM_reg_0_i_72_n_0),
        .I4(read_ptr_reg[3]),
        .I5(SRAM_reg_0_i_73_n_0),
        .O(\read_ptr_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_56
       (.I0(SRAM_reg_0_i_75_n_0),
        .I1(SRAM_reg_0_i_76__0_n_0),
        .I2(read_ptr_reg[4]),
        .I3(SRAM_reg_0_i_77_n_0),
        .I4(read_ptr_reg[3]),
        .I5(SRAM_reg_0_i_78_n_0),
        .O(\read_ptr_reg[4]_4 ));
  MUXF7 SRAM_reg_0_i_70
       (.I0(SRAM_reg_0_i_93_n_0),
        .I1(SRAM_reg_0_i_94_n_0),
        .O(SRAM_reg_0_i_70_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_0_i_71
       (.I0(SRAM_reg_0_i_95_n_0),
        .I1(SRAM_reg_0_i_96_n_0),
        .O(SRAM_reg_0_i_71_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_0_i_72
       (.I0(SRAM_reg_0_i_97_n_0),
        .I1(SRAM_reg_0_i_98_n_0),
        .O(SRAM_reg_0_i_72_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_0_i_73
       (.I0(SRAM_reg_0_i_99_n_0),
        .I1(SRAM_reg_0_i_100_n_0),
        .O(SRAM_reg_0_i_73_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_0_i_75
       (.I0(SRAM_reg_0_i_102_n_0),
        .I1(SRAM_reg_0_i_103_n_0),
        .O(SRAM_reg_0_i_75_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_0_i_76__0
       (.I0(SRAM_reg_0_i_104_n_0),
        .I1(SRAM_reg_0_i_105_n_0),
        .O(SRAM_reg_0_i_76__0_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_0_i_77
       (.I0(SRAM_reg_0_i_106_n_0),
        .I1(SRAM_reg_0_i_107_n_0),
        .O(SRAM_reg_0_i_77_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_0_i_78
       (.I0(SRAM_reg_0_i_108_n_0),
        .I1(SRAM_reg_0_i_109_n_0),
        .O(SRAM_reg_0_i_78_n_0),
        .S(read_ptr_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_93
       (.I0(\genblk1[27].mem_reg[27]_255 [6]),
        .I1(\genblk1[26].mem_reg[26]_254 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [6]),
        .O(SRAM_reg_0_i_93_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_94
       (.I0(\genblk1[31].mem_reg[31]_259 [6]),
        .I1(\genblk1[30].mem_reg[30]_258 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [6]),
        .O(SRAM_reg_0_i_94_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_95
       (.I0(\genblk1[19].mem_reg[19]_247 [6]),
        .I1(\genblk1[18].mem_reg[18]_246 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [6]),
        .O(SRAM_reg_0_i_95_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_96
       (.I0(\genblk1[23].mem_reg[23]_251 [6]),
        .I1(\genblk1[22].mem_reg[22]_250 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [6]),
        .O(SRAM_reg_0_i_96_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_97
       (.I0(\genblk1[11].mem_reg[11]_239 [6]),
        .I1(\genblk1[10].mem_reg[10]_238 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [6]),
        .O(SRAM_reg_0_i_97_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_98
       (.I0(\genblk1[15].mem_reg[15]_243 [6]),
        .I1(\genblk1[14].mem_reg[14]_242 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [6]),
        .O(SRAM_reg_0_i_98_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_99
       (.I0(\genblk1[3].mem_reg[3]_231 [6]),
        .I1(\genblk1[2].mem_reg[2]_230 [6]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [6]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [6]),
        .O(SRAM_reg_0_i_99_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    SRAM_reg_1_i_267
       (.I0(SRAM_reg_1_i_328_n_0),
        .I1(read_ptr_reg[4]),
        .I2(SRAM_reg_1_i_329_n_0),
        .I3(read_ptr_reg[3]),
        .I4(SRAM_reg_1_i_330_n_0),
        .I5(empty_reg_0),
        .O(SCHED_DATA_OUT[1]));
  MUXF8 SRAM_reg_1_i_328
       (.I0(SRAM_reg_1_i_377_n_0),
        .I1(SRAM_reg_1_i_378_n_0),
        .O(SRAM_reg_1_i_328_n_0),
        .S(read_ptr_reg[3]));
  MUXF7 SRAM_reg_1_i_329
       (.I0(SRAM_reg_1_i_379_n_0),
        .I1(SRAM_reg_1_i_380_n_0),
        .O(SRAM_reg_1_i_329_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_1_i_330
       (.I0(SRAM_reg_1_i_381_n_0),
        .I1(SRAM_reg_1_i_382_n_0),
        .O(SRAM_reg_1_i_330_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_1_i_377
       (.I0(SRAM_reg_1_i_392_n_0),
        .I1(SRAM_reg_1_i_393_n_0),
        .O(SRAM_reg_1_i_377_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 SRAM_reg_1_i_378
       (.I0(SRAM_reg_1_i_394_n_0),
        .I1(SRAM_reg_1_i_395_n_0),
        .O(SRAM_reg_1_i_378_n_0),
        .S(read_ptr_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_379
       (.I0(\genblk1[19].mem_reg[19]_247 [8]),
        .I1(\genblk1[18].mem_reg[18]_246 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [8]),
        .O(SRAM_reg_1_i_379_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_380
       (.I0(\genblk1[23].mem_reg[23]_251 [8]),
        .I1(\genblk1[22].mem_reg[22]_250 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [8]),
        .O(SRAM_reg_1_i_380_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_381
       (.I0(\genblk1[27].mem_reg[27]_255 [8]),
        .I1(\genblk1[26].mem_reg[26]_254 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [8]),
        .O(SRAM_reg_1_i_381_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_382
       (.I0(\genblk1[31].mem_reg[31]_259 [8]),
        .I1(\genblk1[30].mem_reg[30]_258 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [8]),
        .O(SRAM_reg_1_i_382_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_392
       (.I0(\genblk1[3].mem_reg[3]_231 [8]),
        .I1(\genblk1[2].mem_reg[2]_230 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [8]),
        .O(SRAM_reg_1_i_392_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_393
       (.I0(\genblk1[7].mem_reg[7]_235 [8]),
        .I1(\genblk1[6].mem_reg[6]_234 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [8]),
        .O(SRAM_reg_1_i_393_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_394
       (.I0(\genblk1[11].mem_reg[11]_239 [8]),
        .I1(\genblk1[10].mem_reg[10]_238 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [8]),
        .O(SRAM_reg_1_i_394_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_395
       (.I0(\genblk1[15].mem_reg[15]_243 [8]),
        .I1(\genblk1[14].mem_reg[14]_242 [8]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [8]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [8]),
        .O(SRAM_reg_1_i_395_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hF4F00000)) 
    empty_i_1__56
       (.I0(empty_reg_0),
        .I1(\fill_cnt_reg[0]_0 ),
        .I2(empty_main),
        .I3(empty0),
        .I4(push_req_n0226_out),
        .O(empty_i_1__56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_4
       (.I0(fill_cnt_reg[0]),
        .I1(fill_cnt_reg[3]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[1]),
        .I4(fill_cnt_reg[2]),
        .O(empty0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    empty_i_5__56
       (.I0(fill_cnt_reg[2]),
        .I1(fill_cnt_reg[1]),
        .I2(fill_cnt_reg[4]),
        .I3(fill_cnt_reg[3]),
        .I4(fill_cnt_reg[0]),
        .I5(\fill_cnt_reg[0]_1 ),
        .O(push_req_n0226_out));
  FDPE empty_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_i_1__56_n_0),
        .PRE(RST_sync),
        .Q(empty_main));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fill_cnt[0]_i_1__56 
       (.I0(fill_cnt_reg[0]),
        .O(\fill_cnt[0]_i_1__56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fill_cnt[1]_i_1 
       (.I0(fill_cnt_reg[0]),
        .I1(\fill_cnt[4]_i_3__56_n_0 ),
        .I2(fill_cnt_reg[1]),
        .O(\fill_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fill_cnt[2]_i_1__56 
       (.I0(fill_cnt_reg[1]),
        .I1(\fill_cnt[4]_i_3__56_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[2]),
        .O(\fill_cnt[2]_i_1__56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fill_cnt[3]_i_1__56 
       (.I0(fill_cnt_reg[1]),
        .I1(\fill_cnt[4]_i_3__56_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[3]),
        .O(\fill_cnt[3]_i_1__56_n_0 ));
  LUT5 #(
    .INIT(32'h000B040B)) 
    \fill_cnt[4]_i_1__56 
       (.I0(empty_reg_0),
        .I1(\fill_cnt_reg[0]_0 ),
        .I2(empty_main),
        .I3(push_req_n0226_out),
        .I4(empty0),
        .O(\fill_cnt[4]_i_1__56_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fill_cnt[4]_i_2__56 
       (.I0(fill_cnt_reg[1]),
        .I1(\fill_cnt[4]_i_3__56_n_0 ),
        .I2(fill_cnt_reg[0]),
        .I3(fill_cnt_reg[2]),
        .I4(fill_cnt_reg[4]),
        .I5(fill_cnt_reg[3]),
        .O(\fill_cnt[4]_i_2__56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h000B)) 
    \fill_cnt[4]_i_3__56 
       (.I0(empty_reg_0),
        .I1(\fill_cnt_reg[0]_0 ),
        .I2(empty_main),
        .I3(push_req_n0226_out),
        .O(\fill_cnt[4]_i_3__56_n_0 ));
  FDCE \fill_cnt_reg[0] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(\fill_cnt[0]_i_1__56_n_0 ),
        .Q(fill_cnt_reg[0]));
  FDCE \fill_cnt_reg[1] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(\fill_cnt[1]_i_1_n_0 ),
        .Q(fill_cnt_reg[1]));
  FDCE \fill_cnt_reg[2] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(\fill_cnt[2]_i_1__56_n_0 ),
        .Q(fill_cnt_reg[2]));
  FDCE \fill_cnt_reg[3] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(\fill_cnt[3]_i_1__56_n_0 ),
        .Q(fill_cnt_reg[3]));
  FDCE \fill_cnt_reg[4] 
       (.C(CLK),
        .CE(\fill_cnt[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(\fill_cnt[4]_i_2__56_n_0 ),
        .Q(fill_cnt_reg[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \genblk1[0].mem[0][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_31 ));
  FDRE \genblk1[0].mem_reg[0][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[0].mem_reg[0]_228 [0]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[0].mem_reg[0]_228 [10]),
        .R(\genblk1[0].mem_reg[0][12]_0 ));
  FDRE \genblk1[0].mem_reg[0][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[0].mem_reg[0]_228 [11]),
        .R(\genblk1[0].mem_reg[0][12]_0 ));
  FDRE \genblk1[0].mem_reg[0][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[0].mem_reg[0]_228 [12]),
        .R(\genblk1[0].mem_reg[0][12]_0 ));
  FDRE \genblk1[0].mem_reg[0][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[0].mem_reg[0]_228 [1]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[0].mem_reg[0]_228 [2]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[0].mem_reg[0]_228 [3]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[0].mem_reg[0]_228 [4]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[0].mem_reg[0]_228 [5]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[0].mem_reg[0]_228 [6]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[0].mem_reg[0]_228 [7]),
        .R(1'b0));
  FDRE \genblk1[0].mem_reg[0][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[0].mem_reg[0]_228 [8]),
        .R(\genblk1[0].mem_reg[0][12]_0 ));
  FDRE \genblk1[0].mem_reg[0][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_31 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[0].mem_reg[0]_228 [9]),
        .R(\genblk1[0].mem_reg[0][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \genblk1[10].mem[10][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_21 ));
  FDRE \genblk1[10].mem_reg[10][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[10].mem_reg[10]_238 [0]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[10].mem_reg[10]_238 [10]),
        .R(\genblk1[10].mem_reg[10][12]_0 ));
  FDRE \genblk1[10].mem_reg[10][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[10].mem_reg[10]_238 [11]),
        .R(\genblk1[10].mem_reg[10][12]_0 ));
  FDRE \genblk1[10].mem_reg[10][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[10].mem_reg[10]_238 [12]),
        .R(\genblk1[10].mem_reg[10][12]_0 ));
  FDRE \genblk1[10].mem_reg[10][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[10].mem_reg[10]_238 [1]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[10].mem_reg[10]_238 [2]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[10].mem_reg[10]_238 [3]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[10].mem_reg[10]_238 [4]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[10].mem_reg[10]_238 [5]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[10].mem_reg[10]_238 [6]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[10].mem_reg[10]_238 [7]),
        .R(1'b0));
  FDRE \genblk1[10].mem_reg[10][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[10].mem_reg[10]_238 [8]),
        .R(\genblk1[10].mem_reg[10][12]_0 ));
  FDRE \genblk1[10].mem_reg[10][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_21 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[10].mem_reg[10]_238 [9]),
        .R(\genblk1[10].mem_reg[10][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \genblk1[11].mem[11][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_20 ));
  FDRE \genblk1[11].mem_reg[11][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[11].mem_reg[11]_239 [0]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[11].mem_reg[11]_239 [10]),
        .R(\genblk1[11].mem_reg[11][12]_0 ));
  FDRE \genblk1[11].mem_reg[11][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[11].mem_reg[11]_239 [11]),
        .R(\genblk1[11].mem_reg[11][12]_0 ));
  FDRE \genblk1[11].mem_reg[11][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[11].mem_reg[11]_239 [12]),
        .R(\genblk1[11].mem_reg[11][12]_0 ));
  FDRE \genblk1[11].mem_reg[11][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[11].mem_reg[11]_239 [1]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[11].mem_reg[11]_239 [2]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[11].mem_reg[11]_239 [3]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[11].mem_reg[11]_239 [4]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[11].mem_reg[11]_239 [5]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[11].mem_reg[11]_239 [6]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[11].mem_reg[11]_239 [7]),
        .R(1'b0));
  FDRE \genblk1[11].mem_reg[11][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[11].mem_reg[11]_239 [8]),
        .R(\genblk1[11].mem_reg[11][12]_0 ));
  FDRE \genblk1[11].mem_reg[11][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_20 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[11].mem_reg[11]_239 [9]),
        .R(\genblk1[11].mem_reg[11][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \genblk1[12].mem[12][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_19 ));
  FDRE \genblk1[12].mem_reg[12][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[12].mem_reg[12]_240 [0]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[12].mem_reg[12]_240 [10]),
        .R(\genblk1[12].mem_reg[12][12]_0 ));
  FDRE \genblk1[12].mem_reg[12][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[12].mem_reg[12]_240 [11]),
        .R(\genblk1[12].mem_reg[12][12]_0 ));
  FDRE \genblk1[12].mem_reg[12][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[12].mem_reg[12]_240 [12]),
        .R(\genblk1[12].mem_reg[12][12]_0 ));
  FDRE \genblk1[12].mem_reg[12][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[12].mem_reg[12]_240 [1]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[12].mem_reg[12]_240 [2]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[12].mem_reg[12]_240 [3]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[12].mem_reg[12]_240 [4]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[12].mem_reg[12]_240 [5]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[12].mem_reg[12]_240 [6]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[12].mem_reg[12]_240 [7]),
        .R(1'b0));
  FDRE \genblk1[12].mem_reg[12][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[12].mem_reg[12]_240 [8]),
        .R(\genblk1[12].mem_reg[12][12]_0 ));
  FDRE \genblk1[12].mem_reg[12][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_19 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[12].mem_reg[12]_240 [9]),
        .R(\genblk1[12].mem_reg[12][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \genblk1[13].mem[13][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_18 ));
  FDRE \genblk1[13].mem_reg[13][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[13].mem_reg[13]_241 [0]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[13].mem_reg[13]_241 [10]),
        .R(\genblk1[13].mem_reg[13][12]_0 ));
  FDRE \genblk1[13].mem_reg[13][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[13].mem_reg[13]_241 [11]),
        .R(\genblk1[13].mem_reg[13][12]_0 ));
  FDRE \genblk1[13].mem_reg[13][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[13].mem_reg[13]_241 [12]),
        .R(\genblk1[13].mem_reg[13][12]_0 ));
  FDRE \genblk1[13].mem_reg[13][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[13].mem_reg[13]_241 [1]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[13].mem_reg[13]_241 [2]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[13].mem_reg[13]_241 [3]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[13].mem_reg[13]_241 [4]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[13].mem_reg[13]_241 [5]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[13].mem_reg[13]_241 [6]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[13].mem_reg[13]_241 [7]),
        .R(1'b0));
  FDRE \genblk1[13].mem_reg[13][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[13].mem_reg[13]_241 [8]),
        .R(\genblk1[13].mem_reg[13][12]_0 ));
  FDRE \genblk1[13].mem_reg[13][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_18 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[13].mem_reg[13]_241 [9]),
        .R(\genblk1[13].mem_reg[13][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \genblk1[14].mem[14][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_17 ));
  FDRE \genblk1[14].mem_reg[14][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[14].mem_reg[14]_242 [0]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[14].mem_reg[14]_242 [10]),
        .R(\genblk1[14].mem_reg[14][12]_0 ));
  FDRE \genblk1[14].mem_reg[14][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[14].mem_reg[14]_242 [11]),
        .R(\genblk1[14].mem_reg[14][12]_0 ));
  FDRE \genblk1[14].mem_reg[14][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[14].mem_reg[14]_242 [12]),
        .R(\genblk1[14].mem_reg[14][12]_0 ));
  FDRE \genblk1[14].mem_reg[14][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[14].mem_reg[14]_242 [1]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[14].mem_reg[14]_242 [2]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[14].mem_reg[14]_242 [3]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[14].mem_reg[14]_242 [4]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[14].mem_reg[14]_242 [5]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[14].mem_reg[14]_242 [6]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[14].mem_reg[14]_242 [7]),
        .R(1'b0));
  FDRE \genblk1[14].mem_reg[14][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[14].mem_reg[14]_242 [8]),
        .R(\genblk1[14].mem_reg[14][12]_0 ));
  FDRE \genblk1[14].mem_reg[14][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_17 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[14].mem_reg[14]_242 [9]),
        .R(\genblk1[14].mem_reg[14][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \genblk1[15].mem[15][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_16 ));
  FDRE \genblk1[15].mem_reg[15][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[15].mem_reg[15]_243 [0]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[15].mem_reg[15]_243 [10]),
        .R(\genblk1[15].mem_reg[15][12]_0 ));
  FDRE \genblk1[15].mem_reg[15][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[15].mem_reg[15]_243 [11]),
        .R(\genblk1[15].mem_reg[15][12]_0 ));
  FDRE \genblk1[15].mem_reg[15][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[15].mem_reg[15]_243 [12]),
        .R(\genblk1[15].mem_reg[15][12]_0 ));
  FDRE \genblk1[15].mem_reg[15][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[15].mem_reg[15]_243 [1]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[15].mem_reg[15]_243 [2]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[15].mem_reg[15]_243 [3]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[15].mem_reg[15]_243 [4]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[15].mem_reg[15]_243 [5]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[15].mem_reg[15]_243 [6]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[15].mem_reg[15]_243 [7]),
        .R(1'b0));
  FDRE \genblk1[15].mem_reg[15][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[15].mem_reg[15]_243 [8]),
        .R(\genblk1[15].mem_reg[15][12]_0 ));
  FDRE \genblk1[15].mem_reg[15][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_16 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[15].mem_reg[15]_243 [9]),
        .R(\genblk1[15].mem_reg[15][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[16].mem[16][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_15 ));
  FDRE \genblk1[16].mem_reg[16][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[16].mem_reg[16]_244 [0]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[16].mem_reg[16]_244 [10]),
        .R(\genblk1[16].mem_reg[16][12]_0 ));
  FDRE \genblk1[16].mem_reg[16][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[16].mem_reg[16]_244 [11]),
        .R(\genblk1[16].mem_reg[16][12]_0 ));
  FDRE \genblk1[16].mem_reg[16][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[16].mem_reg[16]_244 [12]),
        .R(\genblk1[16].mem_reg[16][12]_0 ));
  FDRE \genblk1[16].mem_reg[16][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[16].mem_reg[16]_244 [1]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[16].mem_reg[16]_244 [2]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[16].mem_reg[16]_244 [3]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[16].mem_reg[16]_244 [4]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[16].mem_reg[16]_244 [5]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[16].mem_reg[16]_244 [6]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[16].mem_reg[16]_244 [7]),
        .R(1'b0));
  FDRE \genblk1[16].mem_reg[16][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[16].mem_reg[16]_244 [8]),
        .R(\genblk1[16].mem_reg[16][12]_0 ));
  FDRE \genblk1[16].mem_reg[16][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_15 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[16].mem_reg[16]_244 [9]),
        .R(\genblk1[16].mem_reg[16][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \genblk1[17].mem[17][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_14 ));
  FDRE \genblk1[17].mem_reg[17][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[17].mem_reg[17]_245 [0]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[17].mem_reg[17]_245 [10]),
        .R(\genblk1[17].mem_reg[17][12]_0 ));
  FDRE \genblk1[17].mem_reg[17][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[17].mem_reg[17]_245 [11]),
        .R(\genblk1[17].mem_reg[17][12]_0 ));
  FDRE \genblk1[17].mem_reg[17][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[17].mem_reg[17]_245 [12]),
        .R(\genblk1[17].mem_reg[17][12]_0 ));
  FDRE \genblk1[17].mem_reg[17][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[17].mem_reg[17]_245 [1]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[17].mem_reg[17]_245 [2]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[17].mem_reg[17]_245 [3]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[17].mem_reg[17]_245 [4]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[17].mem_reg[17]_245 [5]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[17].mem_reg[17]_245 [6]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[17].mem_reg[17]_245 [7]),
        .R(1'b0));
  FDRE \genblk1[17].mem_reg[17][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[17].mem_reg[17]_245 [8]),
        .R(\genblk1[17].mem_reg[17][12]_0 ));
  FDRE \genblk1[17].mem_reg[17][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_14 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[17].mem_reg[17]_245 [9]),
        .R(\genblk1[17].mem_reg[17][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \genblk1[18].mem[18][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_13 ));
  FDRE \genblk1[18].mem_reg[18][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[18].mem_reg[18]_246 [0]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[18].mem_reg[18]_246 [10]),
        .R(\genblk1[18].mem_reg[18][12]_0 ));
  FDRE \genblk1[18].mem_reg[18][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[18].mem_reg[18]_246 [11]),
        .R(\genblk1[18].mem_reg[18][12]_0 ));
  FDRE \genblk1[18].mem_reg[18][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[18].mem_reg[18]_246 [12]),
        .R(\genblk1[18].mem_reg[18][12]_0 ));
  FDRE \genblk1[18].mem_reg[18][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[18].mem_reg[18]_246 [1]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[18].mem_reg[18]_246 [2]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[18].mem_reg[18]_246 [3]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[18].mem_reg[18]_246 [4]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[18].mem_reg[18]_246 [5]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[18].mem_reg[18]_246 [6]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[18].mem_reg[18]_246 [7]),
        .R(1'b0));
  FDRE \genblk1[18].mem_reg[18][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[18].mem_reg[18]_246 [8]),
        .R(\genblk1[18].mem_reg[18][12]_0 ));
  FDRE \genblk1[18].mem_reg[18][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_13 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[18].mem_reg[18]_246 [9]),
        .R(\genblk1[18].mem_reg[18][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \genblk1[19].mem[19][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_12 ));
  FDRE \genblk1[19].mem_reg[19][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[19].mem_reg[19]_247 [0]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[19].mem_reg[19]_247 [10]),
        .R(\genblk1[19].mem_reg[19][12]_0 ));
  FDRE \genblk1[19].mem_reg[19][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[19].mem_reg[19]_247 [11]),
        .R(\genblk1[19].mem_reg[19][12]_0 ));
  FDRE \genblk1[19].mem_reg[19][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[19].mem_reg[19]_247 [12]),
        .R(\genblk1[19].mem_reg[19][12]_0 ));
  FDRE \genblk1[19].mem_reg[19][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[19].mem_reg[19]_247 [1]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[19].mem_reg[19]_247 [2]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[19].mem_reg[19]_247 [3]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[19].mem_reg[19]_247 [4]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[19].mem_reg[19]_247 [5]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[19].mem_reg[19]_247 [6]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[19].mem_reg[19]_247 [7]),
        .R(1'b0));
  FDRE \genblk1[19].mem_reg[19][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[19].mem_reg[19]_247 [8]),
        .R(\genblk1[19].mem_reg[19][12]_0 ));
  FDRE \genblk1[19].mem_reg[19][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_12 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[19].mem_reg[19]_247 [9]),
        .R(\genblk1[19].mem_reg[19][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \genblk1[1].mem[1][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_30 ));
  FDRE \genblk1[1].mem_reg[1][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[1].mem_reg[1]_229 [0]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[1].mem_reg[1]_229 [10]),
        .R(\genblk1[1].mem_reg[1][12]_0 ));
  FDRE \genblk1[1].mem_reg[1][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[1].mem_reg[1]_229 [11]),
        .R(\genblk1[1].mem_reg[1][12]_0 ));
  FDRE \genblk1[1].mem_reg[1][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[1].mem_reg[1]_229 [12]),
        .R(\genblk1[1].mem_reg[1][12]_0 ));
  FDRE \genblk1[1].mem_reg[1][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[1].mem_reg[1]_229 [1]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[1].mem_reg[1]_229 [2]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[1].mem_reg[1]_229 [3]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[1].mem_reg[1]_229 [4]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[1].mem_reg[1]_229 [5]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[1].mem_reg[1]_229 [6]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[1].mem_reg[1]_229 [7]),
        .R(1'b0));
  FDRE \genblk1[1].mem_reg[1][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[1].mem_reg[1]_229 [8]),
        .R(\genblk1[1].mem_reg[1][12]_0 ));
  FDRE \genblk1[1].mem_reg[1][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_30 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[1].mem_reg[1]_229 [9]),
        .R(\genblk1[1].mem_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \genblk1[20].mem[20][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_11 ));
  FDRE \genblk1[20].mem_reg[20][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[20].mem_reg[20]_248 [0]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[20].mem_reg[20]_248 [10]),
        .R(\genblk1[20].mem_reg[20][12]_0 ));
  FDRE \genblk1[20].mem_reg[20][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[20].mem_reg[20]_248 [11]),
        .R(\genblk1[20].mem_reg[20][12]_0 ));
  FDRE \genblk1[20].mem_reg[20][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[20].mem_reg[20]_248 [12]),
        .R(\genblk1[20].mem_reg[20][12]_0 ));
  FDRE \genblk1[20].mem_reg[20][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[20].mem_reg[20]_248 [1]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[20].mem_reg[20]_248 [2]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[20].mem_reg[20]_248 [3]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[20].mem_reg[20]_248 [4]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[20].mem_reg[20]_248 [5]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[20].mem_reg[20]_248 [6]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[20].mem_reg[20]_248 [7]),
        .R(1'b0));
  FDRE \genblk1[20].mem_reg[20][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[20].mem_reg[20]_248 [8]),
        .R(\genblk1[20].mem_reg[20][12]_0 ));
  FDRE \genblk1[20].mem_reg[20][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_11 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[20].mem_reg[20]_248 [9]),
        .R(\genblk1[20].mem_reg[20][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \genblk1[21].mem[21][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_10 ));
  FDRE \genblk1[21].mem_reg[21][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[21].mem_reg[21]_249 [0]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[21].mem_reg[21]_249 [10]),
        .R(\genblk1[21].mem_reg[21][12]_0 ));
  FDRE \genblk1[21].mem_reg[21][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[21].mem_reg[21]_249 [11]),
        .R(\genblk1[21].mem_reg[21][12]_0 ));
  FDRE \genblk1[21].mem_reg[21][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[21].mem_reg[21]_249 [12]),
        .R(\genblk1[21].mem_reg[21][12]_0 ));
  FDRE \genblk1[21].mem_reg[21][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[21].mem_reg[21]_249 [1]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[21].mem_reg[21]_249 [2]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[21].mem_reg[21]_249 [3]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[21].mem_reg[21]_249 [4]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[21].mem_reg[21]_249 [5]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[21].mem_reg[21]_249 [6]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[21].mem_reg[21]_249 [7]),
        .R(1'b0));
  FDRE \genblk1[21].mem_reg[21][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[21].mem_reg[21]_249 [8]),
        .R(\genblk1[21].mem_reg[21][12]_0 ));
  FDRE \genblk1[21].mem_reg[21][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_10 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[21].mem_reg[21]_249 [9]),
        .R(\genblk1[21].mem_reg[21][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \genblk1[22].mem[22][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_9 ));
  FDRE \genblk1[22].mem_reg[22][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[22].mem_reg[22]_250 [0]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[22].mem_reg[22]_250 [10]),
        .R(\genblk1[22].mem_reg[22][12]_0 ));
  FDRE \genblk1[22].mem_reg[22][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[22].mem_reg[22]_250 [11]),
        .R(\genblk1[22].mem_reg[22][12]_0 ));
  FDRE \genblk1[22].mem_reg[22][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[22].mem_reg[22]_250 [12]),
        .R(\genblk1[22].mem_reg[22][12]_0 ));
  FDRE \genblk1[22].mem_reg[22][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[22].mem_reg[22]_250 [1]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[22].mem_reg[22]_250 [2]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[22].mem_reg[22]_250 [3]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[22].mem_reg[22]_250 [4]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[22].mem_reg[22]_250 [5]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[22].mem_reg[22]_250 [6]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[22].mem_reg[22]_250 [7]),
        .R(1'b0));
  FDRE \genblk1[22].mem_reg[22][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[22].mem_reg[22]_250 [8]),
        .R(\genblk1[22].mem_reg[22][12]_0 ));
  FDRE \genblk1[22].mem_reg[22][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_9 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[22].mem_reg[22]_250 [9]),
        .R(\genblk1[22].mem_reg[22][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \genblk1[23].mem[23][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_8 ));
  FDRE \genblk1[23].mem_reg[23][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[23].mem_reg[23]_251 [0]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[23].mem_reg[23]_251 [10]),
        .R(\genblk1[23].mem_reg[23][12]_0 ));
  FDRE \genblk1[23].mem_reg[23][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[23].mem_reg[23]_251 [11]),
        .R(\genblk1[23].mem_reg[23][12]_0 ));
  FDRE \genblk1[23].mem_reg[23][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[23].mem_reg[23]_251 [12]),
        .R(\genblk1[23].mem_reg[23][12]_0 ));
  FDRE \genblk1[23].mem_reg[23][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[23].mem_reg[23]_251 [1]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[23].mem_reg[23]_251 [2]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[23].mem_reg[23]_251 [3]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[23].mem_reg[23]_251 [4]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[23].mem_reg[23]_251 [5]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[23].mem_reg[23]_251 [6]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[23].mem_reg[23]_251 [7]),
        .R(1'b0));
  FDRE \genblk1[23].mem_reg[23][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[23].mem_reg[23]_251 [8]),
        .R(\genblk1[23].mem_reg[23][12]_0 ));
  FDRE \genblk1[23].mem_reg[23][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_8 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[23].mem_reg[23]_251 [9]),
        .R(\genblk1[23].mem_reg[23][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \genblk1[24].mem[24][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_7 ));
  FDRE \genblk1[24].mem_reg[24][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[24].mem_reg[24]_252 [0]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[24].mem_reg[24]_252 [10]),
        .R(\genblk1[24].mem_reg[24][12]_0 ));
  FDRE \genblk1[24].mem_reg[24][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[24].mem_reg[24]_252 [11]),
        .R(\genblk1[24].mem_reg[24][12]_0 ));
  FDRE \genblk1[24].mem_reg[24][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[24].mem_reg[24]_252 [12]),
        .R(\genblk1[24].mem_reg[24][12]_0 ));
  FDRE \genblk1[24].mem_reg[24][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[24].mem_reg[24]_252 [1]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[24].mem_reg[24]_252 [2]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[24].mem_reg[24]_252 [3]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[24].mem_reg[24]_252 [4]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[24].mem_reg[24]_252 [5]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[24].mem_reg[24]_252 [6]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[24].mem_reg[24]_252 [7]),
        .R(1'b0));
  FDRE \genblk1[24].mem_reg[24][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[24].mem_reg[24]_252 [8]),
        .R(\genblk1[24].mem_reg[24][12]_0 ));
  FDRE \genblk1[24].mem_reg[24][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_7 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[24].mem_reg[24]_252 [9]),
        .R(\genblk1[24].mem_reg[24][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \genblk1[25].mem[25][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_6 ));
  FDRE \genblk1[25].mem_reg[25][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[25].mem_reg[25]_253 [0]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[25].mem_reg[25]_253 [10]),
        .R(\genblk1[25].mem_reg[25][12]_0 ));
  FDRE \genblk1[25].mem_reg[25][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[25].mem_reg[25]_253 [11]),
        .R(\genblk1[25].mem_reg[25][12]_0 ));
  FDRE \genblk1[25].mem_reg[25][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[25].mem_reg[25]_253 [12]),
        .R(\genblk1[25].mem_reg[25][12]_0 ));
  FDRE \genblk1[25].mem_reg[25][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[25].mem_reg[25]_253 [1]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[25].mem_reg[25]_253 [2]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[25].mem_reg[25]_253 [3]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[25].mem_reg[25]_253 [4]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[25].mem_reg[25]_253 [5]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[25].mem_reg[25]_253 [6]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[25].mem_reg[25]_253 [7]),
        .R(1'b0));
  FDRE \genblk1[25].mem_reg[25][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[25].mem_reg[25]_253 [8]),
        .R(\genblk1[25].mem_reg[25][12]_0 ));
  FDRE \genblk1[25].mem_reg[25][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_6 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[25].mem_reg[25]_253 [9]),
        .R(\genblk1[25].mem_reg[25][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \genblk1[26].mem[26][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_5 ));
  FDRE \genblk1[26].mem_reg[26][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[26].mem_reg[26]_254 [0]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[26].mem_reg[26]_254 [10]),
        .R(\genblk1[26].mem_reg[26][12]_0 ));
  FDRE \genblk1[26].mem_reg[26][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[26].mem_reg[26]_254 [11]),
        .R(\genblk1[26].mem_reg[26][12]_0 ));
  FDRE \genblk1[26].mem_reg[26][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[26].mem_reg[26]_254 [12]),
        .R(\genblk1[26].mem_reg[26][12]_0 ));
  FDRE \genblk1[26].mem_reg[26][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[26].mem_reg[26]_254 [1]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[26].mem_reg[26]_254 [2]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[26].mem_reg[26]_254 [3]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[26].mem_reg[26]_254 [4]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[26].mem_reg[26]_254 [5]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[26].mem_reg[26]_254 [6]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[26].mem_reg[26]_254 [7]),
        .R(1'b0));
  FDRE \genblk1[26].mem_reg[26][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[26].mem_reg[26]_254 [8]),
        .R(\genblk1[26].mem_reg[26][12]_0 ));
  FDRE \genblk1[26].mem_reg[26][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_5 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[26].mem_reg[26]_254 [9]),
        .R(\genblk1[26].mem_reg[26][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \genblk1[27].mem[27][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_4 ));
  FDRE \genblk1[27].mem_reg[27][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[27].mem_reg[27]_255 [0]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[27].mem_reg[27]_255 [10]),
        .R(\genblk1[27].mem_reg[27][12]_0 ));
  FDRE \genblk1[27].mem_reg[27][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[27].mem_reg[27]_255 [11]),
        .R(\genblk1[27].mem_reg[27][12]_0 ));
  FDRE \genblk1[27].mem_reg[27][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[27].mem_reg[27]_255 [12]),
        .R(\genblk1[27].mem_reg[27][12]_0 ));
  FDRE \genblk1[27].mem_reg[27][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[27].mem_reg[27]_255 [1]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[27].mem_reg[27]_255 [2]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[27].mem_reg[27]_255 [3]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[27].mem_reg[27]_255 [4]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[27].mem_reg[27]_255 [5]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[27].mem_reg[27]_255 [6]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[27].mem_reg[27]_255 [7]),
        .R(1'b0));
  FDRE \genblk1[27].mem_reg[27][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[27].mem_reg[27]_255 [8]),
        .R(\genblk1[27].mem_reg[27][12]_0 ));
  FDRE \genblk1[27].mem_reg[27][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_4 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[27].mem_reg[27]_255 [9]),
        .R(\genblk1[27].mem_reg[27][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \genblk1[28].mem[28][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_3 ));
  FDRE \genblk1[28].mem_reg[28][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[28].mem_reg[28]_256 [0]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[28].mem_reg[28]_256 [10]),
        .R(\genblk1[28].mem_reg[28][12]_0 ));
  FDRE \genblk1[28].mem_reg[28][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[28].mem_reg[28]_256 [11]),
        .R(\genblk1[28].mem_reg[28][12]_0 ));
  FDRE \genblk1[28].mem_reg[28][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[28].mem_reg[28]_256 [12]),
        .R(\genblk1[28].mem_reg[28][12]_0 ));
  FDRE \genblk1[28].mem_reg[28][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[28].mem_reg[28]_256 [1]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[28].mem_reg[28]_256 [2]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[28].mem_reg[28]_256 [3]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[28].mem_reg[28]_256 [4]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[28].mem_reg[28]_256 [5]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[28].mem_reg[28]_256 [6]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[28].mem_reg[28]_256 [7]),
        .R(1'b0));
  FDRE \genblk1[28].mem_reg[28][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[28].mem_reg[28]_256 [8]),
        .R(\genblk1[28].mem_reg[28][12]_0 ));
  FDRE \genblk1[28].mem_reg[28][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_3 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[28].mem_reg[28]_256 [9]),
        .R(\genblk1[28].mem_reg[28][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \genblk1[29].mem[29][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_2 ));
  FDRE \genblk1[29].mem_reg[29][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[29].mem_reg[29]_257 [0]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[29].mem_reg[29]_257 [10]),
        .R(\genblk1[29].mem_reg[29][12]_0 ));
  FDRE \genblk1[29].mem_reg[29][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[29].mem_reg[29]_257 [11]),
        .R(\genblk1[29].mem_reg[29][12]_0 ));
  FDRE \genblk1[29].mem_reg[29][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[29].mem_reg[29]_257 [12]),
        .R(\genblk1[29].mem_reg[29][12]_0 ));
  FDRE \genblk1[29].mem_reg[29][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[29].mem_reg[29]_257 [1]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[29].mem_reg[29]_257 [2]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[29].mem_reg[29]_257 [3]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[29].mem_reg[29]_257 [4]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[29].mem_reg[29]_257 [5]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[29].mem_reg[29]_257 [6]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[29].mem_reg[29]_257 [7]),
        .R(1'b0));
  FDRE \genblk1[29].mem_reg[29][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[29].mem_reg[29]_257 [8]),
        .R(\genblk1[29].mem_reg[29][12]_0 ));
  FDRE \genblk1[29].mem_reg[29][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_2 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[29].mem_reg[29]_257 [9]),
        .R(\genblk1[29].mem_reg[29][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \genblk1[2].mem[2][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_29 ));
  FDRE \genblk1[2].mem_reg[2][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[2].mem_reg[2]_230 [0]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[2].mem_reg[2]_230 [10]),
        .R(\genblk1[2].mem_reg[2][12]_0 ));
  FDRE \genblk1[2].mem_reg[2][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[2].mem_reg[2]_230 [11]),
        .R(\genblk1[2].mem_reg[2][12]_0 ));
  FDRE \genblk1[2].mem_reg[2][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[2].mem_reg[2]_230 [12]),
        .R(\genblk1[2].mem_reg[2][12]_0 ));
  FDRE \genblk1[2].mem_reg[2][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[2].mem_reg[2]_230 [1]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[2].mem_reg[2]_230 [2]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[2].mem_reg[2]_230 [3]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[2].mem_reg[2]_230 [4]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[2].mem_reg[2]_230 [5]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[2].mem_reg[2]_230 [6]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[2].mem_reg[2]_230 [7]),
        .R(1'b0));
  FDRE \genblk1[2].mem_reg[2][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[2].mem_reg[2]_230 [8]),
        .R(\genblk1[2].mem_reg[2][12]_0 ));
  FDRE \genblk1[2].mem_reg[2][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_29 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[2].mem_reg[2]_230 [9]),
        .R(\genblk1[2].mem_reg[2][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \genblk1[30].mem[30][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_1 ));
  FDRE \genblk1[30].mem_reg[30][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[30].mem_reg[30]_258 [0]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[30].mem_reg[30]_258 [10]),
        .R(\genblk1[30].mem_reg[30][12]_0 ));
  FDRE \genblk1[30].mem_reg[30][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[30].mem_reg[30]_258 [11]),
        .R(\genblk1[30].mem_reg[30][12]_0 ));
  FDRE \genblk1[30].mem_reg[30][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[30].mem_reg[30]_258 [12]),
        .R(\genblk1[30].mem_reg[30][12]_0 ));
  FDRE \genblk1[30].mem_reg[30][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[30].mem_reg[30]_258 [1]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[30].mem_reg[30]_258 [2]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[30].mem_reg[30]_258 [3]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[30].mem_reg[30]_258 [4]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[30].mem_reg[30]_258 [5]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[30].mem_reg[30]_258 [6]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[30].mem_reg[30]_258 [7]),
        .R(1'b0));
  FDRE \genblk1[30].mem_reg[30][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[30].mem_reg[30]_258 [8]),
        .R(\genblk1[30].mem_reg[30][12]_0 ));
  FDRE \genblk1[30].mem_reg[30][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_1 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[30].mem_reg[30]_258 [9]),
        .R(\genblk1[30].mem_reg[30][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \genblk1[31].mem[31][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_0 ));
  FDRE \genblk1[31].mem_reg[31][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[31].mem_reg[31]_259 [0]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[31].mem_reg[31]_259 [10]),
        .R(\genblk1[31].mem_reg[31][12]_0 ));
  FDRE \genblk1[31].mem_reg[31][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[31].mem_reg[31]_259 [11]),
        .R(\genblk1[31].mem_reg[31][12]_0 ));
  FDRE \genblk1[31].mem_reg[31][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[31].mem_reg[31]_259 [12]),
        .R(\genblk1[31].mem_reg[31][12]_0 ));
  FDRE \genblk1[31].mem_reg[31][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[31].mem_reg[31]_259 [1]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[31].mem_reg[31]_259 [2]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[31].mem_reg[31]_259 [3]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[31].mem_reg[31]_259 [4]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[31].mem_reg[31]_259 [5]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[31].mem_reg[31]_259 [6]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[31].mem_reg[31]_259 [7]),
        .R(1'b0));
  FDRE \genblk1[31].mem_reg[31][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[31].mem_reg[31]_259 [8]),
        .R(\genblk1[31].mem_reg[31][12]_0 ));
  FDRE \genblk1[31].mem_reg[31][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_0 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[31].mem_reg[31]_259 [9]),
        .R(\genblk1[31].mem_reg[31][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \genblk1[3].mem[3][7]_i_1__1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_28 ));
  FDRE \genblk1[3].mem_reg[3][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[3].mem_reg[3]_231 [0]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[3].mem_reg[3]_231 [10]),
        .R(\genblk1[3].mem_reg[3][12]_0 ));
  FDRE \genblk1[3].mem_reg[3][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[3].mem_reg[3]_231 [11]),
        .R(\genblk1[3].mem_reg[3][12]_0 ));
  FDRE \genblk1[3].mem_reg[3][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[3].mem_reg[3]_231 [12]),
        .R(\genblk1[3].mem_reg[3][12]_0 ));
  FDRE \genblk1[3].mem_reg[3][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[3].mem_reg[3]_231 [1]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[3].mem_reg[3]_231 [2]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[3].mem_reg[3]_231 [3]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[3].mem_reg[3]_231 [4]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[3].mem_reg[3]_231 [5]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[3].mem_reg[3]_231 [6]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[3].mem_reg[3]_231 [7]),
        .R(1'b0));
  FDRE \genblk1[3].mem_reg[3][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[3].mem_reg[3]_231 [8]),
        .R(\genblk1[3].mem_reg[3][12]_0 ));
  FDRE \genblk1[3].mem_reg[3][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_28 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[3].mem_reg[3]_231 [9]),
        .R(\genblk1[3].mem_reg[3][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1[4].mem[4][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_27 ));
  FDRE \genblk1[4].mem_reg[4][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[4].mem_reg[4]_232 [0]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[4].mem_reg[4]_232 [10]),
        .R(\genblk1[4].mem_reg[4][12]_0 ));
  FDRE \genblk1[4].mem_reg[4][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[4].mem_reg[4]_232 [11]),
        .R(\genblk1[4].mem_reg[4][12]_0 ));
  FDRE \genblk1[4].mem_reg[4][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[4].mem_reg[4]_232 [12]),
        .R(\genblk1[4].mem_reg[4][12]_0 ));
  FDRE \genblk1[4].mem_reg[4][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[4].mem_reg[4]_232 [1]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[4].mem_reg[4]_232 [2]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[4].mem_reg[4]_232 [3]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[4].mem_reg[4]_232 [4]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[4].mem_reg[4]_232 [5]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[4].mem_reg[4]_232 [6]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[4].mem_reg[4]_232 [7]),
        .R(1'b0));
  FDRE \genblk1[4].mem_reg[4][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[4].mem_reg[4]_232 [8]),
        .R(\genblk1[4].mem_reg[4][12]_0 ));
  FDRE \genblk1[4].mem_reg[4][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_27 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[4].mem_reg[4]_232 [9]),
        .R(\genblk1[4].mem_reg[4][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \genblk1[5].mem[5][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_26 ));
  FDRE \genblk1[5].mem_reg[5][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[5].mem_reg[5]_233 [0]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[5].mem_reg[5]_233 [10]),
        .R(\genblk1[5].mem_reg[5][12]_0 ));
  FDRE \genblk1[5].mem_reg[5][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[5].mem_reg[5]_233 [11]),
        .R(\genblk1[5].mem_reg[5][12]_0 ));
  FDRE \genblk1[5].mem_reg[5][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[5].mem_reg[5]_233 [12]),
        .R(\genblk1[5].mem_reg[5][12]_0 ));
  FDRE \genblk1[5].mem_reg[5][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[5].mem_reg[5]_233 [1]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[5].mem_reg[5]_233 [2]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[5].mem_reg[5]_233 [3]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[5].mem_reg[5]_233 [4]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[5].mem_reg[5]_233 [5]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[5].mem_reg[5]_233 [6]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[5].mem_reg[5]_233 [7]),
        .R(1'b0));
  FDRE \genblk1[5].mem_reg[5][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[5].mem_reg[5]_233 [8]),
        .R(\genblk1[5].mem_reg[5][12]_0 ));
  FDRE \genblk1[5].mem_reg[5][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_26 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[5].mem_reg[5]_233 [9]),
        .R(\genblk1[5].mem_reg[5][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \genblk1[6].mem[6][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_25 ));
  FDRE \genblk1[6].mem_reg[6][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[6].mem_reg[6]_234 [0]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[6].mem_reg[6]_234 [10]),
        .R(\genblk1[6].mem_reg[6][12]_0 ));
  FDRE \genblk1[6].mem_reg[6][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[6].mem_reg[6]_234 [11]),
        .R(\genblk1[6].mem_reg[6][12]_0 ));
  FDRE \genblk1[6].mem_reg[6][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[6].mem_reg[6]_234 [12]),
        .R(\genblk1[6].mem_reg[6][12]_0 ));
  FDRE \genblk1[6].mem_reg[6][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[6].mem_reg[6]_234 [1]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[6].mem_reg[6]_234 [2]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[6].mem_reg[6]_234 [3]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[6].mem_reg[6]_234 [4]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[6].mem_reg[6]_234 [5]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[6].mem_reg[6]_234 [6]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[6].mem_reg[6]_234 [7]),
        .R(1'b0));
  FDRE \genblk1[6].mem_reg[6][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[6].mem_reg[6]_234 [8]),
        .R(\genblk1[6].mem_reg[6][12]_0 ));
  FDRE \genblk1[6].mem_reg[6][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_25 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[6].mem_reg[6]_234 [9]),
        .R(\genblk1[6].mem_reg[6][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \genblk1[7].mem[7][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_24 ));
  FDRE \genblk1[7].mem_reg[7][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[7].mem_reg[7]_235 [0]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[7].mem_reg[7]_235 [10]),
        .R(\genblk1[7].mem_reg[7][12]_0 ));
  FDRE \genblk1[7].mem_reg[7][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[7].mem_reg[7]_235 [11]),
        .R(\genblk1[7].mem_reg[7][12]_0 ));
  FDRE \genblk1[7].mem_reg[7][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[7].mem_reg[7]_235 [12]),
        .R(\genblk1[7].mem_reg[7][12]_0 ));
  FDRE \genblk1[7].mem_reg[7][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[7].mem_reg[7]_235 [1]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[7].mem_reg[7]_235 [2]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[7].mem_reg[7]_235 [3]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[7].mem_reg[7]_235 [4]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[7].mem_reg[7]_235 [5]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[7].mem_reg[7]_235 [6]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[7].mem_reg[7]_235 [7]),
        .R(1'b0));
  FDRE \genblk1[7].mem_reg[7][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[7].mem_reg[7]_235 [8]),
        .R(\genblk1[7].mem_reg[7][12]_0 ));
  FDRE \genblk1[7].mem_reg[7][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_24 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[7].mem_reg[7]_235 [9]),
        .R(\genblk1[7].mem_reg[7][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \genblk1[8].mem[8][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_23 ));
  FDRE \genblk1[8].mem_reg[8][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[8].mem_reg[8]_236 [0]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[8].mem_reg[8]_236 [10]),
        .R(\genblk1[8].mem_reg[8][12]_0 ));
  FDRE \genblk1[8].mem_reg[8][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[8].mem_reg[8]_236 [11]),
        .R(\genblk1[8].mem_reg[8][12]_0 ));
  FDRE \genblk1[8].mem_reg[8][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[8].mem_reg[8]_236 [12]),
        .R(\genblk1[8].mem_reg[8][12]_0 ));
  FDRE \genblk1[8].mem_reg[8][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[8].mem_reg[8]_236 [1]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[8].mem_reg[8]_236 [2]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[8].mem_reg[8]_236 [3]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[8].mem_reg[8]_236 [4]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[8].mem_reg[8]_236 [5]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[8].mem_reg[8]_236 [6]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[8].mem_reg[8]_236 [7]),
        .R(1'b0));
  FDRE \genblk1[8].mem_reg[8][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[8].mem_reg[8]_236 [8]),
        .R(\genblk1[8].mem_reg[8][12]_0 ));
  FDRE \genblk1[8].mem_reg[8][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_23 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[8].mem_reg[8]_236 [9]),
        .R(\genblk1[8].mem_reg[8][12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \genblk1[9].mem[9][7]_i_1 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[0]),
        .I3(write_ptr_reg[4]),
        .I4(write_ptr_reg[3]),
        .I5(push_req_n0226_out),
        .O(\write_ptr_reg[2]_22 ));
  FDRE \genblk1[9].mem_reg[9][0] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [0]),
        .Q(\genblk1[9].mem_reg[9]_237 [0]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][10] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(CTRL_SCHED_VIRTS[2]),
        .Q(\genblk1[9].mem_reg[9]_237 [10]),
        .R(\genblk1[9].mem_reg[9][12]_0 ));
  FDRE \genblk1[9].mem_reg[9][11] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(CTRL_SCHED_VIRTS[3]),
        .Q(\genblk1[9].mem_reg[9]_237 [11]),
        .R(\genblk1[9].mem_reg[9][12]_0 ));
  FDRE \genblk1[9].mem_reg[9][12] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(CTRL_SCHED_VIRTS[4]),
        .Q(\genblk1[9].mem_reg[9]_237 [12]),
        .R(\genblk1[9].mem_reg[9][12]_0 ));
  FDRE \genblk1[9].mem_reg[9][1] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [1]),
        .Q(\genblk1[9].mem_reg[9]_237 [1]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][2] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [2]),
        .Q(\genblk1[9].mem_reg[9]_237 [2]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][3] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [3]),
        .Q(\genblk1[9].mem_reg[9]_237 [3]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][4] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [4]),
        .Q(\genblk1[9].mem_reg[9]_237 [4]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][5] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [5]),
        .Q(\genblk1[9].mem_reg[9]_237 [5]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][6] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [6]),
        .Q(\genblk1[9].mem_reg[9]_237 [6]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][7] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(\genblk1[31].mem_reg[31][7]_0 [7]),
        .Q(\genblk1[9].mem_reg[9]_237 [7]),
        .R(1'b0));
  FDRE \genblk1[9].mem_reg[9][8] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(CTRL_SCHED_VIRTS[0]),
        .Q(\genblk1[9].mem_reg[9]_237 [8]),
        .R(\genblk1[9].mem_reg[9][12]_0 ));
  FDRE \genblk1[9].mem_reg[9][9] 
       (.C(CLK),
        .CE(\write_ptr_reg[2]_22 ),
        .D(CTRL_SCHED_VIRTS[1]),
        .Q(\genblk1[9].mem_reg[9]_237 [9]),
        .R(\genblk1[9].mem_reg[9][12]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_ptr[0]_i_1__56 
       (.I0(read_ptr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_ptr[1]_i_1__56 
       (.I0(read_ptr_reg[0]),
        .I1(read_ptr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_ptr[2]_i_1 
       (.I0(read_ptr_reg[0]),
        .I1(read_ptr_reg[1]),
        .I2(read_ptr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_ptr[3]_i_1 
       (.I0(read_ptr_reg[1]),
        .I1(read_ptr_reg[0]),
        .I2(read_ptr_reg[2]),
        .I3(read_ptr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \read_ptr[4]_i_2 
       (.I0(read_ptr_reg[2]),
        .I1(read_ptr_reg[0]),
        .I2(read_ptr_reg[1]),
        .I3(read_ptr_reg[3]),
        .I4(read_ptr_reg[4]),
        .O(p_0_in__0[4]));
  FDCE \read_ptr_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST_sync),
        .D(p_0_in__0[0]),
        .Q(read_ptr_reg[0]));
  FDCE \read_ptr_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST_sync),
        .D(p_0_in__0[1]),
        .Q(read_ptr_reg[1]));
  FDCE \read_ptr_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST_sync),
        .D(p_0_in__0[2]),
        .Q(read_ptr_reg[2]));
  FDCE \read_ptr_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST_sync),
        .D(p_0_in__0[3]),
        .Q(read_ptr_reg[3]));
  FDCE \read_ptr_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST_sync),
        .D(p_0_in__0[4]),
        .Q(read_ptr_reg[4]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    state_core_next_i1_carry_i_26
       (.I0(state_core_next_i1_carry_i_31_n_0),
        .I1(read_ptr_reg[4]),
        .I2(state_core_next_i1_carry_i_32_n_0),
        .I3(read_ptr_reg[3]),
        .I4(state_core_next_i1_carry_i_33_n_0),
        .I5(empty_reg_0),
        .O(SCHED_DATA_OUT[4]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    state_core_next_i1_carry_i_29
       (.I0(state_core_next_i1_carry_i_34_n_0),
        .I1(read_ptr_reg[4]),
        .I2(state_core_next_i1_carry_i_35_n_0),
        .I3(read_ptr_reg[3]),
        .I4(state_core_next_i1_carry_i_36_n_0),
        .I5(empty_reg_0),
        .O(SCHED_DATA_OUT[5]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    state_core_next_i1_carry_i_30
       (.I0(state_core_next_i1_carry_i_37_n_0),
        .I1(read_ptr_reg[4]),
        .I2(state_core_next_i1_carry_i_38_n_0),
        .I3(read_ptr_reg[3]),
        .I4(state_core_next_i1_carry_i_39_n_0),
        .I5(empty_reg_0),
        .O(SCHED_DATA_OUT[3]));
  MUXF8 state_core_next_i1_carry_i_31
       (.I0(state_core_next_i1_carry_i_40_n_0),
        .I1(state_core_next_i1_carry_i_41_n_0),
        .O(state_core_next_i1_carry_i_31_n_0),
        .S(read_ptr_reg[3]));
  MUXF7 state_core_next_i1_carry_i_32
       (.I0(state_core_next_i1_carry_i_42_n_0),
        .I1(state_core_next_i1_carry_i_43_n_0),
        .O(state_core_next_i1_carry_i_32_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_core_next_i1_carry_i_33
       (.I0(state_core_next_i1_carry_i_44_n_0),
        .I1(state_core_next_i1_carry_i_45_n_0),
        .O(state_core_next_i1_carry_i_33_n_0),
        .S(read_ptr_reg[2]));
  MUXF8 state_core_next_i1_carry_i_34
       (.I0(state_core_next_i1_carry_i_46_n_0),
        .I1(state_core_next_i1_carry_i_47_n_0),
        .O(state_core_next_i1_carry_i_34_n_0),
        .S(read_ptr_reg[3]));
  MUXF7 state_core_next_i1_carry_i_35
       (.I0(state_core_next_i1_carry_i_48_n_0),
        .I1(state_core_next_i1_carry_i_49_n_0),
        .O(state_core_next_i1_carry_i_35_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_core_next_i1_carry_i_36
       (.I0(state_core_next_i1_carry_i_50_n_0),
        .I1(state_core_next_i1_carry_i_51_n_0),
        .O(state_core_next_i1_carry_i_36_n_0),
        .S(read_ptr_reg[2]));
  MUXF8 state_core_next_i1_carry_i_37
       (.I0(state_core_next_i1_carry_i_52_n_0),
        .I1(state_core_next_i1_carry_i_53_n_0),
        .O(state_core_next_i1_carry_i_37_n_0),
        .S(read_ptr_reg[3]));
  MUXF7 state_core_next_i1_carry_i_38
       (.I0(state_core_next_i1_carry_i_54_n_0),
        .I1(state_core_next_i1_carry_i_55_n_0),
        .O(state_core_next_i1_carry_i_38_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_core_next_i1_carry_i_39
       (.I0(state_core_next_i1_carry_i_56_n_0),
        .I1(state_core_next_i1_carry_i_57_n_0),
        .O(state_core_next_i1_carry_i_39_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_core_next_i1_carry_i_40
       (.I0(state_core_next_i1_carry_i_58_n_0),
        .I1(state_core_next_i1_carry_i_59_n_0),
        .O(state_core_next_i1_carry_i_40_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_core_next_i1_carry_i_41
       (.I0(state_core_next_i1_carry_i_60_n_0),
        .I1(state_core_next_i1_carry_i_61_n_0),
        .O(state_core_next_i1_carry_i_41_n_0),
        .S(read_ptr_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_42
       (.I0(\genblk1[19].mem_reg[19]_247 [11]),
        .I1(\genblk1[18].mem_reg[18]_246 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [11]),
        .O(state_core_next_i1_carry_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_43
       (.I0(\genblk1[23].mem_reg[23]_251 [11]),
        .I1(\genblk1[22].mem_reg[22]_250 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [11]),
        .O(state_core_next_i1_carry_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_44
       (.I0(\genblk1[27].mem_reg[27]_255 [11]),
        .I1(\genblk1[26].mem_reg[26]_254 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [11]),
        .O(state_core_next_i1_carry_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_45
       (.I0(\genblk1[31].mem_reg[31]_259 [11]),
        .I1(\genblk1[30].mem_reg[30]_258 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [11]),
        .O(state_core_next_i1_carry_i_45_n_0));
  MUXF7 state_core_next_i1_carry_i_46
       (.I0(state_core_next_i1_carry_i_62_n_0),
        .I1(state_core_next_i1_carry_i_63_n_0),
        .O(state_core_next_i1_carry_i_46_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_core_next_i1_carry_i_47
       (.I0(state_core_next_i1_carry_i_64_n_0),
        .I1(state_core_next_i1_carry_i_65_n_0),
        .O(state_core_next_i1_carry_i_47_n_0),
        .S(read_ptr_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_48
       (.I0(\genblk1[19].mem_reg[19]_247 [12]),
        .I1(\genblk1[18].mem_reg[18]_246 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [12]),
        .O(state_core_next_i1_carry_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_49
       (.I0(\genblk1[23].mem_reg[23]_251 [12]),
        .I1(\genblk1[22].mem_reg[22]_250 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [12]),
        .O(state_core_next_i1_carry_i_49_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_50
       (.I0(\genblk1[27].mem_reg[27]_255 [12]),
        .I1(\genblk1[26].mem_reg[26]_254 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [12]),
        .O(state_core_next_i1_carry_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_51
       (.I0(\genblk1[31].mem_reg[31]_259 [12]),
        .I1(\genblk1[30].mem_reg[30]_258 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [12]),
        .O(state_core_next_i1_carry_i_51_n_0));
  MUXF7 state_core_next_i1_carry_i_52
       (.I0(state_core_next_i1_carry_i_66_n_0),
        .I1(state_core_next_i1_carry_i_67_n_0),
        .O(state_core_next_i1_carry_i_52_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_core_next_i1_carry_i_53
       (.I0(state_core_next_i1_carry_i_68_n_0),
        .I1(state_core_next_i1_carry_i_69_n_0),
        .O(state_core_next_i1_carry_i_53_n_0),
        .S(read_ptr_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_54
       (.I0(\genblk1[19].mem_reg[19]_247 [10]),
        .I1(\genblk1[18].mem_reg[18]_246 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [10]),
        .O(state_core_next_i1_carry_i_54_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_55
       (.I0(\genblk1[23].mem_reg[23]_251 [10]),
        .I1(\genblk1[22].mem_reg[22]_250 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [10]),
        .O(state_core_next_i1_carry_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_56
       (.I0(\genblk1[27].mem_reg[27]_255 [10]),
        .I1(\genblk1[26].mem_reg[26]_254 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [10]),
        .O(state_core_next_i1_carry_i_56_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_57
       (.I0(\genblk1[31].mem_reg[31]_259 [10]),
        .I1(\genblk1[30].mem_reg[30]_258 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [10]),
        .O(state_core_next_i1_carry_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_58
       (.I0(\genblk1[3].mem_reg[3]_231 [11]),
        .I1(\genblk1[2].mem_reg[2]_230 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [11]),
        .O(state_core_next_i1_carry_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_59
       (.I0(\genblk1[7].mem_reg[7]_235 [11]),
        .I1(\genblk1[6].mem_reg[6]_234 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [11]),
        .O(state_core_next_i1_carry_i_59_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_60
       (.I0(\genblk1[11].mem_reg[11]_239 [11]),
        .I1(\genblk1[10].mem_reg[10]_238 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [11]),
        .O(state_core_next_i1_carry_i_60_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_61
       (.I0(\genblk1[15].mem_reg[15]_243 [11]),
        .I1(\genblk1[14].mem_reg[14]_242 [11]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [11]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [11]),
        .O(state_core_next_i1_carry_i_61_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_62
       (.I0(\genblk1[3].mem_reg[3]_231 [12]),
        .I1(\genblk1[2].mem_reg[2]_230 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [12]),
        .O(state_core_next_i1_carry_i_62_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_63
       (.I0(\genblk1[7].mem_reg[7]_235 [12]),
        .I1(\genblk1[6].mem_reg[6]_234 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [12]),
        .O(state_core_next_i1_carry_i_63_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_64
       (.I0(\genblk1[11].mem_reg[11]_239 [12]),
        .I1(\genblk1[10].mem_reg[10]_238 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [12]),
        .O(state_core_next_i1_carry_i_64_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_65
       (.I0(\genblk1[15].mem_reg[15]_243 [12]),
        .I1(\genblk1[14].mem_reg[14]_242 [12]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [12]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [12]),
        .O(state_core_next_i1_carry_i_65_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_66
       (.I0(\genblk1[3].mem_reg[3]_231 [10]),
        .I1(\genblk1[2].mem_reg[2]_230 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [10]),
        .O(state_core_next_i1_carry_i_66_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_67
       (.I0(\genblk1[7].mem_reg[7]_235 [10]),
        .I1(\genblk1[6].mem_reg[6]_234 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [10]),
        .O(state_core_next_i1_carry_i_67_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_68
       (.I0(\genblk1[11].mem_reg[11]_239 [10]),
        .I1(\genblk1[10].mem_reg[10]_238 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [10]),
        .O(state_core_next_i1_carry_i_68_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_core_next_i1_carry_i_69
       (.I0(\genblk1[15].mem_reg[15]_243 [10]),
        .I1(\genblk1[14].mem_reg[14]_242 [10]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [10]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [10]),
        .O(state_core_next_i1_carry_i_69_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    state_inacc_next0_carry_i_15
       (.I0(state_inacc_next0_carry_i_20_n_0),
        .I1(read_ptr_reg[4]),
        .I2(state_inacc_next0_carry_i_21_n_0),
        .I3(read_ptr_reg[3]),
        .I4(state_inacc_next0_carry_i_22_n_0),
        .I5(empty_reg_0),
        .O(SCHED_DATA_OUT[2]));
  MUXF8 state_inacc_next0_carry_i_20
       (.I0(state_inacc_next0_carry_i_39_n_0),
        .I1(state_inacc_next0_carry_i_40_n_0),
        .O(state_inacc_next0_carry_i_20_n_0),
        .S(read_ptr_reg[3]));
  MUXF7 state_inacc_next0_carry_i_21
       (.I0(state_inacc_next0_carry_i_41_n_0),
        .I1(state_inacc_next0_carry_i_42_n_0),
        .O(state_inacc_next0_carry_i_21_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_inacc_next0_carry_i_22
       (.I0(state_inacc_next0_carry_i_43_n_0),
        .I1(state_inacc_next0_carry_i_44_n_0),
        .O(state_inacc_next0_carry_i_22_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_inacc_next0_carry_i_39
       (.I0(state_inacc_next0_carry_i_77_n_0),
        .I1(state_inacc_next0_carry_i_78_n_0),
        .O(state_inacc_next0_carry_i_39_n_0),
        .S(read_ptr_reg[2]));
  MUXF7 state_inacc_next0_carry_i_40
       (.I0(state_inacc_next0_carry_i_79_n_0),
        .I1(state_inacc_next0_carry_i_80_n_0),
        .O(state_inacc_next0_carry_i_40_n_0),
        .S(read_ptr_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_41
       (.I0(\genblk1[19].mem_reg[19]_247 [9]),
        .I1(\genblk1[18].mem_reg[18]_246 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[17].mem_reg[17]_245 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[16].mem_reg[16]_244 [9]),
        .O(state_inacc_next0_carry_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_42
       (.I0(\genblk1[23].mem_reg[23]_251 [9]),
        .I1(\genblk1[22].mem_reg[22]_250 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[21].mem_reg[21]_249 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[20].mem_reg[20]_248 [9]),
        .O(state_inacc_next0_carry_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_43
       (.I0(\genblk1[27].mem_reg[27]_255 [9]),
        .I1(\genblk1[26].mem_reg[26]_254 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[25].mem_reg[25]_253 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[24].mem_reg[24]_252 [9]),
        .O(state_inacc_next0_carry_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_44
       (.I0(\genblk1[31].mem_reg[31]_259 [9]),
        .I1(\genblk1[30].mem_reg[30]_258 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[29].mem_reg[29]_257 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[28].mem_reg[28]_256 [9]),
        .O(state_inacc_next0_carry_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_77
       (.I0(\genblk1[3].mem_reg[3]_231 [9]),
        .I1(\genblk1[2].mem_reg[2]_230 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[1].mem_reg[1]_229 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[0].mem_reg[0]_228 [9]),
        .O(state_inacc_next0_carry_i_77_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_78
       (.I0(\genblk1[7].mem_reg[7]_235 [9]),
        .I1(\genblk1[6].mem_reg[6]_234 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[5].mem_reg[5]_233 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[4].mem_reg[4]_232 [9]),
        .O(state_inacc_next0_carry_i_78_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_79
       (.I0(\genblk1[11].mem_reg[11]_239 [9]),
        .I1(\genblk1[10].mem_reg[10]_238 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[9].mem_reg[9]_237 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[8].mem_reg[8]_236 [9]),
        .O(state_inacc_next0_carry_i_79_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_80
       (.I0(\genblk1[15].mem_reg[15]_243 [9]),
        .I1(\genblk1[14].mem_reg[14]_242 [9]),
        .I2(read_ptr_reg[1]),
        .I3(\genblk1[13].mem_reg[13]_241 [9]),
        .I4(read_ptr_reg[0]),
        .I5(\genblk1[12].mem_reg[12]_240 [9]),
        .O(state_inacc_next0_carry_i_80_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1__56 
       (.I0(write_ptr_reg[0]),
        .O(\write_ptr[0]_i_1__56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1__56 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr[2]_i_1__56 
       (.I0(write_ptr_reg[0]),
        .I1(write_ptr_reg[1]),
        .I2(write_ptr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ptr[3]_i_1__56 
       (.I0(write_ptr_reg[2]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[1]),
        .I3(write_ptr_reg[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[4]_i_1__56 
       (.I0(push_req_n0226_out),
        .O(\write_ptr[4]_i_1__56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ptr[4]_i_2__56 
       (.I0(write_ptr_reg[1]),
        .I1(write_ptr_reg[0]),
        .I2(write_ptr_reg[2]),
        .I3(write_ptr_reg[3]),
        .I4(write_ptr_reg[4]),
        .O(p_0_in[4]));
  FDCE \write_ptr_reg[0] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(\write_ptr[0]_i_1__56_n_0 ),
        .Q(write_ptr_reg[0]));
  FDCE \write_ptr_reg[1] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(p_0_in[1]),
        .Q(write_ptr_reg[1]));
  FDCE \write_ptr_reg[2] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(p_0_in[2]),
        .Q(write_ptr_reg[2]));
  FDCE \write_ptr_reg[3] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(p_0_in[3]),
        .Q(write_ptr_reg[3]));
  FDCE \write_ptr_reg[4] 
       (.C(CLK),
        .CE(\write_ptr[4]_i_1__56_n_0 ),
        .CLR(RST_sync),
        .D(p_0_in[4]),
        .Q(write_ptr_reg[4]));
endmodule

module ODIN_design_ODIN_0_0_izh_input_accumulator
   (SRAM_reg_1,
    SRAM_reg_1_0,
    O,
    SRAM_reg_1_1,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    SRAM_reg_0,
    \FSM_sequential_state_reg[1]_3 ,
    \FSM_sequential_state_reg[1]_4 ,
    \FSM_sequential_state_reg[1]_5 ,
    \FSM_sequential_state_reg[1]_6 ,
    event_inh,
    DI,
    S,
    SRAM_reg_1_i_371,
    SRAM_reg_1_i_371_0,
    SRAM_reg_1_i_366,
    SRAM_reg_1_i_366_0,
    param_leak_en03_out,
    SRAM_reg_0_i_94__0_0,
    SRAM_reg_0_i_94__0_1,
    SRAM_reg_1_i_323_0,
    SRAM_reg_1_i_323_1,
    SRAM_reg_1_i_112,
    SRAM_reg_1_i_112_0,
    SRAM_reg_0_0,
    SRAM_reg_0_1,
    SRAM_reg_1_2,
    SRAM_reg_1_3,
    \neuron_state_monitor_samp[3]_i_28 ,
    SRAM_reg_1_i_250_0,
    SRAM_reg_1_i_250_1,
    SRAM_reg_1_i_250_2,
    SRAM_reg_1_i_250_3,
    SRAM_reg_1_i_250_4);
  output [0:0]SRAM_reg_1;
  output [3:0]SRAM_reg_1_0;
  output [2:0]O;
  output [3:0]SRAM_reg_1_1;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[1]_0 ;
  output \FSM_sequential_state_reg[1]_1 ;
  output \FSM_sequential_state_reg[1]_2 ;
  output SRAM_reg_0;
  output \FSM_sequential_state_reg[1]_3 ;
  output \FSM_sequential_state_reg[1]_4 ;
  output \FSM_sequential_state_reg[1]_5 ;
  output \FSM_sequential_state_reg[1]_6 ;
  input event_inh;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]SRAM_reg_1_i_371;
  input [3:0]SRAM_reg_1_i_371_0;
  input [1:0]SRAM_reg_1_i_366;
  input [2:0]SRAM_reg_1_i_366_0;
  input param_leak_en03_out;
  input [3:0]SRAM_reg_0_i_94__0_0;
  input [3:0]SRAM_reg_0_i_94__0_1;
  input [3:0]SRAM_reg_1_i_323_0;
  input [3:0]SRAM_reg_1_i_323_1;
  input [1:0]SRAM_reg_1_i_112;
  input [2:0]SRAM_reg_1_i_112_0;
  input SRAM_reg_0_0;
  input SRAM_reg_0_1;
  input [3:0]SRAM_reg_1_2;
  input [3:0]SRAM_reg_1_3;
  input \neuron_state_monitor_samp[3]_i_28 ;
  input SRAM_reg_1_i_250_0;
  input SRAM_reg_1_i_250_1;
  input SRAM_reg_1_i_250_2;
  input SRAM_reg_1_i_250_3;
  input SRAM_reg_1_i_250_4;

  wire [3:0]DI;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire \FSM_sequential_state_reg[1]_4 ;
  wire \FSM_sequential_state_reg[1]_5 ;
  wire \FSM_sequential_state_reg[1]_6 ;
  wire [2:0]O;
  wire [3:0]S;
  wire SRAM_reg_0;
  wire SRAM_reg_0_0;
  wire SRAM_reg_0_1;
  wire [3:0]SRAM_reg_0_i_94__0_0;
  wire [3:0]SRAM_reg_0_i_94__0_1;
  wire [0:0]SRAM_reg_1;
  wire [3:0]SRAM_reg_1_0;
  wire [3:0]SRAM_reg_1_1;
  wire [3:0]SRAM_reg_1_2;
  wire [3:0]SRAM_reg_1_3;
  wire [1:0]SRAM_reg_1_i_112;
  wire [2:0]SRAM_reg_1_i_112_0;
  wire SRAM_reg_1_i_250_0;
  wire SRAM_reg_1_i_250_1;
  wire SRAM_reg_1_i_250_2;
  wire SRAM_reg_1_i_250_3;
  wire SRAM_reg_1_i_250_4;
  wire [3:0]SRAM_reg_1_i_323_0;
  wire [3:0]SRAM_reg_1_i_323_1;
  wire SRAM_reg_1_i_323_n_0;
  wire SRAM_reg_1_i_324_n_0;
  wire [1:0]SRAM_reg_1_i_366;
  wire [2:0]SRAM_reg_1_i_366_0;
  wire [3:0]SRAM_reg_1_i_371;
  wire [3:0]SRAM_reg_1_i_371_0;
  wire event_inh;
  wire \neuron_state_monitor_samp[3]_i_28 ;
  wire param_leak_en03_out;
  wire [6:0]state_inacc_next00_in;
  wire state_inacc_next0_carry__0_n_0;
  wire state_inacc_next0_carry__0_n_1;
  wire state_inacc_next0_carry__0_n_2;
  wire state_inacc_next0_carry__0_n_3;
  wire state_inacc_next0_carry__1_n_2;
  wire state_inacc_next0_carry__1_n_3;
  wire state_inacc_next0_carry_n_0;
  wire state_inacc_next0_carry_n_1;
  wire state_inacc_next0_carry_n_2;
  wire state_inacc_next0_carry_n_3;
  wire state_inacc_next0_carry_n_5;
  wire state_inacc_next0_carry_n_6;
  wire state_inacc_next0_carry_n_7;
  wire state_inacc_next1_carry__0_n_0;
  wire state_inacc_next1_carry__0_n_1;
  wire state_inacc_next1_carry__0_n_2;
  wire state_inacc_next1_carry__0_n_3;
  wire state_inacc_next1_carry__1_n_2;
  wire state_inacc_next1_carry__1_n_3;
  wire state_inacc_next1_carry_n_0;
  wire state_inacc_next1_carry_n_1;
  wire state_inacc_next1_carry_n_2;
  wire state_inacc_next1_carry_n_3;
  wire [3:2]NLW_state_inacc_next0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_state_inacc_next0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_state_inacc_next1_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_state_inacc_next1_carry__1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_0_i_92__0
       (.I0(state_inacc_next00_in[1]),
        .I1(SRAM_reg_0_0),
        .I2(state_inacc_next0_carry_n_6),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_2[1]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_0_i_94__0
       (.I0(state_inacc_next00_in[0]),
        .I1(SRAM_reg_0_0),
        .I2(state_inacc_next0_carry_n_7),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_2[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_115
       (.I0(SRAM_reg_1_1[0]),
        .I1(SRAM_reg_0_0),
        .I2(SRAM_reg_1_0[3]),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_3[3]),
        .O(\FSM_sequential_state_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_117
       (.I0(state_inacc_next00_in[6]),
        .I1(SRAM_reg_0_0),
        .I2(SRAM_reg_1_0[2]),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_3[2]),
        .O(\FSM_sequential_state_reg[1]_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_119
       (.I0(state_inacc_next00_in[5]),
        .I1(SRAM_reg_0_0),
        .I2(SRAM_reg_1_0[1]),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_3[1]),
        .O(\FSM_sequential_state_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_121
       (.I0(state_inacc_next00_in[4]),
        .I1(SRAM_reg_0_0),
        .I2(SRAM_reg_1_0[0]),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_3[0]),
        .O(\FSM_sequential_state_reg[1]_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_123
       (.I0(state_inacc_next00_in[3]),
        .I1(SRAM_reg_0_0),
        .I2(SRAM_reg_1),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_2[3]),
        .O(\FSM_sequential_state_reg[1]_6 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    SRAM_reg_1_i_125
       (.I0(state_inacc_next00_in[2]),
        .I1(SRAM_reg_0_0),
        .I2(state_inacc_next0_carry_n_5),
        .I3(SRAM_reg_0_1),
        .I4(SRAM_reg_1_2[2]),
        .O(\FSM_sequential_state_reg[1]_1 ));
  MUXF7 SRAM_reg_1_i_250
       (.I0(SRAM_reg_1_i_323_n_0),
        .I1(SRAM_reg_1_i_324_n_0),
        .O(SRAM_reg_0),
        .S(\neuron_state_monitor_samp[3]_i_28 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_323
       (.I0(state_inacc_next00_in[4]),
        .I1(SRAM_reg_1_i_250_3),
        .I2(SRAM_reg_1_i_250_1),
        .I3(state_inacc_next00_in[3]),
        .I4(SRAM_reg_0_0),
        .I5(SRAM_reg_1_i_250_4),
        .O(SRAM_reg_1_i_323_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_324
       (.I0(state_inacc_next00_in[6]),
        .I1(SRAM_reg_1_i_250_0),
        .I2(SRAM_reg_1_i_250_1),
        .I3(state_inacc_next00_in[5]),
        .I4(SRAM_reg_0_0),
        .I5(SRAM_reg_1_i_250_2),
        .O(SRAM_reg_1_i_324_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_inacc_next0_carry
       (.CI(1'b0),
        .CO({state_inacc_next0_carry_n_0,state_inacc_next0_carry_n_1,state_inacc_next0_carry_n_2,state_inacc_next0_carry_n_3}),
        .CYINIT(event_inh),
        .DI(DI),
        .O({SRAM_reg_1,state_inacc_next0_carry_n_5,state_inacc_next0_carry_n_6,state_inacc_next0_carry_n_7}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_inacc_next0_carry__0
       (.CI(state_inacc_next0_carry_n_0),
        .CO({state_inacc_next0_carry__0_n_0,state_inacc_next0_carry__0_n_1,state_inacc_next0_carry__0_n_2,state_inacc_next0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(SRAM_reg_1_i_371),
        .O(SRAM_reg_1_0),
        .S(SRAM_reg_1_i_371_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_inacc_next0_carry__1
       (.CI(state_inacc_next0_carry__0_n_0),
        .CO({NLW_state_inacc_next0_carry__1_CO_UNCONNECTED[3:2],state_inacc_next0_carry__1_n_2,state_inacc_next0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,SRAM_reg_1_i_366}),
        .O({NLW_state_inacc_next0_carry__1_O_UNCONNECTED[3],O}),
        .S({1'b0,SRAM_reg_1_i_366_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_inacc_next1_carry
       (.CI(1'b0),
        .CO({state_inacc_next1_carry_n_0,state_inacc_next1_carry_n_1,state_inacc_next1_carry_n_2,state_inacc_next1_carry_n_3}),
        .CYINIT(param_leak_en03_out),
        .DI(SRAM_reg_0_i_94__0_0),
        .O(state_inacc_next00_in[3:0]),
        .S(SRAM_reg_0_i_94__0_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_inacc_next1_carry__0
       (.CI(state_inacc_next1_carry_n_0),
        .CO({state_inacc_next1_carry__0_n_0,state_inacc_next1_carry__0_n_1,state_inacc_next1_carry__0_n_2,state_inacc_next1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(SRAM_reg_1_i_323_0),
        .O({SRAM_reg_1_1[0],state_inacc_next00_in[6:4]}),
        .S(SRAM_reg_1_i_323_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 state_inacc_next1_carry__1
       (.CI(state_inacc_next1_carry__0_n_0),
        .CO({NLW_state_inacc_next1_carry__1_CO_UNCONNECTED[3:2],state_inacc_next1_carry__1_n_2,state_inacc_next1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,SRAM_reg_1_i_112}),
        .O({NLW_state_inacc_next1_carry__1_O_UNCONNECTED[3],SRAM_reg_1_1[3:1]}),
        .S({1'b0,SRAM_reg_1_i_112_0}));
endmodule

module ODIN_design_ODIN_0_0_izh_neuron
   (SRAM_reg_1,
    SRAM_reg_1_0,
    O,
    SRAM_reg_1_1,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    SRAM_reg_0,
    \FSM_sequential_state_reg[1]_3 ,
    \FSM_sequential_state_reg[1]_4 ,
    \FSM_sequential_state_reg[1]_5 ,
    \FSM_sequential_state_reg[1]_6 ,
    event_inh,
    DI,
    S,
    SRAM_reg_1_i_371,
    SRAM_reg_1_i_371_0,
    SRAM_reg_1_i_366,
    SRAM_reg_1_i_366_0,
    param_leak_en03_out,
    SRAM_reg_0_i_94__0,
    SRAM_reg_0_i_94__0_0,
    SRAM_reg_1_i_323,
    SRAM_reg_1_i_323_0,
    SRAM_reg_1_i_112,
    SRAM_reg_1_i_112_0,
    SRAM_reg_0_0,
    SRAM_reg_0_1,
    SRAM_reg_1_2,
    SRAM_reg_1_3,
    \neuron_state_monitor_samp[3]_i_28 ,
    SRAM_reg_1_i_250,
    SRAM_reg_1_i_250_0,
    SRAM_reg_1_i_250_1,
    SRAM_reg_1_i_250_2,
    SRAM_reg_1_i_250_3);
  output [0:0]SRAM_reg_1;
  output [3:0]SRAM_reg_1_0;
  output [2:0]O;
  output [3:0]SRAM_reg_1_1;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[1]_0 ;
  output \FSM_sequential_state_reg[1]_1 ;
  output \FSM_sequential_state_reg[1]_2 ;
  output SRAM_reg_0;
  output \FSM_sequential_state_reg[1]_3 ;
  output \FSM_sequential_state_reg[1]_4 ;
  output \FSM_sequential_state_reg[1]_5 ;
  output \FSM_sequential_state_reg[1]_6 ;
  input event_inh;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]SRAM_reg_1_i_371;
  input [3:0]SRAM_reg_1_i_371_0;
  input [1:0]SRAM_reg_1_i_366;
  input [2:0]SRAM_reg_1_i_366_0;
  input param_leak_en03_out;
  input [3:0]SRAM_reg_0_i_94__0;
  input [3:0]SRAM_reg_0_i_94__0_0;
  input [3:0]SRAM_reg_1_i_323;
  input [3:0]SRAM_reg_1_i_323_0;
  input [1:0]SRAM_reg_1_i_112;
  input [2:0]SRAM_reg_1_i_112_0;
  input SRAM_reg_0_0;
  input SRAM_reg_0_1;
  input [3:0]SRAM_reg_1_2;
  input [3:0]SRAM_reg_1_3;
  input \neuron_state_monitor_samp[3]_i_28 ;
  input SRAM_reg_1_i_250;
  input SRAM_reg_1_i_250_0;
  input SRAM_reg_1_i_250_1;
  input SRAM_reg_1_i_250_2;
  input SRAM_reg_1_i_250_3;

  wire [3:0]DI;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire \FSM_sequential_state_reg[1]_4 ;
  wire \FSM_sequential_state_reg[1]_5 ;
  wire \FSM_sequential_state_reg[1]_6 ;
  wire [2:0]O;
  wire [3:0]S;
  wire SRAM_reg_0;
  wire SRAM_reg_0_0;
  wire SRAM_reg_0_1;
  wire [3:0]SRAM_reg_0_i_94__0;
  wire [3:0]SRAM_reg_0_i_94__0_0;
  wire [0:0]SRAM_reg_1;
  wire [3:0]SRAM_reg_1_0;
  wire [3:0]SRAM_reg_1_1;
  wire [3:0]SRAM_reg_1_2;
  wire [3:0]SRAM_reg_1_3;
  wire [1:0]SRAM_reg_1_i_112;
  wire [2:0]SRAM_reg_1_i_112_0;
  wire SRAM_reg_1_i_250;
  wire SRAM_reg_1_i_250_0;
  wire SRAM_reg_1_i_250_1;
  wire SRAM_reg_1_i_250_2;
  wire SRAM_reg_1_i_250_3;
  wire [3:0]SRAM_reg_1_i_323;
  wire [3:0]SRAM_reg_1_i_323_0;
  wire [1:0]SRAM_reg_1_i_366;
  wire [2:0]SRAM_reg_1_i_366_0;
  wire [3:0]SRAM_reg_1_i_371;
  wire [3:0]SRAM_reg_1_i_371_0;
  wire event_inh;
  wire \neuron_state_monitor_samp[3]_i_28 ;
  wire param_leak_en03_out;

  ODIN_design_ODIN_0_0_izh_input_accumulator input_accumulator_0
       (.DI(DI),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_1 ),
        .\FSM_sequential_state_reg[1]_2 (\FSM_sequential_state_reg[1]_2 ),
        .\FSM_sequential_state_reg[1]_3 (\FSM_sequential_state_reg[1]_3 ),
        .\FSM_sequential_state_reg[1]_4 (\FSM_sequential_state_reg[1]_4 ),
        .\FSM_sequential_state_reg[1]_5 (\FSM_sequential_state_reg[1]_5 ),
        .\FSM_sequential_state_reg[1]_6 (\FSM_sequential_state_reg[1]_6 ),
        .O(O),
        .S(S),
        .SRAM_reg_0(SRAM_reg_0),
        .SRAM_reg_0_0(SRAM_reg_0_0),
        .SRAM_reg_0_1(SRAM_reg_0_1),
        .SRAM_reg_0_i_94__0_0(SRAM_reg_0_i_94__0),
        .SRAM_reg_0_i_94__0_1(SRAM_reg_0_i_94__0_0),
        .SRAM_reg_1(SRAM_reg_1),
        .SRAM_reg_1_0(SRAM_reg_1_0),
        .SRAM_reg_1_1(SRAM_reg_1_1),
        .SRAM_reg_1_2(SRAM_reg_1_2),
        .SRAM_reg_1_3(SRAM_reg_1_3),
        .SRAM_reg_1_i_112(SRAM_reg_1_i_112),
        .SRAM_reg_1_i_112_0(SRAM_reg_1_i_112_0),
        .SRAM_reg_1_i_250_0(SRAM_reg_1_i_250),
        .SRAM_reg_1_i_250_1(SRAM_reg_1_i_250_0),
        .SRAM_reg_1_i_250_2(SRAM_reg_1_i_250_1),
        .SRAM_reg_1_i_250_3(SRAM_reg_1_i_250_2),
        .SRAM_reg_1_i_250_4(SRAM_reg_1_i_250_3),
        .SRAM_reg_1_i_323_0(SRAM_reg_1_i_323),
        .SRAM_reg_1_i_323_1(SRAM_reg_1_i_323_0),
        .SRAM_reg_1_i_366(SRAM_reg_1_i_366),
        .SRAM_reg_1_i_366_0(SRAM_reg_1_i_366_0),
        .SRAM_reg_1_i_371(SRAM_reg_1_i_371),
        .SRAM_reg_1_i_371_0(SRAM_reg_1_i_371_0),
        .event_inh(event_inh),
        .\neuron_state_monitor_samp[3]_i_28 (\neuron_state_monitor_samp[3]_i_28 ),
        .param_leak_en03_out(param_leak_en03_out));
endmodule

module ODIN_design_ODIN_0_0_lif_calcium
   (SRAM_reg_0,
    \AEROUT_ADDR[6]_i_12 ,
    \AEROUT_ADDR[6]_i_12_0 );
  output [0:0]SRAM_reg_0;
  input [3:0]\AEROUT_ADDR[6]_i_12 ;
  input [3:0]\AEROUT_ADDR[6]_i_12_0 ;

  wire [3:0]\AEROUT_ADDR[6]_i_12 ;
  wire [3:0]\AEROUT_ADDR[6]_i_12_0 ;
  wire [0:0]SRAM_reg_0;
  wire v_down_next2_carry_n_1;
  wire v_down_next2_carry_n_2;
  wire v_down_next2_carry_n_3;
  wire [3:0]NLW_v_down_next2_carry_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 v_down_next2_carry
       (.CI(1'b0),
        .CO({SRAM_reg_0,v_down_next2_carry_n_1,v_down_next2_carry_n_2,v_down_next2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\AEROUT_ADDR[6]_i_12 ),
        .O(NLW_v_down_next2_carry_O_UNCONNECTED[3:0]),
        .S(\AEROUT_ADDR[6]_i_12_0 ));
endmodule

module ODIN_design_ODIN_0_0_lif_neuron
   (CO,
    SRAM_reg_0,
    SRAM_reg_1,
    SRAM_reg_0_0,
    SRAM_reg_0_1,
    SRAM_reg_1_0,
    SRAM_reg_1_1,
    DI,
    S,
    \neuron_state_monitor_samp[2]_i_5 ,
    \neuron_state_monitor_samp[2]_i_5_0 ,
    \neuron_state_monitor_samp[7]_i_3 ,
    \neuron_state_monitor_samp[7]_i_3_0 ,
    SRAM_reg_1_2,
    SRAM_reg_1_3,
    \AEROUT_ADDR[6]_i_12 ,
    \AEROUT_ADDR[6]_i_12_0 ,
    Qr);
  output [0:0]CO;
  output [0:0]SRAM_reg_0;
  output [0:0]SRAM_reg_1;
  output [0:0]SRAM_reg_0_0;
  output [0:0]SRAM_reg_0_1;
  output [3:0]SRAM_reg_1_0;
  output [2:0]SRAM_reg_1_1;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\neuron_state_monitor_samp[2]_i_5 ;
  input [3:0]\neuron_state_monitor_samp[2]_i_5_0 ;
  input [3:0]\neuron_state_monitor_samp[7]_i_3 ;
  input [3:0]\neuron_state_monitor_samp[7]_i_3_0 ;
  input [3:0]SRAM_reg_1_2;
  input [3:0]SRAM_reg_1_3;
  input [3:0]\AEROUT_ADDR[6]_i_12 ;
  input [3:0]\AEROUT_ADDR[6]_i_12_0 ;
  input [14:0]Qr;

  wire [3:0]\AEROUT_ADDR[6]_i_12 ;
  wire [3:0]\AEROUT_ADDR[6]_i_12_0 ;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [14:0]Qr;
  wire [3:0]S;
  wire [0:0]SRAM_reg_0;
  wire [0:0]SRAM_reg_0_0;
  wire [0:0]SRAM_reg_0_1;
  wire [0:0]SRAM_reg_1;
  wire [3:0]SRAM_reg_1_0;
  wire [2:0]SRAM_reg_1_1;
  wire [3:0]SRAM_reg_1_2;
  wire [3:0]SRAM_reg_1_3;
  wire [3:0]\neuron_state_monitor_samp[2]_i_5 ;
  wire [3:0]\neuron_state_monitor_samp[2]_i_5_0 ;
  wire [3:0]\neuron_state_monitor_samp[7]_i_3 ;
  wire [3:0]\neuron_state_monitor_samp[7]_i_3_0 ;

  ODIN_design_ODIN_0_0_lif_calcium calcium_0
       (.\AEROUT_ADDR[6]_i_12 (\AEROUT_ADDR[6]_i_12 ),
        .\AEROUT_ADDR[6]_i_12_0 (\AEROUT_ADDR[6]_i_12_0 ),
        .SRAM_reg_0(SRAM_reg_0_1));
  ODIN_design_ODIN_0_0_lif_neuron_state neuron_state_0
       (.CO(CO),
        .DI(DI),
        .Qr(Qr),
        .S(S),
        .SRAM_reg_0(SRAM_reg_0),
        .SRAM_reg_0_0(SRAM_reg_0_0),
        .SRAM_reg_1(SRAM_reg_1),
        .SRAM_reg_1_0(SRAM_reg_1_0),
        .SRAM_reg_1_1(SRAM_reg_1_1),
        .SRAM_reg_1_2(SRAM_reg_1_2),
        .SRAM_reg_1_3(SRAM_reg_1_3),
        .\neuron_state_monitor_samp[2]_i_5 (\neuron_state_monitor_samp[2]_i_5 ),
        .\neuron_state_monitor_samp[2]_i_5_0 (\neuron_state_monitor_samp[2]_i_5_0 ),
        .\neuron_state_monitor_samp[7]_i_3 (\neuron_state_monitor_samp[7]_i_3 ),
        .\neuron_state_monitor_samp[7]_i_3_0 (\neuron_state_monitor_samp[7]_i_3_0 ));
endmodule

module ODIN_design_ODIN_0_0_lif_neuron_state
   (CO,
    SRAM_reg_0,
    SRAM_reg_1,
    SRAM_reg_0_0,
    SRAM_reg_1_0,
    SRAM_reg_1_1,
    DI,
    S,
    \neuron_state_monitor_samp[2]_i_5 ,
    \neuron_state_monitor_samp[2]_i_5_0 ,
    \neuron_state_monitor_samp[7]_i_3 ,
    \neuron_state_monitor_samp[7]_i_3_0 ,
    SRAM_reg_1_2,
    SRAM_reg_1_3,
    Qr);
  output [0:0]CO;
  output [0:0]SRAM_reg_0;
  output [0:0]SRAM_reg_1;
  output [0:0]SRAM_reg_0_0;
  output [3:0]SRAM_reg_1_0;
  output [2:0]SRAM_reg_1_1;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\neuron_state_monitor_samp[2]_i_5 ;
  input [3:0]\neuron_state_monitor_samp[2]_i_5_0 ;
  input [3:0]\neuron_state_monitor_samp[7]_i_3 ;
  input [3:0]\neuron_state_monitor_samp[7]_i_3_0 ;
  input [3:0]SRAM_reg_1_2;
  input [3:0]SRAM_reg_1_3;
  input [14:0]Qr;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [14:0]Qr;
  wire [3:0]S;
  wire [0:0]SRAM_reg_0;
  wire [0:0]SRAM_reg_0_0;
  wire [0:0]SRAM_reg_1;
  wire [3:0]SRAM_reg_1_0;
  wire [2:0]SRAM_reg_1_1;
  wire [3:0]SRAM_reg_1_2;
  wire [3:0]SRAM_reg_1_3;
  wire [3:0]\neuron_state_monitor_samp[2]_i_5 ;
  wire [3:0]\neuron_state_monitor_samp[2]_i_5_0 ;
  wire [3:0]\neuron_state_monitor_samp[7]_i_3 ;
  wire [3:0]\neuron_state_monitor_samp[7]_i_3_0 ;
  wire spike_out_carry_n_1;
  wire spike_out_carry_n_2;
  wire spike_out_carry_n_3;
  wire state_core_next_i1_carry_n_1;
  wire state_core_next_i1_carry_n_2;
  wire state_core_next_i1_carry_n_3;
  wire \state_core_next_i1_inferred__0/i__carry_n_1 ;
  wire \state_core_next_i1_inferred__0/i__carry_n_2 ;
  wire \state_core_next_i1_inferred__0/i__carry_n_3 ;
  wire \state_core_next_i1_inferred__1/i__carry_n_1 ;
  wire \state_core_next_i1_inferred__1/i__carry_n_2 ;
  wire \state_core_next_i1_inferred__1/i__carry_n_3 ;
  wire [3:0]NLW_spike_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_state_core_next_i1_carry_O_UNCONNECTED;
  wire [3:0]\NLW_state_core_next_i1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_state_core_next_i1_inferred__1/i__carry_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h9F)) 
    i__carry_i_15
       (.I0(Qr[14]),
        .I1(Qr[7]),
        .I2(Qr[0]),
        .O(SRAM_reg_1_1[2]));
  LUT3 #(
    .INIT(8'h9F)) 
    i__carry_i_16
       (.I0(Qr[13]),
        .I1(Qr[6]),
        .I2(Qr[0]),
        .O(SRAM_reg_1_1[1]));
  LUT3 #(
    .INIT(8'h9F)) 
    i__carry_i_17
       (.I0(Qr[12]),
        .I1(Qr[5]),
        .I2(Qr[0]),
        .O(SRAM_reg_1_1[0]));
  LUT3 #(
    .INIT(8'h9F)) 
    i__carry_i_22
       (.I0(Qr[11]),
        .I1(Qr[4]),
        .I2(Qr[0]),
        .O(SRAM_reg_1_0[3]));
  LUT3 #(
    .INIT(8'h9F)) 
    i__carry_i_23
       (.I0(Qr[10]),
        .I1(Qr[3]),
        .I2(Qr[0]),
        .O(SRAM_reg_1_0[2]));
  LUT3 #(
    .INIT(8'h9F)) 
    i__carry_i_24
       (.I0(Qr[9]),
        .I1(Qr[2]),
        .I2(Qr[0]),
        .O(SRAM_reg_1_0[1]));
  LUT3 #(
    .INIT(8'h9F)) 
    i__carry_i_25
       (.I0(Qr[8]),
        .I1(Qr[1]),
        .I2(Qr[0]),
        .O(SRAM_reg_1_0[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 spike_out_carry
       (.CI(1'b0),
        .CO({SRAM_reg_0_0,spike_out_carry_n_1,spike_out_carry_n_2,spike_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI(SRAM_reg_1_2),
        .O(NLW_spike_out_carry_O_UNCONNECTED[3:0]),
        .S(SRAM_reg_1_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 state_core_next_i1_carry
       (.CI(1'b0),
        .CO({CO,state_core_next_i1_carry_n_1,state_core_next_i1_carry_n_2,state_core_next_i1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_state_core_next_i1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \state_core_next_i1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({SRAM_reg_0,\state_core_next_i1_inferred__0/i__carry_n_1 ,\state_core_next_i1_inferred__0/i__carry_n_2 ,\state_core_next_i1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\neuron_state_monitor_samp[2]_i_5 ),
        .O(\NLW_state_core_next_i1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\neuron_state_monitor_samp[2]_i_5_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \state_core_next_i1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({SRAM_reg_1,\state_core_next_i1_inferred__1/i__carry_n_1 ,\state_core_next_i1_inferred__1/i__carry_n_2 ,\state_core_next_i1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\neuron_state_monitor_samp[7]_i_3 ),
        .O(\NLW_state_core_next_i1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S(\neuron_state_monitor_samp[7]_i_3_0 ));
endmodule

module ODIN_design_ODIN_0_0_neuron_core
   (SRAM_reg_1,
    SRAM_reg_1_0,
    O,
    NEUR_V_UP,
    NEUR_V_DOWN,
    RST_sync_reg,
    SPI_OPEN_LOOP_sync_reg,
    \FSM_sequential_state_reg[0] ,
    SPI_OPEN_LOOP_sync_reg_0,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    SRAM_reg_0,
    SPI_OPEN_LOOP_sync_reg_1,
    \priority_reg[5] ,
    SPI_OPEN_LOOP_sync_reg_2,
    SRAM_reg_0_0,
    SRAM_reg_0_1,
    SRAM_reg_0_2,
    \priority_reg[3] ,
    SRAM_reg_0_3,
    \priority_reg[4] ,
    SRAM_reg_0_4,
    \priority_reg[4]_0 ,
    \priority_reg[3]_0 ,
    \FSM_sequential_state_reg[0]_2 ,
    SRAM_reg_0_5,
    SRAM_reg_0_6,
    \priority_reg[4]_1 ,
    SRAM_reg_0_7,
    SRAM_reg_0_8,
    SRAM_reg_0_9,
    SRAM_reg_0_10,
    SRAM_reg_0_11,
    \FSM_sequential_state_reg[0]_3 ,
    SRAM_reg_0_12,
    SRAM_reg_0_13,
    \FSM_sequential_state_reg[0]_4 ,
    \priority_reg[3]_1 ,
    SRAM_reg_0_14,
    \priority_reg[4]_2 ,
    SRAM_reg_0_15,
    \priority_reg[4]_3 ,
    SRAM_reg_0_16,
    \priority_reg[5]_0 ,
    \priority_reg[5]_1 ,
    SRAM_reg_0_17,
    \priority_reg[5]_2 ,
    SRAM_reg_0_18,
    SRAM_reg_0_19,
    Qr,
    SRAM_reg_0_20,
    SRAM_reg_0_21,
    \priority_reg[4]_4 ,
    SRAM_reg_0_22,
    SRAM_reg_0_23,
    SRAM_reg_1_1,
    \priority_reg[4]_5 ,
    SRAM_reg_0_24,
    SPI_OPEN_LOOP_sync_reg_3,
    SPI_OPEN_LOOP_sync_reg_4,
    \priority_reg[3]_2 ,
    SPI_OPEN_LOOP_sync_reg_5,
    \priority_reg[5]_3 ,
    SRAM_reg_1_2,
    \priority_reg[5]_4 ,
    \priority_reg[5]_5 ,
    SPI_OPEN_LOOP_sync_reg_6,
    SRAM_reg_1_3,
    NEUR_STATE_MONITOR,
    SRAM_reg_1_4,
    SRAM_reg_1_5,
    SRAM_reg_0_25,
    SRAM_reg_1_6,
    \priority_reg[5]_6 ,
    SRAM_reg_0_26,
    \priority_reg[4]_6 ,
    \priority_reg[4]_7 ,
    SRAM_reg_0_27,
    SRAM_reg_0_28,
    SRAM_reg_0_29,
    SRAM_reg_0_30,
    AEROUT_ADDR119_in,
    SPI_AER_SRC_CTRL_nNEUR_reg,
    \CTRL_SPI_ADDR_reg[9] ,
    \CTRL_SPI_ADDR_reg[9]_0 ,
    \CTRL_SPI_ADDR_reg[9]_1 ,
    \CTRL_SPI_ADDR_reg[9]_2 ,
    \CTRL_SPI_ADDR_reg[9]_3 ,
    \CTRL_SPI_ADDR_reg[9]_4 ,
    \CTRL_SPI_ADDR_reg[9]_5 ,
    \CTRL_SPI_ADDR_reg[9]_6 ,
    \priority_reg[1]_rep ,
    \priority_reg[4]_8 ,
    \priority_reg[1]_rep_0 ,
    \priority_reg[2]_rep ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[4]_9 ,
    \priority_reg[1]_rep_1 ,
    \priority_reg[2]_rep_1 ,
    \priority_reg[1]_rep_2 ,
    \priority_reg[3]_3 ,
    \priority_reg[1]_rep_3 ,
    \priority_reg[3]_4 ,
    \priority_reg[3]_5 ,
    \priority_reg[4]_10 ,
    \priority_reg[4]_11 ,
    \priority_reg[5]_7 ,
    \priority_reg[2]_rep__0 ,
    \priority_reg[3]_6 ,
    \priority_reg[1]_rep_4 ,
    \priority_reg[5]_8 ,
    \priority_reg[4]_12 ,
    \priority_reg[1]_rep_5 ,
    \priority_reg[2]_rep_2 ,
    SPI_OPEN_LOOP_sync_reg_7,
    \priority_reg[3]_7 ,
    \priority_reg[2]_rep_3 ,
    \priority_reg[3]_8 ,
    \priority_reg[2]_rep_4 ,
    \priority_reg[1]_rep_6 ,
    \priority_reg[2]_rep_5 ,
    \priority_reg[4]_13 ,
    \priority_reg[0] ,
    \priority_reg[2]_rep__1 ,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[5]_9 ,
    \priority_reg[1]_rep_7 ,
    \priority_reg[4]_14 ,
    \priority_reg[1]_rep_8 ,
    \priority_reg[4]_15 ,
    \priority_reg[3]_9 ,
    SPI_OPEN_LOOP_sync_reg_8,
    \priority_reg[1]_rep_9 ,
    \priority_reg[4]_16 ,
    \priority_reg[1]_rep_10 ,
    \priority_reg[3]_10 ,
    \priority_reg[1]_rep_11 ,
    \priority_reg[1]_rep_12 ,
    \priority_reg[3]_11 ,
    \priority_reg[1]_rep_13 ,
    \priority_reg[1]_rep_14 ,
    \priority_reg[2]_rep_6 ,
    \priority_reg[4]_17 ,
    \priority_reg[2]_rep_7 ,
    \priority_reg[5]_10 ,
    \priority_reg[2]_rep_8 ,
    \priority_reg[4]_18 ,
    SPI_OPEN_LOOP_sync_reg_9,
    \priority_reg[5]_11 ,
    \priority_reg[5]_12 ,
    SRAM_reg_0_31,
    SPI_OPEN_LOOP_sync_reg_10,
    \priority_reg[4]_19 ,
    SRAM_reg_0_32,
    \priority_reg[2]_rep__0_0 ,
    \FSM_sequential_state_reg[0]_5 ,
    \priority_reg[5]_13 ,
    \priority_reg[2]_rep__0_1 ,
    \genblk1[3].mem[3][8]_i_13__0 ,
    SRAM_reg_0_33,
    \priority_reg[2]_rep_9 ,
    SRAM_reg_0_34,
    SPI_OPEN_LOOP_sync_reg_11,
    \priority_reg[5]_14 ,
    \priority_reg[2]_rep_10 ,
    \priority_reg[2]_rep_11 ,
    \priority_reg[3]_12 ,
    \priority_reg[2]_rep_12 ,
    \priority_reg[2]_rep_13 ,
    SPI_OPEN_LOOP_sync_reg_12,
    \priority_reg[5]_15 ,
    \priority_reg[1]_rep_15 ,
    \priority_reg[1]_rep_16 ,
    \priority_reg[2]_rep_14 ,
    \priority_reg[1]_rep_17 ,
    \priority_reg[4]_20 ,
    \priority_reg[5]_16 ,
    \FSM_sequential_state_reg[0]_6 ,
    \priority_reg[5]_17 ,
    \priority_reg[4]_21 ,
    \priority_reg[4]_22 ,
    \priority_reg[3]_13 ,
    \priority_reg[5]_18 ,
    \priority_reg[3]_14 ,
    SPI_OPEN_LOOP_sync_reg_13,
    SRAM_reg_0_35,
    \priority_reg[3]_15 ,
    \priority_reg[1]_rep_18 ,
    \priority_reg[1]_rep_19 ,
    \priority_reg[2]_rep_15 ,
    \priority_reg[1]_rep_20 ,
    \priority_reg[5]_19 ,
    \priority_reg[3]_16 ,
    SPI_OPEN_LOOP_sync_reg_14,
    SRAM_reg_0_36,
    \priority_reg[5]_20 ,
    \priority_reg[5]_21 ,
    \priority_reg[3]_17 ,
    SPI_OPEN_LOOP_sync_reg_15,
    \priority_reg[5]_22 ,
    \priority_reg[3]_18 ,
    \priority_reg[4]_23 ,
    \priority_reg[2]_rep__1_1 ,
    \priority_reg[5]_23 ,
    \priority_reg[4]_24 ,
    \priority_reg[2]_rep__1_2 ,
    \priority_reg[4]_25 ,
    \priority_reg[3]_19 ,
    SPI_OPEN_LOOP_sync_reg_16,
    \priority_reg[3]_20 ,
    \priority_reg[3]_21 ,
    \FSM_sequential_state_reg[0]_7 ,
    \priority_reg[3]_22 ,
    \priority_reg[5]_24 ,
    \priority_reg[5]_25 ,
    SRAM_reg_0_37,
    \priority_reg[5]_26 ,
    \priority_reg[5]_27 ,
    \priority_reg[4]_26 ,
    \priority_reg[3]_23 ,
    \priority_reg[4]_27 ,
    \priority_reg[4]_28 ,
    \priority_reg[4]_29 ,
    SPI_OPEN_LOOP_sync_reg_17,
    \priority_reg[5]_28 ,
    \FSM_sequential_state_reg[0]_8 ,
    \priority_reg[5]_29 ,
    SPI_OPEN_LOOP_sync_reg_18,
    SRAM_reg_0_38,
    \priority_reg[5]_30 ,
    \priority_reg[5]_31 ,
    \priority_reg[5]_32 ,
    SPI_OPEN_LOOP_sync_reg_19,
    \priority_reg[5]_33 ,
    SPI_OPEN_LOOP_sync_reg_20,
    \priority_reg[4]_30 ,
    SPI_OPEN_LOOP_sync_reg_21,
    \priority_reg[3]_24 ,
    \priority_reg[4]_31 ,
    \priority_reg[4]_32 ,
    \priority_reg[5]_34 ,
    SRAM_reg_0_39,
    SRAM_reg_0_40,
    \priority_reg[4]_33 ,
    \priority_reg[4]_34 ,
    SPI_OPEN_LOOP_sync_reg_22,
    \priority_reg[3]_25 ,
    \priority_reg[5]_35 ,
    \priority_reg[1]_rep__1 ,
    SRAM_reg_0_41,
    \priority_reg[3]_26 ,
    \priority_reg[3]_27 ,
    \priority_reg[3]_28 ,
    \priority_reg[3]_29 ,
    SRAM_reg_0_42,
    \priority_reg[4]_35 ,
    \priority_reg[3]_30 ,
    SPI_OPEN_LOOP_sync_reg_23,
    SPI_OPEN_LOOP_sync_reg_24,
    SPI_OPEN_LOOP_sync_reg_25,
    SPI_OPEN_LOOP_sync_reg_26,
    SPI_OPEN_LOOP_sync_reg_27,
    SPI_OPEN_LOOP_sync_reg_28,
    \priority_reg[3]_31 ,
    SPI_OPEN_LOOP_sync_reg_29,
    SPI_OPEN_LOOP_sync_reg_30,
    \AERIN_ADDR[6] ,
    \AERIN_ADDR[6]_0 ,
    \AERIN_ADDR[6]_1 ,
    \AERIN_ADDR[6]_2 ,
    \AERIN_ADDR[6]_3 ,
    \AERIN_ADDR[6]_4 ,
    \AERIN_ADDR[6]_5 ,
    \AERIN_ADDR[6]_6 ,
    \AERIN_ADDR[6]_7 ,
    \AERIN_ADDR[6]_8 ,
    \AERIN_ADDR[6]_9 ,
    \AERIN_ADDR[6]_10 ,
    \AERIN_ADDR[6]_11 ,
    \AERIN_ADDR[6]_12 ,
    \AERIN_ADDR[6]_13 ,
    \AERIN_ADDR[6]_14 ,
    \AERIN_ADDR[6]_15 ,
    \AERIN_ADDR[6]_16 ,
    \AERIN_ADDR[6]_17 ,
    \AERIN_ADDR[6]_18 ,
    \AERIN_ADDR[6]_19 ,
    \AERIN_ADDR[6]_20 ,
    \AERIN_ADDR[6]_21 ,
    \AERIN_ADDR[6]_22 ,
    \AERIN_ADDR[6]_23 ,
    \AERIN_ADDR[6]_24 ,
    \AERIN_ADDR[6]_25 ,
    \AERIN_ADDR[6]_26 ,
    \AERIN_ADDR[6]_27 ,
    \AERIN_ADDR[6]_28 ,
    \AERIN_ADDR[6]_29 ,
    \AERIN_ADDR[6]_30 ,
    SRAM_reg_0_43,
    SRAM_reg_1_7,
    SRAM_reg_0_44,
    SRAM_reg_0_45,
    SPI_GATE_ACTIVITY_sync_reg,
    SRAM_reg_0_46,
    SRAM_reg_0_47,
    SRAM_reg_1_8,
    SRAM_reg_0_48,
    SRAM_reg_1_9,
    SRAM_reg_1_10,
    SRAM_reg_1_11,
    SRAM_reg_0_49,
    SRAM_reg_1_12,
    SRAM_reg_0_50,
    SRAM_reg_0_51,
    SRAM_reg_0_52,
    S,
    \neuron_state_monitor_samp[2]_i_5 ,
    event_inh,
    SRAM_reg_0_i_94__0,
    DI,
    \genblk2[0].NEUR_V_UP_reg[0]_0 ,
    CLK,
    \genblk2[1].NEUR_V_UP_reg[1]_0 ,
    \genblk2[2].NEUR_V_UP_reg[2]_0 ,
    \genblk2[3].NEUR_V_UP_reg[3]_0 ,
    \genblk2[4].NEUR_V_UP_reg[4]_0 ,
    \genblk2[5].NEUR_V_UP_reg[5]_0 ,
    \genblk2[6].NEUR_V_UP_reg[6]_0 ,
    \genblk2[7].NEUR_V_UP_reg[7]_0 ,
    \genblk2[8].NEUR_V_UP_reg[8]_0 ,
    \genblk2[9].NEUR_V_UP_reg[9]_0 ,
    \genblk2[10].NEUR_V_UP_reg[10]_0 ,
    \genblk2[11].NEUR_V_UP_reg[11]_0 ,
    \genblk2[12].NEUR_V_UP_reg[12]_0 ,
    \genblk2[13].NEUR_V_UP_reg[13]_0 ,
    \genblk2[14].NEUR_V_UP_reg[14]_0 ,
    \genblk2[15].NEUR_V_UP_reg[15]_0 ,
    \genblk2[16].NEUR_V_UP_reg[16]_0 ,
    \genblk2[17].NEUR_V_UP_reg[17]_0 ,
    \genblk2[18].NEUR_V_UP_reg[18]_0 ,
    \genblk2[19].NEUR_V_UP_reg[19]_0 ,
    \genblk2[20].NEUR_V_UP_reg[20]_0 ,
    \genblk2[21].NEUR_V_UP_reg[21]_0 ,
    \genblk2[22].NEUR_V_UP_reg[22]_0 ,
    \genblk2[23].NEUR_V_UP_reg[23]_0 ,
    \genblk2[24].NEUR_V_UP_reg[24]_0 ,
    \genblk2[25].NEUR_V_UP_reg[25]_0 ,
    \genblk2[26].NEUR_V_UP_reg[26]_0 ,
    \genblk2[27].NEUR_V_UP_reg[27]_0 ,
    \genblk2[28].NEUR_V_UP_reg[28]_0 ,
    \genblk2[29].NEUR_V_UP_reg[29]_0 ,
    \genblk2[30].NEUR_V_UP_reg[30]_0 ,
    \genblk2[31].NEUR_V_UP_reg[31]_0 ,
    \genblk2[32].NEUR_V_UP_reg[32]_0 ,
    \genblk2[33].NEUR_V_UP_reg[33]_0 ,
    \genblk2[34].NEUR_V_UP_reg[34]_0 ,
    \genblk2[35].NEUR_V_UP_reg[35]_0 ,
    \genblk2[36].NEUR_V_UP_reg[36]_0 ,
    \genblk2[37].NEUR_V_UP_reg[37]_0 ,
    \genblk2[38].NEUR_V_UP_reg[38]_0 ,
    \genblk2[39].NEUR_V_UP_reg[39]_0 ,
    \genblk2[40].NEUR_V_UP_reg[40]_0 ,
    \genblk2[41].NEUR_V_UP_reg[41]_0 ,
    \genblk2[42].NEUR_V_UP_reg[42]_0 ,
    \genblk2[43].NEUR_V_UP_reg[43]_0 ,
    \genblk2[44].NEUR_V_UP_reg[44]_0 ,
    \genblk2[45].NEUR_V_UP_reg[45]_0 ,
    \genblk2[46].NEUR_V_UP_reg[46]_0 ,
    \genblk2[47].NEUR_V_UP_reg[47]_0 ,
    \genblk2[48].NEUR_V_UP_reg[48]_0 ,
    \genblk2[49].NEUR_V_UP_reg[49]_0 ,
    \genblk2[50].NEUR_V_UP_reg[50]_0 ,
    \genblk2[51].NEUR_V_UP_reg[51]_0 ,
    \genblk2[52].NEUR_V_UP_reg[52]_0 ,
    \genblk2[53].NEUR_V_UP_reg[53]_0 ,
    \genblk2[54].NEUR_V_UP_reg[54]_0 ,
    \genblk2[55].NEUR_V_UP_reg[55]_0 ,
    \genblk2[56].NEUR_V_UP_reg[56]_0 ,
    \genblk2[57].NEUR_V_UP_reg[57]_0 ,
    \genblk2[58].NEUR_V_UP_reg[58]_0 ,
    \genblk2[59].NEUR_V_UP_reg[59]_0 ,
    \genblk2[60].NEUR_V_UP_reg[60]_0 ,
    \genblk2[61].NEUR_V_UP_reg[61]_0 ,
    \genblk2[62].NEUR_V_UP_reg[62]_0 ,
    \genblk2[63].NEUR_V_UP_reg[63]_0 ,
    \genblk2[64].NEUR_V_UP_reg[64]_0 ,
    \genblk2[65].NEUR_V_UP_reg[65]_0 ,
    \genblk2[66].NEUR_V_UP_reg[66]_0 ,
    \genblk2[67].NEUR_V_UP_reg[67]_0 ,
    \genblk2[68].NEUR_V_UP_reg[68]_0 ,
    \genblk2[69].NEUR_V_UP_reg[69]_0 ,
    \genblk2[70].NEUR_V_UP_reg[70]_0 ,
    \genblk2[71].NEUR_V_UP_reg[71]_0 ,
    \genblk2[72].NEUR_V_UP_reg[72]_0 ,
    \genblk2[73].NEUR_V_UP_reg[73]_0 ,
    \genblk2[74].NEUR_V_UP_reg[74]_0 ,
    \genblk2[75].NEUR_V_UP_reg[75]_0 ,
    \genblk2[76].NEUR_V_UP_reg[76]_0 ,
    \genblk2[77].NEUR_V_UP_reg[77]_0 ,
    \genblk2[78].NEUR_V_UP_reg[78]_0 ,
    \genblk2[79].NEUR_V_UP_reg[79]_0 ,
    \genblk2[80].NEUR_V_UP_reg[80]_0 ,
    \genblk2[81].NEUR_V_UP_reg[81]_0 ,
    \genblk2[82].NEUR_V_UP_reg[82]_0 ,
    \genblk2[83].NEUR_V_UP_reg[83]_0 ,
    \genblk2[84].NEUR_V_UP_reg[84]_0 ,
    \genblk2[85].NEUR_V_UP_reg[85]_0 ,
    \genblk2[86].NEUR_V_UP_reg[86]_0 ,
    \genblk2[87].NEUR_V_UP_reg[87]_0 ,
    \genblk2[88].NEUR_V_UP_reg[88]_0 ,
    \genblk2[89].NEUR_V_UP_reg[89]_0 ,
    \genblk2[90].NEUR_V_UP_reg[90]_0 ,
    \genblk2[91].NEUR_V_UP_reg[91]_0 ,
    \genblk2[92].NEUR_V_UP_reg[92]_0 ,
    \genblk2[93].NEUR_V_UP_reg[93]_0 ,
    \genblk2[94].NEUR_V_UP_reg[94]_0 ,
    \genblk2[95].NEUR_V_UP_reg[95]_0 ,
    \genblk2[96].NEUR_V_UP_reg[96]_0 ,
    \genblk2[97].NEUR_V_UP_reg[97]_0 ,
    \genblk2[98].NEUR_V_UP_reg[98]_0 ,
    \genblk2[99].NEUR_V_UP_reg[99]_0 ,
    \genblk2[100].NEUR_V_UP_reg[100]_0 ,
    \genblk2[101].NEUR_V_UP_reg[101]_0 ,
    \genblk2[102].NEUR_V_UP_reg[102]_0 ,
    \genblk2[103].NEUR_V_UP_reg[103]_0 ,
    \genblk2[104].NEUR_V_UP_reg[104]_0 ,
    \genblk2[105].NEUR_V_UP_reg[105]_0 ,
    \genblk2[106].NEUR_V_UP_reg[106]_0 ,
    \genblk2[107].NEUR_V_UP_reg[107]_0 ,
    \genblk2[108].NEUR_V_UP_reg[108]_0 ,
    \genblk2[109].NEUR_V_UP_reg[109]_0 ,
    \genblk2[110].NEUR_V_UP_reg[110]_0 ,
    \genblk2[111].NEUR_V_UP_reg[111]_0 ,
    \genblk2[112].NEUR_V_UP_reg[112]_0 ,
    \genblk2[113].NEUR_V_UP_reg[113]_0 ,
    \genblk2[114].NEUR_V_UP_reg[114]_0 ,
    \genblk2[115].NEUR_V_UP_reg[115]_0 ,
    \genblk2[116].NEUR_V_UP_reg[116]_0 ,
    \genblk2[117].NEUR_V_UP_reg[117]_0 ,
    \genblk2[118].NEUR_V_UP_reg[118]_0 ,
    \genblk2[119].NEUR_V_UP_reg[119]_0 ,
    \genblk2[120].NEUR_V_UP_reg[120]_0 ,
    \genblk2[121].NEUR_V_UP_reg[121]_0 ,
    \genblk2[122].NEUR_V_UP_reg[122]_0 ,
    \genblk2[123].NEUR_V_UP_reg[123]_0 ,
    \genblk2[124].NEUR_V_UP_reg[124]_0 ,
    \genblk2[125].NEUR_V_UP_reg[125]_0 ,
    \genblk2[126].NEUR_V_UP_reg[126]_0 ,
    \genblk2[127].NEUR_V_UP_reg[127]_0 ,
    \genblk2[128].NEUR_V_UP_reg[128]_0 ,
    \genblk2[129].NEUR_V_UP_reg[129]_0 ,
    \genblk2[130].NEUR_V_UP_reg[130]_0 ,
    \genblk2[131].NEUR_V_UP_reg[131]_0 ,
    \genblk2[132].NEUR_V_UP_reg[132]_0 ,
    \genblk2[133].NEUR_V_UP_reg[133]_0 ,
    \genblk2[134].NEUR_V_UP_reg[134]_0 ,
    \genblk2[135].NEUR_V_UP_reg[135]_0 ,
    \genblk2[136].NEUR_V_UP_reg[136]_0 ,
    \genblk2[137].NEUR_V_UP_reg[137]_0 ,
    \genblk2[138].NEUR_V_UP_reg[138]_0 ,
    \genblk2[139].NEUR_V_UP_reg[139]_0 ,
    \genblk2[140].NEUR_V_UP_reg[140]_0 ,
    \genblk2[141].NEUR_V_UP_reg[141]_0 ,
    \genblk2[142].NEUR_V_UP_reg[142]_0 ,
    \genblk2[143].NEUR_V_UP_reg[143]_0 ,
    \genblk2[144].NEUR_V_UP_reg[144]_0 ,
    \genblk2[145].NEUR_V_UP_reg[145]_0 ,
    \genblk2[146].NEUR_V_UP_reg[146]_0 ,
    \genblk2[147].NEUR_V_UP_reg[147]_0 ,
    \genblk2[148].NEUR_V_UP_reg[148]_0 ,
    \genblk2[149].NEUR_V_UP_reg[149]_0 ,
    \genblk2[150].NEUR_V_UP_reg[150]_0 ,
    \genblk2[151].NEUR_V_UP_reg[151]_0 ,
    \genblk2[152].NEUR_V_UP_reg[152]_0 ,
    \genblk2[153].NEUR_V_UP_reg[153]_0 ,
    \genblk2[154].NEUR_V_UP_reg[154]_0 ,
    \genblk2[155].NEUR_V_UP_reg[155]_0 ,
    \genblk2[156].NEUR_V_UP_reg[156]_0 ,
    \genblk2[157].NEUR_V_UP_reg[157]_0 ,
    \genblk2[158].NEUR_V_UP_reg[158]_0 ,
    \genblk2[159].NEUR_V_UP_reg[159]_0 ,
    \genblk2[160].NEUR_V_UP_reg[160]_0 ,
    \genblk2[161].NEUR_V_UP_reg[161]_0 ,
    \genblk2[162].NEUR_V_UP_reg[162]_0 ,
    \genblk2[163].NEUR_V_UP_reg[163]_0 ,
    \genblk2[164].NEUR_V_UP_reg[164]_0 ,
    \genblk2[165].NEUR_V_UP_reg[165]_0 ,
    \genblk2[166].NEUR_V_UP_reg[166]_0 ,
    \genblk2[167].NEUR_V_UP_reg[167]_0 ,
    \genblk2[168].NEUR_V_UP_reg[168]_0 ,
    \genblk2[169].NEUR_V_UP_reg[169]_0 ,
    \genblk2[170].NEUR_V_UP_reg[170]_0 ,
    \genblk2[171].NEUR_V_UP_reg[171]_0 ,
    \genblk2[172].NEUR_V_UP_reg[172]_0 ,
    \genblk2[173].NEUR_V_UP_reg[173]_0 ,
    \genblk2[174].NEUR_V_UP_reg[174]_0 ,
    \genblk2[175].NEUR_V_UP_reg[175]_0 ,
    \genblk2[176].NEUR_V_UP_reg[176]_0 ,
    \genblk2[177].NEUR_V_UP_reg[177]_0 ,
    \genblk2[178].NEUR_V_UP_reg[178]_0 ,
    \genblk2[179].NEUR_V_UP_reg[179]_0 ,
    \genblk2[180].NEUR_V_UP_reg[180]_0 ,
    \genblk2[181].NEUR_V_UP_reg[181]_0 ,
    \genblk2[182].NEUR_V_UP_reg[182]_0 ,
    \genblk2[183].NEUR_V_UP_reg[183]_0 ,
    \genblk2[184].NEUR_V_UP_reg[184]_0 ,
    \genblk2[185].NEUR_V_UP_reg[185]_0 ,
    \genblk2[186].NEUR_V_UP_reg[186]_0 ,
    \genblk2[187].NEUR_V_UP_reg[187]_0 ,
    \genblk2[188].NEUR_V_UP_reg[188]_0 ,
    \genblk2[189].NEUR_V_UP_reg[189]_0 ,
    \genblk2[190].NEUR_V_UP_reg[190]_0 ,
    \genblk2[191].NEUR_V_UP_reg[191]_0 ,
    \genblk2[192].NEUR_V_UP_reg[192]_0 ,
    \genblk2[193].NEUR_V_UP_reg[193]_0 ,
    \genblk2[194].NEUR_V_UP_reg[194]_0 ,
    \genblk2[195].NEUR_V_UP_reg[195]_0 ,
    \genblk2[196].NEUR_V_UP_reg[196]_0 ,
    \genblk2[197].NEUR_V_UP_reg[197]_0 ,
    \genblk2[198].NEUR_V_UP_reg[198]_0 ,
    \genblk2[199].NEUR_V_UP_reg[199]_0 ,
    \genblk2[200].NEUR_V_UP_reg[200]_0 ,
    \genblk2[201].NEUR_V_UP_reg[201]_0 ,
    \genblk2[202].NEUR_V_UP_reg[202]_0 ,
    \genblk2[203].NEUR_V_UP_reg[203]_0 ,
    \genblk2[204].NEUR_V_UP_reg[204]_0 ,
    \genblk2[205].NEUR_V_UP_reg[205]_0 ,
    \genblk2[206].NEUR_V_UP_reg[206]_0 ,
    \genblk2[207].NEUR_V_UP_reg[207]_0 ,
    \genblk2[208].NEUR_V_UP_reg[208]_0 ,
    \genblk2[209].NEUR_V_UP_reg[209]_0 ,
    \genblk2[210].NEUR_V_UP_reg[210]_0 ,
    \genblk2[211].NEUR_V_UP_reg[211]_0 ,
    \genblk2[212].NEUR_V_UP_reg[212]_0 ,
    \genblk2[213].NEUR_V_UP_reg[213]_0 ,
    \genblk2[214].NEUR_V_UP_reg[214]_0 ,
    \genblk2[215].NEUR_V_UP_reg[215]_0 ,
    \genblk2[216].NEUR_V_UP_reg[216]_0 ,
    \genblk2[217].NEUR_V_UP_reg[217]_0 ,
    \genblk2[218].NEUR_V_UP_reg[218]_0 ,
    \genblk2[219].NEUR_V_UP_reg[219]_0 ,
    \genblk2[220].NEUR_V_UP_reg[220]_0 ,
    \genblk2[221].NEUR_V_UP_reg[221]_0 ,
    \genblk2[222].NEUR_V_UP_reg[222]_0 ,
    \genblk2[223].NEUR_V_UP_reg[223]_0 ,
    \genblk2[224].NEUR_V_UP_reg[224]_0 ,
    \genblk2[225].NEUR_V_UP_reg[225]_0 ,
    \genblk2[226].NEUR_V_UP_reg[226]_0 ,
    \genblk2[227].NEUR_V_UP_reg[227]_0 ,
    \genblk2[228].NEUR_V_UP_reg[228]_0 ,
    \genblk2[229].NEUR_V_UP_reg[229]_0 ,
    \genblk2[230].NEUR_V_UP_reg[230]_0 ,
    \genblk2[231].NEUR_V_UP_reg[231]_0 ,
    \genblk2[232].NEUR_V_UP_reg[232]_0 ,
    \genblk2[233].NEUR_V_UP_reg[233]_0 ,
    \genblk2[234].NEUR_V_UP_reg[234]_0 ,
    \genblk2[235].NEUR_V_UP_reg[235]_0 ,
    \genblk2[236].NEUR_V_UP_reg[236]_0 ,
    \genblk2[237].NEUR_V_UP_reg[237]_0 ,
    \genblk2[238].NEUR_V_UP_reg[238]_0 ,
    \genblk2[239].NEUR_V_UP_reg[239]_0 ,
    \genblk2[240].NEUR_V_UP_reg[240]_0 ,
    \genblk2[241].NEUR_V_UP_reg[241]_0 ,
    \genblk2[242].NEUR_V_UP_reg[242]_0 ,
    \genblk2[243].NEUR_V_UP_reg[243]_0 ,
    \genblk2[244].NEUR_V_UP_reg[244]_0 ,
    \genblk2[245].NEUR_V_UP_reg[245]_0 ,
    \genblk2[246].NEUR_V_UP_reg[246]_0 ,
    \genblk2[247].NEUR_V_UP_reg[247]_0 ,
    \genblk2[248].NEUR_V_UP_reg[248]_0 ,
    \genblk2[249].NEUR_V_UP_reg[249]_0 ,
    \genblk2[250].NEUR_V_UP_reg[250]_0 ,
    \genblk2[251].NEUR_V_UP_reg[251]_0 ,
    \genblk2[252].NEUR_V_UP_reg[252]_0 ,
    \genblk2[253].NEUR_V_UP_reg[253]_0 ,
    \genblk2[254].NEUR_V_UP_reg[254]_0 ,
    \genblk2[255].NEUR_V_UP_reg[255]_0 ,
    \genblk2[0].NEUR_V_DOWN_reg[0]_0 ,
    \genblk2[1].NEUR_V_DOWN_reg[1]_0 ,
    \genblk2[2].NEUR_V_DOWN_reg[2]_0 ,
    \genblk2[3].NEUR_V_DOWN_reg[3]_0 ,
    \genblk2[4].NEUR_V_DOWN_reg[4]_0 ,
    \genblk2[5].NEUR_V_DOWN_reg[5]_0 ,
    \genblk2[6].NEUR_V_DOWN_reg[6]_0 ,
    \genblk2[7].NEUR_V_DOWN_reg[7]_0 ,
    \genblk2[8].NEUR_V_DOWN_reg[8]_0 ,
    \genblk2[9].NEUR_V_DOWN_reg[9]_0 ,
    \genblk2[10].NEUR_V_DOWN_reg[10]_0 ,
    \genblk2[11].NEUR_V_DOWN_reg[11]_0 ,
    \genblk2[12].NEUR_V_DOWN_reg[12]_0 ,
    \genblk2[13].NEUR_V_DOWN_reg[13]_0 ,
    \genblk2[14].NEUR_V_DOWN_reg[14]_0 ,
    \genblk2[15].NEUR_V_DOWN_reg[15]_0 ,
    \genblk2[16].NEUR_V_DOWN_reg[16]_0 ,
    \genblk2[17].NEUR_V_DOWN_reg[17]_0 ,
    \genblk2[18].NEUR_V_DOWN_reg[18]_0 ,
    \genblk2[19].NEUR_V_DOWN_reg[19]_0 ,
    \genblk2[20].NEUR_V_DOWN_reg[20]_0 ,
    \genblk2[21].NEUR_V_DOWN_reg[21]_0 ,
    \genblk2[22].NEUR_V_DOWN_reg[22]_0 ,
    \genblk2[23].NEUR_V_DOWN_reg[23]_0 ,
    \genblk2[24].NEUR_V_DOWN_reg[24]_0 ,
    \genblk2[25].NEUR_V_DOWN_reg[25]_0 ,
    \genblk2[26].NEUR_V_DOWN_reg[26]_0 ,
    \genblk2[27].NEUR_V_DOWN_reg[27]_0 ,
    \genblk2[28].NEUR_V_DOWN_reg[28]_0 ,
    \genblk2[29].NEUR_V_DOWN_reg[29]_0 ,
    \genblk2[30].NEUR_V_DOWN_reg[30]_0 ,
    \genblk2[31].NEUR_V_DOWN_reg[31]_0 ,
    \genblk2[32].NEUR_V_DOWN_reg[32]_0 ,
    \genblk2[33].NEUR_V_DOWN_reg[33]_0 ,
    \genblk2[34].NEUR_V_DOWN_reg[34]_0 ,
    \genblk2[35].NEUR_V_DOWN_reg[35]_0 ,
    \genblk2[36].NEUR_V_DOWN_reg[36]_0 ,
    \genblk2[37].NEUR_V_DOWN_reg[37]_0 ,
    \genblk2[38].NEUR_V_DOWN_reg[38]_0 ,
    \genblk2[39].NEUR_V_DOWN_reg[39]_0 ,
    \genblk2[40].NEUR_V_DOWN_reg[40]_0 ,
    \genblk2[41].NEUR_V_DOWN_reg[41]_0 ,
    \genblk2[42].NEUR_V_DOWN_reg[42]_0 ,
    \genblk2[43].NEUR_V_DOWN_reg[43]_0 ,
    \genblk2[44].NEUR_V_DOWN_reg[44]_0 ,
    \genblk2[45].NEUR_V_DOWN_reg[45]_0 ,
    \genblk2[46].NEUR_V_DOWN_reg[46]_0 ,
    \genblk2[47].NEUR_V_DOWN_reg[47]_0 ,
    \genblk2[48].NEUR_V_DOWN_reg[48]_0 ,
    \genblk2[49].NEUR_V_DOWN_reg[49]_0 ,
    \genblk2[50].NEUR_V_DOWN_reg[50]_0 ,
    \genblk2[51].NEUR_V_DOWN_reg[51]_0 ,
    \genblk2[52].NEUR_V_DOWN_reg[52]_0 ,
    \genblk2[53].NEUR_V_DOWN_reg[53]_0 ,
    \genblk2[54].NEUR_V_DOWN_reg[54]_0 ,
    \genblk2[55].NEUR_V_DOWN_reg[55]_0 ,
    \genblk2[56].NEUR_V_DOWN_reg[56]_0 ,
    \genblk2[57].NEUR_V_DOWN_reg[57]_0 ,
    \genblk2[58].NEUR_V_DOWN_reg[58]_0 ,
    \genblk2[59].NEUR_V_DOWN_reg[59]_0 ,
    \genblk2[60].NEUR_V_DOWN_reg[60]_0 ,
    \genblk2[61].NEUR_V_DOWN_reg[61]_0 ,
    \genblk2[62].NEUR_V_DOWN_reg[62]_0 ,
    \genblk2[63].NEUR_V_DOWN_reg[63]_0 ,
    \genblk2[64].NEUR_V_DOWN_reg[64]_0 ,
    \genblk2[65].NEUR_V_DOWN_reg[65]_0 ,
    \genblk2[66].NEUR_V_DOWN_reg[66]_0 ,
    \genblk2[67].NEUR_V_DOWN_reg[67]_0 ,
    \genblk2[68].NEUR_V_DOWN_reg[68]_0 ,
    \genblk2[69].NEUR_V_DOWN_reg[69]_0 ,
    \genblk2[70].NEUR_V_DOWN_reg[70]_0 ,
    \genblk2[71].NEUR_V_DOWN_reg[71]_0 ,
    \genblk2[72].NEUR_V_DOWN_reg[72]_0 ,
    \genblk2[73].NEUR_V_DOWN_reg[73]_0 ,
    \genblk2[74].NEUR_V_DOWN_reg[74]_0 ,
    \genblk2[75].NEUR_V_DOWN_reg[75]_0 ,
    \genblk2[76].NEUR_V_DOWN_reg[76]_0 ,
    \genblk2[77].NEUR_V_DOWN_reg[77]_0 ,
    \genblk2[78].NEUR_V_DOWN_reg[78]_0 ,
    \genblk2[79].NEUR_V_DOWN_reg[79]_0 ,
    \genblk2[80].NEUR_V_DOWN_reg[80]_0 ,
    \genblk2[81].NEUR_V_DOWN_reg[81]_0 ,
    \genblk2[82].NEUR_V_DOWN_reg[82]_0 ,
    \genblk2[83].NEUR_V_DOWN_reg[83]_0 ,
    \genblk2[84].NEUR_V_DOWN_reg[84]_0 ,
    \genblk2[85].NEUR_V_DOWN_reg[85]_0 ,
    \genblk2[86].NEUR_V_DOWN_reg[86]_0 ,
    \genblk2[87].NEUR_V_DOWN_reg[87]_0 ,
    \genblk2[88].NEUR_V_DOWN_reg[88]_0 ,
    \genblk2[89].NEUR_V_DOWN_reg[89]_0 ,
    \genblk2[90].NEUR_V_DOWN_reg[90]_0 ,
    \genblk2[91].NEUR_V_DOWN_reg[91]_0 ,
    \genblk2[92].NEUR_V_DOWN_reg[92]_0 ,
    \genblk2[93].NEUR_V_DOWN_reg[93]_0 ,
    \genblk2[94].NEUR_V_DOWN_reg[94]_0 ,
    \genblk2[95].NEUR_V_DOWN_reg[95]_0 ,
    \genblk2[96].NEUR_V_DOWN_reg[96]_0 ,
    \genblk2[97].NEUR_V_DOWN_reg[97]_0 ,
    \genblk2[98].NEUR_V_DOWN_reg[98]_0 ,
    \genblk2[99].NEUR_V_DOWN_reg[99]_0 ,
    \genblk2[100].NEUR_V_DOWN_reg[100]_0 ,
    \genblk2[101].NEUR_V_DOWN_reg[101]_0 ,
    \genblk2[102].NEUR_V_DOWN_reg[102]_0 ,
    \genblk2[103].NEUR_V_DOWN_reg[103]_0 ,
    \genblk2[104].NEUR_V_DOWN_reg[104]_0 ,
    \genblk2[105].NEUR_V_DOWN_reg[105]_0 ,
    \genblk2[106].NEUR_V_DOWN_reg[106]_0 ,
    \genblk2[107].NEUR_V_DOWN_reg[107]_0 ,
    \genblk2[108].NEUR_V_DOWN_reg[108]_0 ,
    \genblk2[109].NEUR_V_DOWN_reg[109]_0 ,
    \genblk2[110].NEUR_V_DOWN_reg[110]_0 ,
    \genblk2[111].NEUR_V_DOWN_reg[111]_0 ,
    \genblk2[112].NEUR_V_DOWN_reg[112]_0 ,
    \genblk2[113].NEUR_V_DOWN_reg[113]_0 ,
    \genblk2[114].NEUR_V_DOWN_reg[114]_0 ,
    \genblk2[115].NEUR_V_DOWN_reg[115]_0 ,
    \genblk2[116].NEUR_V_DOWN_reg[116]_0 ,
    \genblk2[117].NEUR_V_DOWN_reg[117]_0 ,
    \genblk2[118].NEUR_V_DOWN_reg[118]_0 ,
    \genblk2[119].NEUR_V_DOWN_reg[119]_0 ,
    \genblk2[120].NEUR_V_DOWN_reg[120]_0 ,
    \genblk2[121].NEUR_V_DOWN_reg[121]_0 ,
    \genblk2[122].NEUR_V_DOWN_reg[122]_0 ,
    \genblk2[123].NEUR_V_DOWN_reg[123]_0 ,
    \genblk2[124].NEUR_V_DOWN_reg[124]_0 ,
    \genblk2[125].NEUR_V_DOWN_reg[125]_0 ,
    \genblk2[126].NEUR_V_DOWN_reg[126]_0 ,
    \genblk2[127].NEUR_V_DOWN_reg[127]_0 ,
    \genblk2[128].NEUR_V_DOWN_reg[128]_0 ,
    \genblk2[129].NEUR_V_DOWN_reg[129]_0 ,
    \genblk2[130].NEUR_V_DOWN_reg[130]_0 ,
    \genblk2[131].NEUR_V_DOWN_reg[131]_0 ,
    \genblk2[132].NEUR_V_DOWN_reg[132]_0 ,
    \genblk2[133].NEUR_V_DOWN_reg[133]_0 ,
    \genblk2[134].NEUR_V_DOWN_reg[134]_0 ,
    \genblk2[135].NEUR_V_DOWN_reg[135]_0 ,
    \genblk2[136].NEUR_V_DOWN_reg[136]_0 ,
    \genblk2[137].NEUR_V_DOWN_reg[137]_0 ,
    \genblk2[138].NEUR_V_DOWN_reg[138]_0 ,
    \genblk2[139].NEUR_V_DOWN_reg[139]_0 ,
    \genblk2[140].NEUR_V_DOWN_reg[140]_0 ,
    \genblk2[141].NEUR_V_DOWN_reg[141]_0 ,
    \genblk2[142].NEUR_V_DOWN_reg[142]_0 ,
    \genblk2[143].NEUR_V_DOWN_reg[143]_0 ,
    \genblk2[144].NEUR_V_DOWN_reg[144]_0 ,
    \genblk2[145].NEUR_V_DOWN_reg[145]_0 ,
    \genblk2[146].NEUR_V_DOWN_reg[146]_0 ,
    \genblk2[147].NEUR_V_DOWN_reg[147]_0 ,
    \genblk2[148].NEUR_V_DOWN_reg[148]_0 ,
    \genblk2[149].NEUR_V_DOWN_reg[149]_0 ,
    \genblk2[150].NEUR_V_DOWN_reg[150]_0 ,
    \genblk2[151].NEUR_V_DOWN_reg[151]_0 ,
    \genblk2[152].NEUR_V_DOWN_reg[152]_0 ,
    \genblk2[153].NEUR_V_DOWN_reg[153]_0 ,
    \genblk2[154].NEUR_V_DOWN_reg[154]_0 ,
    \genblk2[155].NEUR_V_DOWN_reg[155]_0 ,
    \genblk2[156].NEUR_V_DOWN_reg[156]_0 ,
    \genblk2[157].NEUR_V_DOWN_reg[157]_0 ,
    \genblk2[158].NEUR_V_DOWN_reg[158]_0 ,
    \genblk2[159].NEUR_V_DOWN_reg[159]_0 ,
    \genblk2[160].NEUR_V_DOWN_reg[160]_0 ,
    \genblk2[161].NEUR_V_DOWN_reg[161]_0 ,
    \genblk2[162].NEUR_V_DOWN_reg[162]_0 ,
    \genblk2[163].NEUR_V_DOWN_reg[163]_0 ,
    \genblk2[164].NEUR_V_DOWN_reg[164]_0 ,
    \genblk2[165].NEUR_V_DOWN_reg[165]_0 ,
    \genblk2[166].NEUR_V_DOWN_reg[166]_0 ,
    \genblk2[167].NEUR_V_DOWN_reg[167]_0 ,
    \genblk2[168].NEUR_V_DOWN_reg[168]_0 ,
    \genblk2[169].NEUR_V_DOWN_reg[169]_0 ,
    \genblk2[170].NEUR_V_DOWN_reg[170]_0 ,
    \genblk2[171].NEUR_V_DOWN_reg[171]_0 ,
    \genblk2[172].NEUR_V_DOWN_reg[172]_0 ,
    \genblk2[173].NEUR_V_DOWN_reg[173]_0 ,
    \genblk2[174].NEUR_V_DOWN_reg[174]_0 ,
    \genblk2[175].NEUR_V_DOWN_reg[175]_0 ,
    \genblk2[176].NEUR_V_DOWN_reg[176]_0 ,
    \genblk2[177].NEUR_V_DOWN_reg[177]_0 ,
    \genblk2[178].NEUR_V_DOWN_reg[178]_0 ,
    \genblk2[179].NEUR_V_DOWN_reg[179]_0 ,
    \genblk2[180].NEUR_V_DOWN_reg[180]_0 ,
    \genblk2[181].NEUR_V_DOWN_reg[181]_0 ,
    \genblk2[182].NEUR_V_DOWN_reg[182]_0 ,
    \genblk2[183].NEUR_V_DOWN_reg[183]_0 ,
    \genblk2[184].NEUR_V_DOWN_reg[184]_0 ,
    \genblk2[185].NEUR_V_DOWN_reg[185]_0 ,
    \genblk2[186].NEUR_V_DOWN_reg[186]_0 ,
    \genblk2[187].NEUR_V_DOWN_reg[187]_0 ,
    \genblk2[188].NEUR_V_DOWN_reg[188]_0 ,
    \genblk2[189].NEUR_V_DOWN_reg[189]_0 ,
    \genblk2[190].NEUR_V_DOWN_reg[190]_0 ,
    \genblk2[191].NEUR_V_DOWN_reg[191]_0 ,
    \genblk2[192].NEUR_V_DOWN_reg[192]_0 ,
    \genblk2[193].NEUR_V_DOWN_reg[193]_0 ,
    \genblk2[194].NEUR_V_DOWN_reg[194]_0 ,
    \genblk2[195].NEUR_V_DOWN_reg[195]_0 ,
    \genblk2[196].NEUR_V_DOWN_reg[196]_0 ,
    \genblk2[197].NEUR_V_DOWN_reg[197]_0 ,
    \genblk2[198].NEUR_V_DOWN_reg[198]_0 ,
    \genblk2[199].NEUR_V_DOWN_reg[199]_0 ,
    \genblk2[200].NEUR_V_DOWN_reg[200]_0 ,
    \genblk2[201].NEUR_V_DOWN_reg[201]_0 ,
    \genblk2[202].NEUR_V_DOWN_reg[202]_0 ,
    \genblk2[203].NEUR_V_DOWN_reg[203]_0 ,
    \genblk2[204].NEUR_V_DOWN_reg[204]_0 ,
    \genblk2[205].NEUR_V_DOWN_reg[205]_0 ,
    \genblk2[206].NEUR_V_DOWN_reg[206]_0 ,
    \genblk2[207].NEUR_V_DOWN_reg[207]_0 ,
    \genblk2[208].NEUR_V_DOWN_reg[208]_0 ,
    \genblk2[209].NEUR_V_DOWN_reg[209]_0 ,
    \genblk2[210].NEUR_V_DOWN_reg[210]_0 ,
    \genblk2[211].NEUR_V_DOWN_reg[211]_0 ,
    \genblk2[212].NEUR_V_DOWN_reg[212]_0 ,
    \genblk2[213].NEUR_V_DOWN_reg[213]_0 ,
    \genblk2[214].NEUR_V_DOWN_reg[214]_0 ,
    \genblk2[215].NEUR_V_DOWN_reg[215]_0 ,
    \genblk2[216].NEUR_V_DOWN_reg[216]_0 ,
    \genblk2[217].NEUR_V_DOWN_reg[217]_0 ,
    \genblk2[218].NEUR_V_DOWN_reg[218]_0 ,
    \genblk2[219].NEUR_V_DOWN_reg[219]_0 ,
    \genblk2[220].NEUR_V_DOWN_reg[220]_0 ,
    \genblk2[221].NEUR_V_DOWN_reg[221]_0 ,
    \genblk2[222].NEUR_V_DOWN_reg[222]_0 ,
    \genblk2[223].NEUR_V_DOWN_reg[223]_0 ,
    \genblk2[224].NEUR_V_DOWN_reg[224]_0 ,
    \genblk2[225].NEUR_V_DOWN_reg[225]_0 ,
    \genblk2[226].NEUR_V_DOWN_reg[226]_0 ,
    \genblk2[227].NEUR_V_DOWN_reg[227]_0 ,
    \genblk2[228].NEUR_V_DOWN_reg[228]_0 ,
    \genblk2[229].NEUR_V_DOWN_reg[229]_0 ,
    \genblk2[230].NEUR_V_DOWN_reg[230]_0 ,
    \genblk2[231].NEUR_V_DOWN_reg[231]_0 ,
    \genblk2[232].NEUR_V_DOWN_reg[232]_0 ,
    \genblk2[233].NEUR_V_DOWN_reg[233]_0 ,
    \genblk2[234].NEUR_V_DOWN_reg[234]_0 ,
    \genblk2[235].NEUR_V_DOWN_reg[235]_0 ,
    \genblk2[236].NEUR_V_DOWN_reg[236]_0 ,
    \genblk2[237].NEUR_V_DOWN_reg[237]_0 ,
    \genblk2[238].NEUR_V_DOWN_reg[238]_0 ,
    \genblk2[239].NEUR_V_DOWN_reg[239]_0 ,
    \genblk2[240].NEUR_V_DOWN_reg[240]_0 ,
    \genblk2[241].NEUR_V_DOWN_reg[241]_0 ,
    \genblk2[242].NEUR_V_DOWN_reg[242]_0 ,
    \genblk2[243].NEUR_V_DOWN_reg[243]_0 ,
    \genblk2[244].NEUR_V_DOWN_reg[244]_0 ,
    \genblk2[245].NEUR_V_DOWN_reg[245]_0 ,
    \genblk2[246].NEUR_V_DOWN_reg[246]_0 ,
    \genblk2[247].NEUR_V_DOWN_reg[247]_0 ,
    \genblk2[248].NEUR_V_DOWN_reg[248]_0 ,
    \genblk2[249].NEUR_V_DOWN_reg[249]_0 ,
    \genblk2[250].NEUR_V_DOWN_reg[250]_0 ,
    \genblk2[251].NEUR_V_DOWN_reg[251]_0 ,
    \genblk2[252].NEUR_V_DOWN_reg[252]_0 ,
    \genblk2[253].NEUR_V_DOWN_reg[253]_0 ,
    \genblk2[254].NEUR_V_DOWN_reg[254]_0 ,
    \genblk2[255].NEUR_V_DOWN_reg[255]_0 ,
    Q,
    empty_i_10__4,
    empty_i_7__17,
    \genblk1[3].mem[3][8]_i_5__6 ,
    \genblk1[3].mem[3][8]_i_5__6_0 ,
    empty_i_10__19,
    empty_i_5__7,
    empty_i_17__1,
    \genblk1[3].mem[3][8]_i_25 ,
    \genblk1[3].mem[3][8]_i_10__0 ,
    empty_i_6__36,
    empty_i_9__24,
    empty_i_11__11,
    empty_i_7__36,
    empty_i_7__36_0,
    empty_i_5__7_0,
    CTRL_SCHED_EVENT_IN,
    \AEROUT_ADDR_reg[0] ,
    \fill_cnt[4]_i_3__41 ,
    SPI_OPEN_LOOP_sync,
    SRAM_reg_1_13,
    SPI_GATE_ACTIVITY_sync,
    state_inacc_next0_carry,
    state_inacc_next0_carry_0,
    state_inacc_next0_carry_1,
    D,
    SRAM_reg_1_14,
    SRAM_reg_1_15,
    SRAM_reg_1_16,
    SRAM_reg_1_17,
    SRAM_reg_1_18,
    SRAM_reg_1_19,
    SRAM_reg_1_20,
    SRAM_reg_1_21,
    SRAM_reg_0_53,
    SRAM_reg_0_54,
    CTRL_AEROUT_POP_NEUR,
    SPI_AER_SRC_CTRL_nNEUR,
    p_26_in,
    \spi_shift_reg_out[12]_i_3 ,
    \genblk1[0].mem_reg[0][8] ,
    empty_i_5__15,
    \fill_cnt[4]_i_3__21 ,
    \fill_cnt[4]_i_3__41_0 ,
    empty_i_7__5,
    \genblk1[0].mem_reg[0][8]_0 ,
    \fill_cnt[4]_i_3__25 ,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    \genblk1[3].mem[3][8]_i_36 ,
    \genblk1[3].mem[3][8]_i_4__18 ,
    empty_i_5__14,
    empty_i_9__23,
    empty_i_6__29,
    empty_i_6__13,
    empty_i_6__15,
    empty_i_9__23_0,
    empty_i_6__24,
    empty_i_3__30,
    \fill_cnt[4]_i_8__0 ,
    \fill_cnt[4]_i_4__24 ,
    empty_i_14__1,
    \genblk1[3].mem[3][8]_i_8__28 ,
    \genblk1[3].mem[3][8]_i_5__33 ,
    empty_i_5__48,
    empty_i_7__37,
    \genblk1[3].mem[3][8]_i_4__38 ,
    rst_priority,
    CTRL_SYNARRAY_ADDR,
    SRAM_reg_1_22,
    SRAM_reg_1_23,
    SRAM_reg_1_24,
    SRAM_reg_1_25,
    SRAM_reg_1_26,
    SRAM_reg_1_27,
    SRAM_reg_1_28,
    SRAM_reg_1_29,
    SRAM_reg_1_30,
    SRAM_reg_1_31,
    SRAM_reg_1_32,
    SRAM_reg_1_33,
    SRAM_reg_1_34,
    SRAM_reg_1_35,
    SRAM_reg_1_36,
    SRAM_reg_1_37,
    SRAM_reg_1_38,
    SRAM_reg_1_39,
    SRAM_reg_1_40,
    SRAM_reg_1_41,
    SRAM_reg_1_42,
    \neuron_state_monitor_samp[0]_i_2 ,
    \neuron_state_monitor_samp[0]_i_2_0 ,
    SRAM_reg_1_43,
    SRAM_reg_1_i_249,
    SRAM_reg_1_i_249_0,
    SRAM_reg_1_44,
    SRAM_reg_1_45,
    SRAM_reg_1_i_249_1,
    SRAM_reg_1_i_249_2,
    SRAM_reg_1_46,
    SRAM_reg_1_i_250,
    SRAM_reg_1_i_250_0,
    SRAM_reg_1_i_250_1,
    SRAM_reg_1_i_250_2,
    SRAM_reg_1_47,
    SRAM_reg_1_48,
    SRAM_reg_1_49,
    SRAM_reg_1_50,
    SRAM_reg_1_51,
    SRAM_reg_1_52,
    SRAM_reg_1_53,
    SRAM_reg_1_54,
    SRAM_reg_1_55,
    SRAM_reg_1_56,
    SRAM_reg_1_57,
    SRAM_reg_1_58,
    SRAM_reg_1_59,
    SRAM_reg_1_i_130,
    SRAM_reg_1_i_130_0,
    SRAM_reg_1_i_130_1,
    SRAM_reg_1_i_130_2,
    SRAM_reg_0_i_94__0_0,
    CTRL_NEURMEM_CS,
    ADDRARDADDR,
    CTRL_NEURMEM_WE);
  output [0:0]SRAM_reg_1;
  output [3:0]SRAM_reg_1_0;
  output [2:0]O;
  output [255:0]NEUR_V_UP;
  output [255:0]NEUR_V_DOWN;
  output RST_sync_reg;
  output SPI_OPEN_LOOP_sync_reg;
  output \FSM_sequential_state_reg[0] ;
  output SPI_OPEN_LOOP_sync_reg_0;
  output \FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[0]_1 ;
  output SRAM_reg_0;
  output SPI_OPEN_LOOP_sync_reg_1;
  output \priority_reg[5] ;
  output SPI_OPEN_LOOP_sync_reg_2;
  output SRAM_reg_0_0;
  output SRAM_reg_0_1;
  output [3:0]SRAM_reg_0_2;
  output \priority_reg[3] ;
  output SRAM_reg_0_3;
  output \priority_reg[4] ;
  output SRAM_reg_0_4;
  output \priority_reg[4]_0 ;
  output \priority_reg[3]_0 ;
  output \FSM_sequential_state_reg[0]_2 ;
  output SRAM_reg_0_5;
  output SRAM_reg_0_6;
  output \priority_reg[4]_1 ;
  output SRAM_reg_0_7;
  output SRAM_reg_0_8;
  output SRAM_reg_0_9;
  output SRAM_reg_0_10;
  output SRAM_reg_0_11;
  output \FSM_sequential_state_reg[0]_3 ;
  output SRAM_reg_0_12;
  output SRAM_reg_0_13;
  output \FSM_sequential_state_reg[0]_4 ;
  output \priority_reg[3]_1 ;
  output SRAM_reg_0_14;
  output \priority_reg[4]_2 ;
  output SRAM_reg_0_15;
  output \priority_reg[4]_3 ;
  output SRAM_reg_0_16;
  output \priority_reg[5]_0 ;
  output \priority_reg[5]_1 ;
  output SRAM_reg_0_17;
  output \priority_reg[5]_2 ;
  output SRAM_reg_0_18;
  output SRAM_reg_0_19;
  output [111:0]Qr;
  output SRAM_reg_0_20;
  output SRAM_reg_0_21;
  output \priority_reg[4]_4 ;
  output SRAM_reg_0_22;
  output SRAM_reg_0_23;
  output SRAM_reg_1_1;
  output \priority_reg[4]_5 ;
  output SRAM_reg_0_24;
  output SPI_OPEN_LOOP_sync_reg_3;
  output SPI_OPEN_LOOP_sync_reg_4;
  output \priority_reg[3]_2 ;
  output SPI_OPEN_LOOP_sync_reg_5;
  output \priority_reg[5]_3 ;
  output SRAM_reg_1_2;
  output \priority_reg[5]_4 ;
  output \priority_reg[5]_5 ;
  output SPI_OPEN_LOOP_sync_reg_6;
  output SRAM_reg_1_3;
  output [7:0]NEUR_STATE_MONITOR;
  output SRAM_reg_1_4;
  output SRAM_reg_1_5;
  output SRAM_reg_0_25;
  output SRAM_reg_1_6;
  output \priority_reg[5]_6 ;
  output SRAM_reg_0_26;
  output \priority_reg[4]_6 ;
  output \priority_reg[4]_7 ;
  output SRAM_reg_0_27;
  output SRAM_reg_0_28;
  output SRAM_reg_0_29;
  output SRAM_reg_0_30;
  output AEROUT_ADDR119_in;
  output SPI_AER_SRC_CTRL_nNEUR_reg;
  output \CTRL_SPI_ADDR_reg[9] ;
  output \CTRL_SPI_ADDR_reg[9]_0 ;
  output \CTRL_SPI_ADDR_reg[9]_1 ;
  output \CTRL_SPI_ADDR_reg[9]_2 ;
  output \CTRL_SPI_ADDR_reg[9]_3 ;
  output \CTRL_SPI_ADDR_reg[9]_4 ;
  output \CTRL_SPI_ADDR_reg[9]_5 ;
  output \CTRL_SPI_ADDR_reg[9]_6 ;
  output \priority_reg[1]_rep ;
  output \priority_reg[4]_8 ;
  output \priority_reg[1]_rep_0 ;
  output \priority_reg[2]_rep ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[4]_9 ;
  output \priority_reg[1]_rep_1 ;
  output \priority_reg[2]_rep_1 ;
  output \priority_reg[1]_rep_2 ;
  output \priority_reg[3]_3 ;
  output \priority_reg[1]_rep_3 ;
  output \priority_reg[3]_4 ;
  output \priority_reg[3]_5 ;
  output \priority_reg[4]_10 ;
  output \priority_reg[4]_11 ;
  output \priority_reg[5]_7 ;
  output \priority_reg[2]_rep__0 ;
  output \priority_reg[3]_6 ;
  output \priority_reg[1]_rep_4 ;
  output \priority_reg[5]_8 ;
  output \priority_reg[4]_12 ;
  output \priority_reg[1]_rep_5 ;
  output \priority_reg[2]_rep_2 ;
  output SPI_OPEN_LOOP_sync_reg_7;
  output \priority_reg[3]_7 ;
  output \priority_reg[2]_rep_3 ;
  output \priority_reg[3]_8 ;
  output \priority_reg[2]_rep_4 ;
  output \priority_reg[1]_rep_6 ;
  output \priority_reg[2]_rep_5 ;
  output \priority_reg[4]_13 ;
  output \priority_reg[0] ;
  output \priority_reg[2]_rep__1 ;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[5]_9 ;
  output \priority_reg[1]_rep_7 ;
  output \priority_reg[4]_14 ;
  output \priority_reg[1]_rep_8 ;
  output \priority_reg[4]_15 ;
  output \priority_reg[3]_9 ;
  output SPI_OPEN_LOOP_sync_reg_8;
  output \priority_reg[1]_rep_9 ;
  output \priority_reg[4]_16 ;
  output \priority_reg[1]_rep_10 ;
  output \priority_reg[3]_10 ;
  output \priority_reg[1]_rep_11 ;
  output \priority_reg[1]_rep_12 ;
  output \priority_reg[3]_11 ;
  output \priority_reg[1]_rep_13 ;
  output \priority_reg[1]_rep_14 ;
  output \priority_reg[2]_rep_6 ;
  output \priority_reg[4]_17 ;
  output \priority_reg[2]_rep_7 ;
  output \priority_reg[5]_10 ;
  output \priority_reg[2]_rep_8 ;
  output \priority_reg[4]_18 ;
  output SPI_OPEN_LOOP_sync_reg_9;
  output \priority_reg[5]_11 ;
  output \priority_reg[5]_12 ;
  output SRAM_reg_0_31;
  output SPI_OPEN_LOOP_sync_reg_10;
  output \priority_reg[4]_19 ;
  output SRAM_reg_0_32;
  output \priority_reg[2]_rep__0_0 ;
  output \FSM_sequential_state_reg[0]_5 ;
  output \priority_reg[5]_13 ;
  output \priority_reg[2]_rep__0_1 ;
  output \genblk1[3].mem[3][8]_i_13__0 ;
  output SRAM_reg_0_33;
  output \priority_reg[2]_rep_9 ;
  output SRAM_reg_0_34;
  output SPI_OPEN_LOOP_sync_reg_11;
  output \priority_reg[5]_14 ;
  output \priority_reg[2]_rep_10 ;
  output \priority_reg[2]_rep_11 ;
  output \priority_reg[3]_12 ;
  output \priority_reg[2]_rep_12 ;
  output \priority_reg[2]_rep_13 ;
  output SPI_OPEN_LOOP_sync_reg_12;
  output \priority_reg[5]_15 ;
  output \priority_reg[1]_rep_15 ;
  output \priority_reg[1]_rep_16 ;
  output \priority_reg[2]_rep_14 ;
  output \priority_reg[1]_rep_17 ;
  output \priority_reg[4]_20 ;
  output \priority_reg[5]_16 ;
  output \FSM_sequential_state_reg[0]_6 ;
  output \priority_reg[5]_17 ;
  output \priority_reg[4]_21 ;
  output \priority_reg[4]_22 ;
  output \priority_reg[3]_13 ;
  output \priority_reg[5]_18 ;
  output \priority_reg[3]_14 ;
  output SPI_OPEN_LOOP_sync_reg_13;
  output SRAM_reg_0_35;
  output \priority_reg[3]_15 ;
  output \priority_reg[1]_rep_18 ;
  output \priority_reg[1]_rep_19 ;
  output \priority_reg[2]_rep_15 ;
  output \priority_reg[1]_rep_20 ;
  output \priority_reg[5]_19 ;
  output \priority_reg[3]_16 ;
  output SPI_OPEN_LOOP_sync_reg_14;
  output SRAM_reg_0_36;
  output \priority_reg[5]_20 ;
  output \priority_reg[5]_21 ;
  output \priority_reg[3]_17 ;
  output SPI_OPEN_LOOP_sync_reg_15;
  output \priority_reg[5]_22 ;
  output \priority_reg[3]_18 ;
  output \priority_reg[4]_23 ;
  output \priority_reg[2]_rep__1_1 ;
  output \priority_reg[5]_23 ;
  output \priority_reg[4]_24 ;
  output \priority_reg[2]_rep__1_2 ;
  output \priority_reg[4]_25 ;
  output \priority_reg[3]_19 ;
  output SPI_OPEN_LOOP_sync_reg_16;
  output \priority_reg[3]_20 ;
  output \priority_reg[3]_21 ;
  output \FSM_sequential_state_reg[0]_7 ;
  output \priority_reg[3]_22 ;
  output \priority_reg[5]_24 ;
  output \priority_reg[5]_25 ;
  output SRAM_reg_0_37;
  output \priority_reg[5]_26 ;
  output \priority_reg[5]_27 ;
  output \priority_reg[4]_26 ;
  output \priority_reg[3]_23 ;
  output \priority_reg[4]_27 ;
  output \priority_reg[4]_28 ;
  output \priority_reg[4]_29 ;
  output SPI_OPEN_LOOP_sync_reg_17;
  output \priority_reg[5]_28 ;
  output \FSM_sequential_state_reg[0]_8 ;
  output \priority_reg[5]_29 ;
  output SPI_OPEN_LOOP_sync_reg_18;
  output SRAM_reg_0_38;
  output \priority_reg[5]_30 ;
  output \priority_reg[5]_31 ;
  output \priority_reg[5]_32 ;
  output SPI_OPEN_LOOP_sync_reg_19;
  output \priority_reg[5]_33 ;
  output SPI_OPEN_LOOP_sync_reg_20;
  output \priority_reg[4]_30 ;
  output SPI_OPEN_LOOP_sync_reg_21;
  output \priority_reg[3]_24 ;
  output \priority_reg[4]_31 ;
  output \priority_reg[4]_32 ;
  output \priority_reg[5]_34 ;
  output SRAM_reg_0_39;
  output SRAM_reg_0_40;
  output \priority_reg[4]_33 ;
  output \priority_reg[4]_34 ;
  output SPI_OPEN_LOOP_sync_reg_22;
  output \priority_reg[3]_25 ;
  output \priority_reg[5]_35 ;
  output \priority_reg[1]_rep__1 ;
  output SRAM_reg_0_41;
  output \priority_reg[3]_26 ;
  output \priority_reg[3]_27 ;
  output \priority_reg[3]_28 ;
  output \priority_reg[3]_29 ;
  output SRAM_reg_0_42;
  output \priority_reg[4]_35 ;
  output \priority_reg[3]_30 ;
  output SPI_OPEN_LOOP_sync_reg_23;
  output SPI_OPEN_LOOP_sync_reg_24;
  output SPI_OPEN_LOOP_sync_reg_25;
  output SPI_OPEN_LOOP_sync_reg_26;
  output SPI_OPEN_LOOP_sync_reg_27;
  output SPI_OPEN_LOOP_sync_reg_28;
  output \priority_reg[3]_31 ;
  output SPI_OPEN_LOOP_sync_reg_29;
  output SPI_OPEN_LOOP_sync_reg_30;
  output \AERIN_ADDR[6] ;
  output \AERIN_ADDR[6]_0 ;
  output \AERIN_ADDR[6]_1 ;
  output \AERIN_ADDR[6]_2 ;
  output \AERIN_ADDR[6]_3 ;
  output \AERIN_ADDR[6]_4 ;
  output \AERIN_ADDR[6]_5 ;
  output \AERIN_ADDR[6]_6 ;
  output \AERIN_ADDR[6]_7 ;
  output \AERIN_ADDR[6]_8 ;
  output \AERIN_ADDR[6]_9 ;
  output \AERIN_ADDR[6]_10 ;
  output \AERIN_ADDR[6]_11 ;
  output \AERIN_ADDR[6]_12 ;
  output \AERIN_ADDR[6]_13 ;
  output \AERIN_ADDR[6]_14 ;
  output \AERIN_ADDR[6]_15 ;
  output \AERIN_ADDR[6]_16 ;
  output \AERIN_ADDR[6]_17 ;
  output \AERIN_ADDR[6]_18 ;
  output \AERIN_ADDR[6]_19 ;
  output \AERIN_ADDR[6]_20 ;
  output \AERIN_ADDR[6]_21 ;
  output \AERIN_ADDR[6]_22 ;
  output \AERIN_ADDR[6]_23 ;
  output \AERIN_ADDR[6]_24 ;
  output \AERIN_ADDR[6]_25 ;
  output \AERIN_ADDR[6]_26 ;
  output \AERIN_ADDR[6]_27 ;
  output \AERIN_ADDR[6]_28 ;
  output \AERIN_ADDR[6]_29 ;
  output \AERIN_ADDR[6]_30 ;
  output SRAM_reg_0_43;
  output SRAM_reg_1_7;
  output SRAM_reg_0_44;
  output SRAM_reg_0_45;
  output SPI_GATE_ACTIVITY_sync_reg;
  output SRAM_reg_0_46;
  output SRAM_reg_0_47;
  output SRAM_reg_1_8;
  output SRAM_reg_0_48;
  output [7:0]SRAM_reg_1_9;
  output SRAM_reg_1_10;
  output SRAM_reg_1_11;
  output SRAM_reg_0_49;
  output SRAM_reg_1_12;
  output SRAM_reg_0_50;
  output SRAM_reg_0_51;
  output SRAM_reg_0_52;
  input [0:0]S;
  input [1:0]\neuron_state_monitor_samp[2]_i_5 ;
  input event_inh;
  input [0:0]SRAM_reg_0_i_94__0;
  input [0:0]DI;
  input \genblk2[0].NEUR_V_UP_reg[0]_0 ;
  input CLK;
  input \genblk2[1].NEUR_V_UP_reg[1]_0 ;
  input \genblk2[2].NEUR_V_UP_reg[2]_0 ;
  input \genblk2[3].NEUR_V_UP_reg[3]_0 ;
  input \genblk2[4].NEUR_V_UP_reg[4]_0 ;
  input \genblk2[5].NEUR_V_UP_reg[5]_0 ;
  input \genblk2[6].NEUR_V_UP_reg[6]_0 ;
  input \genblk2[7].NEUR_V_UP_reg[7]_0 ;
  input \genblk2[8].NEUR_V_UP_reg[8]_0 ;
  input \genblk2[9].NEUR_V_UP_reg[9]_0 ;
  input \genblk2[10].NEUR_V_UP_reg[10]_0 ;
  input \genblk2[11].NEUR_V_UP_reg[11]_0 ;
  input \genblk2[12].NEUR_V_UP_reg[12]_0 ;
  input \genblk2[13].NEUR_V_UP_reg[13]_0 ;
  input \genblk2[14].NEUR_V_UP_reg[14]_0 ;
  input \genblk2[15].NEUR_V_UP_reg[15]_0 ;
  input \genblk2[16].NEUR_V_UP_reg[16]_0 ;
  input \genblk2[17].NEUR_V_UP_reg[17]_0 ;
  input \genblk2[18].NEUR_V_UP_reg[18]_0 ;
  input \genblk2[19].NEUR_V_UP_reg[19]_0 ;
  input \genblk2[20].NEUR_V_UP_reg[20]_0 ;
  input \genblk2[21].NEUR_V_UP_reg[21]_0 ;
  input \genblk2[22].NEUR_V_UP_reg[22]_0 ;
  input \genblk2[23].NEUR_V_UP_reg[23]_0 ;
  input \genblk2[24].NEUR_V_UP_reg[24]_0 ;
  input \genblk2[25].NEUR_V_UP_reg[25]_0 ;
  input \genblk2[26].NEUR_V_UP_reg[26]_0 ;
  input \genblk2[27].NEUR_V_UP_reg[27]_0 ;
  input \genblk2[28].NEUR_V_UP_reg[28]_0 ;
  input \genblk2[29].NEUR_V_UP_reg[29]_0 ;
  input \genblk2[30].NEUR_V_UP_reg[30]_0 ;
  input \genblk2[31].NEUR_V_UP_reg[31]_0 ;
  input \genblk2[32].NEUR_V_UP_reg[32]_0 ;
  input \genblk2[33].NEUR_V_UP_reg[33]_0 ;
  input \genblk2[34].NEUR_V_UP_reg[34]_0 ;
  input \genblk2[35].NEUR_V_UP_reg[35]_0 ;
  input \genblk2[36].NEUR_V_UP_reg[36]_0 ;
  input \genblk2[37].NEUR_V_UP_reg[37]_0 ;
  input \genblk2[38].NEUR_V_UP_reg[38]_0 ;
  input \genblk2[39].NEUR_V_UP_reg[39]_0 ;
  input \genblk2[40].NEUR_V_UP_reg[40]_0 ;
  input \genblk2[41].NEUR_V_UP_reg[41]_0 ;
  input \genblk2[42].NEUR_V_UP_reg[42]_0 ;
  input \genblk2[43].NEUR_V_UP_reg[43]_0 ;
  input \genblk2[44].NEUR_V_UP_reg[44]_0 ;
  input \genblk2[45].NEUR_V_UP_reg[45]_0 ;
  input \genblk2[46].NEUR_V_UP_reg[46]_0 ;
  input \genblk2[47].NEUR_V_UP_reg[47]_0 ;
  input \genblk2[48].NEUR_V_UP_reg[48]_0 ;
  input \genblk2[49].NEUR_V_UP_reg[49]_0 ;
  input \genblk2[50].NEUR_V_UP_reg[50]_0 ;
  input \genblk2[51].NEUR_V_UP_reg[51]_0 ;
  input \genblk2[52].NEUR_V_UP_reg[52]_0 ;
  input \genblk2[53].NEUR_V_UP_reg[53]_0 ;
  input \genblk2[54].NEUR_V_UP_reg[54]_0 ;
  input \genblk2[55].NEUR_V_UP_reg[55]_0 ;
  input \genblk2[56].NEUR_V_UP_reg[56]_0 ;
  input \genblk2[57].NEUR_V_UP_reg[57]_0 ;
  input \genblk2[58].NEUR_V_UP_reg[58]_0 ;
  input \genblk2[59].NEUR_V_UP_reg[59]_0 ;
  input \genblk2[60].NEUR_V_UP_reg[60]_0 ;
  input \genblk2[61].NEUR_V_UP_reg[61]_0 ;
  input \genblk2[62].NEUR_V_UP_reg[62]_0 ;
  input \genblk2[63].NEUR_V_UP_reg[63]_0 ;
  input \genblk2[64].NEUR_V_UP_reg[64]_0 ;
  input \genblk2[65].NEUR_V_UP_reg[65]_0 ;
  input \genblk2[66].NEUR_V_UP_reg[66]_0 ;
  input \genblk2[67].NEUR_V_UP_reg[67]_0 ;
  input \genblk2[68].NEUR_V_UP_reg[68]_0 ;
  input \genblk2[69].NEUR_V_UP_reg[69]_0 ;
  input \genblk2[70].NEUR_V_UP_reg[70]_0 ;
  input \genblk2[71].NEUR_V_UP_reg[71]_0 ;
  input \genblk2[72].NEUR_V_UP_reg[72]_0 ;
  input \genblk2[73].NEUR_V_UP_reg[73]_0 ;
  input \genblk2[74].NEUR_V_UP_reg[74]_0 ;
  input \genblk2[75].NEUR_V_UP_reg[75]_0 ;
  input \genblk2[76].NEUR_V_UP_reg[76]_0 ;
  input \genblk2[77].NEUR_V_UP_reg[77]_0 ;
  input \genblk2[78].NEUR_V_UP_reg[78]_0 ;
  input \genblk2[79].NEUR_V_UP_reg[79]_0 ;
  input \genblk2[80].NEUR_V_UP_reg[80]_0 ;
  input \genblk2[81].NEUR_V_UP_reg[81]_0 ;
  input \genblk2[82].NEUR_V_UP_reg[82]_0 ;
  input \genblk2[83].NEUR_V_UP_reg[83]_0 ;
  input \genblk2[84].NEUR_V_UP_reg[84]_0 ;
  input \genblk2[85].NEUR_V_UP_reg[85]_0 ;
  input \genblk2[86].NEUR_V_UP_reg[86]_0 ;
  input \genblk2[87].NEUR_V_UP_reg[87]_0 ;
  input \genblk2[88].NEUR_V_UP_reg[88]_0 ;
  input \genblk2[89].NEUR_V_UP_reg[89]_0 ;
  input \genblk2[90].NEUR_V_UP_reg[90]_0 ;
  input \genblk2[91].NEUR_V_UP_reg[91]_0 ;
  input \genblk2[92].NEUR_V_UP_reg[92]_0 ;
  input \genblk2[93].NEUR_V_UP_reg[93]_0 ;
  input \genblk2[94].NEUR_V_UP_reg[94]_0 ;
  input \genblk2[95].NEUR_V_UP_reg[95]_0 ;
  input \genblk2[96].NEUR_V_UP_reg[96]_0 ;
  input \genblk2[97].NEUR_V_UP_reg[97]_0 ;
  input \genblk2[98].NEUR_V_UP_reg[98]_0 ;
  input \genblk2[99].NEUR_V_UP_reg[99]_0 ;
  input \genblk2[100].NEUR_V_UP_reg[100]_0 ;
  input \genblk2[101].NEUR_V_UP_reg[101]_0 ;
  input \genblk2[102].NEUR_V_UP_reg[102]_0 ;
  input \genblk2[103].NEUR_V_UP_reg[103]_0 ;
  input \genblk2[104].NEUR_V_UP_reg[104]_0 ;
  input \genblk2[105].NEUR_V_UP_reg[105]_0 ;
  input \genblk2[106].NEUR_V_UP_reg[106]_0 ;
  input \genblk2[107].NEUR_V_UP_reg[107]_0 ;
  input \genblk2[108].NEUR_V_UP_reg[108]_0 ;
  input \genblk2[109].NEUR_V_UP_reg[109]_0 ;
  input \genblk2[110].NEUR_V_UP_reg[110]_0 ;
  input \genblk2[111].NEUR_V_UP_reg[111]_0 ;
  input \genblk2[112].NEUR_V_UP_reg[112]_0 ;
  input \genblk2[113].NEUR_V_UP_reg[113]_0 ;
  input \genblk2[114].NEUR_V_UP_reg[114]_0 ;
  input \genblk2[115].NEUR_V_UP_reg[115]_0 ;
  input \genblk2[116].NEUR_V_UP_reg[116]_0 ;
  input \genblk2[117].NEUR_V_UP_reg[117]_0 ;
  input \genblk2[118].NEUR_V_UP_reg[118]_0 ;
  input \genblk2[119].NEUR_V_UP_reg[119]_0 ;
  input \genblk2[120].NEUR_V_UP_reg[120]_0 ;
  input \genblk2[121].NEUR_V_UP_reg[121]_0 ;
  input \genblk2[122].NEUR_V_UP_reg[122]_0 ;
  input \genblk2[123].NEUR_V_UP_reg[123]_0 ;
  input \genblk2[124].NEUR_V_UP_reg[124]_0 ;
  input \genblk2[125].NEUR_V_UP_reg[125]_0 ;
  input \genblk2[126].NEUR_V_UP_reg[126]_0 ;
  input \genblk2[127].NEUR_V_UP_reg[127]_0 ;
  input \genblk2[128].NEUR_V_UP_reg[128]_0 ;
  input \genblk2[129].NEUR_V_UP_reg[129]_0 ;
  input \genblk2[130].NEUR_V_UP_reg[130]_0 ;
  input \genblk2[131].NEUR_V_UP_reg[131]_0 ;
  input \genblk2[132].NEUR_V_UP_reg[132]_0 ;
  input \genblk2[133].NEUR_V_UP_reg[133]_0 ;
  input \genblk2[134].NEUR_V_UP_reg[134]_0 ;
  input \genblk2[135].NEUR_V_UP_reg[135]_0 ;
  input \genblk2[136].NEUR_V_UP_reg[136]_0 ;
  input \genblk2[137].NEUR_V_UP_reg[137]_0 ;
  input \genblk2[138].NEUR_V_UP_reg[138]_0 ;
  input \genblk2[139].NEUR_V_UP_reg[139]_0 ;
  input \genblk2[140].NEUR_V_UP_reg[140]_0 ;
  input \genblk2[141].NEUR_V_UP_reg[141]_0 ;
  input \genblk2[142].NEUR_V_UP_reg[142]_0 ;
  input \genblk2[143].NEUR_V_UP_reg[143]_0 ;
  input \genblk2[144].NEUR_V_UP_reg[144]_0 ;
  input \genblk2[145].NEUR_V_UP_reg[145]_0 ;
  input \genblk2[146].NEUR_V_UP_reg[146]_0 ;
  input \genblk2[147].NEUR_V_UP_reg[147]_0 ;
  input \genblk2[148].NEUR_V_UP_reg[148]_0 ;
  input \genblk2[149].NEUR_V_UP_reg[149]_0 ;
  input \genblk2[150].NEUR_V_UP_reg[150]_0 ;
  input \genblk2[151].NEUR_V_UP_reg[151]_0 ;
  input \genblk2[152].NEUR_V_UP_reg[152]_0 ;
  input \genblk2[153].NEUR_V_UP_reg[153]_0 ;
  input \genblk2[154].NEUR_V_UP_reg[154]_0 ;
  input \genblk2[155].NEUR_V_UP_reg[155]_0 ;
  input \genblk2[156].NEUR_V_UP_reg[156]_0 ;
  input \genblk2[157].NEUR_V_UP_reg[157]_0 ;
  input \genblk2[158].NEUR_V_UP_reg[158]_0 ;
  input \genblk2[159].NEUR_V_UP_reg[159]_0 ;
  input \genblk2[160].NEUR_V_UP_reg[160]_0 ;
  input \genblk2[161].NEUR_V_UP_reg[161]_0 ;
  input \genblk2[162].NEUR_V_UP_reg[162]_0 ;
  input \genblk2[163].NEUR_V_UP_reg[163]_0 ;
  input \genblk2[164].NEUR_V_UP_reg[164]_0 ;
  input \genblk2[165].NEUR_V_UP_reg[165]_0 ;
  input \genblk2[166].NEUR_V_UP_reg[166]_0 ;
  input \genblk2[167].NEUR_V_UP_reg[167]_0 ;
  input \genblk2[168].NEUR_V_UP_reg[168]_0 ;
  input \genblk2[169].NEUR_V_UP_reg[169]_0 ;
  input \genblk2[170].NEUR_V_UP_reg[170]_0 ;
  input \genblk2[171].NEUR_V_UP_reg[171]_0 ;
  input \genblk2[172].NEUR_V_UP_reg[172]_0 ;
  input \genblk2[173].NEUR_V_UP_reg[173]_0 ;
  input \genblk2[174].NEUR_V_UP_reg[174]_0 ;
  input \genblk2[175].NEUR_V_UP_reg[175]_0 ;
  input \genblk2[176].NEUR_V_UP_reg[176]_0 ;
  input \genblk2[177].NEUR_V_UP_reg[177]_0 ;
  input \genblk2[178].NEUR_V_UP_reg[178]_0 ;
  input \genblk2[179].NEUR_V_UP_reg[179]_0 ;
  input \genblk2[180].NEUR_V_UP_reg[180]_0 ;
  input \genblk2[181].NEUR_V_UP_reg[181]_0 ;
  input \genblk2[182].NEUR_V_UP_reg[182]_0 ;
  input \genblk2[183].NEUR_V_UP_reg[183]_0 ;
  input \genblk2[184].NEUR_V_UP_reg[184]_0 ;
  input \genblk2[185].NEUR_V_UP_reg[185]_0 ;
  input \genblk2[186].NEUR_V_UP_reg[186]_0 ;
  input \genblk2[187].NEUR_V_UP_reg[187]_0 ;
  input \genblk2[188].NEUR_V_UP_reg[188]_0 ;
  input \genblk2[189].NEUR_V_UP_reg[189]_0 ;
  input \genblk2[190].NEUR_V_UP_reg[190]_0 ;
  input \genblk2[191].NEUR_V_UP_reg[191]_0 ;
  input \genblk2[192].NEUR_V_UP_reg[192]_0 ;
  input \genblk2[193].NEUR_V_UP_reg[193]_0 ;
  input \genblk2[194].NEUR_V_UP_reg[194]_0 ;
  input \genblk2[195].NEUR_V_UP_reg[195]_0 ;
  input \genblk2[196].NEUR_V_UP_reg[196]_0 ;
  input \genblk2[197].NEUR_V_UP_reg[197]_0 ;
  input \genblk2[198].NEUR_V_UP_reg[198]_0 ;
  input \genblk2[199].NEUR_V_UP_reg[199]_0 ;
  input \genblk2[200].NEUR_V_UP_reg[200]_0 ;
  input \genblk2[201].NEUR_V_UP_reg[201]_0 ;
  input \genblk2[202].NEUR_V_UP_reg[202]_0 ;
  input \genblk2[203].NEUR_V_UP_reg[203]_0 ;
  input \genblk2[204].NEUR_V_UP_reg[204]_0 ;
  input \genblk2[205].NEUR_V_UP_reg[205]_0 ;
  input \genblk2[206].NEUR_V_UP_reg[206]_0 ;
  input \genblk2[207].NEUR_V_UP_reg[207]_0 ;
  input \genblk2[208].NEUR_V_UP_reg[208]_0 ;
  input \genblk2[209].NEUR_V_UP_reg[209]_0 ;
  input \genblk2[210].NEUR_V_UP_reg[210]_0 ;
  input \genblk2[211].NEUR_V_UP_reg[211]_0 ;
  input \genblk2[212].NEUR_V_UP_reg[212]_0 ;
  input \genblk2[213].NEUR_V_UP_reg[213]_0 ;
  input \genblk2[214].NEUR_V_UP_reg[214]_0 ;
  input \genblk2[215].NEUR_V_UP_reg[215]_0 ;
  input \genblk2[216].NEUR_V_UP_reg[216]_0 ;
  input \genblk2[217].NEUR_V_UP_reg[217]_0 ;
  input \genblk2[218].NEUR_V_UP_reg[218]_0 ;
  input \genblk2[219].NEUR_V_UP_reg[219]_0 ;
  input \genblk2[220].NEUR_V_UP_reg[220]_0 ;
  input \genblk2[221].NEUR_V_UP_reg[221]_0 ;
  input \genblk2[222].NEUR_V_UP_reg[222]_0 ;
  input \genblk2[223].NEUR_V_UP_reg[223]_0 ;
  input \genblk2[224].NEUR_V_UP_reg[224]_0 ;
  input \genblk2[225].NEUR_V_UP_reg[225]_0 ;
  input \genblk2[226].NEUR_V_UP_reg[226]_0 ;
  input \genblk2[227].NEUR_V_UP_reg[227]_0 ;
  input \genblk2[228].NEUR_V_UP_reg[228]_0 ;
  input \genblk2[229].NEUR_V_UP_reg[229]_0 ;
  input \genblk2[230].NEUR_V_UP_reg[230]_0 ;
  input \genblk2[231].NEUR_V_UP_reg[231]_0 ;
  input \genblk2[232].NEUR_V_UP_reg[232]_0 ;
  input \genblk2[233].NEUR_V_UP_reg[233]_0 ;
  input \genblk2[234].NEUR_V_UP_reg[234]_0 ;
  input \genblk2[235].NEUR_V_UP_reg[235]_0 ;
  input \genblk2[236].NEUR_V_UP_reg[236]_0 ;
  input \genblk2[237].NEUR_V_UP_reg[237]_0 ;
  input \genblk2[238].NEUR_V_UP_reg[238]_0 ;
  input \genblk2[239].NEUR_V_UP_reg[239]_0 ;
  input \genblk2[240].NEUR_V_UP_reg[240]_0 ;
  input \genblk2[241].NEUR_V_UP_reg[241]_0 ;
  input \genblk2[242].NEUR_V_UP_reg[242]_0 ;
  input \genblk2[243].NEUR_V_UP_reg[243]_0 ;
  input \genblk2[244].NEUR_V_UP_reg[244]_0 ;
  input \genblk2[245].NEUR_V_UP_reg[245]_0 ;
  input \genblk2[246].NEUR_V_UP_reg[246]_0 ;
  input \genblk2[247].NEUR_V_UP_reg[247]_0 ;
  input \genblk2[248].NEUR_V_UP_reg[248]_0 ;
  input \genblk2[249].NEUR_V_UP_reg[249]_0 ;
  input \genblk2[250].NEUR_V_UP_reg[250]_0 ;
  input \genblk2[251].NEUR_V_UP_reg[251]_0 ;
  input \genblk2[252].NEUR_V_UP_reg[252]_0 ;
  input \genblk2[253].NEUR_V_UP_reg[253]_0 ;
  input \genblk2[254].NEUR_V_UP_reg[254]_0 ;
  input \genblk2[255].NEUR_V_UP_reg[255]_0 ;
  input \genblk2[0].NEUR_V_DOWN_reg[0]_0 ;
  input \genblk2[1].NEUR_V_DOWN_reg[1]_0 ;
  input \genblk2[2].NEUR_V_DOWN_reg[2]_0 ;
  input \genblk2[3].NEUR_V_DOWN_reg[3]_0 ;
  input \genblk2[4].NEUR_V_DOWN_reg[4]_0 ;
  input \genblk2[5].NEUR_V_DOWN_reg[5]_0 ;
  input \genblk2[6].NEUR_V_DOWN_reg[6]_0 ;
  input \genblk2[7].NEUR_V_DOWN_reg[7]_0 ;
  input \genblk2[8].NEUR_V_DOWN_reg[8]_0 ;
  input \genblk2[9].NEUR_V_DOWN_reg[9]_0 ;
  input \genblk2[10].NEUR_V_DOWN_reg[10]_0 ;
  input \genblk2[11].NEUR_V_DOWN_reg[11]_0 ;
  input \genblk2[12].NEUR_V_DOWN_reg[12]_0 ;
  input \genblk2[13].NEUR_V_DOWN_reg[13]_0 ;
  input \genblk2[14].NEUR_V_DOWN_reg[14]_0 ;
  input \genblk2[15].NEUR_V_DOWN_reg[15]_0 ;
  input \genblk2[16].NEUR_V_DOWN_reg[16]_0 ;
  input \genblk2[17].NEUR_V_DOWN_reg[17]_0 ;
  input \genblk2[18].NEUR_V_DOWN_reg[18]_0 ;
  input \genblk2[19].NEUR_V_DOWN_reg[19]_0 ;
  input \genblk2[20].NEUR_V_DOWN_reg[20]_0 ;
  input \genblk2[21].NEUR_V_DOWN_reg[21]_0 ;
  input \genblk2[22].NEUR_V_DOWN_reg[22]_0 ;
  input \genblk2[23].NEUR_V_DOWN_reg[23]_0 ;
  input \genblk2[24].NEUR_V_DOWN_reg[24]_0 ;
  input \genblk2[25].NEUR_V_DOWN_reg[25]_0 ;
  input \genblk2[26].NEUR_V_DOWN_reg[26]_0 ;
  input \genblk2[27].NEUR_V_DOWN_reg[27]_0 ;
  input \genblk2[28].NEUR_V_DOWN_reg[28]_0 ;
  input \genblk2[29].NEUR_V_DOWN_reg[29]_0 ;
  input \genblk2[30].NEUR_V_DOWN_reg[30]_0 ;
  input \genblk2[31].NEUR_V_DOWN_reg[31]_0 ;
  input \genblk2[32].NEUR_V_DOWN_reg[32]_0 ;
  input \genblk2[33].NEUR_V_DOWN_reg[33]_0 ;
  input \genblk2[34].NEUR_V_DOWN_reg[34]_0 ;
  input \genblk2[35].NEUR_V_DOWN_reg[35]_0 ;
  input \genblk2[36].NEUR_V_DOWN_reg[36]_0 ;
  input \genblk2[37].NEUR_V_DOWN_reg[37]_0 ;
  input \genblk2[38].NEUR_V_DOWN_reg[38]_0 ;
  input \genblk2[39].NEUR_V_DOWN_reg[39]_0 ;
  input \genblk2[40].NEUR_V_DOWN_reg[40]_0 ;
  input \genblk2[41].NEUR_V_DOWN_reg[41]_0 ;
  input \genblk2[42].NEUR_V_DOWN_reg[42]_0 ;
  input \genblk2[43].NEUR_V_DOWN_reg[43]_0 ;
  input \genblk2[44].NEUR_V_DOWN_reg[44]_0 ;
  input \genblk2[45].NEUR_V_DOWN_reg[45]_0 ;
  input \genblk2[46].NEUR_V_DOWN_reg[46]_0 ;
  input \genblk2[47].NEUR_V_DOWN_reg[47]_0 ;
  input \genblk2[48].NEUR_V_DOWN_reg[48]_0 ;
  input \genblk2[49].NEUR_V_DOWN_reg[49]_0 ;
  input \genblk2[50].NEUR_V_DOWN_reg[50]_0 ;
  input \genblk2[51].NEUR_V_DOWN_reg[51]_0 ;
  input \genblk2[52].NEUR_V_DOWN_reg[52]_0 ;
  input \genblk2[53].NEUR_V_DOWN_reg[53]_0 ;
  input \genblk2[54].NEUR_V_DOWN_reg[54]_0 ;
  input \genblk2[55].NEUR_V_DOWN_reg[55]_0 ;
  input \genblk2[56].NEUR_V_DOWN_reg[56]_0 ;
  input \genblk2[57].NEUR_V_DOWN_reg[57]_0 ;
  input \genblk2[58].NEUR_V_DOWN_reg[58]_0 ;
  input \genblk2[59].NEUR_V_DOWN_reg[59]_0 ;
  input \genblk2[60].NEUR_V_DOWN_reg[60]_0 ;
  input \genblk2[61].NEUR_V_DOWN_reg[61]_0 ;
  input \genblk2[62].NEUR_V_DOWN_reg[62]_0 ;
  input \genblk2[63].NEUR_V_DOWN_reg[63]_0 ;
  input \genblk2[64].NEUR_V_DOWN_reg[64]_0 ;
  input \genblk2[65].NEUR_V_DOWN_reg[65]_0 ;
  input \genblk2[66].NEUR_V_DOWN_reg[66]_0 ;
  input \genblk2[67].NEUR_V_DOWN_reg[67]_0 ;
  input \genblk2[68].NEUR_V_DOWN_reg[68]_0 ;
  input \genblk2[69].NEUR_V_DOWN_reg[69]_0 ;
  input \genblk2[70].NEUR_V_DOWN_reg[70]_0 ;
  input \genblk2[71].NEUR_V_DOWN_reg[71]_0 ;
  input \genblk2[72].NEUR_V_DOWN_reg[72]_0 ;
  input \genblk2[73].NEUR_V_DOWN_reg[73]_0 ;
  input \genblk2[74].NEUR_V_DOWN_reg[74]_0 ;
  input \genblk2[75].NEUR_V_DOWN_reg[75]_0 ;
  input \genblk2[76].NEUR_V_DOWN_reg[76]_0 ;
  input \genblk2[77].NEUR_V_DOWN_reg[77]_0 ;
  input \genblk2[78].NEUR_V_DOWN_reg[78]_0 ;
  input \genblk2[79].NEUR_V_DOWN_reg[79]_0 ;
  input \genblk2[80].NEUR_V_DOWN_reg[80]_0 ;
  input \genblk2[81].NEUR_V_DOWN_reg[81]_0 ;
  input \genblk2[82].NEUR_V_DOWN_reg[82]_0 ;
  input \genblk2[83].NEUR_V_DOWN_reg[83]_0 ;
  input \genblk2[84].NEUR_V_DOWN_reg[84]_0 ;
  input \genblk2[85].NEUR_V_DOWN_reg[85]_0 ;
  input \genblk2[86].NEUR_V_DOWN_reg[86]_0 ;
  input \genblk2[87].NEUR_V_DOWN_reg[87]_0 ;
  input \genblk2[88].NEUR_V_DOWN_reg[88]_0 ;
  input \genblk2[89].NEUR_V_DOWN_reg[89]_0 ;
  input \genblk2[90].NEUR_V_DOWN_reg[90]_0 ;
  input \genblk2[91].NEUR_V_DOWN_reg[91]_0 ;
  input \genblk2[92].NEUR_V_DOWN_reg[92]_0 ;
  input \genblk2[93].NEUR_V_DOWN_reg[93]_0 ;
  input \genblk2[94].NEUR_V_DOWN_reg[94]_0 ;
  input \genblk2[95].NEUR_V_DOWN_reg[95]_0 ;
  input \genblk2[96].NEUR_V_DOWN_reg[96]_0 ;
  input \genblk2[97].NEUR_V_DOWN_reg[97]_0 ;
  input \genblk2[98].NEUR_V_DOWN_reg[98]_0 ;
  input \genblk2[99].NEUR_V_DOWN_reg[99]_0 ;
  input \genblk2[100].NEUR_V_DOWN_reg[100]_0 ;
  input \genblk2[101].NEUR_V_DOWN_reg[101]_0 ;
  input \genblk2[102].NEUR_V_DOWN_reg[102]_0 ;
  input \genblk2[103].NEUR_V_DOWN_reg[103]_0 ;
  input \genblk2[104].NEUR_V_DOWN_reg[104]_0 ;
  input \genblk2[105].NEUR_V_DOWN_reg[105]_0 ;
  input \genblk2[106].NEUR_V_DOWN_reg[106]_0 ;
  input \genblk2[107].NEUR_V_DOWN_reg[107]_0 ;
  input \genblk2[108].NEUR_V_DOWN_reg[108]_0 ;
  input \genblk2[109].NEUR_V_DOWN_reg[109]_0 ;
  input \genblk2[110].NEUR_V_DOWN_reg[110]_0 ;
  input \genblk2[111].NEUR_V_DOWN_reg[111]_0 ;
  input \genblk2[112].NEUR_V_DOWN_reg[112]_0 ;
  input \genblk2[113].NEUR_V_DOWN_reg[113]_0 ;
  input \genblk2[114].NEUR_V_DOWN_reg[114]_0 ;
  input \genblk2[115].NEUR_V_DOWN_reg[115]_0 ;
  input \genblk2[116].NEUR_V_DOWN_reg[116]_0 ;
  input \genblk2[117].NEUR_V_DOWN_reg[117]_0 ;
  input \genblk2[118].NEUR_V_DOWN_reg[118]_0 ;
  input \genblk2[119].NEUR_V_DOWN_reg[119]_0 ;
  input \genblk2[120].NEUR_V_DOWN_reg[120]_0 ;
  input \genblk2[121].NEUR_V_DOWN_reg[121]_0 ;
  input \genblk2[122].NEUR_V_DOWN_reg[122]_0 ;
  input \genblk2[123].NEUR_V_DOWN_reg[123]_0 ;
  input \genblk2[124].NEUR_V_DOWN_reg[124]_0 ;
  input \genblk2[125].NEUR_V_DOWN_reg[125]_0 ;
  input \genblk2[126].NEUR_V_DOWN_reg[126]_0 ;
  input \genblk2[127].NEUR_V_DOWN_reg[127]_0 ;
  input \genblk2[128].NEUR_V_DOWN_reg[128]_0 ;
  input \genblk2[129].NEUR_V_DOWN_reg[129]_0 ;
  input \genblk2[130].NEUR_V_DOWN_reg[130]_0 ;
  input \genblk2[131].NEUR_V_DOWN_reg[131]_0 ;
  input \genblk2[132].NEUR_V_DOWN_reg[132]_0 ;
  input \genblk2[133].NEUR_V_DOWN_reg[133]_0 ;
  input \genblk2[134].NEUR_V_DOWN_reg[134]_0 ;
  input \genblk2[135].NEUR_V_DOWN_reg[135]_0 ;
  input \genblk2[136].NEUR_V_DOWN_reg[136]_0 ;
  input \genblk2[137].NEUR_V_DOWN_reg[137]_0 ;
  input \genblk2[138].NEUR_V_DOWN_reg[138]_0 ;
  input \genblk2[139].NEUR_V_DOWN_reg[139]_0 ;
  input \genblk2[140].NEUR_V_DOWN_reg[140]_0 ;
  input \genblk2[141].NEUR_V_DOWN_reg[141]_0 ;
  input \genblk2[142].NEUR_V_DOWN_reg[142]_0 ;
  input \genblk2[143].NEUR_V_DOWN_reg[143]_0 ;
  input \genblk2[144].NEUR_V_DOWN_reg[144]_0 ;
  input \genblk2[145].NEUR_V_DOWN_reg[145]_0 ;
  input \genblk2[146].NEUR_V_DOWN_reg[146]_0 ;
  input \genblk2[147].NEUR_V_DOWN_reg[147]_0 ;
  input \genblk2[148].NEUR_V_DOWN_reg[148]_0 ;
  input \genblk2[149].NEUR_V_DOWN_reg[149]_0 ;
  input \genblk2[150].NEUR_V_DOWN_reg[150]_0 ;
  input \genblk2[151].NEUR_V_DOWN_reg[151]_0 ;
  input \genblk2[152].NEUR_V_DOWN_reg[152]_0 ;
  input \genblk2[153].NEUR_V_DOWN_reg[153]_0 ;
  input \genblk2[154].NEUR_V_DOWN_reg[154]_0 ;
  input \genblk2[155].NEUR_V_DOWN_reg[155]_0 ;
  input \genblk2[156].NEUR_V_DOWN_reg[156]_0 ;
  input \genblk2[157].NEUR_V_DOWN_reg[157]_0 ;
  input \genblk2[158].NEUR_V_DOWN_reg[158]_0 ;
  input \genblk2[159].NEUR_V_DOWN_reg[159]_0 ;
  input \genblk2[160].NEUR_V_DOWN_reg[160]_0 ;
  input \genblk2[161].NEUR_V_DOWN_reg[161]_0 ;
  input \genblk2[162].NEUR_V_DOWN_reg[162]_0 ;
  input \genblk2[163].NEUR_V_DOWN_reg[163]_0 ;
  input \genblk2[164].NEUR_V_DOWN_reg[164]_0 ;
  input \genblk2[165].NEUR_V_DOWN_reg[165]_0 ;
  input \genblk2[166].NEUR_V_DOWN_reg[166]_0 ;
  input \genblk2[167].NEUR_V_DOWN_reg[167]_0 ;
  input \genblk2[168].NEUR_V_DOWN_reg[168]_0 ;
  input \genblk2[169].NEUR_V_DOWN_reg[169]_0 ;
  input \genblk2[170].NEUR_V_DOWN_reg[170]_0 ;
  input \genblk2[171].NEUR_V_DOWN_reg[171]_0 ;
  input \genblk2[172].NEUR_V_DOWN_reg[172]_0 ;
  input \genblk2[173].NEUR_V_DOWN_reg[173]_0 ;
  input \genblk2[174].NEUR_V_DOWN_reg[174]_0 ;
  input \genblk2[175].NEUR_V_DOWN_reg[175]_0 ;
  input \genblk2[176].NEUR_V_DOWN_reg[176]_0 ;
  input \genblk2[177].NEUR_V_DOWN_reg[177]_0 ;
  input \genblk2[178].NEUR_V_DOWN_reg[178]_0 ;
  input \genblk2[179].NEUR_V_DOWN_reg[179]_0 ;
  input \genblk2[180].NEUR_V_DOWN_reg[180]_0 ;
  input \genblk2[181].NEUR_V_DOWN_reg[181]_0 ;
  input \genblk2[182].NEUR_V_DOWN_reg[182]_0 ;
  input \genblk2[183].NEUR_V_DOWN_reg[183]_0 ;
  input \genblk2[184].NEUR_V_DOWN_reg[184]_0 ;
  input \genblk2[185].NEUR_V_DOWN_reg[185]_0 ;
  input \genblk2[186].NEUR_V_DOWN_reg[186]_0 ;
  input \genblk2[187].NEUR_V_DOWN_reg[187]_0 ;
  input \genblk2[188].NEUR_V_DOWN_reg[188]_0 ;
  input \genblk2[189].NEUR_V_DOWN_reg[189]_0 ;
  input \genblk2[190].NEUR_V_DOWN_reg[190]_0 ;
  input \genblk2[191].NEUR_V_DOWN_reg[191]_0 ;
  input \genblk2[192].NEUR_V_DOWN_reg[192]_0 ;
  input \genblk2[193].NEUR_V_DOWN_reg[193]_0 ;
  input \genblk2[194].NEUR_V_DOWN_reg[194]_0 ;
  input \genblk2[195].NEUR_V_DOWN_reg[195]_0 ;
  input \genblk2[196].NEUR_V_DOWN_reg[196]_0 ;
  input \genblk2[197].NEUR_V_DOWN_reg[197]_0 ;
  input \genblk2[198].NEUR_V_DOWN_reg[198]_0 ;
  input \genblk2[199].NEUR_V_DOWN_reg[199]_0 ;
  input \genblk2[200].NEUR_V_DOWN_reg[200]_0 ;
  input \genblk2[201].NEUR_V_DOWN_reg[201]_0 ;
  input \genblk2[202].NEUR_V_DOWN_reg[202]_0 ;
  input \genblk2[203].NEUR_V_DOWN_reg[203]_0 ;
  input \genblk2[204].NEUR_V_DOWN_reg[204]_0 ;
  input \genblk2[205].NEUR_V_DOWN_reg[205]_0 ;
  input \genblk2[206].NEUR_V_DOWN_reg[206]_0 ;
  input \genblk2[207].NEUR_V_DOWN_reg[207]_0 ;
  input \genblk2[208].NEUR_V_DOWN_reg[208]_0 ;
  input \genblk2[209].NEUR_V_DOWN_reg[209]_0 ;
  input \genblk2[210].NEUR_V_DOWN_reg[210]_0 ;
  input \genblk2[211].NEUR_V_DOWN_reg[211]_0 ;
  input \genblk2[212].NEUR_V_DOWN_reg[212]_0 ;
  input \genblk2[213].NEUR_V_DOWN_reg[213]_0 ;
  input \genblk2[214].NEUR_V_DOWN_reg[214]_0 ;
  input \genblk2[215].NEUR_V_DOWN_reg[215]_0 ;
  input \genblk2[216].NEUR_V_DOWN_reg[216]_0 ;
  input \genblk2[217].NEUR_V_DOWN_reg[217]_0 ;
  input \genblk2[218].NEUR_V_DOWN_reg[218]_0 ;
  input \genblk2[219].NEUR_V_DOWN_reg[219]_0 ;
  input \genblk2[220].NEUR_V_DOWN_reg[220]_0 ;
  input \genblk2[221].NEUR_V_DOWN_reg[221]_0 ;
  input \genblk2[222].NEUR_V_DOWN_reg[222]_0 ;
  input \genblk2[223].NEUR_V_DOWN_reg[223]_0 ;
  input \genblk2[224].NEUR_V_DOWN_reg[224]_0 ;
  input \genblk2[225].NEUR_V_DOWN_reg[225]_0 ;
  input \genblk2[226].NEUR_V_DOWN_reg[226]_0 ;
  input \genblk2[227].NEUR_V_DOWN_reg[227]_0 ;
  input \genblk2[228].NEUR_V_DOWN_reg[228]_0 ;
  input \genblk2[229].NEUR_V_DOWN_reg[229]_0 ;
  input \genblk2[230].NEUR_V_DOWN_reg[230]_0 ;
  input \genblk2[231].NEUR_V_DOWN_reg[231]_0 ;
  input \genblk2[232].NEUR_V_DOWN_reg[232]_0 ;
  input \genblk2[233].NEUR_V_DOWN_reg[233]_0 ;
  input \genblk2[234].NEUR_V_DOWN_reg[234]_0 ;
  input \genblk2[235].NEUR_V_DOWN_reg[235]_0 ;
  input \genblk2[236].NEUR_V_DOWN_reg[236]_0 ;
  input \genblk2[237].NEUR_V_DOWN_reg[237]_0 ;
  input \genblk2[238].NEUR_V_DOWN_reg[238]_0 ;
  input \genblk2[239].NEUR_V_DOWN_reg[239]_0 ;
  input \genblk2[240].NEUR_V_DOWN_reg[240]_0 ;
  input \genblk2[241].NEUR_V_DOWN_reg[241]_0 ;
  input \genblk2[242].NEUR_V_DOWN_reg[242]_0 ;
  input \genblk2[243].NEUR_V_DOWN_reg[243]_0 ;
  input \genblk2[244].NEUR_V_DOWN_reg[244]_0 ;
  input \genblk2[245].NEUR_V_DOWN_reg[245]_0 ;
  input \genblk2[246].NEUR_V_DOWN_reg[246]_0 ;
  input \genblk2[247].NEUR_V_DOWN_reg[247]_0 ;
  input \genblk2[248].NEUR_V_DOWN_reg[248]_0 ;
  input \genblk2[249].NEUR_V_DOWN_reg[249]_0 ;
  input \genblk2[250].NEUR_V_DOWN_reg[250]_0 ;
  input \genblk2[251].NEUR_V_DOWN_reg[251]_0 ;
  input \genblk2[252].NEUR_V_DOWN_reg[252]_0 ;
  input \genblk2[253].NEUR_V_DOWN_reg[253]_0 ;
  input \genblk2[254].NEUR_V_DOWN_reg[254]_0 ;
  input \genblk2[255].NEUR_V_DOWN_reg[255]_0 ;
  input [5:0]Q;
  input empty_i_10__4;
  input empty_i_7__17;
  input \genblk1[3].mem[3][8]_i_5__6 ;
  input \genblk1[3].mem[3][8]_i_5__6_0 ;
  input empty_i_10__19;
  input empty_i_5__7;
  input empty_i_17__1;
  input \genblk1[3].mem[3][8]_i_25 ;
  input \genblk1[3].mem[3][8]_i_10__0 ;
  input empty_i_6__36;
  input empty_i_9__24;
  input empty_i_11__11;
  input empty_i_7__36;
  input empty_i_7__36_0;
  input empty_i_5__7_0;
  input [0:0]CTRL_SCHED_EVENT_IN;
  input \AEROUT_ADDR_reg[0] ;
  input \fill_cnt[4]_i_3__41 ;
  input SPI_OPEN_LOOP_sync;
  input SRAM_reg_1_13;
  input SPI_GATE_ACTIVITY_sync;
  input state_inacc_next0_carry;
  input state_inacc_next0_carry_0;
  input state_inacc_next0_carry_1;
  input [85:0]D;
  input SRAM_reg_1_14;
  input [7:0]SRAM_reg_1_15;
  input SRAM_reg_1_16;
  input SRAM_reg_1_17;
  input SRAM_reg_1_18;
  input SRAM_reg_1_19;
  input SRAM_reg_1_20;
  input SRAM_reg_1_21;
  input SRAM_reg_0_53;
  input SRAM_reg_0_54;
  input CTRL_AEROUT_POP_NEUR;
  input SPI_AER_SRC_CTRL_nNEUR;
  input p_26_in;
  input [3:0]\spi_shift_reg_out[12]_i_3 ;
  input \genblk1[0].mem_reg[0][8] ;
  input empty_i_5__15;
  input \fill_cnt[4]_i_3__21 ;
  input \fill_cnt[4]_i_3__41_0 ;
  input empty_i_7__5;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input \fill_cnt[4]_i_3__25 ;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input \genblk1[3].mem[3][8]_i_36 ;
  input \genblk1[3].mem[3][8]_i_4__18 ;
  input empty_i_5__14;
  input empty_i_9__23;
  input empty_i_6__29;
  input empty_i_6__13;
  input empty_i_6__15;
  input empty_i_9__23_0;
  input empty_i_6__24;
  input empty_i_3__30;
  input \fill_cnt[4]_i_8__0 ;
  input \fill_cnt[4]_i_4__24 ;
  input empty_i_14__1;
  input \genblk1[3].mem[3][8]_i_8__28 ;
  input \genblk1[3].mem[3][8]_i_5__33 ;
  input empty_i_5__48;
  input empty_i_7__37;
  input \genblk1[3].mem[3][8]_i_4__38 ;
  input rst_priority;
  input [3:0]CTRL_SYNARRAY_ADDR;
  input SRAM_reg_1_22;
  input SRAM_reg_1_23;
  input SRAM_reg_1_24;
  input SRAM_reg_1_25;
  input SRAM_reg_1_26;
  input SRAM_reg_1_27;
  input SRAM_reg_1_28;
  input SRAM_reg_1_29;
  input SRAM_reg_1_30;
  input SRAM_reg_1_31;
  input SRAM_reg_1_32;
  input SRAM_reg_1_33;
  input SRAM_reg_1_34;
  input SRAM_reg_1_35;
  input SRAM_reg_1_36;
  input SRAM_reg_1_37;
  input SRAM_reg_1_38;
  input SRAM_reg_1_39;
  input SRAM_reg_1_40;
  input SRAM_reg_1_41;
  input SRAM_reg_1_42;
  input \neuron_state_monitor_samp[0]_i_2 ;
  input \neuron_state_monitor_samp[0]_i_2_0 ;
  input SRAM_reg_1_43;
  input SRAM_reg_1_i_249;
  input SRAM_reg_1_i_249_0;
  input SRAM_reg_1_44;
  input SRAM_reg_1_45;
  input SRAM_reg_1_i_249_1;
  input SRAM_reg_1_i_249_2;
  input SRAM_reg_1_46;
  input SRAM_reg_1_i_250;
  input SRAM_reg_1_i_250_0;
  input SRAM_reg_1_i_250_1;
  input SRAM_reg_1_i_250_2;
  input SRAM_reg_1_47;
  input SRAM_reg_1_48;
  input SRAM_reg_1_49;
  input SRAM_reg_1_50;
  input SRAM_reg_1_51;
  input SRAM_reg_1_52;
  input SRAM_reg_1_53;
  input SRAM_reg_1_54;
  input SRAM_reg_1_55;
  input SRAM_reg_1_56;
  input SRAM_reg_1_57;
  input SRAM_reg_1_58;
  input SRAM_reg_1_59;
  input SRAM_reg_1_i_130;
  input SRAM_reg_1_i_130_0;
  input SRAM_reg_1_i_130_1;
  input SRAM_reg_1_i_130_2;
  input [0:0]SRAM_reg_0_i_94__0_0;
  input CTRL_NEURMEM_CS;
  input [7:0]ADDRARDADDR;
  input CTRL_NEURMEM_WE;

  wire [7:0]ADDRARDADDR;
  wire \AERIN_ADDR[6] ;
  wire \AERIN_ADDR[6]_0 ;
  wire \AERIN_ADDR[6]_1 ;
  wire \AERIN_ADDR[6]_10 ;
  wire \AERIN_ADDR[6]_11 ;
  wire \AERIN_ADDR[6]_12 ;
  wire \AERIN_ADDR[6]_13 ;
  wire \AERIN_ADDR[6]_14 ;
  wire \AERIN_ADDR[6]_15 ;
  wire \AERIN_ADDR[6]_16 ;
  wire \AERIN_ADDR[6]_17 ;
  wire \AERIN_ADDR[6]_18 ;
  wire \AERIN_ADDR[6]_19 ;
  wire \AERIN_ADDR[6]_2 ;
  wire \AERIN_ADDR[6]_20 ;
  wire \AERIN_ADDR[6]_21 ;
  wire \AERIN_ADDR[6]_22 ;
  wire \AERIN_ADDR[6]_23 ;
  wire \AERIN_ADDR[6]_24 ;
  wire \AERIN_ADDR[6]_25 ;
  wire \AERIN_ADDR[6]_26 ;
  wire \AERIN_ADDR[6]_27 ;
  wire \AERIN_ADDR[6]_28 ;
  wire \AERIN_ADDR[6]_29 ;
  wire \AERIN_ADDR[6]_3 ;
  wire \AERIN_ADDR[6]_30 ;
  wire \AERIN_ADDR[6]_4 ;
  wire \AERIN_ADDR[6]_5 ;
  wire \AERIN_ADDR[6]_6 ;
  wire \AERIN_ADDR[6]_7 ;
  wire \AERIN_ADDR[6]_8 ;
  wire \AERIN_ADDR[6]_9 ;
  wire AEROUT_ADDR119_in;
  wire \AEROUT_ADDR_reg[0] ;
  wire CLK;
  wire CTRL_AEROUT_POP_NEUR;
  wire CTRL_NEURMEM_CS;
  wire CTRL_NEURMEM_WE;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire \CTRL_SPI_ADDR_reg[9] ;
  wire \CTRL_SPI_ADDR_reg[9]_0 ;
  wire \CTRL_SPI_ADDR_reg[9]_1 ;
  wire \CTRL_SPI_ADDR_reg[9]_2 ;
  wire \CTRL_SPI_ADDR_reg[9]_3 ;
  wire \CTRL_SPI_ADDR_reg[9]_4 ;
  wire \CTRL_SPI_ADDR_reg[9]_5 ;
  wire \CTRL_SPI_ADDR_reg[9]_6 ;
  wire [3:0]CTRL_SYNARRAY_ADDR;
  wire [85:0]D;
  wire [0:0]DI;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[0]_7 ;
  wire \FSM_sequential_state_reg[0]_8 ;
  wire [6:6]LIF_neuron_event_out;
  wire [7:0]NEUR_STATE_MONITOR;
  wire [255:0]NEUR_V_DOWN;
  wire [255:0]NEUR_V_UP;
  wire [2:0]O;
  wire [5:0]Q;
  wire [111:0]Qr;
  wire RST_sync_reg;
  wire [0:0]S;
  wire SPI_AER_SRC_CTRL_nNEUR;
  wire SPI_AER_SRC_CTRL_nNEUR_reg;
  wire SPI_GATE_ACTIVITY_sync;
  wire SPI_GATE_ACTIVITY_sync_reg;
  wire SPI_OPEN_LOOP_sync;
  wire SPI_OPEN_LOOP_sync_reg;
  wire SPI_OPEN_LOOP_sync_reg_0;
  wire SPI_OPEN_LOOP_sync_reg_1;
  wire SPI_OPEN_LOOP_sync_reg_10;
  wire SPI_OPEN_LOOP_sync_reg_11;
  wire SPI_OPEN_LOOP_sync_reg_12;
  wire SPI_OPEN_LOOP_sync_reg_13;
  wire SPI_OPEN_LOOP_sync_reg_14;
  wire SPI_OPEN_LOOP_sync_reg_15;
  wire SPI_OPEN_LOOP_sync_reg_16;
  wire SPI_OPEN_LOOP_sync_reg_17;
  wire SPI_OPEN_LOOP_sync_reg_18;
  wire SPI_OPEN_LOOP_sync_reg_19;
  wire SPI_OPEN_LOOP_sync_reg_2;
  wire SPI_OPEN_LOOP_sync_reg_20;
  wire SPI_OPEN_LOOP_sync_reg_21;
  wire SPI_OPEN_LOOP_sync_reg_22;
  wire SPI_OPEN_LOOP_sync_reg_23;
  wire SPI_OPEN_LOOP_sync_reg_24;
  wire SPI_OPEN_LOOP_sync_reg_25;
  wire SPI_OPEN_LOOP_sync_reg_26;
  wire SPI_OPEN_LOOP_sync_reg_27;
  wire SPI_OPEN_LOOP_sync_reg_28;
  wire SPI_OPEN_LOOP_sync_reg_29;
  wire SPI_OPEN_LOOP_sync_reg_3;
  wire SPI_OPEN_LOOP_sync_reg_30;
  wire SPI_OPEN_LOOP_sync_reg_4;
  wire SPI_OPEN_LOOP_sync_reg_5;
  wire SPI_OPEN_LOOP_sync_reg_6;
  wire SPI_OPEN_LOOP_sync_reg_7;
  wire SPI_OPEN_LOOP_sync_reg_8;
  wire SPI_OPEN_LOOP_sync_reg_9;
  wire SRAM_reg_0;
  wire SRAM_reg_0_0;
  wire SRAM_reg_0_1;
  wire SRAM_reg_0_10;
  wire SRAM_reg_0_11;
  wire SRAM_reg_0_12;
  wire SRAM_reg_0_13;
  wire SRAM_reg_0_14;
  wire SRAM_reg_0_15;
  wire SRAM_reg_0_16;
  wire SRAM_reg_0_17;
  wire SRAM_reg_0_18;
  wire SRAM_reg_0_19;
  wire [3:0]SRAM_reg_0_2;
  wire SRAM_reg_0_20;
  wire SRAM_reg_0_21;
  wire SRAM_reg_0_22;
  wire SRAM_reg_0_23;
  wire SRAM_reg_0_24;
  wire SRAM_reg_0_25;
  wire SRAM_reg_0_26;
  wire SRAM_reg_0_27;
  wire SRAM_reg_0_28;
  wire SRAM_reg_0_29;
  wire SRAM_reg_0_3;
  wire SRAM_reg_0_30;
  wire SRAM_reg_0_31;
  wire SRAM_reg_0_32;
  wire SRAM_reg_0_33;
  wire SRAM_reg_0_34;
  wire SRAM_reg_0_35;
  wire SRAM_reg_0_36;
  wire SRAM_reg_0_37;
  wire SRAM_reg_0_38;
  wire SRAM_reg_0_39;
  wire SRAM_reg_0_4;
  wire SRAM_reg_0_40;
  wire SRAM_reg_0_41;
  wire SRAM_reg_0_42;
  wire SRAM_reg_0_43;
  wire SRAM_reg_0_44;
  wire SRAM_reg_0_45;
  wire SRAM_reg_0_46;
  wire SRAM_reg_0_47;
  wire SRAM_reg_0_48;
  wire SRAM_reg_0_49;
  wire SRAM_reg_0_5;
  wire SRAM_reg_0_50;
  wire SRAM_reg_0_51;
  wire SRAM_reg_0_52;
  wire SRAM_reg_0_53;
  wire SRAM_reg_0_54;
  wire SRAM_reg_0_6;
  wire SRAM_reg_0_7;
  wire SRAM_reg_0_8;
  wire SRAM_reg_0_9;
  wire SRAM_reg_0_i_112_n_0;
  wire SRAM_reg_0_i_113_n_0;
  wire SRAM_reg_0_i_114_n_0;
  wire SRAM_reg_0_i_115_n_0;
  wire SRAM_reg_0_i_116_n_0;
  wire SRAM_reg_0_i_117_n_0;
  wire SRAM_reg_0_i_118_n_0;
  wire SRAM_reg_0_i_119_n_0;
  wire SRAM_reg_0_i_137_n_0;
  wire SRAM_reg_0_i_138_n_0;
  wire SRAM_reg_0_i_139_n_0;
  wire SRAM_reg_0_i_140_n_0;
  wire SRAM_reg_0_i_141_n_0;
  wire SRAM_reg_0_i_142_n_0;
  wire SRAM_reg_0_i_143_n_0;
  wire SRAM_reg_0_i_144_n_0;
  wire SRAM_reg_0_i_145_n_0;
  wire SRAM_reg_0_i_146_n_0;
  wire SRAM_reg_0_i_147_n_0;
  wire SRAM_reg_0_i_148_n_0;
  wire SRAM_reg_0_i_149_n_0;
  wire SRAM_reg_0_i_150_n_0;
  wire SRAM_reg_0_i_151_n_0;
  wire SRAM_reg_0_i_152_n_0;
  wire [0:0]SRAM_reg_0_i_94__0;
  wire [0:0]SRAM_reg_0_i_94__0_0;
  wire [0:0]SRAM_reg_1;
  wire [3:0]SRAM_reg_1_0;
  wire SRAM_reg_1_1;
  wire SRAM_reg_1_10;
  wire SRAM_reg_1_11;
  wire SRAM_reg_1_12;
  wire SRAM_reg_1_13;
  wire SRAM_reg_1_14;
  wire [7:0]SRAM_reg_1_15;
  wire SRAM_reg_1_16;
  wire SRAM_reg_1_17;
  wire SRAM_reg_1_18;
  wire SRAM_reg_1_19;
  wire SRAM_reg_1_2;
  wire SRAM_reg_1_20;
  wire SRAM_reg_1_21;
  wire SRAM_reg_1_22;
  wire SRAM_reg_1_23;
  wire SRAM_reg_1_24;
  wire SRAM_reg_1_25;
  wire SRAM_reg_1_26;
  wire SRAM_reg_1_27;
  wire SRAM_reg_1_28;
  wire SRAM_reg_1_29;
  wire SRAM_reg_1_3;
  wire SRAM_reg_1_30;
  wire SRAM_reg_1_31;
  wire SRAM_reg_1_32;
  wire SRAM_reg_1_33;
  wire SRAM_reg_1_34;
  wire SRAM_reg_1_35;
  wire SRAM_reg_1_36;
  wire SRAM_reg_1_37;
  wire SRAM_reg_1_38;
  wire SRAM_reg_1_39;
  wire SRAM_reg_1_4;
  wire SRAM_reg_1_40;
  wire SRAM_reg_1_41;
  wire SRAM_reg_1_42;
  wire SRAM_reg_1_43;
  wire SRAM_reg_1_44;
  wire SRAM_reg_1_45;
  wire SRAM_reg_1_46;
  wire SRAM_reg_1_47;
  wire SRAM_reg_1_48;
  wire SRAM_reg_1_49;
  wire SRAM_reg_1_5;
  wire SRAM_reg_1_50;
  wire SRAM_reg_1_51;
  wire SRAM_reg_1_52;
  wire SRAM_reg_1_53;
  wire SRAM_reg_1_54;
  wire SRAM_reg_1_55;
  wire SRAM_reg_1_56;
  wire SRAM_reg_1_57;
  wire SRAM_reg_1_58;
  wire SRAM_reg_1_59;
  wire SRAM_reg_1_6;
  wire SRAM_reg_1_7;
  wire SRAM_reg_1_8;
  wire [7:0]SRAM_reg_1_9;
  wire SRAM_reg_1_i_130;
  wire SRAM_reg_1_i_130_0;
  wire SRAM_reg_1_i_130_1;
  wire SRAM_reg_1_i_130_2;
  wire SRAM_reg_1_i_20_n_0;
  wire SRAM_reg_1_i_21_n_0;
  wire SRAM_reg_1_i_22_n_0;
  wire SRAM_reg_1_i_23_n_0;
  wire SRAM_reg_1_i_249;
  wire SRAM_reg_1_i_249_0;
  wire SRAM_reg_1_i_249_1;
  wire SRAM_reg_1_i_249_2;
  wire SRAM_reg_1_i_24_n_0;
  wire SRAM_reg_1_i_250;
  wire SRAM_reg_1_i_250_0;
  wire SRAM_reg_1_i_250_1;
  wire SRAM_reg_1_i_250_2;
  wire SRAM_reg_1_i_25_n_0;
  wire SRAM_reg_1_i_26_n_0;
  wire SRAM_reg_1_i_27_n_0;
  wire SRAM_reg_1_i_28_n_0;
  wire SRAM_reg_1_i_29_n_0;
  wire SRAM_reg_1_i_30_n_0;
  wire SRAM_reg_1_i_31_n_0;
  wire SRAM_reg_1_i_32_n_0;
  wire SRAM_reg_1_i_33_n_0;
  wire SRAM_reg_1_i_34_n_0;
  wire SRAM_reg_1_i_35_n_0;
  wire SRAM_reg_1_i_36_n_0;
  wire SRAM_reg_1_i_37_n_0;
  wire SRAM_reg_1_i_38_n_0;
  wire SRAM_reg_1_i_39_n_0;
  wire SRAM_reg_1_i_40_n_0;
  wire SRAM_reg_1_i_41_n_0;
  wire SRAM_reg_1_i_42_n_0;
  wire SRAM_reg_1_i_43_n_0;
  wire SRAM_reg_2_i_21_n_0;
  wire SRAM_reg_2_i_22_n_0;
  wire SRAM_reg_2_i_23_n_0;
  wire SRAM_reg_2_i_24_n_0;
  wire SRAM_reg_2_i_25_n_0;
  wire SRAM_reg_2_i_26_n_0;
  wire SRAM_reg_2_i_27_n_0;
  wire SRAM_reg_2_i_28_n_0;
  wire SRAM_reg_2_i_29_n_0;
  wire SRAM_reg_2_i_30_n_0;
  wire SRAM_reg_2_i_31_n_0;
  wire SRAM_reg_2_i_32_n_0;
  wire SRAM_reg_2_i_33_n_0;
  wire SRAM_reg_2_i_34_n_0;
  wire SRAM_reg_2_i_35_n_0;
  wire SRAM_reg_2_i_36_n_0;
  wire SRAM_reg_2_i_37_n_0;
  wire SRAM_reg_2_i_38_n_0;
  wire SRAM_reg_2_i_39_n_0;
  wire SRAM_reg_2_i_40_n_0;
  wire SRAM_reg_2_i_41_n_0;
  wire SRAM_reg_2_i_42_n_0;
  wire SRAM_reg_2_i_43_n_0;
  wire SRAM_reg_2_i_44_n_0;
  wire SRAM_reg_3_i_20_n_0;
  wire SRAM_reg_3_i_21_n_0;
  wire SRAM_reg_3_i_22_n_0;
  wire SRAM_reg_3_i_23_n_0;
  wire SRAM_reg_3_i_24_n_0;
  wire SRAM_reg_3_i_25_n_0;
  wire SRAM_reg_3_i_26_n_0;
  wire SRAM_reg_3_i_27_n_0;
  wire SRAM_reg_3_i_28_n_0;
  wire SRAM_reg_3_i_29_n_0;
  wire SRAM_reg_3_i_30_n_0;
  wire SRAM_reg_3_i_31_n_0;
  wire SRAM_reg_3_i_32_n_0;
  wire SRAM_reg_3_i_33_n_0;
  wire SRAM_reg_3_i_34_n_0;
  wire SRAM_reg_3_i_35_n_0;
  wire SRAM_reg_3_i_36_n_0;
  wire SRAM_reg_3_i_37_n_0;
  wire SRAM_reg_3_i_38_n_0;
  wire SRAM_reg_3_i_39_n_0;
  wire SRAM_reg_3_i_40_n_0;
  wire SRAM_reg_3_i_41_n_0;
  wire SRAM_reg_3_i_42_n_0;
  wire SRAM_reg_3_i_43_n_0;
  wire SRAM_reg_4_i_21_n_0;
  wire SRAM_reg_4_i_22_n_0;
  wire SRAM_reg_4_i_23_n_0;
  wire SRAM_reg_4_i_24_n_0;
  wire SRAM_reg_4_i_25_n_0;
  wire SRAM_reg_4_i_26_n_0;
  wire SRAM_reg_4_i_27_n_0;
  wire SRAM_reg_4_i_28_n_0;
  wire SRAM_reg_4_i_29_n_0;
  wire SRAM_reg_4_i_30_n_0;
  wire SRAM_reg_4_i_31_n_0;
  wire SRAM_reg_4_i_32_n_0;
  wire SRAM_reg_4_i_33_n_0;
  wire SRAM_reg_4_i_34_n_0;
  wire SRAM_reg_4_i_35_n_0;
  wire SRAM_reg_4_i_36_n_0;
  wire SRAM_reg_4_i_37_n_0;
  wire SRAM_reg_4_i_38_n_0;
  wire SRAM_reg_4_i_39_n_0;
  wire SRAM_reg_4_i_40_n_0;
  wire SRAM_reg_4_i_41_n_0;
  wire SRAM_reg_4_i_42_n_0;
  wire SRAM_reg_4_i_43_n_0;
  wire SRAM_reg_4_i_44_n_0;
  wire SRAM_reg_5_i_20_n_0;
  wire SRAM_reg_5_i_21_n_0;
  wire SRAM_reg_5_i_22_n_0;
  wire SRAM_reg_5_i_23_n_0;
  wire SRAM_reg_5_i_24_n_0;
  wire SRAM_reg_5_i_25_n_0;
  wire SRAM_reg_5_i_26_n_0;
  wire SRAM_reg_5_i_27_n_0;
  wire SRAM_reg_5_i_28_n_0;
  wire SRAM_reg_5_i_29_n_0;
  wire SRAM_reg_5_i_30_n_0;
  wire SRAM_reg_5_i_31_n_0;
  wire SRAM_reg_5_i_32_n_0;
  wire SRAM_reg_5_i_33_n_0;
  wire SRAM_reg_5_i_34_n_0;
  wire SRAM_reg_5_i_35_n_0;
  wire SRAM_reg_5_i_36_n_0;
  wire SRAM_reg_5_i_37_n_0;
  wire SRAM_reg_5_i_38_n_0;
  wire SRAM_reg_5_i_39_n_0;
  wire SRAM_reg_5_i_40_n_0;
  wire SRAM_reg_5_i_41_n_0;
  wire SRAM_reg_5_i_42_n_0;
  wire SRAM_reg_5_i_43_n_0;
  wire SRAM_reg_6_i_20_n_0;
  wire SRAM_reg_6_i_21_n_0;
  wire SRAM_reg_6_i_22_n_0;
  wire SRAM_reg_6_i_23_n_0;
  wire SRAM_reg_6_i_24_n_0;
  wire SRAM_reg_6_i_25_n_0;
  wire SRAM_reg_6_i_26_n_0;
  wire SRAM_reg_6_i_27_n_0;
  wire SRAM_reg_6_i_28_n_0;
  wire SRAM_reg_6_i_29_n_0;
  wire SRAM_reg_6_i_30_n_0;
  wire SRAM_reg_6_i_31_n_0;
  wire SRAM_reg_6_i_32_n_0;
  wire SRAM_reg_6_i_33_n_0;
  wire SRAM_reg_6_i_34_n_0;
  wire SRAM_reg_6_i_35_n_0;
  wire SRAM_reg_6_i_36_n_0;
  wire SRAM_reg_6_i_37_n_0;
  wire SRAM_reg_6_i_38_n_0;
  wire SRAM_reg_6_i_39_n_0;
  wire SRAM_reg_6_i_40_n_0;
  wire SRAM_reg_6_i_41_n_0;
  wire SRAM_reg_6_i_42_n_0;
  wire SRAM_reg_6_i_43_n_0;
  wire SRAM_reg_7_i_19_n_0;
  wire SRAM_reg_7_i_20_n_0;
  wire SRAM_reg_7_i_21_n_0;
  wire SRAM_reg_7_i_22_n_0;
  wire SRAM_reg_7_i_23_n_0;
  wire SRAM_reg_7_i_24_n_0;
  wire SRAM_reg_7_i_25_n_0;
  wire SRAM_reg_7_i_26_n_0;
  wire SRAM_reg_7_i_27_n_0;
  wire SRAM_reg_7_i_28_n_0;
  wire SRAM_reg_7_i_29_n_0;
  wire SRAM_reg_7_i_30_n_0;
  wire SRAM_reg_7_i_31_n_0;
  wire SRAM_reg_7_i_32_n_0;
  wire SRAM_reg_7_i_33_n_0;
  wire SRAM_reg_7_i_34_n_0;
  wire SRAM_reg_7_i_35_n_0;
  wire SRAM_reg_7_i_36_n_0;
  wire SRAM_reg_7_i_37_n_0;
  wire SRAM_reg_7_i_38_n_0;
  wire SRAM_reg_7_i_39_n_0;
  wire SRAM_reg_7_i_40_n_0;
  wire SRAM_reg_7_i_41_n_0;
  wire SRAM_reg_7_i_42_n_0;
  wire \calcium_0/v_down_next2 ;
  wire empty_i_10__19;
  wire empty_i_10__4;
  wire empty_i_11__11;
  wire empty_i_14__1;
  wire empty_i_17__1;
  wire empty_i_3__30;
  wire empty_i_5__14;
  wire empty_i_5__15;
  wire empty_i_5__48;
  wire empty_i_5__7;
  wire empty_i_5__7_0;
  wire empty_i_6__13;
  wire empty_i_6__15;
  wire empty_i_6__24;
  wire empty_i_6__29;
  wire empty_i_6__36;
  wire empty_i_7__17;
  wire empty_i_7__36;
  wire empty_i_7__36_0;
  wire empty_i_7__37;
  wire empty_i_7__5;
  wire empty_i_9__23;
  wire empty_i_9__23_0;
  wire empty_i_9__24;
  wire event_inh;
  wire \fill_cnt[4]_i_3__21 ;
  wire \fill_cnt[4]_i_3__25 ;
  wire \fill_cnt[4]_i_3__41 ;
  wire \fill_cnt[4]_i_3__41_0 ;
  wire \fill_cnt[4]_i_4__24 ;
  wire \fill_cnt[4]_i_8__0 ;
  wire \genblk1[0].mem_reg[0][8] ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[3].mem[3][8]_i_10__0 ;
  wire \genblk1[3].mem[3][8]_i_13__0 ;
  wire \genblk1[3].mem[3][8]_i_25 ;
  wire \genblk1[3].mem[3][8]_i_36 ;
  wire \genblk1[3].mem[3][8]_i_4__18 ;
  wire \genblk1[3].mem[3][8]_i_4__38 ;
  wire \genblk1[3].mem[3][8]_i_5__33 ;
  wire \genblk1[3].mem[3][8]_i_5__6 ;
  wire \genblk1[3].mem[3][8]_i_5__6_0 ;
  wire \genblk1[3].mem[3][8]_i_8__28 ;
  wire \genblk2[0].NEUR_V_DOWN_reg[0]_0 ;
  wire \genblk2[0].NEUR_V_UP_reg[0]_0 ;
  wire \genblk2[100].NEUR_V_DOWN_reg[100]_0 ;
  wire \genblk2[100].NEUR_V_UP_reg[100]_0 ;
  wire \genblk2[101].NEUR_V_DOWN_reg[101]_0 ;
  wire \genblk2[101].NEUR_V_UP_reg[101]_0 ;
  wire \genblk2[102].NEUR_V_DOWN_reg[102]_0 ;
  wire \genblk2[102].NEUR_V_UP_reg[102]_0 ;
  wire \genblk2[103].NEUR_V_DOWN_reg[103]_0 ;
  wire \genblk2[103].NEUR_V_UP_reg[103]_0 ;
  wire \genblk2[104].NEUR_V_DOWN_reg[104]_0 ;
  wire \genblk2[104].NEUR_V_UP_reg[104]_0 ;
  wire \genblk2[105].NEUR_V_DOWN_reg[105]_0 ;
  wire \genblk2[105].NEUR_V_UP_reg[105]_0 ;
  wire \genblk2[106].NEUR_V_DOWN_reg[106]_0 ;
  wire \genblk2[106].NEUR_V_UP_reg[106]_0 ;
  wire \genblk2[107].NEUR_V_DOWN_reg[107]_0 ;
  wire \genblk2[107].NEUR_V_UP_reg[107]_0 ;
  wire \genblk2[108].NEUR_V_DOWN_reg[108]_0 ;
  wire \genblk2[108].NEUR_V_UP_reg[108]_0 ;
  wire \genblk2[109].NEUR_V_DOWN_reg[109]_0 ;
  wire \genblk2[109].NEUR_V_UP_reg[109]_0 ;
  wire \genblk2[10].NEUR_V_DOWN_reg[10]_0 ;
  wire \genblk2[10].NEUR_V_UP_reg[10]_0 ;
  wire \genblk2[110].NEUR_V_DOWN_reg[110]_0 ;
  wire \genblk2[110].NEUR_V_UP_reg[110]_0 ;
  wire \genblk2[111].NEUR_V_DOWN_reg[111]_0 ;
  wire \genblk2[111].NEUR_V_UP_reg[111]_0 ;
  wire \genblk2[112].NEUR_V_DOWN_reg[112]_0 ;
  wire \genblk2[112].NEUR_V_UP_reg[112]_0 ;
  wire \genblk2[113].NEUR_V_DOWN_reg[113]_0 ;
  wire \genblk2[113].NEUR_V_UP_reg[113]_0 ;
  wire \genblk2[114].NEUR_V_DOWN_reg[114]_0 ;
  wire \genblk2[114].NEUR_V_UP_reg[114]_0 ;
  wire \genblk2[115].NEUR_V_DOWN_reg[115]_0 ;
  wire \genblk2[115].NEUR_V_UP_reg[115]_0 ;
  wire \genblk2[116].NEUR_V_DOWN_reg[116]_0 ;
  wire \genblk2[116].NEUR_V_UP_reg[116]_0 ;
  wire \genblk2[117].NEUR_V_DOWN_reg[117]_0 ;
  wire \genblk2[117].NEUR_V_UP_reg[117]_0 ;
  wire \genblk2[118].NEUR_V_DOWN_reg[118]_0 ;
  wire \genblk2[118].NEUR_V_UP_reg[118]_0 ;
  wire \genblk2[119].NEUR_V_DOWN_reg[119]_0 ;
  wire \genblk2[119].NEUR_V_UP_reg[119]_0 ;
  wire \genblk2[11].NEUR_V_DOWN_reg[11]_0 ;
  wire \genblk2[11].NEUR_V_UP_reg[11]_0 ;
  wire \genblk2[120].NEUR_V_DOWN_reg[120]_0 ;
  wire \genblk2[120].NEUR_V_UP_reg[120]_0 ;
  wire \genblk2[121].NEUR_V_DOWN_reg[121]_0 ;
  wire \genblk2[121].NEUR_V_UP_reg[121]_0 ;
  wire \genblk2[122].NEUR_V_DOWN_reg[122]_0 ;
  wire \genblk2[122].NEUR_V_UP_reg[122]_0 ;
  wire \genblk2[123].NEUR_V_DOWN_reg[123]_0 ;
  wire \genblk2[123].NEUR_V_UP_reg[123]_0 ;
  wire \genblk2[124].NEUR_V_DOWN_reg[124]_0 ;
  wire \genblk2[124].NEUR_V_UP_reg[124]_0 ;
  wire \genblk2[125].NEUR_V_DOWN_reg[125]_0 ;
  wire \genblk2[125].NEUR_V_UP_reg[125]_0 ;
  wire \genblk2[126].NEUR_V_DOWN_reg[126]_0 ;
  wire \genblk2[126].NEUR_V_UP_reg[126]_0 ;
  wire \genblk2[127].NEUR_V_DOWN_reg[127]_0 ;
  wire \genblk2[127].NEUR_V_UP_reg[127]_0 ;
  wire \genblk2[128].NEUR_V_DOWN_reg[128]_0 ;
  wire \genblk2[128].NEUR_V_UP_reg[128]_0 ;
  wire \genblk2[129].NEUR_V_DOWN_reg[129]_0 ;
  wire \genblk2[129].NEUR_V_UP_reg[129]_0 ;
  wire \genblk2[12].NEUR_V_DOWN_reg[12]_0 ;
  wire \genblk2[12].NEUR_V_UP_reg[12]_0 ;
  wire \genblk2[130].NEUR_V_DOWN_reg[130]_0 ;
  wire \genblk2[130].NEUR_V_UP_reg[130]_0 ;
  wire \genblk2[131].NEUR_V_DOWN_reg[131]_0 ;
  wire \genblk2[131].NEUR_V_UP_reg[131]_0 ;
  wire \genblk2[132].NEUR_V_DOWN_reg[132]_0 ;
  wire \genblk2[132].NEUR_V_UP_reg[132]_0 ;
  wire \genblk2[133].NEUR_V_DOWN_reg[133]_0 ;
  wire \genblk2[133].NEUR_V_UP_reg[133]_0 ;
  wire \genblk2[134].NEUR_V_DOWN_reg[134]_0 ;
  wire \genblk2[134].NEUR_V_UP_reg[134]_0 ;
  wire \genblk2[135].NEUR_V_DOWN_reg[135]_0 ;
  wire \genblk2[135].NEUR_V_UP_reg[135]_0 ;
  wire \genblk2[136].NEUR_V_DOWN_reg[136]_0 ;
  wire \genblk2[136].NEUR_V_UP_reg[136]_0 ;
  wire \genblk2[137].NEUR_V_DOWN_reg[137]_0 ;
  wire \genblk2[137].NEUR_V_UP_reg[137]_0 ;
  wire \genblk2[138].NEUR_V_DOWN_reg[138]_0 ;
  wire \genblk2[138].NEUR_V_UP_reg[138]_0 ;
  wire \genblk2[139].NEUR_V_DOWN_reg[139]_0 ;
  wire \genblk2[139].NEUR_V_UP_reg[139]_0 ;
  wire \genblk2[13].NEUR_V_DOWN_reg[13]_0 ;
  wire \genblk2[13].NEUR_V_UP_reg[13]_0 ;
  wire \genblk2[140].NEUR_V_DOWN_reg[140]_0 ;
  wire \genblk2[140].NEUR_V_UP_reg[140]_0 ;
  wire \genblk2[141].NEUR_V_DOWN_reg[141]_0 ;
  wire \genblk2[141].NEUR_V_UP_reg[141]_0 ;
  wire \genblk2[142].NEUR_V_DOWN_reg[142]_0 ;
  wire \genblk2[142].NEUR_V_UP_reg[142]_0 ;
  wire \genblk2[143].NEUR_V_DOWN_reg[143]_0 ;
  wire \genblk2[143].NEUR_V_UP_reg[143]_0 ;
  wire \genblk2[144].NEUR_V_DOWN_reg[144]_0 ;
  wire \genblk2[144].NEUR_V_UP_reg[144]_0 ;
  wire \genblk2[145].NEUR_V_DOWN_reg[145]_0 ;
  wire \genblk2[145].NEUR_V_UP_reg[145]_0 ;
  wire \genblk2[146].NEUR_V_DOWN_reg[146]_0 ;
  wire \genblk2[146].NEUR_V_UP_reg[146]_0 ;
  wire \genblk2[147].NEUR_V_DOWN_reg[147]_0 ;
  wire \genblk2[147].NEUR_V_UP_reg[147]_0 ;
  wire \genblk2[148].NEUR_V_DOWN_reg[148]_0 ;
  wire \genblk2[148].NEUR_V_UP_reg[148]_0 ;
  wire \genblk2[149].NEUR_V_DOWN_reg[149]_0 ;
  wire \genblk2[149].NEUR_V_UP_reg[149]_0 ;
  wire \genblk2[14].NEUR_V_DOWN_reg[14]_0 ;
  wire \genblk2[14].NEUR_V_UP_reg[14]_0 ;
  wire \genblk2[150].NEUR_V_DOWN_reg[150]_0 ;
  wire \genblk2[150].NEUR_V_UP_reg[150]_0 ;
  wire \genblk2[151].NEUR_V_DOWN_reg[151]_0 ;
  wire \genblk2[151].NEUR_V_UP_reg[151]_0 ;
  wire \genblk2[152].NEUR_V_DOWN_reg[152]_0 ;
  wire \genblk2[152].NEUR_V_UP_reg[152]_0 ;
  wire \genblk2[153].NEUR_V_DOWN_reg[153]_0 ;
  wire \genblk2[153].NEUR_V_UP_reg[153]_0 ;
  wire \genblk2[154].NEUR_V_DOWN_reg[154]_0 ;
  wire \genblk2[154].NEUR_V_UP_reg[154]_0 ;
  wire \genblk2[155].NEUR_V_DOWN_reg[155]_0 ;
  wire \genblk2[155].NEUR_V_UP_reg[155]_0 ;
  wire \genblk2[156].NEUR_V_DOWN_reg[156]_0 ;
  wire \genblk2[156].NEUR_V_UP_reg[156]_0 ;
  wire \genblk2[157].NEUR_V_DOWN_reg[157]_0 ;
  wire \genblk2[157].NEUR_V_UP_reg[157]_0 ;
  wire \genblk2[158].NEUR_V_DOWN_reg[158]_0 ;
  wire \genblk2[158].NEUR_V_UP_reg[158]_0 ;
  wire \genblk2[159].NEUR_V_DOWN_reg[159]_0 ;
  wire \genblk2[159].NEUR_V_UP_reg[159]_0 ;
  wire \genblk2[15].NEUR_V_DOWN_reg[15]_0 ;
  wire \genblk2[15].NEUR_V_UP_reg[15]_0 ;
  wire \genblk2[160].NEUR_V_DOWN_reg[160]_0 ;
  wire \genblk2[160].NEUR_V_UP_reg[160]_0 ;
  wire \genblk2[161].NEUR_V_DOWN_reg[161]_0 ;
  wire \genblk2[161].NEUR_V_UP_reg[161]_0 ;
  wire \genblk2[162].NEUR_V_DOWN_reg[162]_0 ;
  wire \genblk2[162].NEUR_V_UP_reg[162]_0 ;
  wire \genblk2[163].NEUR_V_DOWN_reg[163]_0 ;
  wire \genblk2[163].NEUR_V_UP_reg[163]_0 ;
  wire \genblk2[164].NEUR_V_DOWN_reg[164]_0 ;
  wire \genblk2[164].NEUR_V_UP_reg[164]_0 ;
  wire \genblk2[165].NEUR_V_DOWN_reg[165]_0 ;
  wire \genblk2[165].NEUR_V_UP_reg[165]_0 ;
  wire \genblk2[166].NEUR_V_DOWN_reg[166]_0 ;
  wire \genblk2[166].NEUR_V_UP_reg[166]_0 ;
  wire \genblk2[167].NEUR_V_DOWN_reg[167]_0 ;
  wire \genblk2[167].NEUR_V_UP_reg[167]_0 ;
  wire \genblk2[168].NEUR_V_DOWN_reg[168]_0 ;
  wire \genblk2[168].NEUR_V_UP_reg[168]_0 ;
  wire \genblk2[169].NEUR_V_DOWN_reg[169]_0 ;
  wire \genblk2[169].NEUR_V_UP_reg[169]_0 ;
  wire \genblk2[16].NEUR_V_DOWN_reg[16]_0 ;
  wire \genblk2[16].NEUR_V_UP_reg[16]_0 ;
  wire \genblk2[170].NEUR_V_DOWN_reg[170]_0 ;
  wire \genblk2[170].NEUR_V_UP_reg[170]_0 ;
  wire \genblk2[171].NEUR_V_DOWN_reg[171]_0 ;
  wire \genblk2[171].NEUR_V_UP_reg[171]_0 ;
  wire \genblk2[172].NEUR_V_DOWN_reg[172]_0 ;
  wire \genblk2[172].NEUR_V_UP_reg[172]_0 ;
  wire \genblk2[173].NEUR_V_DOWN_reg[173]_0 ;
  wire \genblk2[173].NEUR_V_UP_reg[173]_0 ;
  wire \genblk2[174].NEUR_V_DOWN_reg[174]_0 ;
  wire \genblk2[174].NEUR_V_UP_reg[174]_0 ;
  wire \genblk2[175].NEUR_V_DOWN_reg[175]_0 ;
  wire \genblk2[175].NEUR_V_UP_reg[175]_0 ;
  wire \genblk2[176].NEUR_V_DOWN_reg[176]_0 ;
  wire \genblk2[176].NEUR_V_UP_reg[176]_0 ;
  wire \genblk2[177].NEUR_V_DOWN_reg[177]_0 ;
  wire \genblk2[177].NEUR_V_UP_reg[177]_0 ;
  wire \genblk2[178].NEUR_V_DOWN_reg[178]_0 ;
  wire \genblk2[178].NEUR_V_UP_reg[178]_0 ;
  wire \genblk2[179].NEUR_V_DOWN_reg[179]_0 ;
  wire \genblk2[179].NEUR_V_UP_reg[179]_0 ;
  wire \genblk2[17].NEUR_V_DOWN_reg[17]_0 ;
  wire \genblk2[17].NEUR_V_UP_reg[17]_0 ;
  wire \genblk2[180].NEUR_V_DOWN_reg[180]_0 ;
  wire \genblk2[180].NEUR_V_UP_reg[180]_0 ;
  wire \genblk2[181].NEUR_V_DOWN_reg[181]_0 ;
  wire \genblk2[181].NEUR_V_UP_reg[181]_0 ;
  wire \genblk2[182].NEUR_V_DOWN_reg[182]_0 ;
  wire \genblk2[182].NEUR_V_UP_reg[182]_0 ;
  wire \genblk2[183].NEUR_V_DOWN_reg[183]_0 ;
  wire \genblk2[183].NEUR_V_UP_reg[183]_0 ;
  wire \genblk2[184].NEUR_V_DOWN_reg[184]_0 ;
  wire \genblk2[184].NEUR_V_UP_reg[184]_0 ;
  wire \genblk2[185].NEUR_V_DOWN_reg[185]_0 ;
  wire \genblk2[185].NEUR_V_UP_reg[185]_0 ;
  wire \genblk2[186].NEUR_V_DOWN_reg[186]_0 ;
  wire \genblk2[186].NEUR_V_UP_reg[186]_0 ;
  wire \genblk2[187].NEUR_V_DOWN_reg[187]_0 ;
  wire \genblk2[187].NEUR_V_UP_reg[187]_0 ;
  wire \genblk2[188].NEUR_V_DOWN_reg[188]_0 ;
  wire \genblk2[188].NEUR_V_UP_reg[188]_0 ;
  wire \genblk2[189].NEUR_V_DOWN_reg[189]_0 ;
  wire \genblk2[189].NEUR_V_UP_reg[189]_0 ;
  wire \genblk2[18].NEUR_V_DOWN_reg[18]_0 ;
  wire \genblk2[18].NEUR_V_UP_reg[18]_0 ;
  wire \genblk2[190].NEUR_V_DOWN_reg[190]_0 ;
  wire \genblk2[190].NEUR_V_UP_reg[190]_0 ;
  wire \genblk2[191].NEUR_V_DOWN_reg[191]_0 ;
  wire \genblk2[191].NEUR_V_UP_reg[191]_0 ;
  wire \genblk2[192].NEUR_V_DOWN_reg[192]_0 ;
  wire \genblk2[192].NEUR_V_UP_reg[192]_0 ;
  wire \genblk2[193].NEUR_V_DOWN_reg[193]_0 ;
  wire \genblk2[193].NEUR_V_UP_reg[193]_0 ;
  wire \genblk2[194].NEUR_V_DOWN_reg[194]_0 ;
  wire \genblk2[194].NEUR_V_UP_reg[194]_0 ;
  wire \genblk2[195].NEUR_V_DOWN_reg[195]_0 ;
  wire \genblk2[195].NEUR_V_UP_reg[195]_0 ;
  wire \genblk2[196].NEUR_V_DOWN_reg[196]_0 ;
  wire \genblk2[196].NEUR_V_UP_reg[196]_0 ;
  wire \genblk2[197].NEUR_V_DOWN_reg[197]_0 ;
  wire \genblk2[197].NEUR_V_UP_reg[197]_0 ;
  wire \genblk2[198].NEUR_V_DOWN_reg[198]_0 ;
  wire \genblk2[198].NEUR_V_UP_reg[198]_0 ;
  wire \genblk2[199].NEUR_V_DOWN_reg[199]_0 ;
  wire \genblk2[199].NEUR_V_UP_reg[199]_0 ;
  wire \genblk2[19].NEUR_V_DOWN_reg[19]_0 ;
  wire \genblk2[19].NEUR_V_UP_reg[19]_0 ;
  wire \genblk2[1].NEUR_V_DOWN_reg[1]_0 ;
  wire \genblk2[1].NEUR_V_UP_reg[1]_0 ;
  wire \genblk2[200].NEUR_V_DOWN_reg[200]_0 ;
  wire \genblk2[200].NEUR_V_UP_reg[200]_0 ;
  wire \genblk2[201].NEUR_V_DOWN_reg[201]_0 ;
  wire \genblk2[201].NEUR_V_UP_reg[201]_0 ;
  wire \genblk2[202].NEUR_V_DOWN_reg[202]_0 ;
  wire \genblk2[202].NEUR_V_UP_reg[202]_0 ;
  wire \genblk2[203].NEUR_V_DOWN_reg[203]_0 ;
  wire \genblk2[203].NEUR_V_UP_reg[203]_0 ;
  wire \genblk2[204].NEUR_V_DOWN_reg[204]_0 ;
  wire \genblk2[204].NEUR_V_UP_reg[204]_0 ;
  wire \genblk2[205].NEUR_V_DOWN_reg[205]_0 ;
  wire \genblk2[205].NEUR_V_UP_reg[205]_0 ;
  wire \genblk2[206].NEUR_V_DOWN_reg[206]_0 ;
  wire \genblk2[206].NEUR_V_UP_reg[206]_0 ;
  wire \genblk2[207].NEUR_V_DOWN_reg[207]_0 ;
  wire \genblk2[207].NEUR_V_UP_reg[207]_0 ;
  wire \genblk2[208].NEUR_V_DOWN_reg[208]_0 ;
  wire \genblk2[208].NEUR_V_UP_reg[208]_0 ;
  wire \genblk2[209].NEUR_V_DOWN_reg[209]_0 ;
  wire \genblk2[209].NEUR_V_UP_reg[209]_0 ;
  wire \genblk2[20].NEUR_V_DOWN_reg[20]_0 ;
  wire \genblk2[20].NEUR_V_UP_reg[20]_0 ;
  wire \genblk2[210].NEUR_V_DOWN_reg[210]_0 ;
  wire \genblk2[210].NEUR_V_UP_reg[210]_0 ;
  wire \genblk2[211].NEUR_V_DOWN_reg[211]_0 ;
  wire \genblk2[211].NEUR_V_UP_reg[211]_0 ;
  wire \genblk2[212].NEUR_V_DOWN_reg[212]_0 ;
  wire \genblk2[212].NEUR_V_UP_reg[212]_0 ;
  wire \genblk2[213].NEUR_V_DOWN_reg[213]_0 ;
  wire \genblk2[213].NEUR_V_UP_reg[213]_0 ;
  wire \genblk2[214].NEUR_V_DOWN_reg[214]_0 ;
  wire \genblk2[214].NEUR_V_UP_reg[214]_0 ;
  wire \genblk2[215].NEUR_V_DOWN_reg[215]_0 ;
  wire \genblk2[215].NEUR_V_UP_reg[215]_0 ;
  wire \genblk2[216].NEUR_V_DOWN_reg[216]_0 ;
  wire \genblk2[216].NEUR_V_UP_reg[216]_0 ;
  wire \genblk2[217].NEUR_V_DOWN_reg[217]_0 ;
  wire \genblk2[217].NEUR_V_UP_reg[217]_0 ;
  wire \genblk2[218].NEUR_V_DOWN_reg[218]_0 ;
  wire \genblk2[218].NEUR_V_UP_reg[218]_0 ;
  wire \genblk2[219].NEUR_V_DOWN_reg[219]_0 ;
  wire \genblk2[219].NEUR_V_UP_reg[219]_0 ;
  wire \genblk2[21].NEUR_V_DOWN_reg[21]_0 ;
  wire \genblk2[21].NEUR_V_UP_reg[21]_0 ;
  wire \genblk2[220].NEUR_V_DOWN_reg[220]_0 ;
  wire \genblk2[220].NEUR_V_UP_reg[220]_0 ;
  wire \genblk2[221].NEUR_V_DOWN_reg[221]_0 ;
  wire \genblk2[221].NEUR_V_UP_reg[221]_0 ;
  wire \genblk2[222].NEUR_V_DOWN_reg[222]_0 ;
  wire \genblk2[222].NEUR_V_UP_reg[222]_0 ;
  wire \genblk2[223].NEUR_V_DOWN_reg[223]_0 ;
  wire \genblk2[223].NEUR_V_UP_reg[223]_0 ;
  wire \genblk2[224].NEUR_V_DOWN_reg[224]_0 ;
  wire \genblk2[224].NEUR_V_UP_reg[224]_0 ;
  wire \genblk2[225].NEUR_V_DOWN_reg[225]_0 ;
  wire \genblk2[225].NEUR_V_UP_reg[225]_0 ;
  wire \genblk2[226].NEUR_V_DOWN_reg[226]_0 ;
  wire \genblk2[226].NEUR_V_UP_reg[226]_0 ;
  wire \genblk2[227].NEUR_V_DOWN_reg[227]_0 ;
  wire \genblk2[227].NEUR_V_UP_reg[227]_0 ;
  wire \genblk2[228].NEUR_V_DOWN_reg[228]_0 ;
  wire \genblk2[228].NEUR_V_UP_reg[228]_0 ;
  wire \genblk2[229].NEUR_V_DOWN_reg[229]_0 ;
  wire \genblk2[229].NEUR_V_UP_reg[229]_0 ;
  wire \genblk2[22].NEUR_V_DOWN_reg[22]_0 ;
  wire \genblk2[22].NEUR_V_UP_reg[22]_0 ;
  wire \genblk2[230].NEUR_V_DOWN_reg[230]_0 ;
  wire \genblk2[230].NEUR_V_UP_reg[230]_0 ;
  wire \genblk2[231].NEUR_V_DOWN_reg[231]_0 ;
  wire \genblk2[231].NEUR_V_UP_reg[231]_0 ;
  wire \genblk2[232].NEUR_V_DOWN_reg[232]_0 ;
  wire \genblk2[232].NEUR_V_UP_reg[232]_0 ;
  wire \genblk2[233].NEUR_V_DOWN_reg[233]_0 ;
  wire \genblk2[233].NEUR_V_UP_reg[233]_0 ;
  wire \genblk2[234].NEUR_V_DOWN_reg[234]_0 ;
  wire \genblk2[234].NEUR_V_UP_reg[234]_0 ;
  wire \genblk2[235].NEUR_V_DOWN_reg[235]_0 ;
  wire \genblk2[235].NEUR_V_UP_reg[235]_0 ;
  wire \genblk2[236].NEUR_V_DOWN_reg[236]_0 ;
  wire \genblk2[236].NEUR_V_UP_reg[236]_0 ;
  wire \genblk2[237].NEUR_V_DOWN_reg[237]_0 ;
  wire \genblk2[237].NEUR_V_UP_reg[237]_0 ;
  wire \genblk2[238].NEUR_V_DOWN_reg[238]_0 ;
  wire \genblk2[238].NEUR_V_UP_reg[238]_0 ;
  wire \genblk2[239].NEUR_V_DOWN_reg[239]_0 ;
  wire \genblk2[239].NEUR_V_UP_reg[239]_0 ;
  wire \genblk2[23].NEUR_V_DOWN_reg[23]_0 ;
  wire \genblk2[23].NEUR_V_UP_reg[23]_0 ;
  wire \genblk2[240].NEUR_V_DOWN_reg[240]_0 ;
  wire \genblk2[240].NEUR_V_UP_reg[240]_0 ;
  wire \genblk2[241].NEUR_V_DOWN_reg[241]_0 ;
  wire \genblk2[241].NEUR_V_UP_reg[241]_0 ;
  wire \genblk2[242].NEUR_V_DOWN_reg[242]_0 ;
  wire \genblk2[242].NEUR_V_UP_reg[242]_0 ;
  wire \genblk2[243].NEUR_V_DOWN_reg[243]_0 ;
  wire \genblk2[243].NEUR_V_UP_reg[243]_0 ;
  wire \genblk2[244].NEUR_V_DOWN_reg[244]_0 ;
  wire \genblk2[244].NEUR_V_UP_reg[244]_0 ;
  wire \genblk2[245].NEUR_V_DOWN_reg[245]_0 ;
  wire \genblk2[245].NEUR_V_UP_reg[245]_0 ;
  wire \genblk2[246].NEUR_V_DOWN_reg[246]_0 ;
  wire \genblk2[246].NEUR_V_UP_reg[246]_0 ;
  wire \genblk2[247].NEUR_V_DOWN_reg[247]_0 ;
  wire \genblk2[247].NEUR_V_UP_reg[247]_0 ;
  wire \genblk2[248].NEUR_V_DOWN_reg[248]_0 ;
  wire \genblk2[248].NEUR_V_UP_reg[248]_0 ;
  wire \genblk2[249].NEUR_V_DOWN_reg[249]_0 ;
  wire \genblk2[249].NEUR_V_UP_reg[249]_0 ;
  wire \genblk2[24].NEUR_V_DOWN_reg[24]_0 ;
  wire \genblk2[24].NEUR_V_UP_reg[24]_0 ;
  wire \genblk2[250].NEUR_V_DOWN_reg[250]_0 ;
  wire \genblk2[250].NEUR_V_UP_reg[250]_0 ;
  wire \genblk2[251].NEUR_V_DOWN_reg[251]_0 ;
  wire \genblk2[251].NEUR_V_UP_reg[251]_0 ;
  wire \genblk2[252].NEUR_V_DOWN_reg[252]_0 ;
  wire \genblk2[252].NEUR_V_UP_reg[252]_0 ;
  wire \genblk2[253].NEUR_V_DOWN_reg[253]_0 ;
  wire \genblk2[253].NEUR_V_UP_reg[253]_0 ;
  wire \genblk2[254].NEUR_V_DOWN_reg[254]_0 ;
  wire \genblk2[254].NEUR_V_UP_reg[254]_0 ;
  wire \genblk2[255].NEUR_V_DOWN_reg[255]_0 ;
  wire \genblk2[255].NEUR_V_UP_reg[255]_0 ;
  wire \genblk2[25].NEUR_V_DOWN_reg[25]_0 ;
  wire \genblk2[25].NEUR_V_UP_reg[25]_0 ;
  wire \genblk2[26].NEUR_V_DOWN_reg[26]_0 ;
  wire \genblk2[26].NEUR_V_UP_reg[26]_0 ;
  wire \genblk2[27].NEUR_V_DOWN_reg[27]_0 ;
  wire \genblk2[27].NEUR_V_UP_reg[27]_0 ;
  wire \genblk2[28].NEUR_V_DOWN_reg[28]_0 ;
  wire \genblk2[28].NEUR_V_UP_reg[28]_0 ;
  wire \genblk2[29].NEUR_V_DOWN_reg[29]_0 ;
  wire \genblk2[29].NEUR_V_UP_reg[29]_0 ;
  wire \genblk2[2].NEUR_V_DOWN_reg[2]_0 ;
  wire \genblk2[2].NEUR_V_UP_reg[2]_0 ;
  wire \genblk2[30].NEUR_V_DOWN_reg[30]_0 ;
  wire \genblk2[30].NEUR_V_UP_reg[30]_0 ;
  wire \genblk2[31].NEUR_V_DOWN_reg[31]_0 ;
  wire \genblk2[31].NEUR_V_UP_reg[31]_0 ;
  wire \genblk2[32].NEUR_V_DOWN_reg[32]_0 ;
  wire \genblk2[32].NEUR_V_UP_reg[32]_0 ;
  wire \genblk2[33].NEUR_V_DOWN_reg[33]_0 ;
  wire \genblk2[33].NEUR_V_UP_reg[33]_0 ;
  wire \genblk2[34].NEUR_V_DOWN_reg[34]_0 ;
  wire \genblk2[34].NEUR_V_UP_reg[34]_0 ;
  wire \genblk2[35].NEUR_V_DOWN_reg[35]_0 ;
  wire \genblk2[35].NEUR_V_UP_reg[35]_0 ;
  wire \genblk2[36].NEUR_V_DOWN_reg[36]_0 ;
  wire \genblk2[36].NEUR_V_UP_reg[36]_0 ;
  wire \genblk2[37].NEUR_V_DOWN_reg[37]_0 ;
  wire \genblk2[37].NEUR_V_UP_reg[37]_0 ;
  wire \genblk2[38].NEUR_V_DOWN_reg[38]_0 ;
  wire \genblk2[38].NEUR_V_UP_reg[38]_0 ;
  wire \genblk2[39].NEUR_V_DOWN_reg[39]_0 ;
  wire \genblk2[39].NEUR_V_UP_reg[39]_0 ;
  wire \genblk2[3].NEUR_V_DOWN_reg[3]_0 ;
  wire \genblk2[3].NEUR_V_UP_reg[3]_0 ;
  wire \genblk2[40].NEUR_V_DOWN_reg[40]_0 ;
  wire \genblk2[40].NEUR_V_UP_reg[40]_0 ;
  wire \genblk2[41].NEUR_V_DOWN_reg[41]_0 ;
  wire \genblk2[41].NEUR_V_UP_reg[41]_0 ;
  wire \genblk2[42].NEUR_V_DOWN_reg[42]_0 ;
  wire \genblk2[42].NEUR_V_UP_reg[42]_0 ;
  wire \genblk2[43].NEUR_V_DOWN_reg[43]_0 ;
  wire \genblk2[43].NEUR_V_UP_reg[43]_0 ;
  wire \genblk2[44].NEUR_V_DOWN_reg[44]_0 ;
  wire \genblk2[44].NEUR_V_UP_reg[44]_0 ;
  wire \genblk2[45].NEUR_V_DOWN_reg[45]_0 ;
  wire \genblk2[45].NEUR_V_UP_reg[45]_0 ;
  wire \genblk2[46].NEUR_V_DOWN_reg[46]_0 ;
  wire \genblk2[46].NEUR_V_UP_reg[46]_0 ;
  wire \genblk2[47].NEUR_V_DOWN_reg[47]_0 ;
  wire \genblk2[47].NEUR_V_UP_reg[47]_0 ;
  wire \genblk2[48].NEUR_V_DOWN_reg[48]_0 ;
  wire \genblk2[48].NEUR_V_UP_reg[48]_0 ;
  wire \genblk2[49].NEUR_V_DOWN_reg[49]_0 ;
  wire \genblk2[49].NEUR_V_UP_reg[49]_0 ;
  wire \genblk2[4].NEUR_V_DOWN_reg[4]_0 ;
  wire \genblk2[4].NEUR_V_UP_reg[4]_0 ;
  wire \genblk2[50].NEUR_V_DOWN_reg[50]_0 ;
  wire \genblk2[50].NEUR_V_UP_reg[50]_0 ;
  wire \genblk2[51].NEUR_V_DOWN_reg[51]_0 ;
  wire \genblk2[51].NEUR_V_UP_reg[51]_0 ;
  wire \genblk2[52].NEUR_V_DOWN_reg[52]_0 ;
  wire \genblk2[52].NEUR_V_UP_reg[52]_0 ;
  wire \genblk2[53].NEUR_V_DOWN_reg[53]_0 ;
  wire \genblk2[53].NEUR_V_UP_reg[53]_0 ;
  wire \genblk2[54].NEUR_V_DOWN_reg[54]_0 ;
  wire \genblk2[54].NEUR_V_UP_reg[54]_0 ;
  wire \genblk2[55].NEUR_V_DOWN_reg[55]_0 ;
  wire \genblk2[55].NEUR_V_UP_reg[55]_0 ;
  wire \genblk2[56].NEUR_V_DOWN_reg[56]_0 ;
  wire \genblk2[56].NEUR_V_UP_reg[56]_0 ;
  wire \genblk2[57].NEUR_V_DOWN_reg[57]_0 ;
  wire \genblk2[57].NEUR_V_UP_reg[57]_0 ;
  wire \genblk2[58].NEUR_V_DOWN_reg[58]_0 ;
  wire \genblk2[58].NEUR_V_UP_reg[58]_0 ;
  wire \genblk2[59].NEUR_V_DOWN_reg[59]_0 ;
  wire \genblk2[59].NEUR_V_UP_reg[59]_0 ;
  wire \genblk2[5].NEUR_V_DOWN_reg[5]_0 ;
  wire \genblk2[5].NEUR_V_UP_reg[5]_0 ;
  wire \genblk2[60].NEUR_V_DOWN_reg[60]_0 ;
  wire \genblk2[60].NEUR_V_UP_reg[60]_0 ;
  wire \genblk2[61].NEUR_V_DOWN_reg[61]_0 ;
  wire \genblk2[61].NEUR_V_UP_reg[61]_0 ;
  wire \genblk2[62].NEUR_V_DOWN_reg[62]_0 ;
  wire \genblk2[62].NEUR_V_UP_reg[62]_0 ;
  wire \genblk2[63].NEUR_V_DOWN_reg[63]_0 ;
  wire \genblk2[63].NEUR_V_UP_reg[63]_0 ;
  wire \genblk2[64].NEUR_V_DOWN_reg[64]_0 ;
  wire \genblk2[64].NEUR_V_UP_reg[64]_0 ;
  wire \genblk2[65].NEUR_V_DOWN_reg[65]_0 ;
  wire \genblk2[65].NEUR_V_UP_reg[65]_0 ;
  wire \genblk2[66].NEUR_V_DOWN_reg[66]_0 ;
  wire \genblk2[66].NEUR_V_UP_reg[66]_0 ;
  wire \genblk2[67].NEUR_V_DOWN_reg[67]_0 ;
  wire \genblk2[67].NEUR_V_UP_reg[67]_0 ;
  wire \genblk2[68].NEUR_V_DOWN_reg[68]_0 ;
  wire \genblk2[68].NEUR_V_UP_reg[68]_0 ;
  wire \genblk2[69].NEUR_V_DOWN_reg[69]_0 ;
  wire \genblk2[69].NEUR_V_UP_reg[69]_0 ;
  wire \genblk2[6].NEUR_V_DOWN_reg[6]_0 ;
  wire \genblk2[6].NEUR_V_UP_reg[6]_0 ;
  wire \genblk2[70].NEUR_V_DOWN_reg[70]_0 ;
  wire \genblk2[70].NEUR_V_UP_reg[70]_0 ;
  wire \genblk2[71].NEUR_V_DOWN_reg[71]_0 ;
  wire \genblk2[71].NEUR_V_UP_reg[71]_0 ;
  wire \genblk2[72].NEUR_V_DOWN_reg[72]_0 ;
  wire \genblk2[72].NEUR_V_UP_reg[72]_0 ;
  wire \genblk2[73].NEUR_V_DOWN_reg[73]_0 ;
  wire \genblk2[73].NEUR_V_UP_reg[73]_0 ;
  wire \genblk2[74].NEUR_V_DOWN_reg[74]_0 ;
  wire \genblk2[74].NEUR_V_UP_reg[74]_0 ;
  wire \genblk2[75].NEUR_V_DOWN_reg[75]_0 ;
  wire \genblk2[75].NEUR_V_UP_reg[75]_0 ;
  wire \genblk2[76].NEUR_V_DOWN_reg[76]_0 ;
  wire \genblk2[76].NEUR_V_UP_reg[76]_0 ;
  wire \genblk2[77].NEUR_V_DOWN_reg[77]_0 ;
  wire \genblk2[77].NEUR_V_UP_reg[77]_0 ;
  wire \genblk2[78].NEUR_V_DOWN_reg[78]_0 ;
  wire \genblk2[78].NEUR_V_UP_reg[78]_0 ;
  wire \genblk2[79].NEUR_V_DOWN_reg[79]_0 ;
  wire \genblk2[79].NEUR_V_UP_reg[79]_0 ;
  wire \genblk2[7].NEUR_V_DOWN_reg[7]_0 ;
  wire \genblk2[7].NEUR_V_UP_reg[7]_0 ;
  wire \genblk2[80].NEUR_V_DOWN_reg[80]_0 ;
  wire \genblk2[80].NEUR_V_UP_reg[80]_0 ;
  wire \genblk2[81].NEUR_V_DOWN_reg[81]_0 ;
  wire \genblk2[81].NEUR_V_UP_reg[81]_0 ;
  wire \genblk2[82].NEUR_V_DOWN_reg[82]_0 ;
  wire \genblk2[82].NEUR_V_UP_reg[82]_0 ;
  wire \genblk2[83].NEUR_V_DOWN_reg[83]_0 ;
  wire \genblk2[83].NEUR_V_UP_reg[83]_0 ;
  wire \genblk2[84].NEUR_V_DOWN_reg[84]_0 ;
  wire \genblk2[84].NEUR_V_UP_reg[84]_0 ;
  wire \genblk2[85].NEUR_V_DOWN_reg[85]_0 ;
  wire \genblk2[85].NEUR_V_UP_reg[85]_0 ;
  wire \genblk2[86].NEUR_V_DOWN_reg[86]_0 ;
  wire \genblk2[86].NEUR_V_UP_reg[86]_0 ;
  wire \genblk2[87].NEUR_V_DOWN_reg[87]_0 ;
  wire \genblk2[87].NEUR_V_UP_reg[87]_0 ;
  wire \genblk2[88].NEUR_V_DOWN_reg[88]_0 ;
  wire \genblk2[88].NEUR_V_UP_reg[88]_0 ;
  wire \genblk2[89].NEUR_V_DOWN_reg[89]_0 ;
  wire \genblk2[89].NEUR_V_UP_reg[89]_0 ;
  wire \genblk2[8].NEUR_V_DOWN_reg[8]_0 ;
  wire \genblk2[8].NEUR_V_UP_reg[8]_0 ;
  wire \genblk2[90].NEUR_V_DOWN_reg[90]_0 ;
  wire \genblk2[90].NEUR_V_UP_reg[90]_0 ;
  wire \genblk2[91].NEUR_V_DOWN_reg[91]_0 ;
  wire \genblk2[91].NEUR_V_UP_reg[91]_0 ;
  wire \genblk2[92].NEUR_V_DOWN_reg[92]_0 ;
  wire \genblk2[92].NEUR_V_UP_reg[92]_0 ;
  wire \genblk2[93].NEUR_V_DOWN_reg[93]_0 ;
  wire \genblk2[93].NEUR_V_UP_reg[93]_0 ;
  wire \genblk2[94].NEUR_V_DOWN_reg[94]_0 ;
  wire \genblk2[94].NEUR_V_UP_reg[94]_0 ;
  wire \genblk2[95].NEUR_V_DOWN_reg[95]_0 ;
  wire \genblk2[95].NEUR_V_UP_reg[95]_0 ;
  wire \genblk2[96].NEUR_V_DOWN_reg[96]_0 ;
  wire \genblk2[96].NEUR_V_UP_reg[96]_0 ;
  wire \genblk2[97].NEUR_V_DOWN_reg[97]_0 ;
  wire \genblk2[97].NEUR_V_UP_reg[97]_0 ;
  wire \genblk2[98].NEUR_V_DOWN_reg[98]_0 ;
  wire \genblk2[98].NEUR_V_UP_reg[98]_0 ;
  wire \genblk2[99].NEUR_V_DOWN_reg[99]_0 ;
  wire \genblk2[99].NEUR_V_UP_reg[99]_0 ;
  wire \genblk2[9].NEUR_V_DOWN_reg[9]_0 ;
  wire \genblk2[9].NEUR_V_UP_reg[9]_0 ;
  wire izh_neuron_0_n_12;
  wire izh_neuron_0_n_13;
  wire izh_neuron_0_n_14;
  wire izh_neuron_0_n_15;
  wire izh_neuron_0_n_16;
  wire izh_neuron_0_n_17;
  wire izh_neuron_0_n_18;
  wire izh_neuron_0_n_19;
  wire izh_neuron_0_n_20;
  wire lif_neuron_0_n_10;
  wire lif_neuron_0_n_11;
  wire lif_neuron_0_n_5;
  wire lif_neuron_0_n_6;
  wire lif_neuron_0_n_7;
  wire lif_neuron_0_n_8;
  wire lif_neuron_0_n_9;
  wire neurarray_0_n_171;
  wire neurarray_0_n_172;
  wire neurarray_0_n_173;
  wire neurarray_0_n_174;
  wire neurarray_0_n_175;
  wire neurarray_0_n_176;
  wire neurarray_0_n_177;
  wire neurarray_0_n_178;
  wire neurarray_0_n_179;
  wire neurarray_0_n_180;
  wire neurarray_0_n_186;
  wire neurarray_0_n_187;
  wire neurarray_0_n_188;
  wire neurarray_0_n_189;
  wire neurarray_0_n_198;
  wire neurarray_0_n_199;
  wire neurarray_0_n_200;
  wire neurarray_0_n_201;
  wire neurarray_0_n_204;
  wire neurarray_0_n_205;
  wire neurarray_0_n_206;
  wire neurarray_0_n_207;
  wire neurarray_0_n_208;
  wire neurarray_0_n_209;
  wire neurarray_0_n_211;
  wire neurarray_0_n_212;
  wire neurarray_0_n_213;
  wire neurarray_0_n_214;
  wire neurarray_0_n_215;
  wire neurarray_0_n_216;
  wire neurarray_0_n_217;
  wire neurarray_0_n_223;
  wire neurarray_0_n_224;
  wire neurarray_0_n_225;
  wire neurarray_0_n_226;
  wire neurarray_0_n_426;
  wire neurarray_0_n_427;
  wire neurarray_0_n_428;
  wire neurarray_0_n_429;
  wire neurarray_0_n_430;
  wire neurarray_0_n_431;
  wire neurarray_0_n_446;
  wire neurarray_0_n_447;
  wire neurarray_0_n_448;
  wire neurarray_0_n_449;
  wire neurarray_0_n_450;
  wire neurarray_0_n_451;
  wire neurarray_0_n_452;
  wire neurarray_0_n_453;
  wire neurarray_0_n_454;
  wire neurarray_0_n_455;
  wire neurarray_0_n_456;
  wire neurarray_0_n_457;
  wire neurarray_0_n_458;
  wire neurarray_0_n_459;
  wire neurarray_0_n_460;
  wire neurarray_0_n_461;
  wire neurarray_0_n_462;
  wire neurarray_0_n_463;
  wire neurarray_0_n_464;
  wire neurarray_0_n_465;
  wire neurarray_0_n_466;
  wire neurarray_0_n_467;
  wire neurarray_0_n_468;
  wire neurarray_0_n_469;
  wire neurarray_0_n_470;
  wire neurarray_0_n_471;
  wire neurarray_0_n_477;
  wire neurarray_0_n_478;
  wire neurarray_0_n_479;
  wire neurarray_0_n_480;
  wire neurarray_0_n_481;
  wire neurarray_0_n_482;
  wire neurarray_0_n_483;
  wire neurarray_0_n_484;
  wire neurarray_0_n_485;
  wire neurarray_0_n_486;
  wire neurarray_0_n_487;
  wire neurarray_0_n_488;
  wire \neuron_state_monitor_samp[0]_i_2 ;
  wire \neuron_state_monitor_samp[0]_i_2_0 ;
  wire [1:0]\neuron_state_monitor_samp[2]_i_5 ;
  wire p_26_in;
  wire param_leak_en03_out;
  wire \priority_reg[0] ;
  wire \priority_reg[1]_rep ;
  wire \priority_reg[1]_rep_0 ;
  wire \priority_reg[1]_rep_1 ;
  wire \priority_reg[1]_rep_10 ;
  wire \priority_reg[1]_rep_11 ;
  wire \priority_reg[1]_rep_12 ;
  wire \priority_reg[1]_rep_13 ;
  wire \priority_reg[1]_rep_14 ;
  wire \priority_reg[1]_rep_15 ;
  wire \priority_reg[1]_rep_16 ;
  wire \priority_reg[1]_rep_17 ;
  wire \priority_reg[1]_rep_18 ;
  wire \priority_reg[1]_rep_19 ;
  wire \priority_reg[1]_rep_2 ;
  wire \priority_reg[1]_rep_20 ;
  wire \priority_reg[1]_rep_3 ;
  wire \priority_reg[1]_rep_4 ;
  wire \priority_reg[1]_rep_5 ;
  wire \priority_reg[1]_rep_6 ;
  wire \priority_reg[1]_rep_7 ;
  wire \priority_reg[1]_rep_8 ;
  wire \priority_reg[1]_rep_9 ;
  wire \priority_reg[1]_rep__1 ;
  wire \priority_reg[2]_rep ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[2]_rep_1 ;
  wire \priority_reg[2]_rep_10 ;
  wire \priority_reg[2]_rep_11 ;
  wire \priority_reg[2]_rep_12 ;
  wire \priority_reg[2]_rep_13 ;
  wire \priority_reg[2]_rep_14 ;
  wire \priority_reg[2]_rep_15 ;
  wire \priority_reg[2]_rep_2 ;
  wire \priority_reg[2]_rep_3 ;
  wire \priority_reg[2]_rep_4 ;
  wire \priority_reg[2]_rep_5 ;
  wire \priority_reg[2]_rep_6 ;
  wire \priority_reg[2]_rep_7 ;
  wire \priority_reg[2]_rep_8 ;
  wire \priority_reg[2]_rep_9 ;
  wire \priority_reg[2]_rep__0 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__0_1 ;
  wire \priority_reg[2]_rep__1 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[2]_rep__1_1 ;
  wire \priority_reg[2]_rep__1_2 ;
  wire \priority_reg[3] ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[3]_10 ;
  wire \priority_reg[3]_11 ;
  wire \priority_reg[3]_12 ;
  wire \priority_reg[3]_13 ;
  wire \priority_reg[3]_14 ;
  wire \priority_reg[3]_15 ;
  wire \priority_reg[3]_16 ;
  wire \priority_reg[3]_17 ;
  wire \priority_reg[3]_18 ;
  wire \priority_reg[3]_19 ;
  wire \priority_reg[3]_2 ;
  wire \priority_reg[3]_20 ;
  wire \priority_reg[3]_21 ;
  wire \priority_reg[3]_22 ;
  wire \priority_reg[3]_23 ;
  wire \priority_reg[3]_24 ;
  wire \priority_reg[3]_25 ;
  wire \priority_reg[3]_26 ;
  wire \priority_reg[3]_27 ;
  wire \priority_reg[3]_28 ;
  wire \priority_reg[3]_29 ;
  wire \priority_reg[3]_3 ;
  wire \priority_reg[3]_30 ;
  wire \priority_reg[3]_31 ;
  wire \priority_reg[3]_4 ;
  wire \priority_reg[3]_5 ;
  wire \priority_reg[3]_6 ;
  wire \priority_reg[3]_7 ;
  wire \priority_reg[3]_8 ;
  wire \priority_reg[3]_9 ;
  wire \priority_reg[4] ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[4]_1 ;
  wire \priority_reg[4]_10 ;
  wire \priority_reg[4]_11 ;
  wire \priority_reg[4]_12 ;
  wire \priority_reg[4]_13 ;
  wire \priority_reg[4]_14 ;
  wire \priority_reg[4]_15 ;
  wire \priority_reg[4]_16 ;
  wire \priority_reg[4]_17 ;
  wire \priority_reg[4]_18 ;
  wire \priority_reg[4]_19 ;
  wire \priority_reg[4]_2 ;
  wire \priority_reg[4]_20 ;
  wire \priority_reg[4]_21 ;
  wire \priority_reg[4]_22 ;
  wire \priority_reg[4]_23 ;
  wire \priority_reg[4]_24 ;
  wire \priority_reg[4]_25 ;
  wire \priority_reg[4]_26 ;
  wire \priority_reg[4]_27 ;
  wire \priority_reg[4]_28 ;
  wire \priority_reg[4]_29 ;
  wire \priority_reg[4]_3 ;
  wire \priority_reg[4]_30 ;
  wire \priority_reg[4]_31 ;
  wire \priority_reg[4]_32 ;
  wire \priority_reg[4]_33 ;
  wire \priority_reg[4]_34 ;
  wire \priority_reg[4]_35 ;
  wire \priority_reg[4]_4 ;
  wire \priority_reg[4]_5 ;
  wire \priority_reg[4]_6 ;
  wire \priority_reg[4]_7 ;
  wire \priority_reg[4]_8 ;
  wire \priority_reg[4]_9 ;
  wire \priority_reg[5] ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_10 ;
  wire \priority_reg[5]_11 ;
  wire \priority_reg[5]_12 ;
  wire \priority_reg[5]_13 ;
  wire \priority_reg[5]_14 ;
  wire \priority_reg[5]_15 ;
  wire \priority_reg[5]_16 ;
  wire \priority_reg[5]_17 ;
  wire \priority_reg[5]_18 ;
  wire \priority_reg[5]_19 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_20 ;
  wire \priority_reg[5]_21 ;
  wire \priority_reg[5]_22 ;
  wire \priority_reg[5]_23 ;
  wire \priority_reg[5]_24 ;
  wire \priority_reg[5]_25 ;
  wire \priority_reg[5]_26 ;
  wire \priority_reg[5]_27 ;
  wire \priority_reg[5]_28 ;
  wire \priority_reg[5]_29 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[5]_30 ;
  wire \priority_reg[5]_31 ;
  wire \priority_reg[5]_32 ;
  wire \priority_reg[5]_33 ;
  wire \priority_reg[5]_34 ;
  wire \priority_reg[5]_35 ;
  wire \priority_reg[5]_4 ;
  wire \priority_reg[5]_5 ;
  wire \priority_reg[5]_6 ;
  wire \priority_reg[5]_7 ;
  wire \priority_reg[5]_8 ;
  wire \priority_reg[5]_9 ;
  wire rst_priority;
  wire [3:0]\spi_shift_reg_out[12]_i_3 ;
  wire state_core_next_i1;
  wire state_core_next_i10_in;
  wire state_core_next_i11_in;
  wire [2:0]state_inacc_next0;
  wire [10:7]state_inacc_next00_in;
  wire state_inacc_next0_carry;
  wire state_inacc_next0_carry_0;
  wire state_inacc_next0_carry_1;

  MUXF7 SRAM_reg_0_i_112
       (.I0(SRAM_reg_0_i_137_n_0),
        .I1(SRAM_reg_0_i_138_n_0),
        .O(SRAM_reg_0_i_112_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_0_i_113
       (.I0(SRAM_reg_0_i_139_n_0),
        .I1(SRAM_reg_0_i_140_n_0),
        .O(SRAM_reg_0_i_113_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_0_i_114
       (.I0(SRAM_reg_0_i_141_n_0),
        .I1(SRAM_reg_0_i_142_n_0),
        .O(SRAM_reg_0_i_114_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_0_i_115
       (.I0(SRAM_reg_0_i_143_n_0),
        .I1(SRAM_reg_0_i_144_n_0),
        .O(SRAM_reg_0_i_115_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_0_i_116
       (.I0(SRAM_reg_0_i_145_n_0),
        .I1(SRAM_reg_0_i_146_n_0),
        .O(SRAM_reg_0_i_116_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_0_i_117
       (.I0(SRAM_reg_0_i_147_n_0),
        .I1(SRAM_reg_0_i_148_n_0),
        .O(SRAM_reg_0_i_117_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_0_i_118
       (.I0(SRAM_reg_0_i_149_n_0),
        .I1(SRAM_reg_0_i_150_n_0),
        .O(SRAM_reg_0_i_118_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_0_i_119
       (.I0(SRAM_reg_0_i_151_n_0),
        .I1(SRAM_reg_0_i_152_n_0),
        .O(SRAM_reg_0_i_119_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_137
       (.I0(NEUR_V_UP[24]),
        .I1(NEUR_V_UP[16]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[8]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[0]),
        .O(SRAM_reg_0_i_137_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_138
       (.I0(NEUR_V_UP[56]),
        .I1(NEUR_V_UP[48]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[40]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[32]),
        .O(SRAM_reg_0_i_138_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_139
       (.I0(NEUR_V_UP[88]),
        .I1(NEUR_V_UP[80]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[72]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[64]),
        .O(SRAM_reg_0_i_139_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_140
       (.I0(NEUR_V_UP[120]),
        .I1(NEUR_V_UP[112]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[104]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[96]),
        .O(SRAM_reg_0_i_140_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_141
       (.I0(NEUR_V_UP[152]),
        .I1(NEUR_V_UP[144]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[136]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[128]),
        .O(SRAM_reg_0_i_141_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_142
       (.I0(NEUR_V_UP[184]),
        .I1(NEUR_V_UP[176]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[168]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[160]),
        .O(SRAM_reg_0_i_142_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_143
       (.I0(NEUR_V_UP[216]),
        .I1(NEUR_V_UP[208]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[200]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[192]),
        .O(SRAM_reg_0_i_143_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_144
       (.I0(NEUR_V_UP[248]),
        .I1(NEUR_V_UP[240]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[232]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[224]),
        .O(SRAM_reg_0_i_144_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_145
       (.I0(NEUR_V_DOWN[24]),
        .I1(NEUR_V_DOWN[16]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[8]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[0]),
        .O(SRAM_reg_0_i_145_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_146
       (.I0(NEUR_V_DOWN[56]),
        .I1(NEUR_V_DOWN[48]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[40]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[32]),
        .O(SRAM_reg_0_i_146_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_147
       (.I0(NEUR_V_DOWN[88]),
        .I1(NEUR_V_DOWN[80]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[72]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[64]),
        .O(SRAM_reg_0_i_147_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_148
       (.I0(NEUR_V_DOWN[120]),
        .I1(NEUR_V_DOWN[112]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[104]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[96]),
        .O(SRAM_reg_0_i_148_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_149
       (.I0(NEUR_V_DOWN[152]),
        .I1(NEUR_V_DOWN[144]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[136]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[128]),
        .O(SRAM_reg_0_i_149_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_150
       (.I0(NEUR_V_DOWN[184]),
        .I1(NEUR_V_DOWN[176]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[168]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[160]),
        .O(SRAM_reg_0_i_150_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_151
       (.I0(NEUR_V_DOWN[216]),
        .I1(NEUR_V_DOWN[208]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[200]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[192]),
        .O(SRAM_reg_0_i_151_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_0_i_152
       (.I0(NEUR_V_DOWN[248]),
        .I1(NEUR_V_DOWN[240]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[232]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[224]),
        .O(SRAM_reg_0_i_152_n_0));
  MUXF8 SRAM_reg_0_i_81
       (.I0(SRAM_reg_0_i_112_n_0),
        .I1(SRAM_reg_0_i_113_n_0),
        .O(\AERIN_ADDR[6]_30 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_0_i_82
       (.I0(SRAM_reg_0_i_114_n_0),
        .I1(SRAM_reg_0_i_115_n_0),
        .O(\AERIN_ADDR[6]_29 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_0_i_83
       (.I0(SRAM_reg_0_i_116_n_0),
        .I1(SRAM_reg_0_i_117_n_0),
        .O(\AERIN_ADDR[6] ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_0_i_84
       (.I0(SRAM_reg_0_i_118_n_0),
        .I1(SRAM_reg_0_i_119_n_0),
        .O(\AERIN_ADDR[6]_0 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_1_i_15
       (.I0(SRAM_reg_1_i_20_n_0),
        .I1(SRAM_reg_1_i_21_n_0),
        .O(\AERIN_ADDR[6]_28 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_1_i_16
       (.I0(SRAM_reg_1_i_22_n_0),
        .I1(SRAM_reg_1_i_23_n_0),
        .O(\AERIN_ADDR[6]_27 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_1_i_17
       (.I0(SRAM_reg_1_i_24_n_0),
        .I1(SRAM_reg_1_i_25_n_0),
        .O(\AERIN_ADDR[6]_1 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_1_i_18
       (.I0(SRAM_reg_1_i_26_n_0),
        .I1(SRAM_reg_1_i_27_n_0),
        .O(\AERIN_ADDR[6]_2 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF7 SRAM_reg_1_i_20
       (.I0(SRAM_reg_1_i_28_n_0),
        .I1(SRAM_reg_1_i_29_n_0),
        .O(SRAM_reg_1_i_20_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_1_i_21
       (.I0(SRAM_reg_1_i_30_n_0),
        .I1(SRAM_reg_1_i_31_n_0),
        .O(SRAM_reg_1_i_21_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_1_i_22
       (.I0(SRAM_reg_1_i_32_n_0),
        .I1(SRAM_reg_1_i_33_n_0),
        .O(SRAM_reg_1_i_22_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_1_i_23
       (.I0(SRAM_reg_1_i_34_n_0),
        .I1(SRAM_reg_1_i_35_n_0),
        .O(SRAM_reg_1_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_1_i_24
       (.I0(SRAM_reg_1_i_36_n_0),
        .I1(SRAM_reg_1_i_37_n_0),
        .O(SRAM_reg_1_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_1_i_25
       (.I0(SRAM_reg_1_i_38_n_0),
        .I1(SRAM_reg_1_i_39_n_0),
        .O(SRAM_reg_1_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_1_i_26
       (.I0(SRAM_reg_1_i_40_n_0),
        .I1(SRAM_reg_1_i_41_n_0),
        .O(SRAM_reg_1_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_1_i_27
       (.I0(SRAM_reg_1_i_42_n_0),
        .I1(SRAM_reg_1_i_43_n_0),
        .O(SRAM_reg_1_i_27_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_28
       (.I0(NEUR_V_UP[25]),
        .I1(NEUR_V_UP[17]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[9]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[1]),
        .O(SRAM_reg_1_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_29
       (.I0(NEUR_V_UP[57]),
        .I1(NEUR_V_UP[49]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[41]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[33]),
        .O(SRAM_reg_1_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_30
       (.I0(NEUR_V_UP[89]),
        .I1(NEUR_V_UP[81]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[73]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[65]),
        .O(SRAM_reg_1_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_31
       (.I0(NEUR_V_UP[121]),
        .I1(NEUR_V_UP[113]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[105]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[97]),
        .O(SRAM_reg_1_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_32
       (.I0(NEUR_V_UP[153]),
        .I1(NEUR_V_UP[145]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[137]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[129]),
        .O(SRAM_reg_1_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_33
       (.I0(NEUR_V_UP[185]),
        .I1(NEUR_V_UP[177]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[169]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[161]),
        .O(SRAM_reg_1_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_34
       (.I0(NEUR_V_UP[217]),
        .I1(NEUR_V_UP[209]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[201]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[193]),
        .O(SRAM_reg_1_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_35
       (.I0(NEUR_V_UP[249]),
        .I1(NEUR_V_UP[241]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[233]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[225]),
        .O(SRAM_reg_1_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_36
       (.I0(NEUR_V_DOWN[25]),
        .I1(NEUR_V_DOWN[17]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[9]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[1]),
        .O(SRAM_reg_1_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_37
       (.I0(NEUR_V_DOWN[57]),
        .I1(NEUR_V_DOWN[49]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[41]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[33]),
        .O(SRAM_reg_1_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_38
       (.I0(NEUR_V_DOWN[89]),
        .I1(NEUR_V_DOWN[81]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[73]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[65]),
        .O(SRAM_reg_1_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_39
       (.I0(NEUR_V_DOWN[121]),
        .I1(NEUR_V_DOWN[113]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[105]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[97]),
        .O(SRAM_reg_1_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_40
       (.I0(NEUR_V_DOWN[153]),
        .I1(NEUR_V_DOWN[145]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[137]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[129]),
        .O(SRAM_reg_1_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_41
       (.I0(NEUR_V_DOWN[185]),
        .I1(NEUR_V_DOWN[177]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[169]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[161]),
        .O(SRAM_reg_1_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_42
       (.I0(NEUR_V_DOWN[217]),
        .I1(NEUR_V_DOWN[209]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[201]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[193]),
        .O(SRAM_reg_1_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_1_i_43
       (.I0(NEUR_V_DOWN[249]),
        .I1(NEUR_V_DOWN[241]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[233]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[225]),
        .O(SRAM_reg_1_i_43_n_0));
  MUXF8 SRAM_reg_2_i_16
       (.I0(SRAM_reg_2_i_21_n_0),
        .I1(SRAM_reg_2_i_22_n_0),
        .O(\AERIN_ADDR[6]_26 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_2_i_17
       (.I0(SRAM_reg_2_i_23_n_0),
        .I1(SRAM_reg_2_i_24_n_0),
        .O(\AERIN_ADDR[6]_25 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_2_i_18
       (.I0(SRAM_reg_2_i_25_n_0),
        .I1(SRAM_reg_2_i_26_n_0),
        .O(\AERIN_ADDR[6]_3 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_2_i_19
       (.I0(SRAM_reg_2_i_27_n_0),
        .I1(SRAM_reg_2_i_28_n_0),
        .O(\AERIN_ADDR[6]_4 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF7 SRAM_reg_2_i_21
       (.I0(SRAM_reg_2_i_29_n_0),
        .I1(SRAM_reg_2_i_30_n_0),
        .O(SRAM_reg_2_i_21_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_2_i_22
       (.I0(SRAM_reg_2_i_31_n_0),
        .I1(SRAM_reg_2_i_32_n_0),
        .O(SRAM_reg_2_i_22_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_2_i_23
       (.I0(SRAM_reg_2_i_33_n_0),
        .I1(SRAM_reg_2_i_34_n_0),
        .O(SRAM_reg_2_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_2_i_24
       (.I0(SRAM_reg_2_i_35_n_0),
        .I1(SRAM_reg_2_i_36_n_0),
        .O(SRAM_reg_2_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_2_i_25
       (.I0(SRAM_reg_2_i_37_n_0),
        .I1(SRAM_reg_2_i_38_n_0),
        .O(SRAM_reg_2_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_2_i_26
       (.I0(SRAM_reg_2_i_39_n_0),
        .I1(SRAM_reg_2_i_40_n_0),
        .O(SRAM_reg_2_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_2_i_27
       (.I0(SRAM_reg_2_i_41_n_0),
        .I1(SRAM_reg_2_i_42_n_0),
        .O(SRAM_reg_2_i_27_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_2_i_28
       (.I0(SRAM_reg_2_i_43_n_0),
        .I1(SRAM_reg_2_i_44_n_0),
        .O(SRAM_reg_2_i_28_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_29
       (.I0(NEUR_V_UP[26]),
        .I1(NEUR_V_UP[18]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[10]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[2]),
        .O(SRAM_reg_2_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_30
       (.I0(NEUR_V_UP[58]),
        .I1(NEUR_V_UP[50]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[42]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[34]),
        .O(SRAM_reg_2_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_31
       (.I0(NEUR_V_UP[90]),
        .I1(NEUR_V_UP[82]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[74]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[66]),
        .O(SRAM_reg_2_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_32
       (.I0(NEUR_V_UP[122]),
        .I1(NEUR_V_UP[114]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[106]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[98]),
        .O(SRAM_reg_2_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_33
       (.I0(NEUR_V_UP[154]),
        .I1(NEUR_V_UP[146]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[138]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[130]),
        .O(SRAM_reg_2_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_34
       (.I0(NEUR_V_UP[186]),
        .I1(NEUR_V_UP[178]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[170]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[162]),
        .O(SRAM_reg_2_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_35
       (.I0(NEUR_V_UP[218]),
        .I1(NEUR_V_UP[210]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[202]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[194]),
        .O(SRAM_reg_2_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_36
       (.I0(NEUR_V_UP[250]),
        .I1(NEUR_V_UP[242]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[234]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[226]),
        .O(SRAM_reg_2_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_37
       (.I0(NEUR_V_DOWN[26]),
        .I1(NEUR_V_DOWN[18]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[10]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[2]),
        .O(SRAM_reg_2_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_38
       (.I0(NEUR_V_DOWN[58]),
        .I1(NEUR_V_DOWN[50]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[42]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[34]),
        .O(SRAM_reg_2_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_39
       (.I0(NEUR_V_DOWN[90]),
        .I1(NEUR_V_DOWN[82]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[74]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[66]),
        .O(SRAM_reg_2_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_40
       (.I0(NEUR_V_DOWN[122]),
        .I1(NEUR_V_DOWN[114]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[106]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[98]),
        .O(SRAM_reg_2_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_41
       (.I0(NEUR_V_DOWN[154]),
        .I1(NEUR_V_DOWN[146]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[138]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[130]),
        .O(SRAM_reg_2_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_42
       (.I0(NEUR_V_DOWN[186]),
        .I1(NEUR_V_DOWN[178]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[170]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[162]),
        .O(SRAM_reg_2_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_43
       (.I0(NEUR_V_DOWN[218]),
        .I1(NEUR_V_DOWN[210]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[202]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[194]),
        .O(SRAM_reg_2_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_2_i_44
       (.I0(NEUR_V_DOWN[250]),
        .I1(NEUR_V_DOWN[242]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[234]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[226]),
        .O(SRAM_reg_2_i_44_n_0));
  MUXF8 SRAM_reg_3_i_15
       (.I0(SRAM_reg_3_i_20_n_0),
        .I1(SRAM_reg_3_i_21_n_0),
        .O(\AERIN_ADDR[6]_24 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_3_i_16
       (.I0(SRAM_reg_3_i_22_n_0),
        .I1(SRAM_reg_3_i_23_n_0),
        .O(\AERIN_ADDR[6]_23 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_3_i_17
       (.I0(SRAM_reg_3_i_24_n_0),
        .I1(SRAM_reg_3_i_25_n_0),
        .O(\AERIN_ADDR[6]_5 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_3_i_18
       (.I0(SRAM_reg_3_i_26_n_0),
        .I1(SRAM_reg_3_i_27_n_0),
        .O(\AERIN_ADDR[6]_6 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF7 SRAM_reg_3_i_20
       (.I0(SRAM_reg_3_i_28_n_0),
        .I1(SRAM_reg_3_i_29_n_0),
        .O(SRAM_reg_3_i_20_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_3_i_21
       (.I0(SRAM_reg_3_i_30_n_0),
        .I1(SRAM_reg_3_i_31_n_0),
        .O(SRAM_reg_3_i_21_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_3_i_22
       (.I0(SRAM_reg_3_i_32_n_0),
        .I1(SRAM_reg_3_i_33_n_0),
        .O(SRAM_reg_3_i_22_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_3_i_23
       (.I0(SRAM_reg_3_i_34_n_0),
        .I1(SRAM_reg_3_i_35_n_0),
        .O(SRAM_reg_3_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_3_i_24
       (.I0(SRAM_reg_3_i_36_n_0),
        .I1(SRAM_reg_3_i_37_n_0),
        .O(SRAM_reg_3_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_3_i_25
       (.I0(SRAM_reg_3_i_38_n_0),
        .I1(SRAM_reg_3_i_39_n_0),
        .O(SRAM_reg_3_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_3_i_26
       (.I0(SRAM_reg_3_i_40_n_0),
        .I1(SRAM_reg_3_i_41_n_0),
        .O(SRAM_reg_3_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_3_i_27
       (.I0(SRAM_reg_3_i_42_n_0),
        .I1(SRAM_reg_3_i_43_n_0),
        .O(SRAM_reg_3_i_27_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_28
       (.I0(NEUR_V_UP[27]),
        .I1(NEUR_V_UP[19]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[11]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[3]),
        .O(SRAM_reg_3_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_29
       (.I0(NEUR_V_UP[59]),
        .I1(NEUR_V_UP[51]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[43]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[35]),
        .O(SRAM_reg_3_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_30
       (.I0(NEUR_V_UP[91]),
        .I1(NEUR_V_UP[83]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[75]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[67]),
        .O(SRAM_reg_3_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_31
       (.I0(NEUR_V_UP[123]),
        .I1(NEUR_V_UP[115]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[107]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[99]),
        .O(SRAM_reg_3_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_32
       (.I0(NEUR_V_UP[155]),
        .I1(NEUR_V_UP[147]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[139]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[131]),
        .O(SRAM_reg_3_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_33
       (.I0(NEUR_V_UP[187]),
        .I1(NEUR_V_UP[179]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[171]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[163]),
        .O(SRAM_reg_3_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_34
       (.I0(NEUR_V_UP[219]),
        .I1(NEUR_V_UP[211]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[203]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[195]),
        .O(SRAM_reg_3_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_35
       (.I0(NEUR_V_UP[251]),
        .I1(NEUR_V_UP[243]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[235]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[227]),
        .O(SRAM_reg_3_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_36
       (.I0(NEUR_V_DOWN[27]),
        .I1(NEUR_V_DOWN[19]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[11]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[3]),
        .O(SRAM_reg_3_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_37
       (.I0(NEUR_V_DOWN[59]),
        .I1(NEUR_V_DOWN[51]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[43]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[35]),
        .O(SRAM_reg_3_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_38
       (.I0(NEUR_V_DOWN[91]),
        .I1(NEUR_V_DOWN[83]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[75]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[67]),
        .O(SRAM_reg_3_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_39
       (.I0(NEUR_V_DOWN[123]),
        .I1(NEUR_V_DOWN[115]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[107]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[99]),
        .O(SRAM_reg_3_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_40
       (.I0(NEUR_V_DOWN[155]),
        .I1(NEUR_V_DOWN[147]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[139]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[131]),
        .O(SRAM_reg_3_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_41
       (.I0(NEUR_V_DOWN[187]),
        .I1(NEUR_V_DOWN[179]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[171]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[163]),
        .O(SRAM_reg_3_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_42
       (.I0(NEUR_V_DOWN[219]),
        .I1(NEUR_V_DOWN[211]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[203]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[195]),
        .O(SRAM_reg_3_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_3_i_43
       (.I0(NEUR_V_DOWN[251]),
        .I1(NEUR_V_DOWN[243]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[235]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[227]),
        .O(SRAM_reg_3_i_43_n_0));
  MUXF8 SRAM_reg_4_i_16
       (.I0(SRAM_reg_4_i_21_n_0),
        .I1(SRAM_reg_4_i_22_n_0),
        .O(\AERIN_ADDR[6]_22 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_4_i_17
       (.I0(SRAM_reg_4_i_23_n_0),
        .I1(SRAM_reg_4_i_24_n_0),
        .O(\AERIN_ADDR[6]_21 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_4_i_18
       (.I0(SRAM_reg_4_i_25_n_0),
        .I1(SRAM_reg_4_i_26_n_0),
        .O(\AERIN_ADDR[6]_7 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_4_i_19
       (.I0(SRAM_reg_4_i_27_n_0),
        .I1(SRAM_reg_4_i_28_n_0),
        .O(\AERIN_ADDR[6]_8 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF7 SRAM_reg_4_i_21
       (.I0(SRAM_reg_4_i_29_n_0),
        .I1(SRAM_reg_4_i_30_n_0),
        .O(SRAM_reg_4_i_21_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_4_i_22
       (.I0(SRAM_reg_4_i_31_n_0),
        .I1(SRAM_reg_4_i_32_n_0),
        .O(SRAM_reg_4_i_22_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_4_i_23
       (.I0(SRAM_reg_4_i_33_n_0),
        .I1(SRAM_reg_4_i_34_n_0),
        .O(SRAM_reg_4_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_4_i_24
       (.I0(SRAM_reg_4_i_35_n_0),
        .I1(SRAM_reg_4_i_36_n_0),
        .O(SRAM_reg_4_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_4_i_25
       (.I0(SRAM_reg_4_i_37_n_0),
        .I1(SRAM_reg_4_i_38_n_0),
        .O(SRAM_reg_4_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_4_i_26
       (.I0(SRAM_reg_4_i_39_n_0),
        .I1(SRAM_reg_4_i_40_n_0),
        .O(SRAM_reg_4_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_4_i_27
       (.I0(SRAM_reg_4_i_41_n_0),
        .I1(SRAM_reg_4_i_42_n_0),
        .O(SRAM_reg_4_i_27_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_4_i_28
       (.I0(SRAM_reg_4_i_43_n_0),
        .I1(SRAM_reg_4_i_44_n_0),
        .O(SRAM_reg_4_i_28_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_29
       (.I0(NEUR_V_UP[28]),
        .I1(NEUR_V_UP[20]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[12]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[4]),
        .O(SRAM_reg_4_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_30
       (.I0(NEUR_V_UP[60]),
        .I1(NEUR_V_UP[52]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[44]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[36]),
        .O(SRAM_reg_4_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_31
       (.I0(NEUR_V_UP[92]),
        .I1(NEUR_V_UP[84]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[76]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[68]),
        .O(SRAM_reg_4_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_32
       (.I0(NEUR_V_UP[124]),
        .I1(NEUR_V_UP[116]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[108]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[100]),
        .O(SRAM_reg_4_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_33
       (.I0(NEUR_V_UP[156]),
        .I1(NEUR_V_UP[148]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[140]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[132]),
        .O(SRAM_reg_4_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_34
       (.I0(NEUR_V_UP[188]),
        .I1(NEUR_V_UP[180]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[172]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[164]),
        .O(SRAM_reg_4_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_35
       (.I0(NEUR_V_UP[220]),
        .I1(NEUR_V_UP[212]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[204]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[196]),
        .O(SRAM_reg_4_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_36
       (.I0(NEUR_V_UP[252]),
        .I1(NEUR_V_UP[244]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[236]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[228]),
        .O(SRAM_reg_4_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_37
       (.I0(NEUR_V_DOWN[28]),
        .I1(NEUR_V_DOWN[20]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[12]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[4]),
        .O(SRAM_reg_4_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_38
       (.I0(NEUR_V_DOWN[60]),
        .I1(NEUR_V_DOWN[52]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[44]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[36]),
        .O(SRAM_reg_4_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_39
       (.I0(NEUR_V_DOWN[92]),
        .I1(NEUR_V_DOWN[84]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[76]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[68]),
        .O(SRAM_reg_4_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_40
       (.I0(NEUR_V_DOWN[124]),
        .I1(NEUR_V_DOWN[116]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[108]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[100]),
        .O(SRAM_reg_4_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_41
       (.I0(NEUR_V_DOWN[156]),
        .I1(NEUR_V_DOWN[148]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[140]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[132]),
        .O(SRAM_reg_4_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_42
       (.I0(NEUR_V_DOWN[188]),
        .I1(NEUR_V_DOWN[180]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[172]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[164]),
        .O(SRAM_reg_4_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_43
       (.I0(NEUR_V_DOWN[220]),
        .I1(NEUR_V_DOWN[212]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[204]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[196]),
        .O(SRAM_reg_4_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_4_i_44
       (.I0(NEUR_V_DOWN[252]),
        .I1(NEUR_V_DOWN[244]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[236]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[228]),
        .O(SRAM_reg_4_i_44_n_0));
  MUXF8 SRAM_reg_5_i_15
       (.I0(SRAM_reg_5_i_20_n_0),
        .I1(SRAM_reg_5_i_21_n_0),
        .O(\AERIN_ADDR[6]_20 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_5_i_16
       (.I0(SRAM_reg_5_i_22_n_0),
        .I1(SRAM_reg_5_i_23_n_0),
        .O(\AERIN_ADDR[6]_19 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_5_i_17
       (.I0(SRAM_reg_5_i_24_n_0),
        .I1(SRAM_reg_5_i_25_n_0),
        .O(\AERIN_ADDR[6]_9 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_5_i_18
       (.I0(SRAM_reg_5_i_26_n_0),
        .I1(SRAM_reg_5_i_27_n_0),
        .O(\AERIN_ADDR[6]_10 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF7 SRAM_reg_5_i_20
       (.I0(SRAM_reg_5_i_28_n_0),
        .I1(SRAM_reg_5_i_29_n_0),
        .O(SRAM_reg_5_i_20_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_5_i_21
       (.I0(SRAM_reg_5_i_30_n_0),
        .I1(SRAM_reg_5_i_31_n_0),
        .O(SRAM_reg_5_i_21_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_5_i_22
       (.I0(SRAM_reg_5_i_32_n_0),
        .I1(SRAM_reg_5_i_33_n_0),
        .O(SRAM_reg_5_i_22_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_5_i_23
       (.I0(SRAM_reg_5_i_34_n_0),
        .I1(SRAM_reg_5_i_35_n_0),
        .O(SRAM_reg_5_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_5_i_24
       (.I0(SRAM_reg_5_i_36_n_0),
        .I1(SRAM_reg_5_i_37_n_0),
        .O(SRAM_reg_5_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_5_i_25
       (.I0(SRAM_reg_5_i_38_n_0),
        .I1(SRAM_reg_5_i_39_n_0),
        .O(SRAM_reg_5_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_5_i_26
       (.I0(SRAM_reg_5_i_40_n_0),
        .I1(SRAM_reg_5_i_41_n_0),
        .O(SRAM_reg_5_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_5_i_27
       (.I0(SRAM_reg_5_i_42_n_0),
        .I1(SRAM_reg_5_i_43_n_0),
        .O(SRAM_reg_5_i_27_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_28
       (.I0(NEUR_V_UP[29]),
        .I1(NEUR_V_UP[21]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[13]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[5]),
        .O(SRAM_reg_5_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_29
       (.I0(NEUR_V_UP[61]),
        .I1(NEUR_V_UP[53]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[45]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[37]),
        .O(SRAM_reg_5_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_30
       (.I0(NEUR_V_UP[93]),
        .I1(NEUR_V_UP[85]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[77]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[69]),
        .O(SRAM_reg_5_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_31
       (.I0(NEUR_V_UP[125]),
        .I1(NEUR_V_UP[117]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[109]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[101]),
        .O(SRAM_reg_5_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_32
       (.I0(NEUR_V_UP[157]),
        .I1(NEUR_V_UP[149]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[141]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[133]),
        .O(SRAM_reg_5_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_33
       (.I0(NEUR_V_UP[189]),
        .I1(NEUR_V_UP[181]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[173]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[165]),
        .O(SRAM_reg_5_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_34
       (.I0(NEUR_V_UP[221]),
        .I1(NEUR_V_UP[213]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[205]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[197]),
        .O(SRAM_reg_5_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_35
       (.I0(NEUR_V_UP[253]),
        .I1(NEUR_V_UP[245]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[237]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[229]),
        .O(SRAM_reg_5_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_36
       (.I0(NEUR_V_DOWN[29]),
        .I1(NEUR_V_DOWN[21]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[13]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[5]),
        .O(SRAM_reg_5_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_37
       (.I0(NEUR_V_DOWN[61]),
        .I1(NEUR_V_DOWN[53]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[45]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[37]),
        .O(SRAM_reg_5_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_38
       (.I0(NEUR_V_DOWN[93]),
        .I1(NEUR_V_DOWN[85]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[77]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[69]),
        .O(SRAM_reg_5_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_39
       (.I0(NEUR_V_DOWN[125]),
        .I1(NEUR_V_DOWN[117]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[109]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[101]),
        .O(SRAM_reg_5_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_40
       (.I0(NEUR_V_DOWN[157]),
        .I1(NEUR_V_DOWN[149]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[141]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[133]),
        .O(SRAM_reg_5_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_41
       (.I0(NEUR_V_DOWN[189]),
        .I1(NEUR_V_DOWN[181]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[173]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[165]),
        .O(SRAM_reg_5_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_42
       (.I0(NEUR_V_DOWN[221]),
        .I1(NEUR_V_DOWN[213]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[205]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[197]),
        .O(SRAM_reg_5_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_5_i_43
       (.I0(NEUR_V_DOWN[253]),
        .I1(NEUR_V_DOWN[245]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[237]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[229]),
        .O(SRAM_reg_5_i_43_n_0));
  MUXF8 SRAM_reg_6_i_16
       (.I0(SRAM_reg_6_i_20_n_0),
        .I1(SRAM_reg_6_i_21_n_0),
        .O(\AERIN_ADDR[6]_18 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_6_i_17
       (.I0(SRAM_reg_6_i_22_n_0),
        .I1(SRAM_reg_6_i_23_n_0),
        .O(\AERIN_ADDR[6]_17 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_6_i_18
       (.I0(SRAM_reg_6_i_24_n_0),
        .I1(SRAM_reg_6_i_25_n_0),
        .O(\AERIN_ADDR[6]_11 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_6_i_19
       (.I0(SRAM_reg_6_i_26_n_0),
        .I1(SRAM_reg_6_i_27_n_0),
        .O(\AERIN_ADDR[6]_12 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF7 SRAM_reg_6_i_20
       (.I0(SRAM_reg_6_i_28_n_0),
        .I1(SRAM_reg_6_i_29_n_0),
        .O(SRAM_reg_6_i_20_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_6_i_21
       (.I0(SRAM_reg_6_i_30_n_0),
        .I1(SRAM_reg_6_i_31_n_0),
        .O(SRAM_reg_6_i_21_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_6_i_22
       (.I0(SRAM_reg_6_i_32_n_0),
        .I1(SRAM_reg_6_i_33_n_0),
        .O(SRAM_reg_6_i_22_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_6_i_23
       (.I0(SRAM_reg_6_i_34_n_0),
        .I1(SRAM_reg_6_i_35_n_0),
        .O(SRAM_reg_6_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_6_i_24
       (.I0(SRAM_reg_6_i_36_n_0),
        .I1(SRAM_reg_6_i_37_n_0),
        .O(SRAM_reg_6_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_6_i_25
       (.I0(SRAM_reg_6_i_38_n_0),
        .I1(SRAM_reg_6_i_39_n_0),
        .O(SRAM_reg_6_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_6_i_26
       (.I0(SRAM_reg_6_i_40_n_0),
        .I1(SRAM_reg_6_i_41_n_0),
        .O(SRAM_reg_6_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_6_i_27
       (.I0(SRAM_reg_6_i_42_n_0),
        .I1(SRAM_reg_6_i_43_n_0),
        .O(SRAM_reg_6_i_27_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_28
       (.I0(NEUR_V_UP[30]),
        .I1(NEUR_V_UP[22]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[14]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[6]),
        .O(SRAM_reg_6_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_29
       (.I0(NEUR_V_UP[62]),
        .I1(NEUR_V_UP[54]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[46]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[38]),
        .O(SRAM_reg_6_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_30
       (.I0(NEUR_V_UP[94]),
        .I1(NEUR_V_UP[86]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[78]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[70]),
        .O(SRAM_reg_6_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_31
       (.I0(NEUR_V_UP[126]),
        .I1(NEUR_V_UP[118]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[110]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[102]),
        .O(SRAM_reg_6_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_32
       (.I0(NEUR_V_UP[158]),
        .I1(NEUR_V_UP[150]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[142]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[134]),
        .O(SRAM_reg_6_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_33
       (.I0(NEUR_V_UP[190]),
        .I1(NEUR_V_UP[182]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[174]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[166]),
        .O(SRAM_reg_6_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_34
       (.I0(NEUR_V_UP[222]),
        .I1(NEUR_V_UP[214]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[206]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[198]),
        .O(SRAM_reg_6_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_35
       (.I0(NEUR_V_UP[254]),
        .I1(NEUR_V_UP[246]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[238]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[230]),
        .O(SRAM_reg_6_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_36
       (.I0(NEUR_V_DOWN[30]),
        .I1(NEUR_V_DOWN[22]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[14]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[6]),
        .O(SRAM_reg_6_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_37
       (.I0(NEUR_V_DOWN[62]),
        .I1(NEUR_V_DOWN[54]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[46]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[38]),
        .O(SRAM_reg_6_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_38
       (.I0(NEUR_V_DOWN[94]),
        .I1(NEUR_V_DOWN[86]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[78]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[70]),
        .O(SRAM_reg_6_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_39
       (.I0(NEUR_V_DOWN[126]),
        .I1(NEUR_V_DOWN[118]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[110]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[102]),
        .O(SRAM_reg_6_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_40
       (.I0(NEUR_V_DOWN[158]),
        .I1(NEUR_V_DOWN[150]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[142]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[134]),
        .O(SRAM_reg_6_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_41
       (.I0(NEUR_V_DOWN[190]),
        .I1(NEUR_V_DOWN[182]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[174]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[166]),
        .O(SRAM_reg_6_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_42
       (.I0(NEUR_V_DOWN[222]),
        .I1(NEUR_V_DOWN[214]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[206]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[198]),
        .O(SRAM_reg_6_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_6_i_43
       (.I0(NEUR_V_DOWN[254]),
        .I1(NEUR_V_DOWN[246]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[238]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[230]),
        .O(SRAM_reg_6_i_43_n_0));
  MUXF8 SRAM_reg_7_i_15
       (.I0(SRAM_reg_7_i_19_n_0),
        .I1(SRAM_reg_7_i_20_n_0),
        .O(\AERIN_ADDR[6]_16 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_7_i_16
       (.I0(SRAM_reg_7_i_21_n_0),
        .I1(SRAM_reg_7_i_22_n_0),
        .O(\AERIN_ADDR[6]_15 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_7_i_17
       (.I0(SRAM_reg_7_i_23_n_0),
        .I1(SRAM_reg_7_i_24_n_0),
        .O(\AERIN_ADDR[6]_13 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF8 SRAM_reg_7_i_18
       (.I0(SRAM_reg_7_i_25_n_0),
        .I1(SRAM_reg_7_i_26_n_0),
        .O(\AERIN_ADDR[6]_14 ),
        .S(CTRL_SYNARRAY_ADDR[3]));
  MUXF7 SRAM_reg_7_i_19
       (.I0(SRAM_reg_7_i_27_n_0),
        .I1(SRAM_reg_7_i_28_n_0),
        .O(SRAM_reg_7_i_19_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_7_i_20
       (.I0(SRAM_reg_7_i_29_n_0),
        .I1(SRAM_reg_7_i_30_n_0),
        .O(SRAM_reg_7_i_20_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_7_i_21
       (.I0(SRAM_reg_7_i_31_n_0),
        .I1(SRAM_reg_7_i_32_n_0),
        .O(SRAM_reg_7_i_21_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_7_i_22
       (.I0(SRAM_reg_7_i_33_n_0),
        .I1(SRAM_reg_7_i_34_n_0),
        .O(SRAM_reg_7_i_22_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_7_i_23
       (.I0(SRAM_reg_7_i_35_n_0),
        .I1(SRAM_reg_7_i_36_n_0),
        .O(SRAM_reg_7_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_7_i_24
       (.I0(SRAM_reg_7_i_37_n_0),
        .I1(SRAM_reg_7_i_38_n_0),
        .O(SRAM_reg_7_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_7_i_25
       (.I0(SRAM_reg_7_i_39_n_0),
        .I1(SRAM_reg_7_i_40_n_0),
        .O(SRAM_reg_7_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  MUXF7 SRAM_reg_7_i_26
       (.I0(SRAM_reg_7_i_41_n_0),
        .I1(SRAM_reg_7_i_42_n_0),
        .O(SRAM_reg_7_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_27
       (.I0(NEUR_V_UP[31]),
        .I1(NEUR_V_UP[23]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[15]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[7]),
        .O(SRAM_reg_7_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_28
       (.I0(NEUR_V_UP[63]),
        .I1(NEUR_V_UP[55]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[47]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[39]),
        .O(SRAM_reg_7_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_29
       (.I0(NEUR_V_UP[95]),
        .I1(NEUR_V_UP[87]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[79]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[71]),
        .O(SRAM_reg_7_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_30
       (.I0(NEUR_V_UP[127]),
        .I1(NEUR_V_UP[119]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[111]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[103]),
        .O(SRAM_reg_7_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_31
       (.I0(NEUR_V_UP[159]),
        .I1(NEUR_V_UP[151]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[143]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[135]),
        .O(SRAM_reg_7_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_32
       (.I0(NEUR_V_UP[191]),
        .I1(NEUR_V_UP[183]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[175]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[167]),
        .O(SRAM_reg_7_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_33
       (.I0(NEUR_V_UP[223]),
        .I1(NEUR_V_UP[215]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[207]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[199]),
        .O(SRAM_reg_7_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_34
       (.I0(NEUR_V_UP[255]),
        .I1(NEUR_V_UP[247]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_UP[239]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_UP[231]),
        .O(SRAM_reg_7_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_35
       (.I0(NEUR_V_DOWN[31]),
        .I1(NEUR_V_DOWN[23]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[15]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[7]),
        .O(SRAM_reg_7_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_36
       (.I0(NEUR_V_DOWN[63]),
        .I1(NEUR_V_DOWN[55]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[47]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[39]),
        .O(SRAM_reg_7_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_37
       (.I0(NEUR_V_DOWN[95]),
        .I1(NEUR_V_DOWN[87]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[79]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[71]),
        .O(SRAM_reg_7_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_38
       (.I0(NEUR_V_DOWN[127]),
        .I1(NEUR_V_DOWN[119]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[111]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[103]),
        .O(SRAM_reg_7_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_39
       (.I0(NEUR_V_DOWN[159]),
        .I1(NEUR_V_DOWN[151]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[143]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[135]),
        .O(SRAM_reg_7_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_40
       (.I0(NEUR_V_DOWN[191]),
        .I1(NEUR_V_DOWN[183]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[175]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[167]),
        .O(SRAM_reg_7_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_41
       (.I0(NEUR_V_DOWN[223]),
        .I1(NEUR_V_DOWN[215]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[207]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[199]),
        .O(SRAM_reg_7_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SRAM_reg_7_i_42
       (.I0(NEUR_V_DOWN[255]),
        .I1(NEUR_V_DOWN[247]),
        .I2(CTRL_SYNARRAY_ADDR[1]),
        .I3(NEUR_V_DOWN[239]),
        .I4(CTRL_SYNARRAY_ADDR[0]),
        .I5(NEUR_V_DOWN[231]),
        .O(SRAM_reg_7_i_42_n_0));
  FDRE \genblk2[0].NEUR_V_DOWN_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[0].NEUR_V_DOWN_reg[0]_0 ),
        .Q(NEUR_V_DOWN[0]),
        .R(1'b0));
  FDRE \genblk2[0].NEUR_V_UP_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[0].NEUR_V_UP_reg[0]_0 ),
        .Q(NEUR_V_UP[0]),
        .R(1'b0));
  FDRE \genblk2[100].NEUR_V_DOWN_reg[100] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[100].NEUR_V_DOWN_reg[100]_0 ),
        .Q(NEUR_V_DOWN[100]),
        .R(1'b0));
  FDRE \genblk2[100].NEUR_V_UP_reg[100] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[100].NEUR_V_UP_reg[100]_0 ),
        .Q(NEUR_V_UP[100]),
        .R(1'b0));
  FDRE \genblk2[101].NEUR_V_DOWN_reg[101] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[101].NEUR_V_DOWN_reg[101]_0 ),
        .Q(NEUR_V_DOWN[101]),
        .R(1'b0));
  FDRE \genblk2[101].NEUR_V_UP_reg[101] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[101].NEUR_V_UP_reg[101]_0 ),
        .Q(NEUR_V_UP[101]),
        .R(1'b0));
  FDRE \genblk2[102].NEUR_V_DOWN_reg[102] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[102].NEUR_V_DOWN_reg[102]_0 ),
        .Q(NEUR_V_DOWN[102]),
        .R(1'b0));
  FDRE \genblk2[102].NEUR_V_UP_reg[102] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[102].NEUR_V_UP_reg[102]_0 ),
        .Q(NEUR_V_UP[102]),
        .R(1'b0));
  FDRE \genblk2[103].NEUR_V_DOWN_reg[103] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[103].NEUR_V_DOWN_reg[103]_0 ),
        .Q(NEUR_V_DOWN[103]),
        .R(1'b0));
  FDRE \genblk2[103].NEUR_V_UP_reg[103] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[103].NEUR_V_UP_reg[103]_0 ),
        .Q(NEUR_V_UP[103]),
        .R(1'b0));
  FDRE \genblk2[104].NEUR_V_DOWN_reg[104] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[104].NEUR_V_DOWN_reg[104]_0 ),
        .Q(NEUR_V_DOWN[104]),
        .R(1'b0));
  FDRE \genblk2[104].NEUR_V_UP_reg[104] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[104].NEUR_V_UP_reg[104]_0 ),
        .Q(NEUR_V_UP[104]),
        .R(1'b0));
  FDRE \genblk2[105].NEUR_V_DOWN_reg[105] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[105].NEUR_V_DOWN_reg[105]_0 ),
        .Q(NEUR_V_DOWN[105]),
        .R(1'b0));
  FDRE \genblk2[105].NEUR_V_UP_reg[105] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[105].NEUR_V_UP_reg[105]_0 ),
        .Q(NEUR_V_UP[105]),
        .R(1'b0));
  FDRE \genblk2[106].NEUR_V_DOWN_reg[106] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[106].NEUR_V_DOWN_reg[106]_0 ),
        .Q(NEUR_V_DOWN[106]),
        .R(1'b0));
  FDRE \genblk2[106].NEUR_V_UP_reg[106] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[106].NEUR_V_UP_reg[106]_0 ),
        .Q(NEUR_V_UP[106]),
        .R(1'b0));
  FDRE \genblk2[107].NEUR_V_DOWN_reg[107] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[107].NEUR_V_DOWN_reg[107]_0 ),
        .Q(NEUR_V_DOWN[107]),
        .R(1'b0));
  FDRE \genblk2[107].NEUR_V_UP_reg[107] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[107].NEUR_V_UP_reg[107]_0 ),
        .Q(NEUR_V_UP[107]),
        .R(1'b0));
  FDRE \genblk2[108].NEUR_V_DOWN_reg[108] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[108].NEUR_V_DOWN_reg[108]_0 ),
        .Q(NEUR_V_DOWN[108]),
        .R(1'b0));
  FDRE \genblk2[108].NEUR_V_UP_reg[108] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[108].NEUR_V_UP_reg[108]_0 ),
        .Q(NEUR_V_UP[108]),
        .R(1'b0));
  FDRE \genblk2[109].NEUR_V_DOWN_reg[109] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[109].NEUR_V_DOWN_reg[109]_0 ),
        .Q(NEUR_V_DOWN[109]),
        .R(1'b0));
  FDRE \genblk2[109].NEUR_V_UP_reg[109] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[109].NEUR_V_UP_reg[109]_0 ),
        .Q(NEUR_V_UP[109]),
        .R(1'b0));
  FDRE \genblk2[10].NEUR_V_DOWN_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[10].NEUR_V_DOWN_reg[10]_0 ),
        .Q(NEUR_V_DOWN[10]),
        .R(1'b0));
  FDRE \genblk2[10].NEUR_V_UP_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[10].NEUR_V_UP_reg[10]_0 ),
        .Q(NEUR_V_UP[10]),
        .R(1'b0));
  FDRE \genblk2[110].NEUR_V_DOWN_reg[110] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[110].NEUR_V_DOWN_reg[110]_0 ),
        .Q(NEUR_V_DOWN[110]),
        .R(1'b0));
  FDRE \genblk2[110].NEUR_V_UP_reg[110] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[110].NEUR_V_UP_reg[110]_0 ),
        .Q(NEUR_V_UP[110]),
        .R(1'b0));
  FDRE \genblk2[111].NEUR_V_DOWN_reg[111] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[111].NEUR_V_DOWN_reg[111]_0 ),
        .Q(NEUR_V_DOWN[111]),
        .R(1'b0));
  FDRE \genblk2[111].NEUR_V_UP_reg[111] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[111].NEUR_V_UP_reg[111]_0 ),
        .Q(NEUR_V_UP[111]),
        .R(1'b0));
  FDRE \genblk2[112].NEUR_V_DOWN_reg[112] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[112].NEUR_V_DOWN_reg[112]_0 ),
        .Q(NEUR_V_DOWN[112]),
        .R(1'b0));
  FDRE \genblk2[112].NEUR_V_UP_reg[112] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[112].NEUR_V_UP_reg[112]_0 ),
        .Q(NEUR_V_UP[112]),
        .R(1'b0));
  FDRE \genblk2[113].NEUR_V_DOWN_reg[113] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[113].NEUR_V_DOWN_reg[113]_0 ),
        .Q(NEUR_V_DOWN[113]),
        .R(1'b0));
  FDRE \genblk2[113].NEUR_V_UP_reg[113] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[113].NEUR_V_UP_reg[113]_0 ),
        .Q(NEUR_V_UP[113]),
        .R(1'b0));
  FDRE \genblk2[114].NEUR_V_DOWN_reg[114] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[114].NEUR_V_DOWN_reg[114]_0 ),
        .Q(NEUR_V_DOWN[114]),
        .R(1'b0));
  FDRE \genblk2[114].NEUR_V_UP_reg[114] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[114].NEUR_V_UP_reg[114]_0 ),
        .Q(NEUR_V_UP[114]),
        .R(1'b0));
  FDRE \genblk2[115].NEUR_V_DOWN_reg[115] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[115].NEUR_V_DOWN_reg[115]_0 ),
        .Q(NEUR_V_DOWN[115]),
        .R(1'b0));
  FDRE \genblk2[115].NEUR_V_UP_reg[115] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[115].NEUR_V_UP_reg[115]_0 ),
        .Q(NEUR_V_UP[115]),
        .R(1'b0));
  FDRE \genblk2[116].NEUR_V_DOWN_reg[116] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[116].NEUR_V_DOWN_reg[116]_0 ),
        .Q(NEUR_V_DOWN[116]),
        .R(1'b0));
  FDRE \genblk2[116].NEUR_V_UP_reg[116] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[116].NEUR_V_UP_reg[116]_0 ),
        .Q(NEUR_V_UP[116]),
        .R(1'b0));
  FDRE \genblk2[117].NEUR_V_DOWN_reg[117] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[117].NEUR_V_DOWN_reg[117]_0 ),
        .Q(NEUR_V_DOWN[117]),
        .R(1'b0));
  FDRE \genblk2[117].NEUR_V_UP_reg[117] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[117].NEUR_V_UP_reg[117]_0 ),
        .Q(NEUR_V_UP[117]),
        .R(1'b0));
  FDRE \genblk2[118].NEUR_V_DOWN_reg[118] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[118].NEUR_V_DOWN_reg[118]_0 ),
        .Q(NEUR_V_DOWN[118]),
        .R(1'b0));
  FDRE \genblk2[118].NEUR_V_UP_reg[118] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[118].NEUR_V_UP_reg[118]_0 ),
        .Q(NEUR_V_UP[118]),
        .R(1'b0));
  FDRE \genblk2[119].NEUR_V_DOWN_reg[119] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[119].NEUR_V_DOWN_reg[119]_0 ),
        .Q(NEUR_V_DOWN[119]),
        .R(1'b0));
  FDRE \genblk2[119].NEUR_V_UP_reg[119] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[119].NEUR_V_UP_reg[119]_0 ),
        .Q(NEUR_V_UP[119]),
        .R(1'b0));
  FDRE \genblk2[11].NEUR_V_DOWN_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[11].NEUR_V_DOWN_reg[11]_0 ),
        .Q(NEUR_V_DOWN[11]),
        .R(1'b0));
  FDRE \genblk2[11].NEUR_V_UP_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[11].NEUR_V_UP_reg[11]_0 ),
        .Q(NEUR_V_UP[11]),
        .R(1'b0));
  FDRE \genblk2[120].NEUR_V_DOWN_reg[120] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[120].NEUR_V_DOWN_reg[120]_0 ),
        .Q(NEUR_V_DOWN[120]),
        .R(1'b0));
  FDRE \genblk2[120].NEUR_V_UP_reg[120] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[120].NEUR_V_UP_reg[120]_0 ),
        .Q(NEUR_V_UP[120]),
        .R(1'b0));
  FDRE \genblk2[121].NEUR_V_DOWN_reg[121] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[121].NEUR_V_DOWN_reg[121]_0 ),
        .Q(NEUR_V_DOWN[121]),
        .R(1'b0));
  FDRE \genblk2[121].NEUR_V_UP_reg[121] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[121].NEUR_V_UP_reg[121]_0 ),
        .Q(NEUR_V_UP[121]),
        .R(1'b0));
  FDRE \genblk2[122].NEUR_V_DOWN_reg[122] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[122].NEUR_V_DOWN_reg[122]_0 ),
        .Q(NEUR_V_DOWN[122]),
        .R(1'b0));
  FDRE \genblk2[122].NEUR_V_UP_reg[122] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[122].NEUR_V_UP_reg[122]_0 ),
        .Q(NEUR_V_UP[122]),
        .R(1'b0));
  FDRE \genblk2[123].NEUR_V_DOWN_reg[123] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[123].NEUR_V_DOWN_reg[123]_0 ),
        .Q(NEUR_V_DOWN[123]),
        .R(1'b0));
  FDRE \genblk2[123].NEUR_V_UP_reg[123] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[123].NEUR_V_UP_reg[123]_0 ),
        .Q(NEUR_V_UP[123]),
        .R(1'b0));
  FDRE \genblk2[124].NEUR_V_DOWN_reg[124] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[124].NEUR_V_DOWN_reg[124]_0 ),
        .Q(NEUR_V_DOWN[124]),
        .R(1'b0));
  FDRE \genblk2[124].NEUR_V_UP_reg[124] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[124].NEUR_V_UP_reg[124]_0 ),
        .Q(NEUR_V_UP[124]),
        .R(1'b0));
  FDRE \genblk2[125].NEUR_V_DOWN_reg[125] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[125].NEUR_V_DOWN_reg[125]_0 ),
        .Q(NEUR_V_DOWN[125]),
        .R(1'b0));
  FDRE \genblk2[125].NEUR_V_UP_reg[125] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[125].NEUR_V_UP_reg[125]_0 ),
        .Q(NEUR_V_UP[125]),
        .R(1'b0));
  FDRE \genblk2[126].NEUR_V_DOWN_reg[126] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[126].NEUR_V_DOWN_reg[126]_0 ),
        .Q(NEUR_V_DOWN[126]),
        .R(1'b0));
  FDRE \genblk2[126].NEUR_V_UP_reg[126] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[126].NEUR_V_UP_reg[126]_0 ),
        .Q(NEUR_V_UP[126]),
        .R(1'b0));
  FDRE \genblk2[127].NEUR_V_DOWN_reg[127] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[127].NEUR_V_DOWN_reg[127]_0 ),
        .Q(NEUR_V_DOWN[127]),
        .R(1'b0));
  FDRE \genblk2[127].NEUR_V_UP_reg[127] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[127].NEUR_V_UP_reg[127]_0 ),
        .Q(NEUR_V_UP[127]),
        .R(1'b0));
  FDRE \genblk2[128].NEUR_V_DOWN_reg[128] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[128].NEUR_V_DOWN_reg[128]_0 ),
        .Q(NEUR_V_DOWN[128]),
        .R(1'b0));
  FDRE \genblk2[128].NEUR_V_UP_reg[128] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[128].NEUR_V_UP_reg[128]_0 ),
        .Q(NEUR_V_UP[128]),
        .R(1'b0));
  FDRE \genblk2[129].NEUR_V_DOWN_reg[129] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[129].NEUR_V_DOWN_reg[129]_0 ),
        .Q(NEUR_V_DOWN[129]),
        .R(1'b0));
  FDRE \genblk2[129].NEUR_V_UP_reg[129] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[129].NEUR_V_UP_reg[129]_0 ),
        .Q(NEUR_V_UP[129]),
        .R(1'b0));
  FDRE \genblk2[12].NEUR_V_DOWN_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[12].NEUR_V_DOWN_reg[12]_0 ),
        .Q(NEUR_V_DOWN[12]),
        .R(1'b0));
  FDRE \genblk2[12].NEUR_V_UP_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[12].NEUR_V_UP_reg[12]_0 ),
        .Q(NEUR_V_UP[12]),
        .R(1'b0));
  FDRE \genblk2[130].NEUR_V_DOWN_reg[130] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[130].NEUR_V_DOWN_reg[130]_0 ),
        .Q(NEUR_V_DOWN[130]),
        .R(1'b0));
  FDRE \genblk2[130].NEUR_V_UP_reg[130] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[130].NEUR_V_UP_reg[130]_0 ),
        .Q(NEUR_V_UP[130]),
        .R(1'b0));
  FDRE \genblk2[131].NEUR_V_DOWN_reg[131] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[131].NEUR_V_DOWN_reg[131]_0 ),
        .Q(NEUR_V_DOWN[131]),
        .R(1'b0));
  FDRE \genblk2[131].NEUR_V_UP_reg[131] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[131].NEUR_V_UP_reg[131]_0 ),
        .Q(NEUR_V_UP[131]),
        .R(1'b0));
  FDRE \genblk2[132].NEUR_V_DOWN_reg[132] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[132].NEUR_V_DOWN_reg[132]_0 ),
        .Q(NEUR_V_DOWN[132]),
        .R(1'b0));
  FDRE \genblk2[132].NEUR_V_UP_reg[132] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[132].NEUR_V_UP_reg[132]_0 ),
        .Q(NEUR_V_UP[132]),
        .R(1'b0));
  FDRE \genblk2[133].NEUR_V_DOWN_reg[133] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[133].NEUR_V_DOWN_reg[133]_0 ),
        .Q(NEUR_V_DOWN[133]),
        .R(1'b0));
  FDRE \genblk2[133].NEUR_V_UP_reg[133] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[133].NEUR_V_UP_reg[133]_0 ),
        .Q(NEUR_V_UP[133]),
        .R(1'b0));
  FDRE \genblk2[134].NEUR_V_DOWN_reg[134] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[134].NEUR_V_DOWN_reg[134]_0 ),
        .Q(NEUR_V_DOWN[134]),
        .R(1'b0));
  FDRE \genblk2[134].NEUR_V_UP_reg[134] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[134].NEUR_V_UP_reg[134]_0 ),
        .Q(NEUR_V_UP[134]),
        .R(1'b0));
  FDRE \genblk2[135].NEUR_V_DOWN_reg[135] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[135].NEUR_V_DOWN_reg[135]_0 ),
        .Q(NEUR_V_DOWN[135]),
        .R(1'b0));
  FDRE \genblk2[135].NEUR_V_UP_reg[135] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[135].NEUR_V_UP_reg[135]_0 ),
        .Q(NEUR_V_UP[135]),
        .R(1'b0));
  FDRE \genblk2[136].NEUR_V_DOWN_reg[136] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[136].NEUR_V_DOWN_reg[136]_0 ),
        .Q(NEUR_V_DOWN[136]),
        .R(1'b0));
  FDRE \genblk2[136].NEUR_V_UP_reg[136] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[136].NEUR_V_UP_reg[136]_0 ),
        .Q(NEUR_V_UP[136]),
        .R(1'b0));
  FDRE \genblk2[137].NEUR_V_DOWN_reg[137] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[137].NEUR_V_DOWN_reg[137]_0 ),
        .Q(NEUR_V_DOWN[137]),
        .R(1'b0));
  FDRE \genblk2[137].NEUR_V_UP_reg[137] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[137].NEUR_V_UP_reg[137]_0 ),
        .Q(NEUR_V_UP[137]),
        .R(1'b0));
  FDRE \genblk2[138].NEUR_V_DOWN_reg[138] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[138].NEUR_V_DOWN_reg[138]_0 ),
        .Q(NEUR_V_DOWN[138]),
        .R(1'b0));
  FDRE \genblk2[138].NEUR_V_UP_reg[138] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[138].NEUR_V_UP_reg[138]_0 ),
        .Q(NEUR_V_UP[138]),
        .R(1'b0));
  FDRE \genblk2[139].NEUR_V_DOWN_reg[139] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[139].NEUR_V_DOWN_reg[139]_0 ),
        .Q(NEUR_V_DOWN[139]),
        .R(1'b0));
  FDRE \genblk2[139].NEUR_V_UP_reg[139] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[139].NEUR_V_UP_reg[139]_0 ),
        .Q(NEUR_V_UP[139]),
        .R(1'b0));
  FDRE \genblk2[13].NEUR_V_DOWN_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[13].NEUR_V_DOWN_reg[13]_0 ),
        .Q(NEUR_V_DOWN[13]),
        .R(1'b0));
  FDRE \genblk2[13].NEUR_V_UP_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[13].NEUR_V_UP_reg[13]_0 ),
        .Q(NEUR_V_UP[13]),
        .R(1'b0));
  FDRE \genblk2[140].NEUR_V_DOWN_reg[140] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[140].NEUR_V_DOWN_reg[140]_0 ),
        .Q(NEUR_V_DOWN[140]),
        .R(1'b0));
  FDRE \genblk2[140].NEUR_V_UP_reg[140] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[140].NEUR_V_UP_reg[140]_0 ),
        .Q(NEUR_V_UP[140]),
        .R(1'b0));
  FDRE \genblk2[141].NEUR_V_DOWN_reg[141] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[141].NEUR_V_DOWN_reg[141]_0 ),
        .Q(NEUR_V_DOWN[141]),
        .R(1'b0));
  FDRE \genblk2[141].NEUR_V_UP_reg[141] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[141].NEUR_V_UP_reg[141]_0 ),
        .Q(NEUR_V_UP[141]),
        .R(1'b0));
  FDRE \genblk2[142].NEUR_V_DOWN_reg[142] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[142].NEUR_V_DOWN_reg[142]_0 ),
        .Q(NEUR_V_DOWN[142]),
        .R(1'b0));
  FDRE \genblk2[142].NEUR_V_UP_reg[142] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[142].NEUR_V_UP_reg[142]_0 ),
        .Q(NEUR_V_UP[142]),
        .R(1'b0));
  FDRE \genblk2[143].NEUR_V_DOWN_reg[143] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[143].NEUR_V_DOWN_reg[143]_0 ),
        .Q(NEUR_V_DOWN[143]),
        .R(1'b0));
  FDRE \genblk2[143].NEUR_V_UP_reg[143] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[143].NEUR_V_UP_reg[143]_0 ),
        .Q(NEUR_V_UP[143]),
        .R(1'b0));
  FDRE \genblk2[144].NEUR_V_DOWN_reg[144] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[144].NEUR_V_DOWN_reg[144]_0 ),
        .Q(NEUR_V_DOWN[144]),
        .R(1'b0));
  FDRE \genblk2[144].NEUR_V_UP_reg[144] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[144].NEUR_V_UP_reg[144]_0 ),
        .Q(NEUR_V_UP[144]),
        .R(1'b0));
  FDRE \genblk2[145].NEUR_V_DOWN_reg[145] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[145].NEUR_V_DOWN_reg[145]_0 ),
        .Q(NEUR_V_DOWN[145]),
        .R(1'b0));
  FDRE \genblk2[145].NEUR_V_UP_reg[145] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[145].NEUR_V_UP_reg[145]_0 ),
        .Q(NEUR_V_UP[145]),
        .R(1'b0));
  FDRE \genblk2[146].NEUR_V_DOWN_reg[146] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[146].NEUR_V_DOWN_reg[146]_0 ),
        .Q(NEUR_V_DOWN[146]),
        .R(1'b0));
  FDRE \genblk2[146].NEUR_V_UP_reg[146] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[146].NEUR_V_UP_reg[146]_0 ),
        .Q(NEUR_V_UP[146]),
        .R(1'b0));
  FDRE \genblk2[147].NEUR_V_DOWN_reg[147] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[147].NEUR_V_DOWN_reg[147]_0 ),
        .Q(NEUR_V_DOWN[147]),
        .R(1'b0));
  FDRE \genblk2[147].NEUR_V_UP_reg[147] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[147].NEUR_V_UP_reg[147]_0 ),
        .Q(NEUR_V_UP[147]),
        .R(1'b0));
  FDRE \genblk2[148].NEUR_V_DOWN_reg[148] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[148].NEUR_V_DOWN_reg[148]_0 ),
        .Q(NEUR_V_DOWN[148]),
        .R(1'b0));
  FDRE \genblk2[148].NEUR_V_UP_reg[148] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[148].NEUR_V_UP_reg[148]_0 ),
        .Q(NEUR_V_UP[148]),
        .R(1'b0));
  FDRE \genblk2[149].NEUR_V_DOWN_reg[149] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[149].NEUR_V_DOWN_reg[149]_0 ),
        .Q(NEUR_V_DOWN[149]),
        .R(1'b0));
  FDRE \genblk2[149].NEUR_V_UP_reg[149] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[149].NEUR_V_UP_reg[149]_0 ),
        .Q(NEUR_V_UP[149]),
        .R(1'b0));
  FDRE \genblk2[14].NEUR_V_DOWN_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[14].NEUR_V_DOWN_reg[14]_0 ),
        .Q(NEUR_V_DOWN[14]),
        .R(1'b0));
  FDRE \genblk2[14].NEUR_V_UP_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[14].NEUR_V_UP_reg[14]_0 ),
        .Q(NEUR_V_UP[14]),
        .R(1'b0));
  FDRE \genblk2[150].NEUR_V_DOWN_reg[150] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[150].NEUR_V_DOWN_reg[150]_0 ),
        .Q(NEUR_V_DOWN[150]),
        .R(1'b0));
  FDRE \genblk2[150].NEUR_V_UP_reg[150] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[150].NEUR_V_UP_reg[150]_0 ),
        .Q(NEUR_V_UP[150]),
        .R(1'b0));
  FDRE \genblk2[151].NEUR_V_DOWN_reg[151] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[151].NEUR_V_DOWN_reg[151]_0 ),
        .Q(NEUR_V_DOWN[151]),
        .R(1'b0));
  FDRE \genblk2[151].NEUR_V_UP_reg[151] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[151].NEUR_V_UP_reg[151]_0 ),
        .Q(NEUR_V_UP[151]),
        .R(1'b0));
  FDRE \genblk2[152].NEUR_V_DOWN_reg[152] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[152].NEUR_V_DOWN_reg[152]_0 ),
        .Q(NEUR_V_DOWN[152]),
        .R(1'b0));
  FDRE \genblk2[152].NEUR_V_UP_reg[152] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[152].NEUR_V_UP_reg[152]_0 ),
        .Q(NEUR_V_UP[152]),
        .R(1'b0));
  FDRE \genblk2[153].NEUR_V_DOWN_reg[153] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[153].NEUR_V_DOWN_reg[153]_0 ),
        .Q(NEUR_V_DOWN[153]),
        .R(1'b0));
  FDRE \genblk2[153].NEUR_V_UP_reg[153] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[153].NEUR_V_UP_reg[153]_0 ),
        .Q(NEUR_V_UP[153]),
        .R(1'b0));
  FDRE \genblk2[154].NEUR_V_DOWN_reg[154] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[154].NEUR_V_DOWN_reg[154]_0 ),
        .Q(NEUR_V_DOWN[154]),
        .R(1'b0));
  FDRE \genblk2[154].NEUR_V_UP_reg[154] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[154].NEUR_V_UP_reg[154]_0 ),
        .Q(NEUR_V_UP[154]),
        .R(1'b0));
  FDRE \genblk2[155].NEUR_V_DOWN_reg[155] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[155].NEUR_V_DOWN_reg[155]_0 ),
        .Q(NEUR_V_DOWN[155]),
        .R(1'b0));
  FDRE \genblk2[155].NEUR_V_UP_reg[155] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[155].NEUR_V_UP_reg[155]_0 ),
        .Q(NEUR_V_UP[155]),
        .R(1'b0));
  FDRE \genblk2[156].NEUR_V_DOWN_reg[156] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[156].NEUR_V_DOWN_reg[156]_0 ),
        .Q(NEUR_V_DOWN[156]),
        .R(1'b0));
  FDRE \genblk2[156].NEUR_V_UP_reg[156] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[156].NEUR_V_UP_reg[156]_0 ),
        .Q(NEUR_V_UP[156]),
        .R(1'b0));
  FDRE \genblk2[157].NEUR_V_DOWN_reg[157] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[157].NEUR_V_DOWN_reg[157]_0 ),
        .Q(NEUR_V_DOWN[157]),
        .R(1'b0));
  FDRE \genblk2[157].NEUR_V_UP_reg[157] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[157].NEUR_V_UP_reg[157]_0 ),
        .Q(NEUR_V_UP[157]),
        .R(1'b0));
  FDRE \genblk2[158].NEUR_V_DOWN_reg[158] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[158].NEUR_V_DOWN_reg[158]_0 ),
        .Q(NEUR_V_DOWN[158]),
        .R(1'b0));
  FDRE \genblk2[158].NEUR_V_UP_reg[158] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[158].NEUR_V_UP_reg[158]_0 ),
        .Q(NEUR_V_UP[158]),
        .R(1'b0));
  FDRE \genblk2[159].NEUR_V_DOWN_reg[159] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[159].NEUR_V_DOWN_reg[159]_0 ),
        .Q(NEUR_V_DOWN[159]),
        .R(1'b0));
  FDRE \genblk2[159].NEUR_V_UP_reg[159] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[159].NEUR_V_UP_reg[159]_0 ),
        .Q(NEUR_V_UP[159]),
        .R(1'b0));
  FDRE \genblk2[15].NEUR_V_DOWN_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[15].NEUR_V_DOWN_reg[15]_0 ),
        .Q(NEUR_V_DOWN[15]),
        .R(1'b0));
  FDRE \genblk2[15].NEUR_V_UP_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[15].NEUR_V_UP_reg[15]_0 ),
        .Q(NEUR_V_UP[15]),
        .R(1'b0));
  FDRE \genblk2[160].NEUR_V_DOWN_reg[160] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[160].NEUR_V_DOWN_reg[160]_0 ),
        .Q(NEUR_V_DOWN[160]),
        .R(1'b0));
  FDRE \genblk2[160].NEUR_V_UP_reg[160] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[160].NEUR_V_UP_reg[160]_0 ),
        .Q(NEUR_V_UP[160]),
        .R(1'b0));
  FDRE \genblk2[161].NEUR_V_DOWN_reg[161] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[161].NEUR_V_DOWN_reg[161]_0 ),
        .Q(NEUR_V_DOWN[161]),
        .R(1'b0));
  FDRE \genblk2[161].NEUR_V_UP_reg[161] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[161].NEUR_V_UP_reg[161]_0 ),
        .Q(NEUR_V_UP[161]),
        .R(1'b0));
  FDRE \genblk2[162].NEUR_V_DOWN_reg[162] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[162].NEUR_V_DOWN_reg[162]_0 ),
        .Q(NEUR_V_DOWN[162]),
        .R(1'b0));
  FDRE \genblk2[162].NEUR_V_UP_reg[162] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[162].NEUR_V_UP_reg[162]_0 ),
        .Q(NEUR_V_UP[162]),
        .R(1'b0));
  FDRE \genblk2[163].NEUR_V_DOWN_reg[163] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[163].NEUR_V_DOWN_reg[163]_0 ),
        .Q(NEUR_V_DOWN[163]),
        .R(1'b0));
  FDRE \genblk2[163].NEUR_V_UP_reg[163] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[163].NEUR_V_UP_reg[163]_0 ),
        .Q(NEUR_V_UP[163]),
        .R(1'b0));
  FDRE \genblk2[164].NEUR_V_DOWN_reg[164] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[164].NEUR_V_DOWN_reg[164]_0 ),
        .Q(NEUR_V_DOWN[164]),
        .R(1'b0));
  FDRE \genblk2[164].NEUR_V_UP_reg[164] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[164].NEUR_V_UP_reg[164]_0 ),
        .Q(NEUR_V_UP[164]),
        .R(1'b0));
  FDRE \genblk2[165].NEUR_V_DOWN_reg[165] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[165].NEUR_V_DOWN_reg[165]_0 ),
        .Q(NEUR_V_DOWN[165]),
        .R(1'b0));
  FDRE \genblk2[165].NEUR_V_UP_reg[165] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[165].NEUR_V_UP_reg[165]_0 ),
        .Q(NEUR_V_UP[165]),
        .R(1'b0));
  FDRE \genblk2[166].NEUR_V_DOWN_reg[166] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[166].NEUR_V_DOWN_reg[166]_0 ),
        .Q(NEUR_V_DOWN[166]),
        .R(1'b0));
  FDRE \genblk2[166].NEUR_V_UP_reg[166] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[166].NEUR_V_UP_reg[166]_0 ),
        .Q(NEUR_V_UP[166]),
        .R(1'b0));
  FDRE \genblk2[167].NEUR_V_DOWN_reg[167] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[167].NEUR_V_DOWN_reg[167]_0 ),
        .Q(NEUR_V_DOWN[167]),
        .R(1'b0));
  FDRE \genblk2[167].NEUR_V_UP_reg[167] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[167].NEUR_V_UP_reg[167]_0 ),
        .Q(NEUR_V_UP[167]),
        .R(1'b0));
  FDRE \genblk2[168].NEUR_V_DOWN_reg[168] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[168].NEUR_V_DOWN_reg[168]_0 ),
        .Q(NEUR_V_DOWN[168]),
        .R(1'b0));
  FDRE \genblk2[168].NEUR_V_UP_reg[168] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[168].NEUR_V_UP_reg[168]_0 ),
        .Q(NEUR_V_UP[168]),
        .R(1'b0));
  FDRE \genblk2[169].NEUR_V_DOWN_reg[169] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[169].NEUR_V_DOWN_reg[169]_0 ),
        .Q(NEUR_V_DOWN[169]),
        .R(1'b0));
  FDRE \genblk2[169].NEUR_V_UP_reg[169] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[169].NEUR_V_UP_reg[169]_0 ),
        .Q(NEUR_V_UP[169]),
        .R(1'b0));
  FDRE \genblk2[16].NEUR_V_DOWN_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[16].NEUR_V_DOWN_reg[16]_0 ),
        .Q(NEUR_V_DOWN[16]),
        .R(1'b0));
  FDRE \genblk2[16].NEUR_V_UP_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[16].NEUR_V_UP_reg[16]_0 ),
        .Q(NEUR_V_UP[16]),
        .R(1'b0));
  FDRE \genblk2[170].NEUR_V_DOWN_reg[170] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[170].NEUR_V_DOWN_reg[170]_0 ),
        .Q(NEUR_V_DOWN[170]),
        .R(1'b0));
  FDRE \genblk2[170].NEUR_V_UP_reg[170] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[170].NEUR_V_UP_reg[170]_0 ),
        .Q(NEUR_V_UP[170]),
        .R(1'b0));
  FDRE \genblk2[171].NEUR_V_DOWN_reg[171] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[171].NEUR_V_DOWN_reg[171]_0 ),
        .Q(NEUR_V_DOWN[171]),
        .R(1'b0));
  FDRE \genblk2[171].NEUR_V_UP_reg[171] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[171].NEUR_V_UP_reg[171]_0 ),
        .Q(NEUR_V_UP[171]),
        .R(1'b0));
  FDRE \genblk2[172].NEUR_V_DOWN_reg[172] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[172].NEUR_V_DOWN_reg[172]_0 ),
        .Q(NEUR_V_DOWN[172]),
        .R(1'b0));
  FDRE \genblk2[172].NEUR_V_UP_reg[172] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[172].NEUR_V_UP_reg[172]_0 ),
        .Q(NEUR_V_UP[172]),
        .R(1'b0));
  FDRE \genblk2[173].NEUR_V_DOWN_reg[173] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[173].NEUR_V_DOWN_reg[173]_0 ),
        .Q(NEUR_V_DOWN[173]),
        .R(1'b0));
  FDRE \genblk2[173].NEUR_V_UP_reg[173] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[173].NEUR_V_UP_reg[173]_0 ),
        .Q(NEUR_V_UP[173]),
        .R(1'b0));
  FDRE \genblk2[174].NEUR_V_DOWN_reg[174] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[174].NEUR_V_DOWN_reg[174]_0 ),
        .Q(NEUR_V_DOWN[174]),
        .R(1'b0));
  FDRE \genblk2[174].NEUR_V_UP_reg[174] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[174].NEUR_V_UP_reg[174]_0 ),
        .Q(NEUR_V_UP[174]),
        .R(1'b0));
  FDRE \genblk2[175].NEUR_V_DOWN_reg[175] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[175].NEUR_V_DOWN_reg[175]_0 ),
        .Q(NEUR_V_DOWN[175]),
        .R(1'b0));
  FDRE \genblk2[175].NEUR_V_UP_reg[175] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[175].NEUR_V_UP_reg[175]_0 ),
        .Q(NEUR_V_UP[175]),
        .R(1'b0));
  FDRE \genblk2[176].NEUR_V_DOWN_reg[176] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[176].NEUR_V_DOWN_reg[176]_0 ),
        .Q(NEUR_V_DOWN[176]),
        .R(1'b0));
  FDRE \genblk2[176].NEUR_V_UP_reg[176] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[176].NEUR_V_UP_reg[176]_0 ),
        .Q(NEUR_V_UP[176]),
        .R(1'b0));
  FDRE \genblk2[177].NEUR_V_DOWN_reg[177] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[177].NEUR_V_DOWN_reg[177]_0 ),
        .Q(NEUR_V_DOWN[177]),
        .R(1'b0));
  FDRE \genblk2[177].NEUR_V_UP_reg[177] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[177].NEUR_V_UP_reg[177]_0 ),
        .Q(NEUR_V_UP[177]),
        .R(1'b0));
  FDRE \genblk2[178].NEUR_V_DOWN_reg[178] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[178].NEUR_V_DOWN_reg[178]_0 ),
        .Q(NEUR_V_DOWN[178]),
        .R(1'b0));
  FDRE \genblk2[178].NEUR_V_UP_reg[178] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[178].NEUR_V_UP_reg[178]_0 ),
        .Q(NEUR_V_UP[178]),
        .R(1'b0));
  FDRE \genblk2[179].NEUR_V_DOWN_reg[179] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[179].NEUR_V_DOWN_reg[179]_0 ),
        .Q(NEUR_V_DOWN[179]),
        .R(1'b0));
  FDRE \genblk2[179].NEUR_V_UP_reg[179] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[179].NEUR_V_UP_reg[179]_0 ),
        .Q(NEUR_V_UP[179]),
        .R(1'b0));
  FDRE \genblk2[17].NEUR_V_DOWN_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[17].NEUR_V_DOWN_reg[17]_0 ),
        .Q(NEUR_V_DOWN[17]),
        .R(1'b0));
  FDRE \genblk2[17].NEUR_V_UP_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[17].NEUR_V_UP_reg[17]_0 ),
        .Q(NEUR_V_UP[17]),
        .R(1'b0));
  FDRE \genblk2[180].NEUR_V_DOWN_reg[180] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[180].NEUR_V_DOWN_reg[180]_0 ),
        .Q(NEUR_V_DOWN[180]),
        .R(1'b0));
  FDRE \genblk2[180].NEUR_V_UP_reg[180] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[180].NEUR_V_UP_reg[180]_0 ),
        .Q(NEUR_V_UP[180]),
        .R(1'b0));
  FDRE \genblk2[181].NEUR_V_DOWN_reg[181] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[181].NEUR_V_DOWN_reg[181]_0 ),
        .Q(NEUR_V_DOWN[181]),
        .R(1'b0));
  FDRE \genblk2[181].NEUR_V_UP_reg[181] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[181].NEUR_V_UP_reg[181]_0 ),
        .Q(NEUR_V_UP[181]),
        .R(1'b0));
  FDRE \genblk2[182].NEUR_V_DOWN_reg[182] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[182].NEUR_V_DOWN_reg[182]_0 ),
        .Q(NEUR_V_DOWN[182]),
        .R(1'b0));
  FDRE \genblk2[182].NEUR_V_UP_reg[182] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[182].NEUR_V_UP_reg[182]_0 ),
        .Q(NEUR_V_UP[182]),
        .R(1'b0));
  FDRE \genblk2[183].NEUR_V_DOWN_reg[183] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[183].NEUR_V_DOWN_reg[183]_0 ),
        .Q(NEUR_V_DOWN[183]),
        .R(1'b0));
  FDRE \genblk2[183].NEUR_V_UP_reg[183] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[183].NEUR_V_UP_reg[183]_0 ),
        .Q(NEUR_V_UP[183]),
        .R(1'b0));
  FDRE \genblk2[184].NEUR_V_DOWN_reg[184] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[184].NEUR_V_DOWN_reg[184]_0 ),
        .Q(NEUR_V_DOWN[184]),
        .R(1'b0));
  FDRE \genblk2[184].NEUR_V_UP_reg[184] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[184].NEUR_V_UP_reg[184]_0 ),
        .Q(NEUR_V_UP[184]),
        .R(1'b0));
  FDRE \genblk2[185].NEUR_V_DOWN_reg[185] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[185].NEUR_V_DOWN_reg[185]_0 ),
        .Q(NEUR_V_DOWN[185]),
        .R(1'b0));
  FDRE \genblk2[185].NEUR_V_UP_reg[185] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[185].NEUR_V_UP_reg[185]_0 ),
        .Q(NEUR_V_UP[185]),
        .R(1'b0));
  FDRE \genblk2[186].NEUR_V_DOWN_reg[186] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[186].NEUR_V_DOWN_reg[186]_0 ),
        .Q(NEUR_V_DOWN[186]),
        .R(1'b0));
  FDRE \genblk2[186].NEUR_V_UP_reg[186] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[186].NEUR_V_UP_reg[186]_0 ),
        .Q(NEUR_V_UP[186]),
        .R(1'b0));
  FDRE \genblk2[187].NEUR_V_DOWN_reg[187] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[187].NEUR_V_DOWN_reg[187]_0 ),
        .Q(NEUR_V_DOWN[187]),
        .R(1'b0));
  FDRE \genblk2[187].NEUR_V_UP_reg[187] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[187].NEUR_V_UP_reg[187]_0 ),
        .Q(NEUR_V_UP[187]),
        .R(1'b0));
  FDRE \genblk2[188].NEUR_V_DOWN_reg[188] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[188].NEUR_V_DOWN_reg[188]_0 ),
        .Q(NEUR_V_DOWN[188]),
        .R(1'b0));
  FDRE \genblk2[188].NEUR_V_UP_reg[188] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[188].NEUR_V_UP_reg[188]_0 ),
        .Q(NEUR_V_UP[188]),
        .R(1'b0));
  FDRE \genblk2[189].NEUR_V_DOWN_reg[189] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[189].NEUR_V_DOWN_reg[189]_0 ),
        .Q(NEUR_V_DOWN[189]),
        .R(1'b0));
  FDRE \genblk2[189].NEUR_V_UP_reg[189] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[189].NEUR_V_UP_reg[189]_0 ),
        .Q(NEUR_V_UP[189]),
        .R(1'b0));
  FDRE \genblk2[18].NEUR_V_DOWN_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[18].NEUR_V_DOWN_reg[18]_0 ),
        .Q(NEUR_V_DOWN[18]),
        .R(1'b0));
  FDRE \genblk2[18].NEUR_V_UP_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[18].NEUR_V_UP_reg[18]_0 ),
        .Q(NEUR_V_UP[18]),
        .R(1'b0));
  FDRE \genblk2[190].NEUR_V_DOWN_reg[190] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[190].NEUR_V_DOWN_reg[190]_0 ),
        .Q(NEUR_V_DOWN[190]),
        .R(1'b0));
  FDRE \genblk2[190].NEUR_V_UP_reg[190] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[190].NEUR_V_UP_reg[190]_0 ),
        .Q(NEUR_V_UP[190]),
        .R(1'b0));
  FDRE \genblk2[191].NEUR_V_DOWN_reg[191] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[191].NEUR_V_DOWN_reg[191]_0 ),
        .Q(NEUR_V_DOWN[191]),
        .R(1'b0));
  FDRE \genblk2[191].NEUR_V_UP_reg[191] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[191].NEUR_V_UP_reg[191]_0 ),
        .Q(NEUR_V_UP[191]),
        .R(1'b0));
  FDRE \genblk2[192].NEUR_V_DOWN_reg[192] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[192].NEUR_V_DOWN_reg[192]_0 ),
        .Q(NEUR_V_DOWN[192]),
        .R(1'b0));
  FDRE \genblk2[192].NEUR_V_UP_reg[192] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[192].NEUR_V_UP_reg[192]_0 ),
        .Q(NEUR_V_UP[192]),
        .R(1'b0));
  FDRE \genblk2[193].NEUR_V_DOWN_reg[193] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[193].NEUR_V_DOWN_reg[193]_0 ),
        .Q(NEUR_V_DOWN[193]),
        .R(1'b0));
  FDRE \genblk2[193].NEUR_V_UP_reg[193] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[193].NEUR_V_UP_reg[193]_0 ),
        .Q(NEUR_V_UP[193]),
        .R(1'b0));
  FDRE \genblk2[194].NEUR_V_DOWN_reg[194] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[194].NEUR_V_DOWN_reg[194]_0 ),
        .Q(NEUR_V_DOWN[194]),
        .R(1'b0));
  FDRE \genblk2[194].NEUR_V_UP_reg[194] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[194].NEUR_V_UP_reg[194]_0 ),
        .Q(NEUR_V_UP[194]),
        .R(1'b0));
  FDRE \genblk2[195].NEUR_V_DOWN_reg[195] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[195].NEUR_V_DOWN_reg[195]_0 ),
        .Q(NEUR_V_DOWN[195]),
        .R(1'b0));
  FDRE \genblk2[195].NEUR_V_UP_reg[195] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[195].NEUR_V_UP_reg[195]_0 ),
        .Q(NEUR_V_UP[195]),
        .R(1'b0));
  FDRE \genblk2[196].NEUR_V_DOWN_reg[196] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[196].NEUR_V_DOWN_reg[196]_0 ),
        .Q(NEUR_V_DOWN[196]),
        .R(1'b0));
  FDRE \genblk2[196].NEUR_V_UP_reg[196] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[196].NEUR_V_UP_reg[196]_0 ),
        .Q(NEUR_V_UP[196]),
        .R(1'b0));
  FDRE \genblk2[197].NEUR_V_DOWN_reg[197] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[197].NEUR_V_DOWN_reg[197]_0 ),
        .Q(NEUR_V_DOWN[197]),
        .R(1'b0));
  FDRE \genblk2[197].NEUR_V_UP_reg[197] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[197].NEUR_V_UP_reg[197]_0 ),
        .Q(NEUR_V_UP[197]),
        .R(1'b0));
  FDRE \genblk2[198].NEUR_V_DOWN_reg[198] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[198].NEUR_V_DOWN_reg[198]_0 ),
        .Q(NEUR_V_DOWN[198]),
        .R(1'b0));
  FDRE \genblk2[198].NEUR_V_UP_reg[198] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[198].NEUR_V_UP_reg[198]_0 ),
        .Q(NEUR_V_UP[198]),
        .R(1'b0));
  FDRE \genblk2[199].NEUR_V_DOWN_reg[199] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[199].NEUR_V_DOWN_reg[199]_0 ),
        .Q(NEUR_V_DOWN[199]),
        .R(1'b0));
  FDRE \genblk2[199].NEUR_V_UP_reg[199] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[199].NEUR_V_UP_reg[199]_0 ),
        .Q(NEUR_V_UP[199]),
        .R(1'b0));
  FDRE \genblk2[19].NEUR_V_DOWN_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[19].NEUR_V_DOWN_reg[19]_0 ),
        .Q(NEUR_V_DOWN[19]),
        .R(1'b0));
  FDRE \genblk2[19].NEUR_V_UP_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[19].NEUR_V_UP_reg[19]_0 ),
        .Q(NEUR_V_UP[19]),
        .R(1'b0));
  FDRE \genblk2[1].NEUR_V_DOWN_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[1].NEUR_V_DOWN_reg[1]_0 ),
        .Q(NEUR_V_DOWN[1]),
        .R(1'b0));
  FDRE \genblk2[1].NEUR_V_UP_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[1].NEUR_V_UP_reg[1]_0 ),
        .Q(NEUR_V_UP[1]),
        .R(1'b0));
  FDRE \genblk2[200].NEUR_V_DOWN_reg[200] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[200].NEUR_V_DOWN_reg[200]_0 ),
        .Q(NEUR_V_DOWN[200]),
        .R(1'b0));
  FDRE \genblk2[200].NEUR_V_UP_reg[200] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[200].NEUR_V_UP_reg[200]_0 ),
        .Q(NEUR_V_UP[200]),
        .R(1'b0));
  FDRE \genblk2[201].NEUR_V_DOWN_reg[201] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[201].NEUR_V_DOWN_reg[201]_0 ),
        .Q(NEUR_V_DOWN[201]),
        .R(1'b0));
  FDRE \genblk2[201].NEUR_V_UP_reg[201] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[201].NEUR_V_UP_reg[201]_0 ),
        .Q(NEUR_V_UP[201]),
        .R(1'b0));
  FDRE \genblk2[202].NEUR_V_DOWN_reg[202] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[202].NEUR_V_DOWN_reg[202]_0 ),
        .Q(NEUR_V_DOWN[202]),
        .R(1'b0));
  FDRE \genblk2[202].NEUR_V_UP_reg[202] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[202].NEUR_V_UP_reg[202]_0 ),
        .Q(NEUR_V_UP[202]),
        .R(1'b0));
  FDRE \genblk2[203].NEUR_V_DOWN_reg[203] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[203].NEUR_V_DOWN_reg[203]_0 ),
        .Q(NEUR_V_DOWN[203]),
        .R(1'b0));
  FDRE \genblk2[203].NEUR_V_UP_reg[203] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[203].NEUR_V_UP_reg[203]_0 ),
        .Q(NEUR_V_UP[203]),
        .R(1'b0));
  FDRE \genblk2[204].NEUR_V_DOWN_reg[204] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[204].NEUR_V_DOWN_reg[204]_0 ),
        .Q(NEUR_V_DOWN[204]),
        .R(1'b0));
  FDRE \genblk2[204].NEUR_V_UP_reg[204] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[204].NEUR_V_UP_reg[204]_0 ),
        .Q(NEUR_V_UP[204]),
        .R(1'b0));
  FDRE \genblk2[205].NEUR_V_DOWN_reg[205] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[205].NEUR_V_DOWN_reg[205]_0 ),
        .Q(NEUR_V_DOWN[205]),
        .R(1'b0));
  FDRE \genblk2[205].NEUR_V_UP_reg[205] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[205].NEUR_V_UP_reg[205]_0 ),
        .Q(NEUR_V_UP[205]),
        .R(1'b0));
  FDRE \genblk2[206].NEUR_V_DOWN_reg[206] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[206].NEUR_V_DOWN_reg[206]_0 ),
        .Q(NEUR_V_DOWN[206]),
        .R(1'b0));
  FDRE \genblk2[206].NEUR_V_UP_reg[206] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[206].NEUR_V_UP_reg[206]_0 ),
        .Q(NEUR_V_UP[206]),
        .R(1'b0));
  FDRE \genblk2[207].NEUR_V_DOWN_reg[207] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[207].NEUR_V_DOWN_reg[207]_0 ),
        .Q(NEUR_V_DOWN[207]),
        .R(1'b0));
  FDRE \genblk2[207].NEUR_V_UP_reg[207] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[207].NEUR_V_UP_reg[207]_0 ),
        .Q(NEUR_V_UP[207]),
        .R(1'b0));
  FDRE \genblk2[208].NEUR_V_DOWN_reg[208] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[208].NEUR_V_DOWN_reg[208]_0 ),
        .Q(NEUR_V_DOWN[208]),
        .R(1'b0));
  FDRE \genblk2[208].NEUR_V_UP_reg[208] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[208].NEUR_V_UP_reg[208]_0 ),
        .Q(NEUR_V_UP[208]),
        .R(1'b0));
  FDRE \genblk2[209].NEUR_V_DOWN_reg[209] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[209].NEUR_V_DOWN_reg[209]_0 ),
        .Q(NEUR_V_DOWN[209]),
        .R(1'b0));
  FDRE \genblk2[209].NEUR_V_UP_reg[209] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[209].NEUR_V_UP_reg[209]_0 ),
        .Q(NEUR_V_UP[209]),
        .R(1'b0));
  FDRE \genblk2[20].NEUR_V_DOWN_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[20].NEUR_V_DOWN_reg[20]_0 ),
        .Q(NEUR_V_DOWN[20]),
        .R(1'b0));
  FDRE \genblk2[20].NEUR_V_UP_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[20].NEUR_V_UP_reg[20]_0 ),
        .Q(NEUR_V_UP[20]),
        .R(1'b0));
  FDRE \genblk2[210].NEUR_V_DOWN_reg[210] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[210].NEUR_V_DOWN_reg[210]_0 ),
        .Q(NEUR_V_DOWN[210]),
        .R(1'b0));
  FDRE \genblk2[210].NEUR_V_UP_reg[210] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[210].NEUR_V_UP_reg[210]_0 ),
        .Q(NEUR_V_UP[210]),
        .R(1'b0));
  FDRE \genblk2[211].NEUR_V_DOWN_reg[211] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[211].NEUR_V_DOWN_reg[211]_0 ),
        .Q(NEUR_V_DOWN[211]),
        .R(1'b0));
  FDRE \genblk2[211].NEUR_V_UP_reg[211] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[211].NEUR_V_UP_reg[211]_0 ),
        .Q(NEUR_V_UP[211]),
        .R(1'b0));
  FDRE \genblk2[212].NEUR_V_DOWN_reg[212] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[212].NEUR_V_DOWN_reg[212]_0 ),
        .Q(NEUR_V_DOWN[212]),
        .R(1'b0));
  FDRE \genblk2[212].NEUR_V_UP_reg[212] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[212].NEUR_V_UP_reg[212]_0 ),
        .Q(NEUR_V_UP[212]),
        .R(1'b0));
  FDRE \genblk2[213].NEUR_V_DOWN_reg[213] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[213].NEUR_V_DOWN_reg[213]_0 ),
        .Q(NEUR_V_DOWN[213]),
        .R(1'b0));
  FDRE \genblk2[213].NEUR_V_UP_reg[213] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[213].NEUR_V_UP_reg[213]_0 ),
        .Q(NEUR_V_UP[213]),
        .R(1'b0));
  FDRE \genblk2[214].NEUR_V_DOWN_reg[214] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[214].NEUR_V_DOWN_reg[214]_0 ),
        .Q(NEUR_V_DOWN[214]),
        .R(1'b0));
  FDRE \genblk2[214].NEUR_V_UP_reg[214] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[214].NEUR_V_UP_reg[214]_0 ),
        .Q(NEUR_V_UP[214]),
        .R(1'b0));
  FDRE \genblk2[215].NEUR_V_DOWN_reg[215] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[215].NEUR_V_DOWN_reg[215]_0 ),
        .Q(NEUR_V_DOWN[215]),
        .R(1'b0));
  FDRE \genblk2[215].NEUR_V_UP_reg[215] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[215].NEUR_V_UP_reg[215]_0 ),
        .Q(NEUR_V_UP[215]),
        .R(1'b0));
  FDRE \genblk2[216].NEUR_V_DOWN_reg[216] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[216].NEUR_V_DOWN_reg[216]_0 ),
        .Q(NEUR_V_DOWN[216]),
        .R(1'b0));
  FDRE \genblk2[216].NEUR_V_UP_reg[216] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[216].NEUR_V_UP_reg[216]_0 ),
        .Q(NEUR_V_UP[216]),
        .R(1'b0));
  FDRE \genblk2[217].NEUR_V_DOWN_reg[217] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[217].NEUR_V_DOWN_reg[217]_0 ),
        .Q(NEUR_V_DOWN[217]),
        .R(1'b0));
  FDRE \genblk2[217].NEUR_V_UP_reg[217] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[217].NEUR_V_UP_reg[217]_0 ),
        .Q(NEUR_V_UP[217]),
        .R(1'b0));
  FDRE \genblk2[218].NEUR_V_DOWN_reg[218] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[218].NEUR_V_DOWN_reg[218]_0 ),
        .Q(NEUR_V_DOWN[218]),
        .R(1'b0));
  FDRE \genblk2[218].NEUR_V_UP_reg[218] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[218].NEUR_V_UP_reg[218]_0 ),
        .Q(NEUR_V_UP[218]),
        .R(1'b0));
  FDRE \genblk2[219].NEUR_V_DOWN_reg[219] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[219].NEUR_V_DOWN_reg[219]_0 ),
        .Q(NEUR_V_DOWN[219]),
        .R(1'b0));
  FDRE \genblk2[219].NEUR_V_UP_reg[219] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[219].NEUR_V_UP_reg[219]_0 ),
        .Q(NEUR_V_UP[219]),
        .R(1'b0));
  FDRE \genblk2[21].NEUR_V_DOWN_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[21].NEUR_V_DOWN_reg[21]_0 ),
        .Q(NEUR_V_DOWN[21]),
        .R(1'b0));
  FDRE \genblk2[21].NEUR_V_UP_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[21].NEUR_V_UP_reg[21]_0 ),
        .Q(NEUR_V_UP[21]),
        .R(1'b0));
  FDRE \genblk2[220].NEUR_V_DOWN_reg[220] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[220].NEUR_V_DOWN_reg[220]_0 ),
        .Q(NEUR_V_DOWN[220]),
        .R(1'b0));
  FDRE \genblk2[220].NEUR_V_UP_reg[220] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[220].NEUR_V_UP_reg[220]_0 ),
        .Q(NEUR_V_UP[220]),
        .R(1'b0));
  FDRE \genblk2[221].NEUR_V_DOWN_reg[221] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[221].NEUR_V_DOWN_reg[221]_0 ),
        .Q(NEUR_V_DOWN[221]),
        .R(1'b0));
  FDRE \genblk2[221].NEUR_V_UP_reg[221] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[221].NEUR_V_UP_reg[221]_0 ),
        .Q(NEUR_V_UP[221]),
        .R(1'b0));
  FDRE \genblk2[222].NEUR_V_DOWN_reg[222] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[222].NEUR_V_DOWN_reg[222]_0 ),
        .Q(NEUR_V_DOWN[222]),
        .R(1'b0));
  FDRE \genblk2[222].NEUR_V_UP_reg[222] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[222].NEUR_V_UP_reg[222]_0 ),
        .Q(NEUR_V_UP[222]),
        .R(1'b0));
  FDRE \genblk2[223].NEUR_V_DOWN_reg[223] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[223].NEUR_V_DOWN_reg[223]_0 ),
        .Q(NEUR_V_DOWN[223]),
        .R(1'b0));
  FDRE \genblk2[223].NEUR_V_UP_reg[223] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[223].NEUR_V_UP_reg[223]_0 ),
        .Q(NEUR_V_UP[223]),
        .R(1'b0));
  FDRE \genblk2[224].NEUR_V_DOWN_reg[224] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[224].NEUR_V_DOWN_reg[224]_0 ),
        .Q(NEUR_V_DOWN[224]),
        .R(1'b0));
  FDRE \genblk2[224].NEUR_V_UP_reg[224] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[224].NEUR_V_UP_reg[224]_0 ),
        .Q(NEUR_V_UP[224]),
        .R(1'b0));
  FDRE \genblk2[225].NEUR_V_DOWN_reg[225] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[225].NEUR_V_DOWN_reg[225]_0 ),
        .Q(NEUR_V_DOWN[225]),
        .R(1'b0));
  FDRE \genblk2[225].NEUR_V_UP_reg[225] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[225].NEUR_V_UP_reg[225]_0 ),
        .Q(NEUR_V_UP[225]),
        .R(1'b0));
  FDRE \genblk2[226].NEUR_V_DOWN_reg[226] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[226].NEUR_V_DOWN_reg[226]_0 ),
        .Q(NEUR_V_DOWN[226]),
        .R(1'b0));
  FDRE \genblk2[226].NEUR_V_UP_reg[226] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[226].NEUR_V_UP_reg[226]_0 ),
        .Q(NEUR_V_UP[226]),
        .R(1'b0));
  FDRE \genblk2[227].NEUR_V_DOWN_reg[227] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[227].NEUR_V_DOWN_reg[227]_0 ),
        .Q(NEUR_V_DOWN[227]),
        .R(1'b0));
  FDRE \genblk2[227].NEUR_V_UP_reg[227] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[227].NEUR_V_UP_reg[227]_0 ),
        .Q(NEUR_V_UP[227]),
        .R(1'b0));
  FDRE \genblk2[228].NEUR_V_DOWN_reg[228] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[228].NEUR_V_DOWN_reg[228]_0 ),
        .Q(NEUR_V_DOWN[228]),
        .R(1'b0));
  FDRE \genblk2[228].NEUR_V_UP_reg[228] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[228].NEUR_V_UP_reg[228]_0 ),
        .Q(NEUR_V_UP[228]),
        .R(1'b0));
  FDRE \genblk2[229].NEUR_V_DOWN_reg[229] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[229].NEUR_V_DOWN_reg[229]_0 ),
        .Q(NEUR_V_DOWN[229]),
        .R(1'b0));
  FDRE \genblk2[229].NEUR_V_UP_reg[229] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[229].NEUR_V_UP_reg[229]_0 ),
        .Q(NEUR_V_UP[229]),
        .R(1'b0));
  FDRE \genblk2[22].NEUR_V_DOWN_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[22].NEUR_V_DOWN_reg[22]_0 ),
        .Q(NEUR_V_DOWN[22]),
        .R(1'b0));
  FDRE \genblk2[22].NEUR_V_UP_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[22].NEUR_V_UP_reg[22]_0 ),
        .Q(NEUR_V_UP[22]),
        .R(1'b0));
  FDRE \genblk2[230].NEUR_V_DOWN_reg[230] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[230].NEUR_V_DOWN_reg[230]_0 ),
        .Q(NEUR_V_DOWN[230]),
        .R(1'b0));
  FDRE \genblk2[230].NEUR_V_UP_reg[230] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[230].NEUR_V_UP_reg[230]_0 ),
        .Q(NEUR_V_UP[230]),
        .R(1'b0));
  FDRE \genblk2[231].NEUR_V_DOWN_reg[231] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[231].NEUR_V_DOWN_reg[231]_0 ),
        .Q(NEUR_V_DOWN[231]),
        .R(1'b0));
  FDRE \genblk2[231].NEUR_V_UP_reg[231] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[231].NEUR_V_UP_reg[231]_0 ),
        .Q(NEUR_V_UP[231]),
        .R(1'b0));
  FDRE \genblk2[232].NEUR_V_DOWN_reg[232] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[232].NEUR_V_DOWN_reg[232]_0 ),
        .Q(NEUR_V_DOWN[232]),
        .R(1'b0));
  FDRE \genblk2[232].NEUR_V_UP_reg[232] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[232].NEUR_V_UP_reg[232]_0 ),
        .Q(NEUR_V_UP[232]),
        .R(1'b0));
  FDRE \genblk2[233].NEUR_V_DOWN_reg[233] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[233].NEUR_V_DOWN_reg[233]_0 ),
        .Q(NEUR_V_DOWN[233]),
        .R(1'b0));
  FDRE \genblk2[233].NEUR_V_UP_reg[233] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[233].NEUR_V_UP_reg[233]_0 ),
        .Q(NEUR_V_UP[233]),
        .R(1'b0));
  FDRE \genblk2[234].NEUR_V_DOWN_reg[234] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[234].NEUR_V_DOWN_reg[234]_0 ),
        .Q(NEUR_V_DOWN[234]),
        .R(1'b0));
  FDRE \genblk2[234].NEUR_V_UP_reg[234] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[234].NEUR_V_UP_reg[234]_0 ),
        .Q(NEUR_V_UP[234]),
        .R(1'b0));
  FDRE \genblk2[235].NEUR_V_DOWN_reg[235] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[235].NEUR_V_DOWN_reg[235]_0 ),
        .Q(NEUR_V_DOWN[235]),
        .R(1'b0));
  FDRE \genblk2[235].NEUR_V_UP_reg[235] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[235].NEUR_V_UP_reg[235]_0 ),
        .Q(NEUR_V_UP[235]),
        .R(1'b0));
  FDRE \genblk2[236].NEUR_V_DOWN_reg[236] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[236].NEUR_V_DOWN_reg[236]_0 ),
        .Q(NEUR_V_DOWN[236]),
        .R(1'b0));
  FDRE \genblk2[236].NEUR_V_UP_reg[236] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[236].NEUR_V_UP_reg[236]_0 ),
        .Q(NEUR_V_UP[236]),
        .R(1'b0));
  FDRE \genblk2[237].NEUR_V_DOWN_reg[237] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[237].NEUR_V_DOWN_reg[237]_0 ),
        .Q(NEUR_V_DOWN[237]),
        .R(1'b0));
  FDRE \genblk2[237].NEUR_V_UP_reg[237] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[237].NEUR_V_UP_reg[237]_0 ),
        .Q(NEUR_V_UP[237]),
        .R(1'b0));
  FDRE \genblk2[238].NEUR_V_DOWN_reg[238] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[238].NEUR_V_DOWN_reg[238]_0 ),
        .Q(NEUR_V_DOWN[238]),
        .R(1'b0));
  FDRE \genblk2[238].NEUR_V_UP_reg[238] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[238].NEUR_V_UP_reg[238]_0 ),
        .Q(NEUR_V_UP[238]),
        .R(1'b0));
  FDRE \genblk2[239].NEUR_V_DOWN_reg[239] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[239].NEUR_V_DOWN_reg[239]_0 ),
        .Q(NEUR_V_DOWN[239]),
        .R(1'b0));
  FDRE \genblk2[239].NEUR_V_UP_reg[239] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[239].NEUR_V_UP_reg[239]_0 ),
        .Q(NEUR_V_UP[239]),
        .R(1'b0));
  FDRE \genblk2[23].NEUR_V_DOWN_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[23].NEUR_V_DOWN_reg[23]_0 ),
        .Q(NEUR_V_DOWN[23]),
        .R(1'b0));
  FDRE \genblk2[23].NEUR_V_UP_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[23].NEUR_V_UP_reg[23]_0 ),
        .Q(NEUR_V_UP[23]),
        .R(1'b0));
  FDRE \genblk2[240].NEUR_V_DOWN_reg[240] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[240].NEUR_V_DOWN_reg[240]_0 ),
        .Q(NEUR_V_DOWN[240]),
        .R(1'b0));
  FDRE \genblk2[240].NEUR_V_UP_reg[240] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[240].NEUR_V_UP_reg[240]_0 ),
        .Q(NEUR_V_UP[240]),
        .R(1'b0));
  FDRE \genblk2[241].NEUR_V_DOWN_reg[241] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[241].NEUR_V_DOWN_reg[241]_0 ),
        .Q(NEUR_V_DOWN[241]),
        .R(1'b0));
  FDRE \genblk2[241].NEUR_V_UP_reg[241] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[241].NEUR_V_UP_reg[241]_0 ),
        .Q(NEUR_V_UP[241]),
        .R(1'b0));
  FDRE \genblk2[242].NEUR_V_DOWN_reg[242] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[242].NEUR_V_DOWN_reg[242]_0 ),
        .Q(NEUR_V_DOWN[242]),
        .R(1'b0));
  FDRE \genblk2[242].NEUR_V_UP_reg[242] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[242].NEUR_V_UP_reg[242]_0 ),
        .Q(NEUR_V_UP[242]),
        .R(1'b0));
  FDRE \genblk2[243].NEUR_V_DOWN_reg[243] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[243].NEUR_V_DOWN_reg[243]_0 ),
        .Q(NEUR_V_DOWN[243]),
        .R(1'b0));
  FDRE \genblk2[243].NEUR_V_UP_reg[243] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[243].NEUR_V_UP_reg[243]_0 ),
        .Q(NEUR_V_UP[243]),
        .R(1'b0));
  FDRE \genblk2[244].NEUR_V_DOWN_reg[244] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[244].NEUR_V_DOWN_reg[244]_0 ),
        .Q(NEUR_V_DOWN[244]),
        .R(1'b0));
  FDRE \genblk2[244].NEUR_V_UP_reg[244] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[244].NEUR_V_UP_reg[244]_0 ),
        .Q(NEUR_V_UP[244]),
        .R(1'b0));
  FDRE \genblk2[245].NEUR_V_DOWN_reg[245] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[245].NEUR_V_DOWN_reg[245]_0 ),
        .Q(NEUR_V_DOWN[245]),
        .R(1'b0));
  FDRE \genblk2[245].NEUR_V_UP_reg[245] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[245].NEUR_V_UP_reg[245]_0 ),
        .Q(NEUR_V_UP[245]),
        .R(1'b0));
  FDRE \genblk2[246].NEUR_V_DOWN_reg[246] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[246].NEUR_V_DOWN_reg[246]_0 ),
        .Q(NEUR_V_DOWN[246]),
        .R(1'b0));
  FDRE \genblk2[246].NEUR_V_UP_reg[246] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[246].NEUR_V_UP_reg[246]_0 ),
        .Q(NEUR_V_UP[246]),
        .R(1'b0));
  FDRE \genblk2[247].NEUR_V_DOWN_reg[247] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[247].NEUR_V_DOWN_reg[247]_0 ),
        .Q(NEUR_V_DOWN[247]),
        .R(1'b0));
  FDRE \genblk2[247].NEUR_V_UP_reg[247] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[247].NEUR_V_UP_reg[247]_0 ),
        .Q(NEUR_V_UP[247]),
        .R(1'b0));
  FDRE \genblk2[248].NEUR_V_DOWN_reg[248] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[248].NEUR_V_DOWN_reg[248]_0 ),
        .Q(NEUR_V_DOWN[248]),
        .R(1'b0));
  FDRE \genblk2[248].NEUR_V_UP_reg[248] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[248].NEUR_V_UP_reg[248]_0 ),
        .Q(NEUR_V_UP[248]),
        .R(1'b0));
  FDRE \genblk2[249].NEUR_V_DOWN_reg[249] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[249].NEUR_V_DOWN_reg[249]_0 ),
        .Q(NEUR_V_DOWN[249]),
        .R(1'b0));
  FDRE \genblk2[249].NEUR_V_UP_reg[249] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[249].NEUR_V_UP_reg[249]_0 ),
        .Q(NEUR_V_UP[249]),
        .R(1'b0));
  FDRE \genblk2[24].NEUR_V_DOWN_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[24].NEUR_V_DOWN_reg[24]_0 ),
        .Q(NEUR_V_DOWN[24]),
        .R(1'b0));
  FDRE \genblk2[24].NEUR_V_UP_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[24].NEUR_V_UP_reg[24]_0 ),
        .Q(NEUR_V_UP[24]),
        .R(1'b0));
  FDRE \genblk2[250].NEUR_V_DOWN_reg[250] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[250].NEUR_V_DOWN_reg[250]_0 ),
        .Q(NEUR_V_DOWN[250]),
        .R(1'b0));
  FDRE \genblk2[250].NEUR_V_UP_reg[250] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[250].NEUR_V_UP_reg[250]_0 ),
        .Q(NEUR_V_UP[250]),
        .R(1'b0));
  FDRE \genblk2[251].NEUR_V_DOWN_reg[251] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[251].NEUR_V_DOWN_reg[251]_0 ),
        .Q(NEUR_V_DOWN[251]),
        .R(1'b0));
  FDRE \genblk2[251].NEUR_V_UP_reg[251] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[251].NEUR_V_UP_reg[251]_0 ),
        .Q(NEUR_V_UP[251]),
        .R(1'b0));
  FDRE \genblk2[252].NEUR_V_DOWN_reg[252] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[252].NEUR_V_DOWN_reg[252]_0 ),
        .Q(NEUR_V_DOWN[252]),
        .R(1'b0));
  FDRE \genblk2[252].NEUR_V_UP_reg[252] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[252].NEUR_V_UP_reg[252]_0 ),
        .Q(NEUR_V_UP[252]),
        .R(1'b0));
  FDRE \genblk2[253].NEUR_V_DOWN_reg[253] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[253].NEUR_V_DOWN_reg[253]_0 ),
        .Q(NEUR_V_DOWN[253]),
        .R(1'b0));
  FDRE \genblk2[253].NEUR_V_UP_reg[253] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[253].NEUR_V_UP_reg[253]_0 ),
        .Q(NEUR_V_UP[253]),
        .R(1'b0));
  FDRE \genblk2[254].NEUR_V_DOWN_reg[254] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[254].NEUR_V_DOWN_reg[254]_0 ),
        .Q(NEUR_V_DOWN[254]),
        .R(1'b0));
  FDRE \genblk2[254].NEUR_V_UP_reg[254] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[254].NEUR_V_UP_reg[254]_0 ),
        .Q(NEUR_V_UP[254]),
        .R(1'b0));
  FDRE \genblk2[255].NEUR_V_DOWN_reg[255] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[255].NEUR_V_DOWN_reg[255]_0 ),
        .Q(NEUR_V_DOWN[255]),
        .R(1'b0));
  FDRE \genblk2[255].NEUR_V_UP_reg[255] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[255].NEUR_V_UP_reg[255]_0 ),
        .Q(NEUR_V_UP[255]),
        .R(1'b0));
  FDRE \genblk2[25].NEUR_V_DOWN_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[25].NEUR_V_DOWN_reg[25]_0 ),
        .Q(NEUR_V_DOWN[25]),
        .R(1'b0));
  FDRE \genblk2[25].NEUR_V_UP_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[25].NEUR_V_UP_reg[25]_0 ),
        .Q(NEUR_V_UP[25]),
        .R(1'b0));
  FDRE \genblk2[26].NEUR_V_DOWN_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[26].NEUR_V_DOWN_reg[26]_0 ),
        .Q(NEUR_V_DOWN[26]),
        .R(1'b0));
  FDRE \genblk2[26].NEUR_V_UP_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[26].NEUR_V_UP_reg[26]_0 ),
        .Q(NEUR_V_UP[26]),
        .R(1'b0));
  FDRE \genblk2[27].NEUR_V_DOWN_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[27].NEUR_V_DOWN_reg[27]_0 ),
        .Q(NEUR_V_DOWN[27]),
        .R(1'b0));
  FDRE \genblk2[27].NEUR_V_UP_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[27].NEUR_V_UP_reg[27]_0 ),
        .Q(NEUR_V_UP[27]),
        .R(1'b0));
  FDRE \genblk2[28].NEUR_V_DOWN_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[28].NEUR_V_DOWN_reg[28]_0 ),
        .Q(NEUR_V_DOWN[28]),
        .R(1'b0));
  FDRE \genblk2[28].NEUR_V_UP_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[28].NEUR_V_UP_reg[28]_0 ),
        .Q(NEUR_V_UP[28]),
        .R(1'b0));
  FDRE \genblk2[29].NEUR_V_DOWN_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[29].NEUR_V_DOWN_reg[29]_0 ),
        .Q(NEUR_V_DOWN[29]),
        .R(1'b0));
  FDRE \genblk2[29].NEUR_V_UP_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[29].NEUR_V_UP_reg[29]_0 ),
        .Q(NEUR_V_UP[29]),
        .R(1'b0));
  FDRE \genblk2[2].NEUR_V_DOWN_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[2].NEUR_V_DOWN_reg[2]_0 ),
        .Q(NEUR_V_DOWN[2]),
        .R(1'b0));
  FDRE \genblk2[2].NEUR_V_UP_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[2].NEUR_V_UP_reg[2]_0 ),
        .Q(NEUR_V_UP[2]),
        .R(1'b0));
  FDRE \genblk2[30].NEUR_V_DOWN_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[30].NEUR_V_DOWN_reg[30]_0 ),
        .Q(NEUR_V_DOWN[30]),
        .R(1'b0));
  FDRE \genblk2[30].NEUR_V_UP_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[30].NEUR_V_UP_reg[30]_0 ),
        .Q(NEUR_V_UP[30]),
        .R(1'b0));
  FDRE \genblk2[31].NEUR_V_DOWN_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[31].NEUR_V_DOWN_reg[31]_0 ),
        .Q(NEUR_V_DOWN[31]),
        .R(1'b0));
  FDRE \genblk2[31].NEUR_V_UP_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[31].NEUR_V_UP_reg[31]_0 ),
        .Q(NEUR_V_UP[31]),
        .R(1'b0));
  FDRE \genblk2[32].NEUR_V_DOWN_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[32].NEUR_V_DOWN_reg[32]_0 ),
        .Q(NEUR_V_DOWN[32]),
        .R(1'b0));
  FDRE \genblk2[32].NEUR_V_UP_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[32].NEUR_V_UP_reg[32]_0 ),
        .Q(NEUR_V_UP[32]),
        .R(1'b0));
  FDRE \genblk2[33].NEUR_V_DOWN_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[33].NEUR_V_DOWN_reg[33]_0 ),
        .Q(NEUR_V_DOWN[33]),
        .R(1'b0));
  FDRE \genblk2[33].NEUR_V_UP_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[33].NEUR_V_UP_reg[33]_0 ),
        .Q(NEUR_V_UP[33]),
        .R(1'b0));
  FDRE \genblk2[34].NEUR_V_DOWN_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[34].NEUR_V_DOWN_reg[34]_0 ),
        .Q(NEUR_V_DOWN[34]),
        .R(1'b0));
  FDRE \genblk2[34].NEUR_V_UP_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[34].NEUR_V_UP_reg[34]_0 ),
        .Q(NEUR_V_UP[34]),
        .R(1'b0));
  FDRE \genblk2[35].NEUR_V_DOWN_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[35].NEUR_V_DOWN_reg[35]_0 ),
        .Q(NEUR_V_DOWN[35]),
        .R(1'b0));
  FDRE \genblk2[35].NEUR_V_UP_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[35].NEUR_V_UP_reg[35]_0 ),
        .Q(NEUR_V_UP[35]),
        .R(1'b0));
  FDRE \genblk2[36].NEUR_V_DOWN_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[36].NEUR_V_DOWN_reg[36]_0 ),
        .Q(NEUR_V_DOWN[36]),
        .R(1'b0));
  FDRE \genblk2[36].NEUR_V_UP_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[36].NEUR_V_UP_reg[36]_0 ),
        .Q(NEUR_V_UP[36]),
        .R(1'b0));
  FDRE \genblk2[37].NEUR_V_DOWN_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[37].NEUR_V_DOWN_reg[37]_0 ),
        .Q(NEUR_V_DOWN[37]),
        .R(1'b0));
  FDRE \genblk2[37].NEUR_V_UP_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[37].NEUR_V_UP_reg[37]_0 ),
        .Q(NEUR_V_UP[37]),
        .R(1'b0));
  FDRE \genblk2[38].NEUR_V_DOWN_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[38].NEUR_V_DOWN_reg[38]_0 ),
        .Q(NEUR_V_DOWN[38]),
        .R(1'b0));
  FDRE \genblk2[38].NEUR_V_UP_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[38].NEUR_V_UP_reg[38]_0 ),
        .Q(NEUR_V_UP[38]),
        .R(1'b0));
  FDRE \genblk2[39].NEUR_V_DOWN_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[39].NEUR_V_DOWN_reg[39]_0 ),
        .Q(NEUR_V_DOWN[39]),
        .R(1'b0));
  FDRE \genblk2[39].NEUR_V_UP_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[39].NEUR_V_UP_reg[39]_0 ),
        .Q(NEUR_V_UP[39]),
        .R(1'b0));
  FDRE \genblk2[3].NEUR_V_DOWN_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[3].NEUR_V_DOWN_reg[3]_0 ),
        .Q(NEUR_V_DOWN[3]),
        .R(1'b0));
  FDRE \genblk2[3].NEUR_V_UP_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[3].NEUR_V_UP_reg[3]_0 ),
        .Q(NEUR_V_UP[3]),
        .R(1'b0));
  FDRE \genblk2[40].NEUR_V_DOWN_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[40].NEUR_V_DOWN_reg[40]_0 ),
        .Q(NEUR_V_DOWN[40]),
        .R(1'b0));
  FDRE \genblk2[40].NEUR_V_UP_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[40].NEUR_V_UP_reg[40]_0 ),
        .Q(NEUR_V_UP[40]),
        .R(1'b0));
  FDRE \genblk2[41].NEUR_V_DOWN_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[41].NEUR_V_DOWN_reg[41]_0 ),
        .Q(NEUR_V_DOWN[41]),
        .R(1'b0));
  FDRE \genblk2[41].NEUR_V_UP_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[41].NEUR_V_UP_reg[41]_0 ),
        .Q(NEUR_V_UP[41]),
        .R(1'b0));
  FDRE \genblk2[42].NEUR_V_DOWN_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[42].NEUR_V_DOWN_reg[42]_0 ),
        .Q(NEUR_V_DOWN[42]),
        .R(1'b0));
  FDRE \genblk2[42].NEUR_V_UP_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[42].NEUR_V_UP_reg[42]_0 ),
        .Q(NEUR_V_UP[42]),
        .R(1'b0));
  FDRE \genblk2[43].NEUR_V_DOWN_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[43].NEUR_V_DOWN_reg[43]_0 ),
        .Q(NEUR_V_DOWN[43]),
        .R(1'b0));
  FDRE \genblk2[43].NEUR_V_UP_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[43].NEUR_V_UP_reg[43]_0 ),
        .Q(NEUR_V_UP[43]),
        .R(1'b0));
  FDRE \genblk2[44].NEUR_V_DOWN_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[44].NEUR_V_DOWN_reg[44]_0 ),
        .Q(NEUR_V_DOWN[44]),
        .R(1'b0));
  FDRE \genblk2[44].NEUR_V_UP_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[44].NEUR_V_UP_reg[44]_0 ),
        .Q(NEUR_V_UP[44]),
        .R(1'b0));
  FDRE \genblk2[45].NEUR_V_DOWN_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[45].NEUR_V_DOWN_reg[45]_0 ),
        .Q(NEUR_V_DOWN[45]),
        .R(1'b0));
  FDRE \genblk2[45].NEUR_V_UP_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[45].NEUR_V_UP_reg[45]_0 ),
        .Q(NEUR_V_UP[45]),
        .R(1'b0));
  FDRE \genblk2[46].NEUR_V_DOWN_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[46].NEUR_V_DOWN_reg[46]_0 ),
        .Q(NEUR_V_DOWN[46]),
        .R(1'b0));
  FDRE \genblk2[46].NEUR_V_UP_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[46].NEUR_V_UP_reg[46]_0 ),
        .Q(NEUR_V_UP[46]),
        .R(1'b0));
  FDRE \genblk2[47].NEUR_V_DOWN_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[47].NEUR_V_DOWN_reg[47]_0 ),
        .Q(NEUR_V_DOWN[47]),
        .R(1'b0));
  FDRE \genblk2[47].NEUR_V_UP_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[47].NEUR_V_UP_reg[47]_0 ),
        .Q(NEUR_V_UP[47]),
        .R(1'b0));
  FDRE \genblk2[48].NEUR_V_DOWN_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[48].NEUR_V_DOWN_reg[48]_0 ),
        .Q(NEUR_V_DOWN[48]),
        .R(1'b0));
  FDRE \genblk2[48].NEUR_V_UP_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[48].NEUR_V_UP_reg[48]_0 ),
        .Q(NEUR_V_UP[48]),
        .R(1'b0));
  FDRE \genblk2[49].NEUR_V_DOWN_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[49].NEUR_V_DOWN_reg[49]_0 ),
        .Q(NEUR_V_DOWN[49]),
        .R(1'b0));
  FDRE \genblk2[49].NEUR_V_UP_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[49].NEUR_V_UP_reg[49]_0 ),
        .Q(NEUR_V_UP[49]),
        .R(1'b0));
  FDRE \genblk2[4].NEUR_V_DOWN_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[4].NEUR_V_DOWN_reg[4]_0 ),
        .Q(NEUR_V_DOWN[4]),
        .R(1'b0));
  FDRE \genblk2[4].NEUR_V_UP_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[4].NEUR_V_UP_reg[4]_0 ),
        .Q(NEUR_V_UP[4]),
        .R(1'b0));
  FDRE \genblk2[50].NEUR_V_DOWN_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[50].NEUR_V_DOWN_reg[50]_0 ),
        .Q(NEUR_V_DOWN[50]),
        .R(1'b0));
  FDRE \genblk2[50].NEUR_V_UP_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[50].NEUR_V_UP_reg[50]_0 ),
        .Q(NEUR_V_UP[50]),
        .R(1'b0));
  FDRE \genblk2[51].NEUR_V_DOWN_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[51].NEUR_V_DOWN_reg[51]_0 ),
        .Q(NEUR_V_DOWN[51]),
        .R(1'b0));
  FDRE \genblk2[51].NEUR_V_UP_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[51].NEUR_V_UP_reg[51]_0 ),
        .Q(NEUR_V_UP[51]),
        .R(1'b0));
  FDRE \genblk2[52].NEUR_V_DOWN_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[52].NEUR_V_DOWN_reg[52]_0 ),
        .Q(NEUR_V_DOWN[52]),
        .R(1'b0));
  FDRE \genblk2[52].NEUR_V_UP_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[52].NEUR_V_UP_reg[52]_0 ),
        .Q(NEUR_V_UP[52]),
        .R(1'b0));
  FDRE \genblk2[53].NEUR_V_DOWN_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[53].NEUR_V_DOWN_reg[53]_0 ),
        .Q(NEUR_V_DOWN[53]),
        .R(1'b0));
  FDRE \genblk2[53].NEUR_V_UP_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[53].NEUR_V_UP_reg[53]_0 ),
        .Q(NEUR_V_UP[53]),
        .R(1'b0));
  FDRE \genblk2[54].NEUR_V_DOWN_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[54].NEUR_V_DOWN_reg[54]_0 ),
        .Q(NEUR_V_DOWN[54]),
        .R(1'b0));
  FDRE \genblk2[54].NEUR_V_UP_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[54].NEUR_V_UP_reg[54]_0 ),
        .Q(NEUR_V_UP[54]),
        .R(1'b0));
  FDRE \genblk2[55].NEUR_V_DOWN_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[55].NEUR_V_DOWN_reg[55]_0 ),
        .Q(NEUR_V_DOWN[55]),
        .R(1'b0));
  FDRE \genblk2[55].NEUR_V_UP_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[55].NEUR_V_UP_reg[55]_0 ),
        .Q(NEUR_V_UP[55]),
        .R(1'b0));
  FDRE \genblk2[56].NEUR_V_DOWN_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[56].NEUR_V_DOWN_reg[56]_0 ),
        .Q(NEUR_V_DOWN[56]),
        .R(1'b0));
  FDRE \genblk2[56].NEUR_V_UP_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[56].NEUR_V_UP_reg[56]_0 ),
        .Q(NEUR_V_UP[56]),
        .R(1'b0));
  FDRE \genblk2[57].NEUR_V_DOWN_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[57].NEUR_V_DOWN_reg[57]_0 ),
        .Q(NEUR_V_DOWN[57]),
        .R(1'b0));
  FDRE \genblk2[57].NEUR_V_UP_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[57].NEUR_V_UP_reg[57]_0 ),
        .Q(NEUR_V_UP[57]),
        .R(1'b0));
  FDRE \genblk2[58].NEUR_V_DOWN_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[58].NEUR_V_DOWN_reg[58]_0 ),
        .Q(NEUR_V_DOWN[58]),
        .R(1'b0));
  FDRE \genblk2[58].NEUR_V_UP_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[58].NEUR_V_UP_reg[58]_0 ),
        .Q(NEUR_V_UP[58]),
        .R(1'b0));
  FDRE \genblk2[59].NEUR_V_DOWN_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[59].NEUR_V_DOWN_reg[59]_0 ),
        .Q(NEUR_V_DOWN[59]),
        .R(1'b0));
  FDRE \genblk2[59].NEUR_V_UP_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[59].NEUR_V_UP_reg[59]_0 ),
        .Q(NEUR_V_UP[59]),
        .R(1'b0));
  FDRE \genblk2[5].NEUR_V_DOWN_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[5].NEUR_V_DOWN_reg[5]_0 ),
        .Q(NEUR_V_DOWN[5]),
        .R(1'b0));
  FDRE \genblk2[5].NEUR_V_UP_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[5].NEUR_V_UP_reg[5]_0 ),
        .Q(NEUR_V_UP[5]),
        .R(1'b0));
  FDRE \genblk2[60].NEUR_V_DOWN_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[60].NEUR_V_DOWN_reg[60]_0 ),
        .Q(NEUR_V_DOWN[60]),
        .R(1'b0));
  FDRE \genblk2[60].NEUR_V_UP_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[60].NEUR_V_UP_reg[60]_0 ),
        .Q(NEUR_V_UP[60]),
        .R(1'b0));
  FDRE \genblk2[61].NEUR_V_DOWN_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[61].NEUR_V_DOWN_reg[61]_0 ),
        .Q(NEUR_V_DOWN[61]),
        .R(1'b0));
  FDRE \genblk2[61].NEUR_V_UP_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[61].NEUR_V_UP_reg[61]_0 ),
        .Q(NEUR_V_UP[61]),
        .R(1'b0));
  FDRE \genblk2[62].NEUR_V_DOWN_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[62].NEUR_V_DOWN_reg[62]_0 ),
        .Q(NEUR_V_DOWN[62]),
        .R(1'b0));
  FDRE \genblk2[62].NEUR_V_UP_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[62].NEUR_V_UP_reg[62]_0 ),
        .Q(NEUR_V_UP[62]),
        .R(1'b0));
  FDRE \genblk2[63].NEUR_V_DOWN_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[63].NEUR_V_DOWN_reg[63]_0 ),
        .Q(NEUR_V_DOWN[63]),
        .R(1'b0));
  FDRE \genblk2[63].NEUR_V_UP_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[63].NEUR_V_UP_reg[63]_0 ),
        .Q(NEUR_V_UP[63]),
        .R(1'b0));
  FDRE \genblk2[64].NEUR_V_DOWN_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[64].NEUR_V_DOWN_reg[64]_0 ),
        .Q(NEUR_V_DOWN[64]),
        .R(1'b0));
  FDRE \genblk2[64].NEUR_V_UP_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[64].NEUR_V_UP_reg[64]_0 ),
        .Q(NEUR_V_UP[64]),
        .R(1'b0));
  FDRE \genblk2[65].NEUR_V_DOWN_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[65].NEUR_V_DOWN_reg[65]_0 ),
        .Q(NEUR_V_DOWN[65]),
        .R(1'b0));
  FDRE \genblk2[65].NEUR_V_UP_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[65].NEUR_V_UP_reg[65]_0 ),
        .Q(NEUR_V_UP[65]),
        .R(1'b0));
  FDRE \genblk2[66].NEUR_V_DOWN_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[66].NEUR_V_DOWN_reg[66]_0 ),
        .Q(NEUR_V_DOWN[66]),
        .R(1'b0));
  FDRE \genblk2[66].NEUR_V_UP_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[66].NEUR_V_UP_reg[66]_0 ),
        .Q(NEUR_V_UP[66]),
        .R(1'b0));
  FDRE \genblk2[67].NEUR_V_DOWN_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[67].NEUR_V_DOWN_reg[67]_0 ),
        .Q(NEUR_V_DOWN[67]),
        .R(1'b0));
  FDRE \genblk2[67].NEUR_V_UP_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[67].NEUR_V_UP_reg[67]_0 ),
        .Q(NEUR_V_UP[67]),
        .R(1'b0));
  FDRE \genblk2[68].NEUR_V_DOWN_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[68].NEUR_V_DOWN_reg[68]_0 ),
        .Q(NEUR_V_DOWN[68]),
        .R(1'b0));
  FDRE \genblk2[68].NEUR_V_UP_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[68].NEUR_V_UP_reg[68]_0 ),
        .Q(NEUR_V_UP[68]),
        .R(1'b0));
  FDRE \genblk2[69].NEUR_V_DOWN_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[69].NEUR_V_DOWN_reg[69]_0 ),
        .Q(NEUR_V_DOWN[69]),
        .R(1'b0));
  FDRE \genblk2[69].NEUR_V_UP_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[69].NEUR_V_UP_reg[69]_0 ),
        .Q(NEUR_V_UP[69]),
        .R(1'b0));
  FDRE \genblk2[6].NEUR_V_DOWN_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[6].NEUR_V_DOWN_reg[6]_0 ),
        .Q(NEUR_V_DOWN[6]),
        .R(1'b0));
  FDRE \genblk2[6].NEUR_V_UP_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[6].NEUR_V_UP_reg[6]_0 ),
        .Q(NEUR_V_UP[6]),
        .R(1'b0));
  FDRE \genblk2[70].NEUR_V_DOWN_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[70].NEUR_V_DOWN_reg[70]_0 ),
        .Q(NEUR_V_DOWN[70]),
        .R(1'b0));
  FDRE \genblk2[70].NEUR_V_UP_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[70].NEUR_V_UP_reg[70]_0 ),
        .Q(NEUR_V_UP[70]),
        .R(1'b0));
  FDRE \genblk2[71].NEUR_V_DOWN_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[71].NEUR_V_DOWN_reg[71]_0 ),
        .Q(NEUR_V_DOWN[71]),
        .R(1'b0));
  FDRE \genblk2[71].NEUR_V_UP_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[71].NEUR_V_UP_reg[71]_0 ),
        .Q(NEUR_V_UP[71]),
        .R(1'b0));
  FDRE \genblk2[72].NEUR_V_DOWN_reg[72] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[72].NEUR_V_DOWN_reg[72]_0 ),
        .Q(NEUR_V_DOWN[72]),
        .R(1'b0));
  FDRE \genblk2[72].NEUR_V_UP_reg[72] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[72].NEUR_V_UP_reg[72]_0 ),
        .Q(NEUR_V_UP[72]),
        .R(1'b0));
  FDRE \genblk2[73].NEUR_V_DOWN_reg[73] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[73].NEUR_V_DOWN_reg[73]_0 ),
        .Q(NEUR_V_DOWN[73]),
        .R(1'b0));
  FDRE \genblk2[73].NEUR_V_UP_reg[73] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[73].NEUR_V_UP_reg[73]_0 ),
        .Q(NEUR_V_UP[73]),
        .R(1'b0));
  FDRE \genblk2[74].NEUR_V_DOWN_reg[74] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[74].NEUR_V_DOWN_reg[74]_0 ),
        .Q(NEUR_V_DOWN[74]),
        .R(1'b0));
  FDRE \genblk2[74].NEUR_V_UP_reg[74] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[74].NEUR_V_UP_reg[74]_0 ),
        .Q(NEUR_V_UP[74]),
        .R(1'b0));
  FDRE \genblk2[75].NEUR_V_DOWN_reg[75] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[75].NEUR_V_DOWN_reg[75]_0 ),
        .Q(NEUR_V_DOWN[75]),
        .R(1'b0));
  FDRE \genblk2[75].NEUR_V_UP_reg[75] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[75].NEUR_V_UP_reg[75]_0 ),
        .Q(NEUR_V_UP[75]),
        .R(1'b0));
  FDRE \genblk2[76].NEUR_V_DOWN_reg[76] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[76].NEUR_V_DOWN_reg[76]_0 ),
        .Q(NEUR_V_DOWN[76]),
        .R(1'b0));
  FDRE \genblk2[76].NEUR_V_UP_reg[76] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[76].NEUR_V_UP_reg[76]_0 ),
        .Q(NEUR_V_UP[76]),
        .R(1'b0));
  FDRE \genblk2[77].NEUR_V_DOWN_reg[77] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[77].NEUR_V_DOWN_reg[77]_0 ),
        .Q(NEUR_V_DOWN[77]),
        .R(1'b0));
  FDRE \genblk2[77].NEUR_V_UP_reg[77] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[77].NEUR_V_UP_reg[77]_0 ),
        .Q(NEUR_V_UP[77]),
        .R(1'b0));
  FDRE \genblk2[78].NEUR_V_DOWN_reg[78] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[78].NEUR_V_DOWN_reg[78]_0 ),
        .Q(NEUR_V_DOWN[78]),
        .R(1'b0));
  FDRE \genblk2[78].NEUR_V_UP_reg[78] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[78].NEUR_V_UP_reg[78]_0 ),
        .Q(NEUR_V_UP[78]),
        .R(1'b0));
  FDRE \genblk2[79].NEUR_V_DOWN_reg[79] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[79].NEUR_V_DOWN_reg[79]_0 ),
        .Q(NEUR_V_DOWN[79]),
        .R(1'b0));
  FDRE \genblk2[79].NEUR_V_UP_reg[79] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[79].NEUR_V_UP_reg[79]_0 ),
        .Q(NEUR_V_UP[79]),
        .R(1'b0));
  FDRE \genblk2[7].NEUR_V_DOWN_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[7].NEUR_V_DOWN_reg[7]_0 ),
        .Q(NEUR_V_DOWN[7]),
        .R(1'b0));
  FDRE \genblk2[7].NEUR_V_UP_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[7].NEUR_V_UP_reg[7]_0 ),
        .Q(NEUR_V_UP[7]),
        .R(1'b0));
  FDRE \genblk2[80].NEUR_V_DOWN_reg[80] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[80].NEUR_V_DOWN_reg[80]_0 ),
        .Q(NEUR_V_DOWN[80]),
        .R(1'b0));
  FDRE \genblk2[80].NEUR_V_UP_reg[80] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[80].NEUR_V_UP_reg[80]_0 ),
        .Q(NEUR_V_UP[80]),
        .R(1'b0));
  FDRE \genblk2[81].NEUR_V_DOWN_reg[81] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[81].NEUR_V_DOWN_reg[81]_0 ),
        .Q(NEUR_V_DOWN[81]),
        .R(1'b0));
  FDRE \genblk2[81].NEUR_V_UP_reg[81] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[81].NEUR_V_UP_reg[81]_0 ),
        .Q(NEUR_V_UP[81]),
        .R(1'b0));
  FDRE \genblk2[82].NEUR_V_DOWN_reg[82] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[82].NEUR_V_DOWN_reg[82]_0 ),
        .Q(NEUR_V_DOWN[82]),
        .R(1'b0));
  FDRE \genblk2[82].NEUR_V_UP_reg[82] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[82].NEUR_V_UP_reg[82]_0 ),
        .Q(NEUR_V_UP[82]),
        .R(1'b0));
  FDRE \genblk2[83].NEUR_V_DOWN_reg[83] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[83].NEUR_V_DOWN_reg[83]_0 ),
        .Q(NEUR_V_DOWN[83]),
        .R(1'b0));
  FDRE \genblk2[83].NEUR_V_UP_reg[83] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[83].NEUR_V_UP_reg[83]_0 ),
        .Q(NEUR_V_UP[83]),
        .R(1'b0));
  FDRE \genblk2[84].NEUR_V_DOWN_reg[84] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[84].NEUR_V_DOWN_reg[84]_0 ),
        .Q(NEUR_V_DOWN[84]),
        .R(1'b0));
  FDRE \genblk2[84].NEUR_V_UP_reg[84] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[84].NEUR_V_UP_reg[84]_0 ),
        .Q(NEUR_V_UP[84]),
        .R(1'b0));
  FDRE \genblk2[85].NEUR_V_DOWN_reg[85] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[85].NEUR_V_DOWN_reg[85]_0 ),
        .Q(NEUR_V_DOWN[85]),
        .R(1'b0));
  FDRE \genblk2[85].NEUR_V_UP_reg[85] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[85].NEUR_V_UP_reg[85]_0 ),
        .Q(NEUR_V_UP[85]),
        .R(1'b0));
  FDRE \genblk2[86].NEUR_V_DOWN_reg[86] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[86].NEUR_V_DOWN_reg[86]_0 ),
        .Q(NEUR_V_DOWN[86]),
        .R(1'b0));
  FDRE \genblk2[86].NEUR_V_UP_reg[86] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[86].NEUR_V_UP_reg[86]_0 ),
        .Q(NEUR_V_UP[86]),
        .R(1'b0));
  FDRE \genblk2[87].NEUR_V_DOWN_reg[87] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[87].NEUR_V_DOWN_reg[87]_0 ),
        .Q(NEUR_V_DOWN[87]),
        .R(1'b0));
  FDRE \genblk2[87].NEUR_V_UP_reg[87] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[87].NEUR_V_UP_reg[87]_0 ),
        .Q(NEUR_V_UP[87]),
        .R(1'b0));
  FDRE \genblk2[88].NEUR_V_DOWN_reg[88] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[88].NEUR_V_DOWN_reg[88]_0 ),
        .Q(NEUR_V_DOWN[88]),
        .R(1'b0));
  FDRE \genblk2[88].NEUR_V_UP_reg[88] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[88].NEUR_V_UP_reg[88]_0 ),
        .Q(NEUR_V_UP[88]),
        .R(1'b0));
  FDRE \genblk2[89].NEUR_V_DOWN_reg[89] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[89].NEUR_V_DOWN_reg[89]_0 ),
        .Q(NEUR_V_DOWN[89]),
        .R(1'b0));
  FDRE \genblk2[89].NEUR_V_UP_reg[89] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[89].NEUR_V_UP_reg[89]_0 ),
        .Q(NEUR_V_UP[89]),
        .R(1'b0));
  FDRE \genblk2[8].NEUR_V_DOWN_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[8].NEUR_V_DOWN_reg[8]_0 ),
        .Q(NEUR_V_DOWN[8]),
        .R(1'b0));
  FDRE \genblk2[8].NEUR_V_UP_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[8].NEUR_V_UP_reg[8]_0 ),
        .Q(NEUR_V_UP[8]),
        .R(1'b0));
  FDRE \genblk2[90].NEUR_V_DOWN_reg[90] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[90].NEUR_V_DOWN_reg[90]_0 ),
        .Q(NEUR_V_DOWN[90]),
        .R(1'b0));
  FDRE \genblk2[90].NEUR_V_UP_reg[90] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[90].NEUR_V_UP_reg[90]_0 ),
        .Q(NEUR_V_UP[90]),
        .R(1'b0));
  FDRE \genblk2[91].NEUR_V_DOWN_reg[91] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[91].NEUR_V_DOWN_reg[91]_0 ),
        .Q(NEUR_V_DOWN[91]),
        .R(1'b0));
  FDRE \genblk2[91].NEUR_V_UP_reg[91] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[91].NEUR_V_UP_reg[91]_0 ),
        .Q(NEUR_V_UP[91]),
        .R(1'b0));
  FDRE \genblk2[92].NEUR_V_DOWN_reg[92] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[92].NEUR_V_DOWN_reg[92]_0 ),
        .Q(NEUR_V_DOWN[92]),
        .R(1'b0));
  FDRE \genblk2[92].NEUR_V_UP_reg[92] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[92].NEUR_V_UP_reg[92]_0 ),
        .Q(NEUR_V_UP[92]),
        .R(1'b0));
  FDRE \genblk2[93].NEUR_V_DOWN_reg[93] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[93].NEUR_V_DOWN_reg[93]_0 ),
        .Q(NEUR_V_DOWN[93]),
        .R(1'b0));
  FDRE \genblk2[93].NEUR_V_UP_reg[93] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[93].NEUR_V_UP_reg[93]_0 ),
        .Q(NEUR_V_UP[93]),
        .R(1'b0));
  FDRE \genblk2[94].NEUR_V_DOWN_reg[94] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[94].NEUR_V_DOWN_reg[94]_0 ),
        .Q(NEUR_V_DOWN[94]),
        .R(1'b0));
  FDRE \genblk2[94].NEUR_V_UP_reg[94] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[94].NEUR_V_UP_reg[94]_0 ),
        .Q(NEUR_V_UP[94]),
        .R(1'b0));
  FDRE \genblk2[95].NEUR_V_DOWN_reg[95] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[95].NEUR_V_DOWN_reg[95]_0 ),
        .Q(NEUR_V_DOWN[95]),
        .R(1'b0));
  FDRE \genblk2[95].NEUR_V_UP_reg[95] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[95].NEUR_V_UP_reg[95]_0 ),
        .Q(NEUR_V_UP[95]),
        .R(1'b0));
  FDRE \genblk2[96].NEUR_V_DOWN_reg[96] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[96].NEUR_V_DOWN_reg[96]_0 ),
        .Q(NEUR_V_DOWN[96]),
        .R(1'b0));
  FDRE \genblk2[96].NEUR_V_UP_reg[96] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[96].NEUR_V_UP_reg[96]_0 ),
        .Q(NEUR_V_UP[96]),
        .R(1'b0));
  FDRE \genblk2[97].NEUR_V_DOWN_reg[97] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[97].NEUR_V_DOWN_reg[97]_0 ),
        .Q(NEUR_V_DOWN[97]),
        .R(1'b0));
  FDRE \genblk2[97].NEUR_V_UP_reg[97] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[97].NEUR_V_UP_reg[97]_0 ),
        .Q(NEUR_V_UP[97]),
        .R(1'b0));
  FDRE \genblk2[98].NEUR_V_DOWN_reg[98] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[98].NEUR_V_DOWN_reg[98]_0 ),
        .Q(NEUR_V_DOWN[98]),
        .R(1'b0));
  FDRE \genblk2[98].NEUR_V_UP_reg[98] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[98].NEUR_V_UP_reg[98]_0 ),
        .Q(NEUR_V_UP[98]),
        .R(1'b0));
  FDRE \genblk2[99].NEUR_V_DOWN_reg[99] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[99].NEUR_V_DOWN_reg[99]_0 ),
        .Q(NEUR_V_DOWN[99]),
        .R(1'b0));
  FDRE \genblk2[99].NEUR_V_UP_reg[99] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[99].NEUR_V_UP_reg[99]_0 ),
        .Q(NEUR_V_UP[99]),
        .R(1'b0));
  FDRE \genblk2[9].NEUR_V_DOWN_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[9].NEUR_V_DOWN_reg[9]_0 ),
        .Q(NEUR_V_DOWN[9]),
        .R(1'b0));
  FDRE \genblk2[9].NEUR_V_UP_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk2[9].NEUR_V_UP_reg[9]_0 ),
        .Q(NEUR_V_UP[9]),
        .R(1'b0));
  ODIN_design_ODIN_0_0_izh_neuron izh_neuron_0
       (.DI({SRAM_reg_0_i_94__0,neurarray_0_n_460,neurarray_0_n_461,neurarray_0_n_462}),
        .\FSM_sequential_state_reg[1] (izh_neuron_0_n_12),
        .\FSM_sequential_state_reg[1]_0 (izh_neuron_0_n_13),
        .\FSM_sequential_state_reg[1]_1 (izh_neuron_0_n_14),
        .\FSM_sequential_state_reg[1]_2 (izh_neuron_0_n_15),
        .\FSM_sequential_state_reg[1]_3 (izh_neuron_0_n_17),
        .\FSM_sequential_state_reg[1]_4 (izh_neuron_0_n_18),
        .\FSM_sequential_state_reg[1]_5 (izh_neuron_0_n_19),
        .\FSM_sequential_state_reg[1]_6 (izh_neuron_0_n_20),
        .O(O),
        .S({neurarray_0_n_477,neurarray_0_n_478,neurarray_0_n_479,neurarray_0_n_480}),
        .SRAM_reg_0(izh_neuron_0_n_16),
        .SRAM_reg_0_0(SRAM_reg_1_13),
        .SRAM_reg_0_1(SRAM_reg_1_43),
        .SRAM_reg_0_i_94__0({neurarray_0_n_456,neurarray_0_n_457,neurarray_0_n_458,neurarray_0_n_459}),
        .SRAM_reg_0_i_94__0_0({neurarray_0_n_481,neurarray_0_n_482,neurarray_0_n_483,neurarray_0_n_484}),
        .SRAM_reg_1(SRAM_reg_1),
        .SRAM_reg_1_0(SRAM_reg_1_0),
        .SRAM_reg_1_1(state_inacc_next00_in),
        .SRAM_reg_1_2({SRAM_reg_1_9[0],state_inacc_next0}),
        .SRAM_reg_1_3(SRAM_reg_1_9[4:1]),
        .SRAM_reg_1_i_112({neurarray_0_n_454,neurarray_0_n_455}),
        .SRAM_reg_1_i_112_0({neurarray_0_n_175,neurarray_0_n_176,neurarray_0_n_177}),
        .SRAM_reg_1_i_250(SRAM_reg_1_i_250),
        .SRAM_reg_1_i_250_0(neurarray_0_n_431),
        .SRAM_reg_1_i_250_1(SRAM_reg_1_i_250_0),
        .SRAM_reg_1_i_250_2(SRAM_reg_1_i_250_1),
        .SRAM_reg_1_i_250_3(SRAM_reg_1_i_250_2),
        .SRAM_reg_1_i_323({neurarray_0_n_468,neurarray_0_n_469,neurarray_0_n_470,neurarray_0_n_471}),
        .SRAM_reg_1_i_323_0({neurarray_0_n_485,neurarray_0_n_486,neurarray_0_n_487,neurarray_0_n_488}),
        .SRAM_reg_1_i_366({neurarray_0_n_466,neurarray_0_n_467}),
        .SRAM_reg_1_i_366_0({neurarray_0_n_178,neurarray_0_n_179,neurarray_0_n_180}),
        .SRAM_reg_1_i_371({neurarray_0_n_463,neurarray_0_n_464,neurarray_0_n_465,DI}),
        .SRAM_reg_1_i_371_0({neurarray_0_n_171,neurarray_0_n_172,neurarray_0_n_173,neurarray_0_n_174}),
        .event_inh(event_inh),
        .\neuron_state_monitor_samp[3]_i_28 (neurarray_0_n_430),
        .param_leak_en03_out(param_leak_en03_out));
  ODIN_design_ODIN_0_0_lif_neuron lif_neuron_0
       (.\AEROUT_ADDR[6]_i_12 ({neurarray_0_n_198,neurarray_0_n_199,neurarray_0_n_200,neurarray_0_n_201}),
        .\AEROUT_ADDR[6]_i_12_0 ({neurarray_0_n_223,neurarray_0_n_224,neurarray_0_n_225,neurarray_0_n_226}),
        .CO(state_core_next_i1),
        .DI({neurarray_0_n_211,neurarray_0_n_212,neurarray_0_n_213,neurarray_0_n_214}),
        .Qr({Qr[76:70],Qr[7:0]}),
        .S({neurarray_0_n_215,neurarray_0_n_216,neurarray_0_n_217,S}),
        .SRAM_reg_0(state_core_next_i10_in),
        .SRAM_reg_0_0(LIF_neuron_event_out),
        .SRAM_reg_0_1(\calcium_0/v_down_next2 ),
        .SRAM_reg_1(state_core_next_i11_in),
        .SRAM_reg_1_0({lif_neuron_0_n_5,lif_neuron_0_n_6,lif_neuron_0_n_7,lif_neuron_0_n_8}),
        .SRAM_reg_1_1({lif_neuron_0_n_9,lif_neuron_0_n_10,lif_neuron_0_n_11}),
        .SRAM_reg_1_2({neurarray_0_n_426,neurarray_0_n_427,neurarray_0_n_428,neurarray_0_n_429}),
        .SRAM_reg_1_3({neurarray_0_n_186,neurarray_0_n_187,neurarray_0_n_188,neurarray_0_n_189}),
        .\neuron_state_monitor_samp[2]_i_5 ({neurarray_0_n_204,neurarray_0_n_205,neurarray_0_n_206,neurarray_0_n_207}),
        .\neuron_state_monitor_samp[2]_i_5_0 ({neurarray_0_n_208,neurarray_0_n_209,\neuron_state_monitor_samp[2]_i_5 }),
        .\neuron_state_monitor_samp[7]_i_3 ({neurarray_0_n_446,neurarray_0_n_447,neurarray_0_n_448,neurarray_0_n_449}),
        .\neuron_state_monitor_samp[7]_i_3_0 ({neurarray_0_n_450,neurarray_0_n_451,neurarray_0_n_452,neurarray_0_n_453}));
  ODIN_design_ODIN_0_0_SRAM_256x128_wrapper neurarray_0
       (.ADDRARDADDR(ADDRARDADDR),
        .AEROUT_ADDR119_in(AEROUT_ADDR119_in),
        .\AEROUT_ADDR[6]_i_3_0 (\calcium_0/v_down_next2 ),
        .\AEROUT_ADDR_reg[0] (\AEROUT_ADDR_reg[0] ),
        .CLK(CLK),
        .CO(state_core_next_i1),
        .CTRL_AEROUT_POP_NEUR(CTRL_AEROUT_POP_NEUR),
        .CTRL_NEURMEM_CS(CTRL_NEURMEM_CS),
        .CTRL_NEURMEM_WE(CTRL_NEURMEM_WE),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .\CTRL_SPI_ADDR_reg[9] (\CTRL_SPI_ADDR_reg[9] ),
        .\CTRL_SPI_ADDR_reg[9]_0 (\CTRL_SPI_ADDR_reg[9]_0 ),
        .\CTRL_SPI_ADDR_reg[9]_1 (\CTRL_SPI_ADDR_reg[9]_1 ),
        .\CTRL_SPI_ADDR_reg[9]_2 (\CTRL_SPI_ADDR_reg[9]_2 ),
        .\CTRL_SPI_ADDR_reg[9]_3 (\CTRL_SPI_ADDR_reg[9]_3 ),
        .\CTRL_SPI_ADDR_reg[9]_4 (\CTRL_SPI_ADDR_reg[9]_4 ),
        .\CTRL_SPI_ADDR_reg[9]_5 (\CTRL_SPI_ADDR_reg[9]_5 ),
        .\CTRL_SPI_ADDR_reg[9]_6 (\CTRL_SPI_ADDR_reg[9]_6 ),
        .D(D),
        .DI({neurarray_0_n_211,neurarray_0_n_212,neurarray_0_n_213,neurarray_0_n_214}),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .\FSM_sequential_state_reg[0]_2 (\FSM_sequential_state_reg[0]_2 ),
        .\FSM_sequential_state_reg[0]_3 (\FSM_sequential_state_reg[0]_3 ),
        .\FSM_sequential_state_reg[0]_4 (\FSM_sequential_state_reg[0]_4 ),
        .\FSM_sequential_state_reg[0]_5 (\FSM_sequential_state_reg[0]_5 ),
        .\FSM_sequential_state_reg[0]_6 (\FSM_sequential_state_reg[0]_6 ),
        .\FSM_sequential_state_reg[0]_7 (\FSM_sequential_state_reg[0]_7 ),
        .\FSM_sequential_state_reg[0]_8 (\FSM_sequential_state_reg[0]_8 ),
        .NEUR_STATE_MONITOR(NEUR_STATE_MONITOR),
        .O(O),
        .Q(Q),
        .Qr(Qr),
        .RST_sync_reg(RST_sync_reg),
        .S({neurarray_0_n_215,neurarray_0_n_216,neurarray_0_n_217}),
        .SPI_AER_SRC_CTRL_nNEUR(SPI_AER_SRC_CTRL_nNEUR),
        .SPI_AER_SRC_CTRL_nNEUR_reg(SPI_AER_SRC_CTRL_nNEUR_reg),
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_GATE_ACTIVITY_sync_reg(SPI_GATE_ACTIVITY_sync_reg),
        .SPI_OPEN_LOOP_sync(SPI_OPEN_LOOP_sync),
        .SPI_OPEN_LOOP_sync_reg(SPI_OPEN_LOOP_sync_reg),
        .SPI_OPEN_LOOP_sync_reg_0(SPI_OPEN_LOOP_sync_reg_0),
        .SPI_OPEN_LOOP_sync_reg_1(SPI_OPEN_LOOP_sync_reg_1),
        .SPI_OPEN_LOOP_sync_reg_10(SPI_OPEN_LOOP_sync_reg_10),
        .SPI_OPEN_LOOP_sync_reg_11(SPI_OPEN_LOOP_sync_reg_11),
        .SPI_OPEN_LOOP_sync_reg_12(SPI_OPEN_LOOP_sync_reg_12),
        .SPI_OPEN_LOOP_sync_reg_13(SPI_OPEN_LOOP_sync_reg_13),
        .SPI_OPEN_LOOP_sync_reg_14(SPI_OPEN_LOOP_sync_reg_14),
        .SPI_OPEN_LOOP_sync_reg_15(SPI_OPEN_LOOP_sync_reg_15),
        .SPI_OPEN_LOOP_sync_reg_16(SPI_OPEN_LOOP_sync_reg_16),
        .SPI_OPEN_LOOP_sync_reg_17(SPI_OPEN_LOOP_sync_reg_17),
        .SPI_OPEN_LOOP_sync_reg_18(SPI_OPEN_LOOP_sync_reg_18),
        .SPI_OPEN_LOOP_sync_reg_19(SPI_OPEN_LOOP_sync_reg_19),
        .SPI_OPEN_LOOP_sync_reg_2(SPI_OPEN_LOOP_sync_reg_2),
        .SPI_OPEN_LOOP_sync_reg_20(SPI_OPEN_LOOP_sync_reg_20),
        .SPI_OPEN_LOOP_sync_reg_21(SPI_OPEN_LOOP_sync_reg_21),
        .SPI_OPEN_LOOP_sync_reg_22(SPI_OPEN_LOOP_sync_reg_22),
        .SPI_OPEN_LOOP_sync_reg_23(SPI_OPEN_LOOP_sync_reg_23),
        .SPI_OPEN_LOOP_sync_reg_24(SPI_OPEN_LOOP_sync_reg_24),
        .SPI_OPEN_LOOP_sync_reg_25(SPI_OPEN_LOOP_sync_reg_25),
        .SPI_OPEN_LOOP_sync_reg_26(SPI_OPEN_LOOP_sync_reg_26),
        .SPI_OPEN_LOOP_sync_reg_27(SPI_OPEN_LOOP_sync_reg_27),
        .SPI_OPEN_LOOP_sync_reg_28(SPI_OPEN_LOOP_sync_reg_28),
        .SPI_OPEN_LOOP_sync_reg_29(SPI_OPEN_LOOP_sync_reg_29),
        .SPI_OPEN_LOOP_sync_reg_3(SPI_OPEN_LOOP_sync_reg_3),
        .SPI_OPEN_LOOP_sync_reg_30(SPI_OPEN_LOOP_sync_reg_30),
        .SPI_OPEN_LOOP_sync_reg_4(SPI_OPEN_LOOP_sync_reg_4),
        .SPI_OPEN_LOOP_sync_reg_5(SPI_OPEN_LOOP_sync_reg_5),
        .SPI_OPEN_LOOP_sync_reg_6(SPI_OPEN_LOOP_sync_reg_6),
        .SPI_OPEN_LOOP_sync_reg_7(SPI_OPEN_LOOP_sync_reg_7),
        .SPI_OPEN_LOOP_sync_reg_8(SPI_OPEN_LOOP_sync_reg_8),
        .SPI_OPEN_LOOP_sync_reg_9(SPI_OPEN_LOOP_sync_reg_9),
        .SRAM_reg_0_0(SRAM_reg_0),
        .SRAM_reg_0_1(SRAM_reg_0_0),
        .SRAM_reg_0_10(SRAM_reg_0_10),
        .SRAM_reg_0_11(SRAM_reg_0_11),
        .SRAM_reg_0_12(SRAM_reg_0_12),
        .SRAM_reg_0_13(SRAM_reg_0_13),
        .SRAM_reg_0_14(SRAM_reg_0_14),
        .SRAM_reg_0_15(SRAM_reg_0_15),
        .SRAM_reg_0_16(SRAM_reg_0_16),
        .SRAM_reg_0_17(SRAM_reg_0_17),
        .SRAM_reg_0_18(SRAM_reg_0_18),
        .SRAM_reg_0_19(SRAM_reg_0_19),
        .SRAM_reg_0_2(SRAM_reg_0_1),
        .SRAM_reg_0_20(SRAM_reg_0_20),
        .SRAM_reg_0_21(SRAM_reg_0_21),
        .SRAM_reg_0_22(SRAM_reg_0_22),
        .SRAM_reg_0_23(SRAM_reg_0_23),
        .SRAM_reg_0_24(SRAM_reg_0_24),
        .SRAM_reg_0_25(SRAM_reg_0_2[3]),
        .SRAM_reg_0_26({neurarray_0_n_186,neurarray_0_n_187,neurarray_0_n_188,neurarray_0_n_189}),
        .SRAM_reg_0_27({neurarray_0_n_198,neurarray_0_n_199,neurarray_0_n_200,neurarray_0_n_201}),
        .SRAM_reg_0_28({neurarray_0_n_204,neurarray_0_n_205,neurarray_0_n_206,neurarray_0_n_207}),
        .SRAM_reg_0_29({neurarray_0_n_208,neurarray_0_n_209}),
        .SRAM_reg_0_3(SRAM_reg_0_3),
        .SRAM_reg_0_30(SRAM_reg_0_25),
        .SRAM_reg_0_31(SRAM_reg_0_26),
        .SRAM_reg_0_32({neurarray_0_n_223,neurarray_0_n_224,neurarray_0_n_225,neurarray_0_n_226}),
        .SRAM_reg_0_33(SRAM_reg_0_27),
        .SRAM_reg_0_34(SRAM_reg_0_28),
        .SRAM_reg_0_35(SRAM_reg_0_29),
        .SRAM_reg_0_36(SRAM_reg_0_30),
        .SRAM_reg_0_37(SRAM_reg_0_31),
        .SRAM_reg_0_38(SRAM_reg_0_32),
        .SRAM_reg_0_39(SRAM_reg_0_33),
        .SRAM_reg_0_4(SRAM_reg_0_4),
        .SRAM_reg_0_40(SRAM_reg_0_34),
        .SRAM_reg_0_41(SRAM_reg_0_2[0]),
        .SRAM_reg_0_42(SRAM_reg_0_35),
        .SRAM_reg_0_43(SRAM_reg_0_36),
        .SRAM_reg_0_44(SRAM_reg_0_37),
        .SRAM_reg_0_45(SRAM_reg_0_38),
        .SRAM_reg_0_46(SRAM_reg_0_39),
        .SRAM_reg_0_47(SRAM_reg_0_40),
        .SRAM_reg_0_48(SRAM_reg_0_41),
        .SRAM_reg_0_49(SRAM_reg_0_42),
        .SRAM_reg_0_5(SRAM_reg_0_5),
        .SRAM_reg_0_50(SRAM_reg_0_43),
        .SRAM_reg_0_51(SRAM_reg_0_44),
        .SRAM_reg_0_52(SRAM_reg_0_45),
        .SRAM_reg_0_53(SRAM_reg_0_46),
        .SRAM_reg_0_54(SRAM_reg_0_47),
        .SRAM_reg_0_55(SRAM_reg_0_48),
        .SRAM_reg_0_56({neurarray_0_n_426,neurarray_0_n_427,neurarray_0_n_428,neurarray_0_n_429}),
        .SRAM_reg_0_57(neurarray_0_n_430),
        .SRAM_reg_0_58(neurarray_0_n_431),
        .SRAM_reg_0_59(SRAM_reg_0_49),
        .SRAM_reg_0_6(SRAM_reg_0_6),
        .SRAM_reg_0_60(SRAM_reg_0_50),
        .SRAM_reg_0_61({neurarray_0_n_468,neurarray_0_n_469,neurarray_0_n_470,neurarray_0_n_471}),
        .SRAM_reg_0_62(SRAM_reg_0_51),
        .SRAM_reg_0_63(SRAM_reg_0_52),
        .SRAM_reg_0_64({neurarray_0_n_477,neurarray_0_n_478,neurarray_0_n_479,neurarray_0_n_480}),
        .SRAM_reg_0_65({neurarray_0_n_485,neurarray_0_n_486,neurarray_0_n_487,neurarray_0_n_488}),
        .SRAM_reg_0_66(SRAM_reg_0_53),
        .SRAM_reg_0_67(izh_neuron_0_n_13),
        .SRAM_reg_0_68(SRAM_reg_0_54),
        .SRAM_reg_0_69(izh_neuron_0_n_12),
        .SRAM_reg_0_7(SRAM_reg_0_7),
        .SRAM_reg_0_8(SRAM_reg_0_8),
        .SRAM_reg_0_9(SRAM_reg_0_9),
        .SRAM_reg_0_i_94__0(SRAM_reg_0_i_94__0_0),
        .SRAM_reg_1_0(SRAM_reg_0_2[1]),
        .SRAM_reg_1_1(SRAM_reg_0_2[2]),
        .SRAM_reg_1_10(SRAM_reg_1_6),
        .SRAM_reg_1_11(SRAM_reg_1_7),
        .SRAM_reg_1_12(SRAM_reg_1_8),
        .SRAM_reg_1_13(SRAM_reg_1_9),
        .SRAM_reg_1_14(SRAM_reg_1_10),
        .SRAM_reg_1_15(SRAM_reg_1_11),
        .SRAM_reg_1_16(SRAM_reg_1_12),
        .SRAM_reg_1_17({neurarray_0_n_446,neurarray_0_n_447,neurarray_0_n_448,neurarray_0_n_449}),
        .SRAM_reg_1_18({neurarray_0_n_450,neurarray_0_n_451,neurarray_0_n_452,neurarray_0_n_453}),
        .SRAM_reg_1_19({neurarray_0_n_454,neurarray_0_n_455}),
        .SRAM_reg_1_2(SRAM_reg_1_1),
        .SRAM_reg_1_20({neurarray_0_n_456,neurarray_0_n_457,neurarray_0_n_458,neurarray_0_n_459}),
        .SRAM_reg_1_21({neurarray_0_n_460,neurarray_0_n_461,neurarray_0_n_462}),
        .SRAM_reg_1_22({neurarray_0_n_463,neurarray_0_n_464,neurarray_0_n_465}),
        .SRAM_reg_1_23({neurarray_0_n_466,neurarray_0_n_467}),
        .SRAM_reg_1_24(state_inacc_next0),
        .SRAM_reg_1_25({neurarray_0_n_481,neurarray_0_n_482,neurarray_0_n_483,neurarray_0_n_484}),
        .SRAM_reg_1_26(SRAM_reg_1_13),
        .SRAM_reg_1_27(SRAM_reg_1_14),
        .SRAM_reg_1_28(SRAM_reg_1_15),
        .SRAM_reg_1_29(LIF_neuron_event_out),
        .SRAM_reg_1_3({neurarray_0_n_171,neurarray_0_n_172,neurarray_0_n_173,neurarray_0_n_174}),
        .SRAM_reg_1_30(SRAM_reg_1_16),
        .SRAM_reg_1_31(izh_neuron_0_n_15),
        .SRAM_reg_1_32(SRAM_reg_1_17),
        .SRAM_reg_1_33(izh_neuron_0_n_14),
        .SRAM_reg_1_34(SRAM_reg_1_18),
        .SRAM_reg_1_35(izh_neuron_0_n_18),
        .SRAM_reg_1_36(SRAM_reg_1_19),
        .SRAM_reg_1_37(izh_neuron_0_n_19),
        .SRAM_reg_1_38(SRAM_reg_1_20),
        .SRAM_reg_1_39(izh_neuron_0_n_17),
        .SRAM_reg_1_4({neurarray_0_n_175,neurarray_0_n_176,neurarray_0_n_177}),
        .SRAM_reg_1_40(SRAM_reg_1_21),
        .SRAM_reg_1_41(izh_neuron_0_n_20),
        .SRAM_reg_1_42(SRAM_reg_1_22),
        .SRAM_reg_1_43(SRAM_reg_1_23),
        .SRAM_reg_1_44(SRAM_reg_1_24),
        .SRAM_reg_1_45(SRAM_reg_1_25),
        .SRAM_reg_1_46(SRAM_reg_1_26),
        .SRAM_reg_1_47(SRAM_reg_1_27),
        .SRAM_reg_1_48(SRAM_reg_1_28),
        .SRAM_reg_1_49(SRAM_reg_1_29),
        .SRAM_reg_1_5({neurarray_0_n_178,neurarray_0_n_179,neurarray_0_n_180}),
        .SRAM_reg_1_50(SRAM_reg_1_30),
        .SRAM_reg_1_51(SRAM_reg_1_31),
        .SRAM_reg_1_52(SRAM_reg_1_32),
        .SRAM_reg_1_53(SRAM_reg_1_33),
        .SRAM_reg_1_54(SRAM_reg_1_34),
        .SRAM_reg_1_55(SRAM_reg_1_35),
        .SRAM_reg_1_56(SRAM_reg_1_36),
        .SRAM_reg_1_57(SRAM_reg_1_37),
        .SRAM_reg_1_58(SRAM_reg_1_38),
        .SRAM_reg_1_59(SRAM_reg_1_39),
        .SRAM_reg_1_6(SRAM_reg_1_2),
        .SRAM_reg_1_60(SRAM_reg_1_40),
        .SRAM_reg_1_61(SRAM_reg_1_41),
        .SRAM_reg_1_62(SRAM_reg_1_42),
        .SRAM_reg_1_63(SRAM_reg_1_43),
        .SRAM_reg_1_64(state_inacc_next00_in),
        .SRAM_reg_1_65(SRAM_reg_1_44),
        .SRAM_reg_1_66(SRAM_reg_1_45),
        .SRAM_reg_1_67(SRAM_reg_1_46),
        .SRAM_reg_1_68(SRAM_reg_1_47),
        .SRAM_reg_1_69(SRAM_reg_1_48),
        .SRAM_reg_1_7(SRAM_reg_1_3),
        .SRAM_reg_1_70(SRAM_reg_1_49),
        .SRAM_reg_1_71(SRAM_reg_1_50),
        .SRAM_reg_1_72(SRAM_reg_1_51),
        .SRAM_reg_1_73(SRAM_reg_1_52),
        .SRAM_reg_1_74(SRAM_reg_1_53),
        .SRAM_reg_1_75(SRAM_reg_1_54),
        .SRAM_reg_1_76(SRAM_reg_1_55),
        .SRAM_reg_1_77(SRAM_reg_1_56),
        .SRAM_reg_1_78(SRAM_reg_1_57),
        .SRAM_reg_1_79(SRAM_reg_1_58),
        .SRAM_reg_1_8(SRAM_reg_1_4),
        .SRAM_reg_1_80(SRAM_reg_1_59),
        .SRAM_reg_1_9(SRAM_reg_1_5),
        .SRAM_reg_1_i_130_0(SRAM_reg_1_i_130),
        .SRAM_reg_1_i_130_1(SRAM_reg_1_i_130_0),
        .SRAM_reg_1_i_130_2(SRAM_reg_1_i_130_1),
        .SRAM_reg_1_i_130_3(SRAM_reg_1_i_130_2),
        .SRAM_reg_1_i_249_0(SRAM_reg_1_i_249),
        .SRAM_reg_1_i_249_1(SRAM_reg_1_i_249_0),
        .SRAM_reg_1_i_249_2(SRAM_reg_1_i_249_1),
        .SRAM_reg_1_i_249_3(SRAM_reg_1_i_249_2),
        .empty_i_10__19_0(empty_i_10__19),
        .empty_i_10__4(empty_i_10__4),
        .empty_i_11__11(empty_i_11__11),
        .empty_i_14__1(empty_i_14__1),
        .empty_i_17__1_0(empty_i_17__1),
        .empty_i_3__30(empty_i_3__30),
        .empty_i_5__14(empty_i_5__14),
        .empty_i_5__15(empty_i_5__15),
        .empty_i_5__48(empty_i_5__48),
        .empty_i_5__7_0(empty_i_5__7),
        .empty_i_5__7_1(empty_i_5__7_0),
        .empty_i_6__13(empty_i_6__13),
        .empty_i_6__15(empty_i_6__15),
        .empty_i_6__24(empty_i_6__24),
        .empty_i_6__29(empty_i_6__29),
        .empty_i_6__36(empty_i_6__36),
        .empty_i_7__17(empty_i_7__17),
        .empty_i_7__36(empty_i_7__36),
        .empty_i_7__36_0(empty_i_7__36_0),
        .empty_i_7__37(empty_i_7__37),
        .empty_i_7__5_0(empty_i_7__5),
        .empty_i_9__23(empty_i_9__23),
        .empty_i_9__23_0(empty_i_9__23_0),
        .empty_i_9__24(empty_i_9__24),
        .event_inh(event_inh),
        .\fill_cnt[4]_i_3__21 (\fill_cnt[4]_i_3__21 ),
        .\fill_cnt[4]_i_3__25 (\fill_cnt[4]_i_3__25 ),
        .\fill_cnt[4]_i_3__41 (\fill_cnt[4]_i_3__41 ),
        .\fill_cnt[4]_i_3__41_0 (\fill_cnt[4]_i_3__41_0 ),
        .\fill_cnt[4]_i_4__24 (\fill_cnt[4]_i_4__24 ),
        .\fill_cnt[4]_i_8__0_0 (\fill_cnt[4]_i_8__0 ),
        .\genblk1[0].mem_reg[0][8] (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[0].mem_reg[0][8]_0 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_1 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_3 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[3].mem[3][8]_i_10__0 (\genblk1[3].mem[3][8]_i_10__0 ),
        .\genblk1[3].mem[3][8]_i_13__0_0 (\genblk1[3].mem[3][8]_i_13__0 ),
        .\genblk1[3].mem[3][8]_i_25 (\genblk1[3].mem[3][8]_i_25 ),
        .\genblk1[3].mem[3][8]_i_36_0 (\genblk1[3].mem[3][8]_i_36 ),
        .\genblk1[3].mem[3][8]_i_4__18 (\genblk1[3].mem[3][8]_i_4__18 ),
        .\genblk1[3].mem[3][8]_i_4__38 (\genblk1[3].mem[3][8]_i_4__38 ),
        .\genblk1[3].mem[3][8]_i_5__33 (\genblk1[3].mem[3][8]_i_5__33 ),
        .\genblk1[3].mem[3][8]_i_5__6 (\genblk1[3].mem[3][8]_i_5__6 ),
        .\genblk1[3].mem[3][8]_i_5__6_0 (\genblk1[3].mem[3][8]_i_5__6_0 ),
        .\genblk1[3].mem[3][8]_i_8__28 (\genblk1[3].mem[3][8]_i_8__28 ),
        .\neuron_state_monitor_samp[0]_i_2_0 (\neuron_state_monitor_samp[0]_i_2 ),
        .\neuron_state_monitor_samp[0]_i_2_1 (\neuron_state_monitor_samp[0]_i_2_0 ),
        .\neuron_state_monitor_samp[0]_i_2_2 ({lif_neuron_0_n_5,lif_neuron_0_n_6,lif_neuron_0_n_7,lif_neuron_0_n_8}),
        .\neuron_state_monitor_samp[1]_i_11_0 (izh_neuron_0_n_16),
        .\neuron_state_monitor_samp[4]_i_2_0 ({lif_neuron_0_n_9,lif_neuron_0_n_10,lif_neuron_0_n_11}),
        .\neuron_state_monitor_samp_reg[1] (state_core_next_i11_in),
        .\neuron_state_monitor_samp_reg[7] (state_core_next_i10_in),
        .p_26_in(p_26_in),
        .param_leak_en03_out(param_leak_en03_out),
        .\priority_reg[0] (\priority_reg[0] ),
        .\priority_reg[1]_rep (\priority_reg[1]_rep ),
        .\priority_reg[1]_rep_0 (\priority_reg[1]_rep_0 ),
        .\priority_reg[1]_rep_1 (\priority_reg[1]_rep_1 ),
        .\priority_reg[1]_rep_10 (\priority_reg[1]_rep_10 ),
        .\priority_reg[1]_rep_11 (\priority_reg[1]_rep_11 ),
        .\priority_reg[1]_rep_12 (\priority_reg[1]_rep_12 ),
        .\priority_reg[1]_rep_13 (\priority_reg[1]_rep_13 ),
        .\priority_reg[1]_rep_14 (\priority_reg[1]_rep_14 ),
        .\priority_reg[1]_rep_15 (\priority_reg[1]_rep_15 ),
        .\priority_reg[1]_rep_16 (\priority_reg[1]_rep_16 ),
        .\priority_reg[1]_rep_17 (\priority_reg[1]_rep_17 ),
        .\priority_reg[1]_rep_18 (\priority_reg[1]_rep_18 ),
        .\priority_reg[1]_rep_19 (\priority_reg[1]_rep_19 ),
        .\priority_reg[1]_rep_2 (\priority_reg[1]_rep_2 ),
        .\priority_reg[1]_rep_20 (\priority_reg[1]_rep_20 ),
        .\priority_reg[1]_rep_3 (\priority_reg[1]_rep_3 ),
        .\priority_reg[1]_rep_4 (\priority_reg[1]_rep_4 ),
        .\priority_reg[1]_rep_5 (\priority_reg[1]_rep_5 ),
        .\priority_reg[1]_rep_6 (\priority_reg[1]_rep_6 ),
        .\priority_reg[1]_rep_7 (\priority_reg[1]_rep_7 ),
        .\priority_reg[1]_rep_8 (\priority_reg[1]_rep_8 ),
        .\priority_reg[1]_rep_9 (\priority_reg[1]_rep_9 ),
        .\priority_reg[1]_rep__1 (\priority_reg[1]_rep__1 ),
        .\priority_reg[2]_rep (\priority_reg[2]_rep ),
        .\priority_reg[2]_rep_0 (\priority_reg[2]_rep_0 ),
        .\priority_reg[2]_rep_1 (\priority_reg[2]_rep_1 ),
        .\priority_reg[2]_rep_10 (\priority_reg[2]_rep_10 ),
        .\priority_reg[2]_rep_11 (\priority_reg[2]_rep_11 ),
        .\priority_reg[2]_rep_12 (\priority_reg[2]_rep_12 ),
        .\priority_reg[2]_rep_13 (\priority_reg[2]_rep_13 ),
        .\priority_reg[2]_rep_14 (\priority_reg[2]_rep_14 ),
        .\priority_reg[2]_rep_15 (\priority_reg[2]_rep_15 ),
        .\priority_reg[2]_rep_2 (\priority_reg[2]_rep_2 ),
        .\priority_reg[2]_rep_3 (\priority_reg[2]_rep_3 ),
        .\priority_reg[2]_rep_4 (\priority_reg[2]_rep_4 ),
        .\priority_reg[2]_rep_5 (\priority_reg[2]_rep_5 ),
        .\priority_reg[2]_rep_6 (\priority_reg[2]_rep_6 ),
        .\priority_reg[2]_rep_7 (\priority_reg[2]_rep_7 ),
        .\priority_reg[2]_rep_8 (\priority_reg[2]_rep_8 ),
        .\priority_reg[2]_rep_9 (\priority_reg[2]_rep_9 ),
        .\priority_reg[2]_rep__0 (\priority_reg[2]_rep__0 ),
        .\priority_reg[2]_rep__0_0 (\priority_reg[2]_rep__0_0 ),
        .\priority_reg[2]_rep__0_1 (\priority_reg[2]_rep__0_1 ),
        .\priority_reg[2]_rep__1 (\priority_reg[2]_rep__1 ),
        .\priority_reg[2]_rep__1_0 (\priority_reg[2]_rep__1_0 ),
        .\priority_reg[2]_rep__1_1 (\priority_reg[2]_rep__1_1 ),
        .\priority_reg[2]_rep__1_2 (\priority_reg[2]_rep__1_2 ),
        .\priority_reg[3] (\priority_reg[3] ),
        .\priority_reg[3]_0 (\priority_reg[3]_0 ),
        .\priority_reg[3]_1 (\priority_reg[3]_1 ),
        .\priority_reg[3]_10 (\priority_reg[3]_10 ),
        .\priority_reg[3]_11 (\priority_reg[3]_11 ),
        .\priority_reg[3]_12 (\priority_reg[3]_12 ),
        .\priority_reg[3]_13 (\priority_reg[3]_13 ),
        .\priority_reg[3]_14 (\priority_reg[3]_14 ),
        .\priority_reg[3]_15 (\priority_reg[3]_15 ),
        .\priority_reg[3]_16 (\priority_reg[3]_16 ),
        .\priority_reg[3]_17 (\priority_reg[3]_17 ),
        .\priority_reg[3]_18 (\priority_reg[3]_18 ),
        .\priority_reg[3]_19 (\priority_reg[3]_19 ),
        .\priority_reg[3]_2 (\priority_reg[3]_2 ),
        .\priority_reg[3]_20 (\priority_reg[3]_20 ),
        .\priority_reg[3]_21 (\priority_reg[3]_21 ),
        .\priority_reg[3]_22 (\priority_reg[3]_22 ),
        .\priority_reg[3]_23 (\priority_reg[3]_23 ),
        .\priority_reg[3]_24 (\priority_reg[3]_24 ),
        .\priority_reg[3]_25 (\priority_reg[3]_25 ),
        .\priority_reg[3]_26 (\priority_reg[3]_26 ),
        .\priority_reg[3]_27 (\priority_reg[3]_27 ),
        .\priority_reg[3]_28 (\priority_reg[3]_28 ),
        .\priority_reg[3]_29 (\priority_reg[3]_29 ),
        .\priority_reg[3]_3 (\priority_reg[3]_3 ),
        .\priority_reg[3]_30 (\priority_reg[3]_30 ),
        .\priority_reg[3]_31 (\priority_reg[3]_31 ),
        .\priority_reg[3]_4 (\priority_reg[3]_4 ),
        .\priority_reg[3]_5 (\priority_reg[3]_5 ),
        .\priority_reg[3]_6 (\priority_reg[3]_6 ),
        .\priority_reg[3]_7 (\priority_reg[3]_7 ),
        .\priority_reg[3]_8 (\priority_reg[3]_8 ),
        .\priority_reg[3]_9 (\priority_reg[3]_9 ),
        .\priority_reg[4] (\priority_reg[4] ),
        .\priority_reg[4]_0 (\priority_reg[4]_0 ),
        .\priority_reg[4]_1 (\priority_reg[4]_1 ),
        .\priority_reg[4]_10 (\priority_reg[4]_10 ),
        .\priority_reg[4]_11 (\priority_reg[4]_11 ),
        .\priority_reg[4]_12 (\priority_reg[4]_12 ),
        .\priority_reg[4]_13 (\priority_reg[4]_13 ),
        .\priority_reg[4]_14 (\priority_reg[4]_14 ),
        .\priority_reg[4]_15 (\priority_reg[4]_15 ),
        .\priority_reg[4]_16 (\priority_reg[4]_16 ),
        .\priority_reg[4]_17 (\priority_reg[4]_17 ),
        .\priority_reg[4]_18 (\priority_reg[4]_18 ),
        .\priority_reg[4]_19 (\priority_reg[4]_19 ),
        .\priority_reg[4]_2 (\priority_reg[4]_2 ),
        .\priority_reg[4]_20 (\priority_reg[4]_20 ),
        .\priority_reg[4]_21 (\priority_reg[4]_21 ),
        .\priority_reg[4]_22 (\priority_reg[4]_22 ),
        .\priority_reg[4]_23 (\priority_reg[4]_23 ),
        .\priority_reg[4]_24 (\priority_reg[4]_24 ),
        .\priority_reg[4]_25 (\priority_reg[4]_25 ),
        .\priority_reg[4]_26 (\priority_reg[4]_26 ),
        .\priority_reg[4]_27 (\priority_reg[4]_27 ),
        .\priority_reg[4]_28 (\priority_reg[4]_28 ),
        .\priority_reg[4]_29 (\priority_reg[4]_29 ),
        .\priority_reg[4]_3 (\priority_reg[4]_3 ),
        .\priority_reg[4]_30 (\priority_reg[4]_30 ),
        .\priority_reg[4]_31 (\priority_reg[4]_31 ),
        .\priority_reg[4]_32 (\priority_reg[4]_32 ),
        .\priority_reg[4]_33 (\priority_reg[4]_33 ),
        .\priority_reg[4]_34 (\priority_reg[4]_34 ),
        .\priority_reg[4]_35 (\priority_reg[4]_35 ),
        .\priority_reg[4]_4 (\priority_reg[4]_4 ),
        .\priority_reg[4]_5 (\priority_reg[4]_5 ),
        .\priority_reg[4]_6 (\priority_reg[4]_6 ),
        .\priority_reg[4]_7 (\priority_reg[4]_7 ),
        .\priority_reg[4]_8 (\priority_reg[4]_8 ),
        .\priority_reg[4]_9 (\priority_reg[4]_9 ),
        .\priority_reg[5] (\priority_reg[5] ),
        .\priority_reg[5]_0 (\priority_reg[5]_0 ),
        .\priority_reg[5]_1 (\priority_reg[5]_1 ),
        .\priority_reg[5]_10 (\priority_reg[5]_10 ),
        .\priority_reg[5]_11 (\priority_reg[5]_11 ),
        .\priority_reg[5]_12 (\priority_reg[5]_12 ),
        .\priority_reg[5]_13 (\priority_reg[5]_13 ),
        .\priority_reg[5]_14 (\priority_reg[5]_14 ),
        .\priority_reg[5]_15 (\priority_reg[5]_15 ),
        .\priority_reg[5]_16 (\priority_reg[5]_16 ),
        .\priority_reg[5]_17 (\priority_reg[5]_17 ),
        .\priority_reg[5]_18 (\priority_reg[5]_18 ),
        .\priority_reg[5]_19 (\priority_reg[5]_19 ),
        .\priority_reg[5]_2 (\priority_reg[5]_2 ),
        .\priority_reg[5]_20 (\priority_reg[5]_20 ),
        .\priority_reg[5]_21 (\priority_reg[5]_21 ),
        .\priority_reg[5]_22 (\priority_reg[5]_22 ),
        .\priority_reg[5]_23 (\priority_reg[5]_23 ),
        .\priority_reg[5]_24 (\priority_reg[5]_24 ),
        .\priority_reg[5]_25 (\priority_reg[5]_25 ),
        .\priority_reg[5]_26 (\priority_reg[5]_26 ),
        .\priority_reg[5]_27 (\priority_reg[5]_27 ),
        .\priority_reg[5]_28 (\priority_reg[5]_28 ),
        .\priority_reg[5]_29 (\priority_reg[5]_29 ),
        .\priority_reg[5]_3 (\priority_reg[5]_3 ),
        .\priority_reg[5]_30 (\priority_reg[5]_30 ),
        .\priority_reg[5]_31 (\priority_reg[5]_31 ),
        .\priority_reg[5]_32 (\priority_reg[5]_32 ),
        .\priority_reg[5]_33 (\priority_reg[5]_33 ),
        .\priority_reg[5]_34 (\priority_reg[5]_34 ),
        .\priority_reg[5]_35 (\priority_reg[5]_35 ),
        .\priority_reg[5]_4 (\priority_reg[5]_4 ),
        .\priority_reg[5]_5 (\priority_reg[5]_5 ),
        .\priority_reg[5]_6 (\priority_reg[5]_6 ),
        .\priority_reg[5]_7 (\priority_reg[5]_7 ),
        .\priority_reg[5]_8 (\priority_reg[5]_8 ),
        .\priority_reg[5]_9 (\priority_reg[5]_9 ),
        .rst_priority(rst_priority),
        .\spi_shift_reg_out[12]_i_3_0 (\spi_shift_reg_out[12]_i_3 ),
        .state_inacc_next0_carry(state_inacc_next0_carry),
        .state_inacc_next0_carry_0(state_inacc_next0_carry_0),
        .state_inacc_next0_carry_1(state_inacc_next0_carry_1));
endmodule

module ODIN_design_ODIN_0_0_scheduler
   (SPI_OPEN_LOOP_sync,
    \priority_cnt_reg[19]_0 ,
    Q,
    \priority_reg[2]_rep__1_0 ,
    \priority_reg[1]_rep_0 ,
    \priority_reg[2]_rep__0_0 ,
    \priority_reg[1]_rep__0_0 ,
    \priority_reg[2]_rep__0_1 ,
    \priority_reg[3]_0 ,
    SPI_OPEN_LOOP_sync_reg_0,
    \priority_reg[5]_0 ,
    \priority_reg[2]_rep__0_2 ,
    \priority_reg[3]_1 ,
    \priority_reg[4]_0 ,
    \priority_reg[5]_1 ,
    \priority_reg[1]_rep__1_0 ,
    E,
    \write_ptr_reg[2] ,
    \write_ptr_reg[2]_0 ,
    \write_ptr_reg[2]_1 ,
    \write_ptr_reg[2]_2 ,
    \write_ptr_reg[2]_3 ,
    \write_ptr_reg[2]_4 ,
    \write_ptr_reg[2]_5 ,
    \write_ptr_reg[2]_6 ,
    \write_ptr_reg[2]_7 ,
    \write_ptr_reg[2]_8 ,
    \write_ptr_reg[2]_9 ,
    \write_ptr_reg[2]_10 ,
    \write_ptr_reg[2]_11 ,
    \write_ptr_reg[2]_12 ,
    \write_ptr_reg[2]_13 ,
    \write_ptr_reg[2]_14 ,
    \write_ptr_reg[2]_15 ,
    \write_ptr_reg[2]_16 ,
    \write_ptr_reg[2]_17 ,
    \write_ptr_reg[2]_18 ,
    \write_ptr_reg[2]_19 ,
    \write_ptr_reg[2]_20 ,
    \write_ptr_reg[2]_21 ,
    \write_ptr_reg[2]_22 ,
    \write_ptr_reg[2]_23 ,
    \write_ptr_reg[2]_24 ,
    \write_ptr_reg[2]_25 ,
    \write_ptr_reg[2]_26 ,
    \write_ptr_reg[2]_27 ,
    \write_ptr_reg[2]_28 ,
    \write_ptr_reg[2]_29 ,
    \priority_reg[2]_rep_0 ,
    \priority_reg[2]_rep_1 ,
    \priority_reg[3]_2 ,
    \priority_reg[4]_1 ,
    \priority_reg[3]_3 ,
    \priority_reg[5]_2 ,
    \priority_reg[5]_3 ,
    \priority_reg[4]_2 ,
    \priority_reg[5]_4 ,
    p_26_in,
    SCHED_DATA_OUT,
    SPI_AER_SRC_CTRL_nNEUR_reg,
    SPI_AER_SRC_CTRL_nNEUR_reg_0,
    \AERIN_ADDR[10] ,
    \AERIN_ADDR[11] ,
    \AERIN_ADDR[12] ,
    \AERIN_ADDR[13] ,
    \AERIN_ADDR[14] ,
    \AERIN_ADDR[15] ,
    AERIN_REQ_sync_reg,
    \fill_cnt_reg[2] ,
    SCHED_FULL,
    AERIN_REQ_sync_reg_0,
    SCHED_EMPTY,
    SPI_GATE_ACTIVITY_sync_reg,
    \neur_cnt_reg[2] ,
    \neur_cnt_reg[5] ,
    \priority_reg[4]_3 ,
    \priority_reg[2]_rep__1_1 ,
    \priority_reg[5]_5 ,
    \priority_reg[5]_6 ,
    \priority_reg[4]_4 ,
    \priority_reg[5]_7 ,
    \priority_reg[3]_4 ,
    \priority_reg[4]_5 ,
    \priority_reg[3]_5 ,
    SPI_OPEN_LOOP_sync_reg_1,
    \priority_reg[5]_8 ,
    \priority_reg[5]_9 ,
    \priority_reg[2]_rep__0_3 ,
    SPI_OPEN_LOOP,
    CLK,
    RST_sync,
    rst_priority,
    \write_ptr_reg[0] ,
    \fill_cnt_reg[4] ,
    \write_ptr_reg[0]_0 ,
    \fill_cnt_reg[4]_0 ,
    \write_ptr_reg[0]_1 ,
    \write_ptr_reg[0]_2 ,
    \write_ptr_reg[0]_3 ,
    \write_ptr_reg[0]_4 ,
    \write_ptr_reg[0]_5 ,
    \fill_cnt_reg[4]_1 ,
    \fill_cnt_reg[4]_2 ,
    \read_ptr_reg[4] ,
    \write_ptr_reg[0]_6 ,
    \write_ptr_reg[0]_7 ,
    \genblk1[3].mem[3][8]_i_7 ,
    \genblk1[3].mem[3][8]_i_4__3 ,
    \genblk1[3].mem[3][8]_i_3__15 ,
    \genblk1[3].mem[3][8]_i_3__28 ,
    \genblk1[3].mem[3][8]_i_3__28_0 ,
    \fill_cnt_reg[0] ,
    empty_i_7__30,
    empty_i_8__31,
    CTRL_SCHED_EVENT_IN,
    empty_i_8__30,
    empty_i_12__8,
    empty_i_3__15,
    empty_i_3__15_0,
    empty_i_3__15_1,
    empty_i_8__30_0,
    \genblk1[3].mem[3][8]_i_5__9 ,
    \genblk1[3].mem[3][8]_i_6__15 ,
    \genblk1[3].mem[3][8]_i_5__52 ,
    \genblk1[3].mem[3][8]_i_5__16 ,
    \genblk1[0].mem_reg[0][8] ,
    \genblk1[3].mem[3][8]_i_11__6 ,
    \genblk1[0].mem_reg[0][8]_0 ,
    empty_i_6__48,
    \genblk1[3].mem[3][8]_i_14 ,
    \genblk1[3].mem[3][8]_i_4__27 ,
    empty_i_5__30,
    empty_i_5__48,
    \genblk1[0].mem_reg[0][8]_1 ,
    \genblk1[3].mem[3][8]_i_3__6 ,
    \genblk1[3].mem[3][8]_i_3__15_0 ,
    \genblk1[3].mem[3][8]_i_8__12 ,
    \genblk1[3].mem[3][8]_i_5__4 ,
    \genblk1[3].mem[3][8]_i_4__1 ,
    \genblk1[0].mem_reg[0][8]_2 ,
    \genblk1[3].mem[3][8]_i_6__25 ,
    \genblk1[3].mem[3][8]_i_3 ,
    \genblk1[3].mem[3][8]_i_3_0 ,
    \genblk1[0].mem_reg[0][8]_3 ,
    \genblk1[3].mem[3][8]_i_14_0 ,
    \genblk1[3].mem[3][8]_i_4__12 ,
    \genblk1[0].mem_reg[0][8]_4 ,
    CTRL_AEROUT_POP_NEUR,
    \neuron_state_monitor_samp[3]_i_3 ,
    SPI_AER_SRC_CTRL_nNEUR,
    ADDRARDADDR,
    AERIN_ADDR,
    SRAM_reg_0,
    \FSM_sequential_state[1]_i_5 ,
    AERIN_REQ_sync,
    \FSM_sequential_state[1]_i_5_0 ,
    SPI_GATE_ACTIVITY_sync,
    SRAM_reg_1_i_282,
    SRAM_reg_1_i_215,
    \write_ptr_reg[0]_8 ,
    empty_i_3__7,
    empty_i_3__41,
    \write_ptr_reg[0]_9 ,
    empty_i_3__15_2,
    empty_i_3__15_3,
    empty_i_3__20,
    empty_i_3__22,
    \fill_cnt[4]_i_3__41 ,
    \fill_cnt[4]_i_3__39 ,
    \fill_cnt[4]_i_3__32 ,
    empty_i_3__29,
    empty_i_3__31,
    \write_ptr_reg[0]_10 ,
    \fill_cnt[4]_i_3__54 ,
    empty_i_3__20_0,
    \fill_cnt[4]_i_3__47 ,
    \fill_cnt[4]_i_3__5 ,
    empty_i_3__20_1,
    empty_i_3__20_2,
    empty_i_7__6,
    \fill_cnt[4]_i_3__38 ,
    empty_i_3__39,
    \fill_cnt[4]_i_3__53 ,
    empty_i_3__43,
    empty_i_3__43_0,
    \write_ptr_reg[0]_11 ,
    \fill_cnt[4]_i_3__52 ,
    \fill_cnt[4]_i_3__30 ,
    \fill_cnt[4]_i_3__45 ,
    \genblk1[0].mem_reg[0][8]_5 ,
    \genblk1[0].mem_reg[0][8]_6 ,
    \genblk1[0].mem_reg[0][8]_7 ,
    \genblk1[0].mem_reg[0][8]_8 ,
    \genblk1[0].mem_reg[0][8]_9 ,
    \genblk1[0].mem_reg[0][8]_10 ,
    \genblk1[0].mem_reg[0][8]_11 ,
    \genblk1[0].mem_reg[0][8]_12 ,
    \genblk1[0].mem_reg[0][8]_13 ,
    \genblk1[0].mem_reg[0][8]_14 ,
    \genblk1[0].mem_reg[0][8]_15 ,
    \genblk1[0].mem_reg[0][8]_16 ,
    \genblk1[0].mem_reg[0][8]_17 ,
    \genblk1[0].mem_reg[0][8]_18 ,
    \genblk1[0].mem_reg[0][8]_19 ,
    \genblk1[0].mem_reg[0][8]_20 ,
    \genblk1[0].mem_reg[0][8]_21 ,
    \genblk1[0].mem_reg[0][8]_22 ,
    \genblk1[3].mem[3][8]_i_3__15_1 ,
    \genblk1[0].mem_reg[0][8]_23 ,
    \genblk1[3].mem[3][8]_i_3__18 ,
    \genblk1[3].mem[3][8]_i_10 ,
    \genblk1[3].mem[3][8]_i_3__11 ,
    \genblk1[3].mem[3][8]_i_7__1 ,
    \genblk1[3].mem[3][8]_i_7__1_0 ,
    \genblk1[3].mem[3][8]_i_7__1_1 ,
    \genblk1[0].mem_reg[0][8]_24 ,
    \genblk1[0].mem_reg[0][8]_25 ,
    \genblk1[0].mem_reg[0][8]_26 ,
    \genblk1[3].mem[3][8]_i_7__0 ,
    \genblk1[0].mem_reg[0][8]_27 ,
    \genblk1[0].mem_reg[0][8]_28 ,
    \genblk1[3].mem[3][8]_i_4__10 ,
    \genblk1[3].mem[3][8]_i_10_0 ,
    \genblk1[0].mem_reg[0][8]_29 ,
    \genblk1[3].mem[3][8]_i_8__16 ,
    \genblk1[0].mem_reg[0][8]_30 ,
    \genblk1[3].mem[3][8]_i_5__14 ,
    empty_i_3__14,
    empty_i_3__14_0,
    empty_i_3__31_0,
    empty_i_3__31_1,
    empty_i_5__10,
    empty_i_5__10_0,
    \fill_cnt[4]_i_3__40 ,
    \fill_cnt[4]_i_3__33 ,
    \fill_cnt[4]_i_3__20 ,
    \fill_cnt[4]_i_3__55 ,
    \fill_cnt[4]_i_3__40_0 ,
    empty_i_5__10_1,
    empty_i_5__7,
    \fill_cnt[4]_i_3__23 ,
    empty_i_3__30,
    empty_i_5__10_2,
    empty_i_5__11,
    empty_i_5__30_0,
    empty_i_4__56,
    empty_i_4__56_0,
    \fill_cnt[4]_i_3__48 ,
    \fill_cnt[4]_i_3__55_0 ,
    \fill_cnt[4]_i_4__7 ,
    empty_i_6__18,
    empty_i_8__26,
    empty_i_6__18_0,
    \fill_cnt[4]_i_5__3 ,
    empty_i_6__21,
    empty_i_6__21_0,
    empty_i_7__19,
    \fill_cnt[4]_i_5__7 ,
    empty_i_5__38,
    empty_i_5__38_0,
    empty_i_7__19_0,
    empty_i_3__6,
    \fill_cnt[4]_i_4__9 ,
    empty_i_3__46,
    empty_i_3__51,
    empty_i_3__3,
    empty_i_3__9,
    empty_i_3__1,
    empty_i_6__31,
    empty_i_5__24,
    \fill_cnt[4]_i_5__5 ,
    empty_i_5__24_0,
    empty_i_3__23,
    empty_i_6__14,
    \fill_cnt[4]_i_3__21 ,
    empty_i_3__31_2,
    empty_i_3__31_3,
    empty_i_8__30_1,
    empty_i_7__24,
    \fill_cnt[4]_i_5__10 ,
    empty_i_7__19_1,
    empty_i_9__26,
    empty_i_14__1,
    empty_i_14__1_0,
    empty_i_8__24,
    empty_i_8__26_0,
    empty_i_6__25,
    empty_i_6__25_0,
    empty_i_6__25_1,
    \fill_cnt[4]_i_4__13 ,
    empty_i_5__41,
    empty_i_8__34,
    empty_i_8__34_0,
    empty_i_8__34_1,
    \fill_cnt[4]_i_3__11 ,
    empty_i_8__36,
    \fill_cnt[4]_i_4__4 ,
    empty_i_5__15,
    empty_i_5__15_0,
    empty_i_5__13,
    \genblk1[3].mem[3][8]_i_4__22 ,
    \genblk1[3].mem[3][8]_i_4__22_0 ,
    \genblk1[3].mem[3][8]_i_3__30 ,
    \genblk1[3].mem[3][8]_i_3__30_0 ,
    empty_i_9__23,
    empty_i_7__30_0,
    empty_i_8__26_1,
    empty_i_5__37,
    empty_i_6__28,
    \genblk1[3].mem[3][8]_i_8__16_0 ,
    \genblk1[3].mem[3][8]_i_6__24 ,
    \genblk1[3].mem[3][8]_i_3__28_1 ,
    \genblk1[3].mem[3][8]_i_4__15 ,
    empty_i_5__31,
    empty_i_5__31_0,
    empty_i_11__18,
    empty_i_12__6,
    \genblk1[3].mem[3][8]_i_3__22 ,
    \genblk1[3].mem[3][8]_i_6__25_0 ,
    \fill_cnt[4]_i_4__4_0 ,
    \fill_cnt[4]_i_3__9 ,
    empty_i_7__32,
    empty_i_7__32_0,
    empty_i_7__32_1,
    \genblk1[3].mem[3][8]_i_4__49 ,
    empty_i_6__44,
    empty_i_6__44_0,
    \fill_cnt[4]_i_3__26 ,
    \fill_cnt[4]_i_3__52_0 ,
    \fill_cnt[4]_i_3__10 ,
    \genblk1[3].mem[3][8]_i_5__0 ,
    \fill_cnt[4]_i_4__28 ,
    \fill_cnt[4]_i_4__23 ,
    empty_i_5__55,
    \fill_cnt[4]_i_5__3_0 ,
    \fill_cnt[4]_i_5__3_1 ,
    \genblk1[0].mem_reg[0][8]_31 ,
    empty_i_6__42,
    empty_i_6__43,
    \priority_reg[2]_rep__1_2 ,
    S,
    D,
    \genblk1[1].mem_reg[1][7] ,
    \genblk1[31].mem_reg[31][7] ,
    \genblk1[0].mem_reg[0][12] ,
    CTRL_SCHED_VIRTS,
    \genblk1[1].mem_reg[1][12] ,
    \genblk1[2].mem_reg[2][12] ,
    \genblk1[3].mem_reg[3][12] ,
    \genblk1[4].mem_reg[4][12] ,
    \genblk1[5].mem_reg[5][12] ,
    \genblk1[6].mem_reg[6][12] ,
    \genblk1[7].mem_reg[7][12] ,
    \genblk1[8].mem_reg[8][12] ,
    \genblk1[9].mem_reg[9][12] ,
    \genblk1[10].mem_reg[10][12] ,
    \genblk1[11].mem_reg[11][12] ,
    \genblk1[12].mem_reg[12][12] ,
    \genblk1[13].mem_reg[13][12] ,
    \genblk1[14].mem_reg[14][12] ,
    \genblk1[15].mem_reg[15][12] ,
    \genblk1[16].mem_reg[16][12] ,
    \genblk1[17].mem_reg[17][12] ,
    \genblk1[18].mem_reg[18][12] ,
    \genblk1[19].mem_reg[19][12] ,
    \genblk1[20].mem_reg[20][12] ,
    \genblk1[21].mem_reg[21][12] ,
    \genblk1[22].mem_reg[22][12] ,
    \genblk1[23].mem_reg[23][12] ,
    \genblk1[24].mem_reg[24][12] ,
    \genblk1[25].mem_reg[25][12] ,
    \genblk1[26].mem_reg[26][12] ,
    \genblk1[27].mem_reg[27][12] ,
    \genblk1[28].mem_reg[28][12] ,
    \genblk1[29].mem_reg[29][12] ,
    \genblk1[30].mem_reg[30][12] ,
    \genblk1[31].mem_reg[31][12] );
  output SPI_OPEN_LOOP_sync;
  output [1:0]\priority_cnt_reg[19]_0 ;
  output [5:0]Q;
  output \priority_reg[2]_rep__1_0 ;
  output \priority_reg[1]_rep_0 ;
  output \priority_reg[2]_rep__0_0 ;
  output \priority_reg[1]_rep__0_0 ;
  output \priority_reg[2]_rep__0_1 ;
  output \priority_reg[3]_0 ;
  output SPI_OPEN_LOOP_sync_reg_0;
  output \priority_reg[5]_0 ;
  output \priority_reg[2]_rep__0_2 ;
  output \priority_reg[3]_1 ;
  output \priority_reg[4]_0 ;
  output \priority_reg[5]_1 ;
  output \priority_reg[1]_rep__1_0 ;
  output [0:0]E;
  output [0:0]\write_ptr_reg[2] ;
  output [0:0]\write_ptr_reg[2]_0 ;
  output [0:0]\write_ptr_reg[2]_1 ;
  output [0:0]\write_ptr_reg[2]_2 ;
  output [0:0]\write_ptr_reg[2]_3 ;
  output [0:0]\write_ptr_reg[2]_4 ;
  output [0:0]\write_ptr_reg[2]_5 ;
  output [0:0]\write_ptr_reg[2]_6 ;
  output [0:0]\write_ptr_reg[2]_7 ;
  output [0:0]\write_ptr_reg[2]_8 ;
  output [0:0]\write_ptr_reg[2]_9 ;
  output [0:0]\write_ptr_reg[2]_10 ;
  output [0:0]\write_ptr_reg[2]_11 ;
  output [0:0]\write_ptr_reg[2]_12 ;
  output [0:0]\write_ptr_reg[2]_13 ;
  output [0:0]\write_ptr_reg[2]_14 ;
  output [0:0]\write_ptr_reg[2]_15 ;
  output [0:0]\write_ptr_reg[2]_16 ;
  output [0:0]\write_ptr_reg[2]_17 ;
  output [0:0]\write_ptr_reg[2]_18 ;
  output [0:0]\write_ptr_reg[2]_19 ;
  output [0:0]\write_ptr_reg[2]_20 ;
  output [0:0]\write_ptr_reg[2]_21 ;
  output [0:0]\write_ptr_reg[2]_22 ;
  output [0:0]\write_ptr_reg[2]_23 ;
  output [0:0]\write_ptr_reg[2]_24 ;
  output [0:0]\write_ptr_reg[2]_25 ;
  output [0:0]\write_ptr_reg[2]_26 ;
  output [0:0]\write_ptr_reg[2]_27 ;
  output [0:0]\write_ptr_reg[2]_28 ;
  output [0:0]\write_ptr_reg[2]_29 ;
  output \priority_reg[2]_rep_0 ;
  output \priority_reg[2]_rep_1 ;
  output \priority_reg[3]_2 ;
  output \priority_reg[4]_1 ;
  output \priority_reg[3]_3 ;
  output \priority_reg[5]_2 ;
  output \priority_reg[5]_3 ;
  output \priority_reg[4]_2 ;
  output \priority_reg[5]_4 ;
  output p_26_in;
  output [12:0]SCHED_DATA_OUT;
  output SPI_AER_SRC_CTRL_nNEUR_reg;
  output SPI_AER_SRC_CTRL_nNEUR_reg_0;
  output \AERIN_ADDR[10] ;
  output \AERIN_ADDR[11] ;
  output \AERIN_ADDR[12] ;
  output \AERIN_ADDR[13] ;
  output \AERIN_ADDR[14] ;
  output \AERIN_ADDR[15] ;
  output AERIN_REQ_sync_reg;
  output \fill_cnt_reg[2] ;
  output SCHED_FULL;
  output AERIN_REQ_sync_reg_0;
  output SCHED_EMPTY;
  output SPI_GATE_ACTIVITY_sync_reg;
  output \neur_cnt_reg[2] ;
  output \neur_cnt_reg[5] ;
  output \priority_reg[4]_3 ;
  output \priority_reg[2]_rep__1_1 ;
  output \priority_reg[5]_5 ;
  output \priority_reg[5]_6 ;
  output \priority_reg[4]_4 ;
  output \priority_reg[5]_7 ;
  output \priority_reg[3]_4 ;
  output \priority_reg[4]_5 ;
  output \priority_reg[3]_5 ;
  output SPI_OPEN_LOOP_sync_reg_1;
  output \priority_reg[5]_8 ;
  output \priority_reg[5]_9 ;
  output \priority_reg[2]_rep__0_3 ;
  input SPI_OPEN_LOOP;
  input CLK;
  input RST_sync;
  input rst_priority;
  input \write_ptr_reg[0] ;
  input \fill_cnt_reg[4] ;
  input \write_ptr_reg[0]_0 ;
  input \fill_cnt_reg[4]_0 ;
  input \write_ptr_reg[0]_1 ;
  input \write_ptr_reg[0]_2 ;
  input \write_ptr_reg[0]_3 ;
  input \write_ptr_reg[0]_4 ;
  input \write_ptr_reg[0]_5 ;
  input \fill_cnt_reg[4]_1 ;
  input \fill_cnt_reg[4]_2 ;
  input \read_ptr_reg[4] ;
  input \write_ptr_reg[0]_6 ;
  input \write_ptr_reg[0]_7 ;
  input \genblk1[3].mem[3][8]_i_7 ;
  input \genblk1[3].mem[3][8]_i_4__3 ;
  input \genblk1[3].mem[3][8]_i_3__15 ;
  input \genblk1[3].mem[3][8]_i_3__28 ;
  input \genblk1[3].mem[3][8]_i_3__28_0 ;
  input \fill_cnt_reg[0] ;
  input empty_i_7__30;
  input empty_i_8__31;
  input [0:0]CTRL_SCHED_EVENT_IN;
  input [0:0]empty_i_8__30;
  input empty_i_12__8;
  input empty_i_3__15;
  input empty_i_3__15_0;
  input empty_i_3__15_1;
  input empty_i_8__30_0;
  input \genblk1[3].mem[3][8]_i_5__9 ;
  input \genblk1[3].mem[3][8]_i_6__15 ;
  input \genblk1[3].mem[3][8]_i_5__52 ;
  input \genblk1[3].mem[3][8]_i_5__16 ;
  input \genblk1[0].mem_reg[0][8] ;
  input \genblk1[3].mem[3][8]_i_11__6 ;
  input \genblk1[0].mem_reg[0][8]_0 ;
  input empty_i_6__48;
  input \genblk1[3].mem[3][8]_i_14 ;
  input \genblk1[3].mem[3][8]_i_4__27 ;
  input empty_i_5__30;
  input empty_i_5__48;
  input \genblk1[0].mem_reg[0][8]_1 ;
  input \genblk1[3].mem[3][8]_i_3__6 ;
  input \genblk1[3].mem[3][8]_i_3__15_0 ;
  input \genblk1[3].mem[3][8]_i_8__12 ;
  input \genblk1[3].mem[3][8]_i_5__4 ;
  input \genblk1[3].mem[3][8]_i_4__1 ;
  input \genblk1[0].mem_reg[0][8]_2 ;
  input \genblk1[3].mem[3][8]_i_6__25 ;
  input \genblk1[3].mem[3][8]_i_3 ;
  input \genblk1[3].mem[3][8]_i_3_0 ;
  input \genblk1[0].mem_reg[0][8]_3 ;
  input \genblk1[3].mem[3][8]_i_14_0 ;
  input \genblk1[3].mem[3][8]_i_4__12 ;
  input \genblk1[0].mem_reg[0][8]_4 ;
  input CTRL_AEROUT_POP_NEUR;
  input [7:0]\neuron_state_monitor_samp[3]_i_3 ;
  input SPI_AER_SRC_CTRL_nNEUR;
  input [6:0]ADDRARDADDR;
  input [6:0]AERIN_ADDR;
  input SRAM_reg_0;
  input \FSM_sequential_state[1]_i_5 ;
  input AERIN_REQ_sync;
  input \FSM_sequential_state[1]_i_5_0 ;
  input SPI_GATE_ACTIVITY_sync;
  input [6:0]SRAM_reg_1_i_282;
  input SRAM_reg_1_i_215;
  input \write_ptr_reg[0]_8 ;
  input empty_i_3__7;
  input empty_i_3__41;
  input \write_ptr_reg[0]_9 ;
  input empty_i_3__15_2;
  input empty_i_3__15_3;
  input empty_i_3__20;
  input empty_i_3__22;
  input \fill_cnt[4]_i_3__41 ;
  input \fill_cnt[4]_i_3__39 ;
  input \fill_cnt[4]_i_3__32 ;
  input empty_i_3__29;
  input empty_i_3__31;
  input \write_ptr_reg[0]_10 ;
  input \fill_cnt[4]_i_3__54 ;
  input empty_i_3__20_0;
  input \fill_cnt[4]_i_3__47 ;
  input \fill_cnt[4]_i_3__5 ;
  input empty_i_3__20_1;
  input empty_i_3__20_2;
  input empty_i_7__6;
  input \fill_cnt[4]_i_3__38 ;
  input empty_i_3__39;
  input \fill_cnt[4]_i_3__53 ;
  input empty_i_3__43;
  input empty_i_3__43_0;
  input \write_ptr_reg[0]_11 ;
  input \fill_cnt[4]_i_3__52 ;
  input \fill_cnt[4]_i_3__30 ;
  input \fill_cnt[4]_i_3__45 ;
  input \genblk1[0].mem_reg[0][8]_5 ;
  input \genblk1[0].mem_reg[0][8]_6 ;
  input \genblk1[0].mem_reg[0][8]_7 ;
  input \genblk1[0].mem_reg[0][8]_8 ;
  input \genblk1[0].mem_reg[0][8]_9 ;
  input \genblk1[0].mem_reg[0][8]_10 ;
  input \genblk1[0].mem_reg[0][8]_11 ;
  input \genblk1[0].mem_reg[0][8]_12 ;
  input \genblk1[0].mem_reg[0][8]_13 ;
  input \genblk1[0].mem_reg[0][8]_14 ;
  input \genblk1[0].mem_reg[0][8]_15 ;
  input \genblk1[0].mem_reg[0][8]_16 ;
  input \genblk1[0].mem_reg[0][8]_17 ;
  input \genblk1[0].mem_reg[0][8]_18 ;
  input \genblk1[0].mem_reg[0][8]_19 ;
  input \genblk1[0].mem_reg[0][8]_20 ;
  input \genblk1[0].mem_reg[0][8]_21 ;
  input \genblk1[0].mem_reg[0][8]_22 ;
  input \genblk1[3].mem[3][8]_i_3__15_1 ;
  input \genblk1[0].mem_reg[0][8]_23 ;
  input \genblk1[3].mem[3][8]_i_3__18 ;
  input \genblk1[3].mem[3][8]_i_10 ;
  input \genblk1[3].mem[3][8]_i_3__11 ;
  input \genblk1[3].mem[3][8]_i_7__1 ;
  input \genblk1[3].mem[3][8]_i_7__1_0 ;
  input \genblk1[3].mem[3][8]_i_7__1_1 ;
  input \genblk1[0].mem_reg[0][8]_24 ;
  input \genblk1[0].mem_reg[0][8]_25 ;
  input \genblk1[0].mem_reg[0][8]_26 ;
  input \genblk1[3].mem[3][8]_i_7__0 ;
  input \genblk1[0].mem_reg[0][8]_27 ;
  input \genblk1[0].mem_reg[0][8]_28 ;
  input \genblk1[3].mem[3][8]_i_4__10 ;
  input \genblk1[3].mem[3][8]_i_10_0 ;
  input \genblk1[0].mem_reg[0][8]_29 ;
  input \genblk1[3].mem[3][8]_i_8__16 ;
  input \genblk1[0].mem_reg[0][8]_30 ;
  input \genblk1[3].mem[3][8]_i_5__14 ;
  input empty_i_3__14;
  input empty_i_3__14_0;
  input empty_i_3__31_0;
  input empty_i_3__31_1;
  input empty_i_5__10;
  input empty_i_5__10_0;
  input \fill_cnt[4]_i_3__40 ;
  input \fill_cnt[4]_i_3__33 ;
  input \fill_cnt[4]_i_3__20 ;
  input \fill_cnt[4]_i_3__55 ;
  input \fill_cnt[4]_i_3__40_0 ;
  input empty_i_5__10_1;
  input empty_i_5__7;
  input \fill_cnt[4]_i_3__23 ;
  input empty_i_3__30;
  input empty_i_5__10_2;
  input empty_i_5__11;
  input empty_i_5__30_0;
  input empty_i_4__56;
  input empty_i_4__56_0;
  input \fill_cnt[4]_i_3__48 ;
  input \fill_cnt[4]_i_3__55_0 ;
  input \fill_cnt[4]_i_4__7 ;
  input empty_i_6__18;
  input empty_i_8__26;
  input empty_i_6__18_0;
  input \fill_cnt[4]_i_5__3 ;
  input empty_i_6__21;
  input empty_i_6__21_0;
  input empty_i_7__19;
  input \fill_cnt[4]_i_5__7 ;
  input empty_i_5__38;
  input empty_i_5__38_0;
  input empty_i_7__19_0;
  input empty_i_3__6;
  input \fill_cnt[4]_i_4__9 ;
  input empty_i_3__46;
  input empty_i_3__51;
  input empty_i_3__3;
  input empty_i_3__9;
  input empty_i_3__1;
  input empty_i_6__31;
  input empty_i_5__24;
  input \fill_cnt[4]_i_5__5 ;
  input empty_i_5__24_0;
  input empty_i_3__23;
  input empty_i_6__14;
  input \fill_cnt[4]_i_3__21 ;
  input empty_i_3__31_2;
  input empty_i_3__31_3;
  input empty_i_8__30_1;
  input empty_i_7__24;
  input \fill_cnt[4]_i_5__10 ;
  input empty_i_7__19_1;
  input empty_i_9__26;
  input empty_i_14__1;
  input empty_i_14__1_0;
  input empty_i_8__24;
  input empty_i_8__26_0;
  input empty_i_6__25;
  input empty_i_6__25_0;
  input empty_i_6__25_1;
  input \fill_cnt[4]_i_4__13 ;
  input empty_i_5__41;
  input empty_i_8__34;
  input empty_i_8__34_0;
  input empty_i_8__34_1;
  input \fill_cnt[4]_i_3__11 ;
  input empty_i_8__36;
  input \fill_cnt[4]_i_4__4 ;
  input empty_i_5__15;
  input empty_i_5__15_0;
  input empty_i_5__13;
  input \genblk1[3].mem[3][8]_i_4__22 ;
  input \genblk1[3].mem[3][8]_i_4__22_0 ;
  input \genblk1[3].mem[3][8]_i_3__30 ;
  input \genblk1[3].mem[3][8]_i_3__30_0 ;
  input empty_i_9__23;
  input empty_i_7__30_0;
  input empty_i_8__26_1;
  input empty_i_5__37;
  input empty_i_6__28;
  input \genblk1[3].mem[3][8]_i_8__16_0 ;
  input \genblk1[3].mem[3][8]_i_6__24 ;
  input \genblk1[3].mem[3][8]_i_3__28_1 ;
  input \genblk1[3].mem[3][8]_i_4__15 ;
  input empty_i_5__31;
  input empty_i_5__31_0;
  input empty_i_11__18;
  input empty_i_12__6;
  input \genblk1[3].mem[3][8]_i_3__22 ;
  input \genblk1[3].mem[3][8]_i_6__25_0 ;
  input \fill_cnt[4]_i_4__4_0 ;
  input \fill_cnt[4]_i_3__9 ;
  input empty_i_7__32;
  input empty_i_7__32_0;
  input empty_i_7__32_1;
  input \genblk1[3].mem[3][8]_i_4__49 ;
  input empty_i_6__44;
  input empty_i_6__44_0;
  input \fill_cnt[4]_i_3__26 ;
  input \fill_cnt[4]_i_3__52_0 ;
  input \fill_cnt[4]_i_3__10 ;
  input \genblk1[3].mem[3][8]_i_5__0 ;
  input \fill_cnt[4]_i_4__28 ;
  input \fill_cnt[4]_i_4__23 ;
  input empty_i_5__55;
  input \fill_cnt[4]_i_5__3_0 ;
  input \fill_cnt[4]_i_5__3_1 ;
  input \genblk1[0].mem_reg[0][8]_31 ;
  input empty_i_6__42;
  input empty_i_6__43;
  input [17:0]\priority_reg[2]_rep__1_2 ;
  input [0:0]S;
  input [1:0]D;
  input [7:0]\genblk1[1].mem_reg[1][7] ;
  input [7:0]\genblk1[31].mem_reg[31][7] ;
  input \genblk1[0].mem_reg[0][12] ;
  input [4:0]CTRL_SCHED_VIRTS;
  input \genblk1[1].mem_reg[1][12] ;
  input \genblk1[2].mem_reg[2][12] ;
  input \genblk1[3].mem_reg[3][12] ;
  input \genblk1[4].mem_reg[4][12] ;
  input \genblk1[5].mem_reg[5][12] ;
  input \genblk1[6].mem_reg[6][12] ;
  input \genblk1[7].mem_reg[7][12] ;
  input \genblk1[8].mem_reg[8][12] ;
  input \genblk1[9].mem_reg[9][12] ;
  input \genblk1[10].mem_reg[10][12] ;
  input \genblk1[11].mem_reg[11][12] ;
  input \genblk1[12].mem_reg[12][12] ;
  input \genblk1[13].mem_reg[13][12] ;
  input \genblk1[14].mem_reg[14][12] ;
  input \genblk1[15].mem_reg[15][12] ;
  input \genblk1[16].mem_reg[16][12] ;
  input \genblk1[17].mem_reg[17][12] ;
  input \genblk1[18].mem_reg[18][12] ;
  input \genblk1[19].mem_reg[19][12] ;
  input \genblk1[20].mem_reg[20][12] ;
  input \genblk1[21].mem_reg[21][12] ;
  input \genblk1[22].mem_reg[22][12] ;
  input \genblk1[23].mem_reg[23][12] ;
  input \genblk1[24].mem_reg[24][12] ;
  input \genblk1[25].mem_reg[25][12] ;
  input \genblk1[26].mem_reg[26][12] ;
  input \genblk1[27].mem_reg[27][12] ;
  input \genblk1[28].mem_reg[28][12] ;
  input \genblk1[29].mem_reg[29][12] ;
  input \genblk1[30].mem_reg[30][12] ;
  input \genblk1[31].mem_reg[31][12] ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]AERIN_ADDR;
  wire \AERIN_ADDR[10] ;
  wire \AERIN_ADDR[11] ;
  wire \AERIN_ADDR[12] ;
  wire \AERIN_ADDR[13] ;
  wire \AERIN_ADDR[14] ;
  wire \AERIN_ADDR[15] ;
  wire AERIN_REQ_sync;
  wire AERIN_REQ_sync_reg;
  wire AERIN_REQ_sync_reg_0;
  wire \AEROUT_ADDR[7]_i_11_n_0 ;
  wire \AEROUT_ADDR[7]_i_38_n_0 ;
  wire \AEROUT_ADDR[7]_i_39_n_0 ;
  wire \AEROUT_ADDR[7]_i_40_n_0 ;
  wire \AEROUT_ADDR[7]_i_62_n_0 ;
  wire \AEROUT_ADDR[7]_i_63_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_19_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_19_n_1 ;
  wire \AEROUT_ADDR_reg[7]_i_19_n_2 ;
  wire \AEROUT_ADDR_reg[7]_i_19_n_3 ;
  wire \AEROUT_ADDR_reg[7]_i_30_n_0 ;
  wire \AEROUT_ADDR_reg[7]_i_30_n_1 ;
  wire \AEROUT_ADDR_reg[7]_i_30_n_2 ;
  wire \AEROUT_ADDR_reg[7]_i_30_n_3 ;
  wire CLK;
  wire CTRL_AEROUT_POP_NEUR;
  wire [0:0]CTRL_SCHED_EVENT_IN;
  wire [4:0]CTRL_SCHED_VIRTS;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_5 ;
  wire \FSM_sequential_state[1]_i_5_0 ;
  wire [5:0]Q;
  wire RST_sync;
  wire [0:0]S;
  wire [12:0]SCHED_DATA_OUT;
  wire SCHED_EMPTY;
  wire SCHED_FULL;
  wire SPI_AER_SRC_CTRL_nNEUR;
  wire SPI_AER_SRC_CTRL_nNEUR_reg;
  wire SPI_AER_SRC_CTRL_nNEUR_reg_0;
  wire SPI_GATE_ACTIVITY_sync;
  wire SPI_GATE_ACTIVITY_sync_reg;
  wire SPI_OPEN_LOOP;
  wire SPI_OPEN_LOOP_sync;
  wire SPI_OPEN_LOOP_sync_int;
  wire SPI_OPEN_LOOP_sync_reg_0;
  wire SPI_OPEN_LOOP_sync_reg_1;
  wire SRAM_reg_0;
  wire SRAM_reg_1_i_215;
  wire [6:0]SRAM_reg_1_i_282;
  wire [512:0]data_out_fifo;
  wire [47:0]empty_burst_fifo;
  wire empty_i_11__18;
  wire empty_i_12__6;
  wire empty_i_12__8;
  wire empty_i_14__1;
  wire empty_i_14__1_0;
  wire empty_i_3__1;
  wire empty_i_3__14;
  wire empty_i_3__14_0;
  wire empty_i_3__15;
  wire empty_i_3__15_0;
  wire empty_i_3__15_1;
  wire empty_i_3__15_2;
  wire empty_i_3__15_3;
  wire empty_i_3__20;
  wire empty_i_3__20_0;
  wire empty_i_3__20_1;
  wire empty_i_3__20_2;
  wire empty_i_3__22;
  wire empty_i_3__23;
  wire empty_i_3__29;
  wire empty_i_3__3;
  wire empty_i_3__30;
  wire empty_i_3__31;
  wire empty_i_3__31_0;
  wire empty_i_3__31_1;
  wire empty_i_3__31_2;
  wire empty_i_3__31_3;
  wire empty_i_3__39;
  wire empty_i_3__41;
  wire empty_i_3__43;
  wire empty_i_3__43_0;
  wire empty_i_3__46;
  wire empty_i_3__51;
  wire empty_i_3__6;
  wire empty_i_3__7;
  wire empty_i_3__9;
  wire empty_i_4__56;
  wire empty_i_4__56_0;
  wire empty_i_5__10;
  wire empty_i_5__10_0;
  wire empty_i_5__10_1;
  wire empty_i_5__10_2;
  wire empty_i_5__11;
  wire empty_i_5__13;
  wire empty_i_5__15;
  wire empty_i_5__15_0;
  wire empty_i_5__24;
  wire empty_i_5__24_0;
  wire empty_i_5__30;
  wire empty_i_5__30_0;
  wire empty_i_5__31;
  wire empty_i_5__31_0;
  wire empty_i_5__37;
  wire empty_i_5__38;
  wire empty_i_5__38_0;
  wire empty_i_5__41;
  wire empty_i_5__48;
  wire empty_i_5__55;
  wire empty_i_5__7;
  wire empty_i_6__14;
  wire empty_i_6__18;
  wire empty_i_6__18_0;
  wire empty_i_6__21;
  wire empty_i_6__21_0;
  wire empty_i_6__25;
  wire empty_i_6__25_0;
  wire empty_i_6__25_1;
  wire empty_i_6__28;
  wire empty_i_6__31;
  wire empty_i_6__42;
  wire empty_i_6__43;
  wire empty_i_6__44;
  wire empty_i_6__44_0;
  wire empty_i_6__48;
  wire empty_i_7__19;
  wire empty_i_7__19_0;
  wire empty_i_7__19_1;
  wire empty_i_7__24;
  wire empty_i_7__30;
  wire empty_i_7__30_0;
  wire empty_i_7__32;
  wire empty_i_7__32_0;
  wire empty_i_7__32_1;
  wire empty_i_7__6;
  wire empty_i_8__24;
  wire empty_i_8__26;
  wire empty_i_8__26_0;
  wire empty_i_8__26_1;
  wire [0:0]empty_i_8__30;
  wire empty_i_8__30_0;
  wire empty_i_8__30_1;
  wire empty_i_8__31;
  wire empty_i_8__34;
  wire empty_i_8__34_0;
  wire empty_i_8__34_1;
  wire empty_i_8__36;
  wire empty_i_9__23;
  wire empty_i_9__26;
  wire empty_main;
  wire fifo_spike_0_n_45;
  wire fifo_spike_0_n_46;
  wire fifo_spike_0_n_47;
  wire fifo_spike_0_n_48;
  wire fifo_spike_0_n_49;
  wire fifo_spike_0_n_50;
  wire fifo_spike_0_n_51;
  wire \fill_cnt[4]_i_3__10 ;
  wire \fill_cnt[4]_i_3__11 ;
  wire \fill_cnt[4]_i_3__20 ;
  wire \fill_cnt[4]_i_3__21 ;
  wire \fill_cnt[4]_i_3__23 ;
  wire \fill_cnt[4]_i_3__26 ;
  wire \fill_cnt[4]_i_3__30 ;
  wire \fill_cnt[4]_i_3__32 ;
  wire \fill_cnt[4]_i_3__33 ;
  wire \fill_cnt[4]_i_3__38 ;
  wire \fill_cnt[4]_i_3__39 ;
  wire \fill_cnt[4]_i_3__40 ;
  wire \fill_cnt[4]_i_3__40_0 ;
  wire \fill_cnt[4]_i_3__41 ;
  wire \fill_cnt[4]_i_3__45 ;
  wire \fill_cnt[4]_i_3__47 ;
  wire \fill_cnt[4]_i_3__48 ;
  wire \fill_cnt[4]_i_3__5 ;
  wire \fill_cnt[4]_i_3__52 ;
  wire \fill_cnt[4]_i_3__52_0 ;
  wire \fill_cnt[4]_i_3__53 ;
  wire \fill_cnt[4]_i_3__54 ;
  wire \fill_cnt[4]_i_3__55 ;
  wire \fill_cnt[4]_i_3__55_0 ;
  wire \fill_cnt[4]_i_3__9 ;
  wire \fill_cnt[4]_i_4__13 ;
  wire \fill_cnt[4]_i_4__23 ;
  wire \fill_cnt[4]_i_4__28 ;
  wire \fill_cnt[4]_i_4__4 ;
  wire \fill_cnt[4]_i_4__4_0 ;
  wire \fill_cnt[4]_i_4__7 ;
  wire \fill_cnt[4]_i_4__9 ;
  wire \fill_cnt[4]_i_5__10 ;
  wire \fill_cnt[4]_i_5__3 ;
  wire \fill_cnt[4]_i_5__3_0 ;
  wire \fill_cnt[4]_i_5__3_1 ;
  wire \fill_cnt[4]_i_5__5 ;
  wire \fill_cnt[4]_i_5__7 ;
  wire \fill_cnt_reg[0] ;
  wire \fill_cnt_reg[2] ;
  wire \fill_cnt_reg[4] ;
  wire \fill_cnt_reg[4]_0 ;
  wire \fill_cnt_reg[4]_1 ;
  wire \fill_cnt_reg[4]_2 ;
  wire \genblk1[0].fifo_burst_n_1 ;
  wire \genblk1[0].fifo_burst_n_2 ;
  wire \genblk1[0].fifo_burst_n_4 ;
  wire \genblk1[0].fifo_burst_n_5 ;
  wire \genblk1[0].fifo_burst_n_6 ;
  wire \genblk1[0].fifo_burst_n_7 ;
  wire \genblk1[0].fifo_burst_n_8 ;
  wire \genblk1[0].mem_reg[0][12] ;
  wire \genblk1[0].mem_reg[0][8] ;
  wire \genblk1[0].mem_reg[0][8]_0 ;
  wire \genblk1[0].mem_reg[0][8]_1 ;
  wire \genblk1[0].mem_reg[0][8]_10 ;
  wire \genblk1[0].mem_reg[0][8]_11 ;
  wire \genblk1[0].mem_reg[0][8]_12 ;
  wire \genblk1[0].mem_reg[0][8]_13 ;
  wire \genblk1[0].mem_reg[0][8]_14 ;
  wire \genblk1[0].mem_reg[0][8]_15 ;
  wire \genblk1[0].mem_reg[0][8]_16 ;
  wire \genblk1[0].mem_reg[0][8]_17 ;
  wire \genblk1[0].mem_reg[0][8]_18 ;
  wire \genblk1[0].mem_reg[0][8]_19 ;
  wire \genblk1[0].mem_reg[0][8]_2 ;
  wire \genblk1[0].mem_reg[0][8]_20 ;
  wire \genblk1[0].mem_reg[0][8]_21 ;
  wire \genblk1[0].mem_reg[0][8]_22 ;
  wire \genblk1[0].mem_reg[0][8]_23 ;
  wire \genblk1[0].mem_reg[0][8]_24 ;
  wire \genblk1[0].mem_reg[0][8]_25 ;
  wire \genblk1[0].mem_reg[0][8]_26 ;
  wire \genblk1[0].mem_reg[0][8]_27 ;
  wire \genblk1[0].mem_reg[0][8]_28 ;
  wire \genblk1[0].mem_reg[0][8]_29 ;
  wire \genblk1[0].mem_reg[0][8]_3 ;
  wire \genblk1[0].mem_reg[0][8]_30 ;
  wire \genblk1[0].mem_reg[0][8]_31 ;
  wire \genblk1[0].mem_reg[0][8]_4 ;
  wire \genblk1[0].mem_reg[0][8]_5 ;
  wire \genblk1[0].mem_reg[0][8]_6 ;
  wire \genblk1[0].mem_reg[0][8]_7 ;
  wire \genblk1[0].mem_reg[0][8]_8 ;
  wire \genblk1[0].mem_reg[0][8]_9 ;
  wire \genblk1[10].fifo_burst_n_1 ;
  wire \genblk1[10].fifo_burst_n_2 ;
  wire \genblk1[10].fifo_burst_n_3 ;
  wire \genblk1[10].mem_reg[10][12] ;
  wire \genblk1[11].fifo_burst_n_1 ;
  wire \genblk1[11].fifo_burst_n_10 ;
  wire \genblk1[11].fifo_burst_n_11 ;
  wire \genblk1[11].fifo_burst_n_2 ;
  wire \genblk1[11].fifo_burst_n_4 ;
  wire \genblk1[11].fifo_burst_n_5 ;
  wire \genblk1[11].fifo_burst_n_6 ;
  wire \genblk1[11].fifo_burst_n_7 ;
  wire \genblk1[11].mem_reg[11][12] ;
  wire \genblk1[12].fifo_burst_n_1 ;
  wire \genblk1[12].fifo_burst_n_2 ;
  wire \genblk1[12].fifo_burst_n_3 ;
  wire \genblk1[12].mem_reg[12][12] ;
  wire \genblk1[13].fifo_burst_n_1 ;
  wire \genblk1[13].fifo_burst_n_2 ;
  wire \genblk1[13].fifo_burst_n_4 ;
  wire \genblk1[13].fifo_burst_n_5 ;
  wire \genblk1[13].fifo_burst_n_6 ;
  wire \genblk1[13].fifo_burst_n_7 ;
  wire \genblk1[13].fifo_burst_n_8 ;
  wire \genblk1[13].fifo_burst_n_9 ;
  wire \genblk1[13].mem_reg[13][12] ;
  wire \genblk1[14].fifo_burst_n_1 ;
  wire \genblk1[14].fifo_burst_n_2 ;
  wire \genblk1[14].fifo_burst_n_3 ;
  wire \genblk1[14].fifo_burst_n_5 ;
  wire \genblk1[14].fifo_burst_n_6 ;
  wire \genblk1[14].fifo_burst_n_7 ;
  wire \genblk1[14].fifo_burst_n_8 ;
  wire \genblk1[14].mem_reg[14][12] ;
  wire \genblk1[15].fifo_burst_n_1 ;
  wire \genblk1[15].fifo_burst_n_2 ;
  wire \genblk1[15].fifo_burst_n_3 ;
  wire \genblk1[15].fifo_burst_n_4 ;
  wire \genblk1[15].fifo_burst_n_5 ;
  wire \genblk1[15].fifo_burst_n_6 ;
  wire \genblk1[15].fifo_burst_n_8 ;
  wire \genblk1[15].fifo_burst_n_9 ;
  wire \genblk1[15].mem_reg[15][12] ;
  wire \genblk1[16].fifo_burst_n_1 ;
  wire \genblk1[16].fifo_burst_n_2 ;
  wire \genblk1[16].fifo_burst_n_3 ;
  wire \genblk1[16].mem_reg[16][12] ;
  wire \genblk1[17].fifo_burst_n_1 ;
  wire \genblk1[17].fifo_burst_n_10 ;
  wire \genblk1[17].fifo_burst_n_11 ;
  wire \genblk1[17].fifo_burst_n_12 ;
  wire \genblk1[17].fifo_burst_n_13 ;
  wire \genblk1[17].fifo_burst_n_14 ;
  wire \genblk1[17].fifo_burst_n_15 ;
  wire \genblk1[17].fifo_burst_n_2 ;
  wire \genblk1[17].fifo_burst_n_22 ;
  wire \genblk1[17].fifo_burst_n_23 ;
  wire \genblk1[17].fifo_burst_n_3 ;
  wire \genblk1[17].fifo_burst_n_4 ;
  wire \genblk1[17].fifo_burst_n_5 ;
  wire \genblk1[17].fifo_burst_n_6 ;
  wire \genblk1[17].fifo_burst_n_7 ;
  wire \genblk1[17].fifo_burst_n_8 ;
  wire \genblk1[17].fifo_burst_n_9 ;
  wire \genblk1[17].mem_reg[17][12] ;
  wire \genblk1[18].fifo_burst_n_1 ;
  wire \genblk1[18].fifo_burst_n_2 ;
  wire \genblk1[18].fifo_burst_n_3 ;
  wire \genblk1[18].fifo_burst_n_4 ;
  wire \genblk1[18].fifo_burst_n_5 ;
  wire \genblk1[18].fifo_burst_n_6 ;
  wire \genblk1[18].fifo_burst_n_7 ;
  wire \genblk1[18].fifo_burst_n_8 ;
  wire \genblk1[18].mem_reg[18][12] ;
  wire \genblk1[19].fifo_burst_n_1 ;
  wire \genblk1[19].fifo_burst_n_10 ;
  wire \genblk1[19].fifo_burst_n_11 ;
  wire \genblk1[19].fifo_burst_n_2 ;
  wire \genblk1[19].fifo_burst_n_3 ;
  wire \genblk1[19].mem_reg[19][12] ;
  wire \genblk1[1].fifo_burst_n_1 ;
  wire \genblk1[1].fifo_burst_n_13 ;
  wire \genblk1[1].fifo_burst_n_2 ;
  wire \genblk1[1].fifo_burst_n_4 ;
  wire \genblk1[1].fifo_burst_n_5 ;
  wire \genblk1[1].mem_reg[1][12] ;
  wire [7:0]\genblk1[1].mem_reg[1][7] ;
  wire \genblk1[20].fifo_burst_n_1 ;
  wire \genblk1[20].fifo_burst_n_2 ;
  wire \genblk1[20].fifo_burst_n_3 ;
  wire \genblk1[20].fifo_burst_n_4 ;
  wire \genblk1[20].fifo_burst_n_5 ;
  wire \genblk1[20].mem_reg[20][12] ;
  wire \genblk1[21].fifo_burst_n_1 ;
  wire \genblk1[21].fifo_burst_n_10 ;
  wire \genblk1[21].fifo_burst_n_11 ;
  wire \genblk1[21].fifo_burst_n_12 ;
  wire \genblk1[21].fifo_burst_n_13 ;
  wire \genblk1[21].fifo_burst_n_14 ;
  wire \genblk1[21].fifo_burst_n_2 ;
  wire \genblk1[21].fifo_burst_n_3 ;
  wire \genblk1[21].fifo_burst_n_4 ;
  wire \genblk1[21].fifo_burst_n_5 ;
  wire \genblk1[21].fifo_burst_n_6 ;
  wire \genblk1[21].fifo_burst_n_7 ;
  wire \genblk1[21].fifo_burst_n_8 ;
  wire \genblk1[21].fifo_burst_n_9 ;
  wire \genblk1[21].mem_reg[21][12] ;
  wire \genblk1[22].fifo_burst_n_1 ;
  wire \genblk1[22].fifo_burst_n_2 ;
  wire \genblk1[22].fifo_burst_n_3 ;
  wire \genblk1[22].fifo_burst_n_4 ;
  wire \genblk1[22].fifo_burst_n_5 ;
  wire \genblk1[22].fifo_burst_n_6 ;
  wire \genblk1[22].fifo_burst_n_7 ;
  wire \genblk1[22].fifo_burst_n_8 ;
  wire \genblk1[22].mem_reg[22][12] ;
  wire \genblk1[23].fifo_burst_n_1 ;
  wire \genblk1[23].fifo_burst_n_10 ;
  wire \genblk1[23].fifo_burst_n_11 ;
  wire \genblk1[23].fifo_burst_n_12 ;
  wire \genblk1[23].fifo_burst_n_13 ;
  wire \genblk1[23].fifo_burst_n_2 ;
  wire \genblk1[23].fifo_burst_n_3 ;
  wire \genblk1[23].fifo_burst_n_4 ;
  wire \genblk1[23].fifo_burst_n_5 ;
  wire \genblk1[23].fifo_burst_n_6 ;
  wire \genblk1[23].fifo_burst_n_7 ;
  wire \genblk1[23].fifo_burst_n_9 ;
  wire \genblk1[23].mem_reg[23][12] ;
  wire \genblk1[24].fifo_burst_n_1 ;
  wire \genblk1[24].fifo_burst_n_10 ;
  wire \genblk1[24].fifo_burst_n_11 ;
  wire \genblk1[24].fifo_burst_n_12 ;
  wire \genblk1[24].fifo_burst_n_19 ;
  wire \genblk1[24].fifo_burst_n_2 ;
  wire \genblk1[24].fifo_burst_n_20 ;
  wire \genblk1[24].fifo_burst_n_3 ;
  wire \genblk1[24].fifo_burst_n_4 ;
  wire \genblk1[24].fifo_burst_n_5 ;
  wire \genblk1[24].fifo_burst_n_6 ;
  wire \genblk1[24].fifo_burst_n_8 ;
  wire \genblk1[24].fifo_burst_n_9 ;
  wire \genblk1[24].mem_reg[24][12] ;
  wire \genblk1[25].fifo_burst_n_0 ;
  wire \genblk1[25].fifo_burst_n_1 ;
  wire \genblk1[25].fifo_burst_n_2 ;
  wire \genblk1[25].fifo_burst_n_3 ;
  wire \genblk1[25].fifo_burst_n_4 ;
  wire \genblk1[25].fifo_burst_n_5 ;
  wire \genblk1[25].fifo_burst_n_6 ;
  wire \genblk1[25].fifo_burst_n_7 ;
  wire \genblk1[25].mem_reg[25][12] ;
  wire \genblk1[26].fifo_burst_n_0 ;
  wire \genblk1[26].fifo_burst_n_1 ;
  wire \genblk1[26].fifo_burst_n_10 ;
  wire \genblk1[26].fifo_burst_n_11 ;
  wire \genblk1[26].fifo_burst_n_2 ;
  wire \genblk1[26].fifo_burst_n_9 ;
  wire \genblk1[26].mem_reg[26][12] ;
  wire \genblk1[27].fifo_burst_n_0 ;
  wire \genblk1[27].fifo_burst_n_1 ;
  wire \genblk1[27].fifo_burst_n_2 ;
  wire \genblk1[27].fifo_burst_n_3 ;
  wire \genblk1[27].fifo_burst_n_4 ;
  wire \genblk1[27].fifo_burst_n_5 ;
  wire \genblk1[27].fifo_burst_n_6 ;
  wire \genblk1[27].mem_reg[27][12] ;
  wire \genblk1[28].fifo_burst_n_0 ;
  wire \genblk1[28].fifo_burst_n_1 ;
  wire \genblk1[28].fifo_burst_n_18 ;
  wire \genblk1[28].fifo_burst_n_19 ;
  wire \genblk1[28].fifo_burst_n_20 ;
  wire \genblk1[28].fifo_burst_n_21 ;
  wire \genblk1[28].fifo_burst_n_22 ;
  wire \genblk1[28].fifo_burst_n_23 ;
  wire \genblk1[28].fifo_burst_n_24 ;
  wire \genblk1[28].fifo_burst_n_25 ;
  wire \genblk1[28].fifo_burst_n_26 ;
  wire \genblk1[28].fifo_burst_n_27 ;
  wire \genblk1[28].fifo_burst_n_28 ;
  wire \genblk1[28].fifo_burst_n_29 ;
  wire \genblk1[28].fifo_burst_n_30 ;
  wire \genblk1[28].fifo_burst_n_31 ;
  wire \genblk1[28].fifo_burst_n_32 ;
  wire \genblk1[28].fifo_burst_n_33 ;
  wire \genblk1[28].fifo_burst_n_34 ;
  wire \genblk1[28].fifo_burst_n_35 ;
  wire \genblk1[28].fifo_burst_n_4 ;
  wire \genblk1[28].fifo_burst_n_5 ;
  wire \genblk1[28].fifo_burst_n_6 ;
  wire \genblk1[28].fifo_burst_n_7 ;
  wire \genblk1[28].fifo_burst_n_8 ;
  wire \genblk1[28].mem_reg[28][12] ;
  wire \genblk1[29].fifo_burst_n_0 ;
  wire \genblk1[29].fifo_burst_n_10 ;
  wire \genblk1[29].fifo_burst_n_11 ;
  wire \genblk1[29].fifo_burst_n_12 ;
  wire \genblk1[29].fifo_burst_n_13 ;
  wire \genblk1[29].fifo_burst_n_14 ;
  wire \genblk1[29].fifo_burst_n_15 ;
  wire \genblk1[29].fifo_burst_n_16 ;
  wire \genblk1[29].fifo_burst_n_17 ;
  wire \genblk1[29].fifo_burst_n_18 ;
  wire \genblk1[29].fifo_burst_n_19 ;
  wire \genblk1[29].fifo_burst_n_2 ;
  wire \genblk1[29].fifo_burst_n_20 ;
  wire \genblk1[29].fifo_burst_n_21 ;
  wire \genblk1[29].fifo_burst_n_22 ;
  wire \genblk1[29].fifo_burst_n_23 ;
  wire \genblk1[29].fifo_burst_n_3 ;
  wire \genblk1[29].fifo_burst_n_4 ;
  wire \genblk1[29].fifo_burst_n_6 ;
  wire \genblk1[29].fifo_burst_n_7 ;
  wire \genblk1[29].fifo_burst_n_8 ;
  wire \genblk1[29].fifo_burst_n_9 ;
  wire \genblk1[29].mem_reg[29][12] ;
  wire \genblk1[2].fifo_burst_n_1 ;
  wire \genblk1[2].fifo_burst_n_3 ;
  wire \genblk1[2].fifo_burst_n_4 ;
  wire \genblk1[2].fifo_burst_n_5 ;
  wire \genblk1[2].fifo_burst_n_8 ;
  wire \genblk1[2].fifo_burst_n_9 ;
  wire \genblk1[2].mem_reg[2][12] ;
  wire \genblk1[30].fifo_burst_n_0 ;
  wire \genblk1[30].fifo_burst_n_11 ;
  wire \genblk1[30].fifo_burst_n_12 ;
  wire \genblk1[30].fifo_burst_n_13 ;
  wire \genblk1[30].fifo_burst_n_14 ;
  wire \genblk1[30].fifo_burst_n_15 ;
  wire \genblk1[30].fifo_burst_n_16 ;
  wire \genblk1[30].fifo_burst_n_17 ;
  wire \genblk1[30].fifo_burst_n_18 ;
  wire \genblk1[30].fifo_burst_n_19 ;
  wire \genblk1[30].fifo_burst_n_2 ;
  wire \genblk1[30].fifo_burst_n_20 ;
  wire \genblk1[30].fifo_burst_n_21 ;
  wire \genblk1[30].fifo_burst_n_22 ;
  wire \genblk1[30].fifo_burst_n_23 ;
  wire \genblk1[30].fifo_burst_n_4 ;
  wire \genblk1[30].fifo_burst_n_5 ;
  wire \genblk1[30].fifo_burst_n_7 ;
  wire \genblk1[30].fifo_burst_n_8 ;
  wire \genblk1[30].mem_reg[30][12] ;
  wire \genblk1[31].fifo_burst_n_0 ;
  wire \genblk1[31].fifo_burst_n_1 ;
  wire \genblk1[31].fifo_burst_n_12 ;
  wire \genblk1[31].fifo_burst_n_13 ;
  wire \genblk1[31].fifo_burst_n_14 ;
  wire \genblk1[31].fifo_burst_n_15 ;
  wire \genblk1[31].fifo_burst_n_16 ;
  wire \genblk1[31].fifo_burst_n_17 ;
  wire \genblk1[31].fifo_burst_n_18 ;
  wire \genblk1[31].fifo_burst_n_2 ;
  wire \genblk1[31].fifo_burst_n_3 ;
  wire \genblk1[31].fifo_burst_n_4 ;
  wire \genblk1[31].fifo_burst_n_6 ;
  wire \genblk1[31].fifo_burst_n_7 ;
  wire \genblk1[31].fifo_burst_n_8 ;
  wire \genblk1[31].mem_reg[31][12] ;
  wire [7:0]\genblk1[31].mem_reg[31][7] ;
  wire \genblk1[32].fifo_burst_n_1 ;
  wire \genblk1[32].fifo_burst_n_10 ;
  wire \genblk1[32].fifo_burst_n_11 ;
  wire \genblk1[32].fifo_burst_n_12 ;
  wire \genblk1[32].fifo_burst_n_13 ;
  wire \genblk1[32].fifo_burst_n_14 ;
  wire \genblk1[32].fifo_burst_n_15 ;
  wire \genblk1[32].fifo_burst_n_16 ;
  wire \genblk1[32].fifo_burst_n_17 ;
  wire \genblk1[32].fifo_burst_n_18 ;
  wire \genblk1[32].fifo_burst_n_19 ;
  wire \genblk1[32].fifo_burst_n_2 ;
  wire \genblk1[32].fifo_burst_n_20 ;
  wire \genblk1[32].fifo_burst_n_21 ;
  wire \genblk1[32].fifo_burst_n_22 ;
  wire \genblk1[32].fifo_burst_n_23 ;
  wire \genblk1[32].fifo_burst_n_24 ;
  wire \genblk1[32].fifo_burst_n_25 ;
  wire \genblk1[32].fifo_burst_n_3 ;
  wire \genblk1[32].fifo_burst_n_4 ;
  wire \genblk1[32].fifo_burst_n_5 ;
  wire \genblk1[32].fifo_burst_n_6 ;
  wire \genblk1[32].fifo_burst_n_7 ;
  wire \genblk1[32].fifo_burst_n_8 ;
  wire \genblk1[32].fifo_burst_n_9 ;
  wire \genblk1[33].fifo_burst_n_1 ;
  wire \genblk1[33].fifo_burst_n_10 ;
  wire \genblk1[33].fifo_burst_n_11 ;
  wire \genblk1[33].fifo_burst_n_12 ;
  wire \genblk1[33].fifo_burst_n_13 ;
  wire \genblk1[33].fifo_burst_n_14 ;
  wire \genblk1[33].fifo_burst_n_15 ;
  wire \genblk1[33].fifo_burst_n_2 ;
  wire \genblk1[33].fifo_burst_n_3 ;
  wire \genblk1[33].fifo_burst_n_4 ;
  wire \genblk1[33].fifo_burst_n_5 ;
  wire \genblk1[33].fifo_burst_n_6 ;
  wire \genblk1[34].fifo_burst_n_1 ;
  wire \genblk1[34].fifo_burst_n_10 ;
  wire \genblk1[34].fifo_burst_n_11 ;
  wire \genblk1[34].fifo_burst_n_12 ;
  wire \genblk1[34].fifo_burst_n_13 ;
  wire \genblk1[34].fifo_burst_n_14 ;
  wire \genblk1[34].fifo_burst_n_15 ;
  wire \genblk1[34].fifo_burst_n_16 ;
  wire \genblk1[34].fifo_burst_n_17 ;
  wire \genblk1[34].fifo_burst_n_18 ;
  wire \genblk1[34].fifo_burst_n_19 ;
  wire \genblk1[34].fifo_burst_n_2 ;
  wire \genblk1[34].fifo_burst_n_20 ;
  wire \genblk1[34].fifo_burst_n_21 ;
  wire \genblk1[34].fifo_burst_n_22 ;
  wire \genblk1[34].fifo_burst_n_23 ;
  wire \genblk1[34].fifo_burst_n_24 ;
  wire \genblk1[34].fifo_burst_n_25 ;
  wire \genblk1[34].fifo_burst_n_26 ;
  wire \genblk1[34].fifo_burst_n_3 ;
  wire \genblk1[34].fifo_burst_n_5 ;
  wire \genblk1[34].fifo_burst_n_6 ;
  wire \genblk1[34].fifo_burst_n_7 ;
  wire \genblk1[34].fifo_burst_n_8 ;
  wire \genblk1[34].fifo_burst_n_9 ;
  wire \genblk1[35].fifo_burst_n_11 ;
  wire \genblk1[35].fifo_burst_n_12 ;
  wire \genblk1[35].fifo_burst_n_13 ;
  wire \genblk1[35].fifo_burst_n_14 ;
  wire \genblk1[35].fifo_burst_n_2 ;
  wire \genblk1[35].fifo_burst_n_3 ;
  wire \genblk1[35].fifo_burst_n_4 ;
  wire \genblk1[35].fifo_burst_n_5 ;
  wire \genblk1[35].fifo_burst_n_6 ;
  wire \genblk1[35].fifo_burst_n_7 ;
  wire \genblk1[36].fifo_burst_n_1 ;
  wire \genblk1[36].fifo_burst_n_10 ;
  wire \genblk1[36].fifo_burst_n_11 ;
  wire \genblk1[36].fifo_burst_n_12 ;
  wire \genblk1[36].fifo_burst_n_13 ;
  wire \genblk1[36].fifo_burst_n_14 ;
  wire \genblk1[36].fifo_burst_n_15 ;
  wire \genblk1[36].fifo_burst_n_16 ;
  wire \genblk1[36].fifo_burst_n_17 ;
  wire \genblk1[36].fifo_burst_n_18 ;
  wire \genblk1[36].fifo_burst_n_19 ;
  wire \genblk1[36].fifo_burst_n_2 ;
  wire \genblk1[36].fifo_burst_n_20 ;
  wire \genblk1[36].fifo_burst_n_21 ;
  wire \genblk1[36].fifo_burst_n_22 ;
  wire \genblk1[36].fifo_burst_n_23 ;
  wire \genblk1[36].fifo_burst_n_3 ;
  wire \genblk1[36].fifo_burst_n_4 ;
  wire \genblk1[36].fifo_burst_n_5 ;
  wire \genblk1[36].fifo_burst_n_6 ;
  wire \genblk1[36].fifo_burst_n_7 ;
  wire \genblk1[36].fifo_burst_n_8 ;
  wire \genblk1[36].fifo_burst_n_9 ;
  wire \genblk1[37].fifo_burst_n_1 ;
  wire \genblk1[37].fifo_burst_n_10 ;
  wire \genblk1[37].fifo_burst_n_11 ;
  wire \genblk1[37].fifo_burst_n_12 ;
  wire \genblk1[37].fifo_burst_n_2 ;
  wire \genblk1[37].fifo_burst_n_3 ;
  wire \genblk1[37].fifo_burst_n_4 ;
  wire \genblk1[37].fifo_burst_n_8 ;
  wire \genblk1[37].fifo_burst_n_9 ;
  wire \genblk1[38].fifo_burst_n_1 ;
  wire \genblk1[38].fifo_burst_n_10 ;
  wire \genblk1[38].fifo_burst_n_11 ;
  wire \genblk1[38].fifo_burst_n_12 ;
  wire \genblk1[38].fifo_burst_n_2 ;
  wire \genblk1[38].fifo_burst_n_3 ;
  wire \genblk1[38].fifo_burst_n_4 ;
  wire \genblk1[38].fifo_burst_n_7 ;
  wire \genblk1[38].fifo_burst_n_8 ;
  wire \genblk1[38].fifo_burst_n_9 ;
  wire \genblk1[39].fifo_burst_n_1 ;
  wire \genblk1[39].fifo_burst_n_10 ;
  wire \genblk1[39].fifo_burst_n_11 ;
  wire \genblk1[39].fifo_burst_n_12 ;
  wire \genblk1[39].fifo_burst_n_13 ;
  wire \genblk1[39].fifo_burst_n_14 ;
  wire \genblk1[39].fifo_burst_n_15 ;
  wire \genblk1[39].fifo_burst_n_2 ;
  wire \genblk1[39].fifo_burst_n_3 ;
  wire \genblk1[39].fifo_burst_n_4 ;
  wire \genblk1[39].fifo_burst_n_5 ;
  wire \genblk1[39].fifo_burst_n_6 ;
  wire \genblk1[39].fifo_burst_n_7 ;
  wire \genblk1[39].fifo_burst_n_9 ;
  wire \genblk1[3].fifo_burst_n_1 ;
  wire \genblk1[3].fifo_burst_n_2 ;
  wire \genblk1[3].fifo_burst_n_3 ;
  wire \genblk1[3].fifo_burst_n_4 ;
  wire \genblk1[3].fifo_burst_n_5 ;
  wire \genblk1[3].mem[3][8]_i_10 ;
  wire \genblk1[3].mem[3][8]_i_10_0 ;
  wire \genblk1[3].mem[3][8]_i_11__6 ;
  wire \genblk1[3].mem[3][8]_i_14 ;
  wire \genblk1[3].mem[3][8]_i_14_0 ;
  wire \genblk1[3].mem[3][8]_i_3 ;
  wire \genblk1[3].mem[3][8]_i_3_0 ;
  wire \genblk1[3].mem[3][8]_i_3__11 ;
  wire \genblk1[3].mem[3][8]_i_3__15 ;
  wire \genblk1[3].mem[3][8]_i_3__15_0 ;
  wire \genblk1[3].mem[3][8]_i_3__15_1 ;
  wire \genblk1[3].mem[3][8]_i_3__18 ;
  wire \genblk1[3].mem[3][8]_i_3__22 ;
  wire \genblk1[3].mem[3][8]_i_3__28 ;
  wire \genblk1[3].mem[3][8]_i_3__28_0 ;
  wire \genblk1[3].mem[3][8]_i_3__28_1 ;
  wire \genblk1[3].mem[3][8]_i_3__30 ;
  wire \genblk1[3].mem[3][8]_i_3__30_0 ;
  wire \genblk1[3].mem[3][8]_i_3__6 ;
  wire \genblk1[3].mem[3][8]_i_4__1 ;
  wire \genblk1[3].mem[3][8]_i_4__10 ;
  wire \genblk1[3].mem[3][8]_i_4__12 ;
  wire \genblk1[3].mem[3][8]_i_4__15 ;
  wire \genblk1[3].mem[3][8]_i_4__22 ;
  wire \genblk1[3].mem[3][8]_i_4__22_0 ;
  wire \genblk1[3].mem[3][8]_i_4__27 ;
  wire \genblk1[3].mem[3][8]_i_4__3 ;
  wire \genblk1[3].mem[3][8]_i_4__49 ;
  wire \genblk1[3].mem[3][8]_i_5__0 ;
  wire \genblk1[3].mem[3][8]_i_5__14 ;
  wire \genblk1[3].mem[3][8]_i_5__16 ;
  wire \genblk1[3].mem[3][8]_i_5__4 ;
  wire \genblk1[3].mem[3][8]_i_5__52 ;
  wire \genblk1[3].mem[3][8]_i_5__9 ;
  wire \genblk1[3].mem[3][8]_i_6__15 ;
  wire \genblk1[3].mem[3][8]_i_6__24 ;
  wire \genblk1[3].mem[3][8]_i_6__25 ;
  wire \genblk1[3].mem[3][8]_i_6__25_0 ;
  wire \genblk1[3].mem[3][8]_i_7 ;
  wire \genblk1[3].mem[3][8]_i_7__0 ;
  wire \genblk1[3].mem[3][8]_i_7__1 ;
  wire \genblk1[3].mem[3][8]_i_7__1_0 ;
  wire \genblk1[3].mem[3][8]_i_7__1_1 ;
  wire \genblk1[3].mem[3][8]_i_8__12 ;
  wire \genblk1[3].mem[3][8]_i_8__16 ;
  wire \genblk1[3].mem[3][8]_i_8__16_0 ;
  wire \genblk1[3].mem_reg[3][12] ;
  wire \genblk1[40].fifo_burst_n_1 ;
  wire \genblk1[40].fifo_burst_n_13 ;
  wire \genblk1[40].fifo_burst_n_14 ;
  wire \genblk1[40].fifo_burst_n_15 ;
  wire \genblk1[40].fifo_burst_n_16 ;
  wire \genblk1[40].fifo_burst_n_2 ;
  wire \genblk1[40].fifo_burst_n_3 ;
  wire \genblk1[40].fifo_burst_n_4 ;
  wire \genblk1[40].fifo_burst_n_5 ;
  wire \genblk1[40].fifo_burst_n_6 ;
  wire \genblk1[40].fifo_burst_n_7 ;
  wire \genblk1[40].fifo_burst_n_8 ;
  wire \genblk1[40].fifo_burst_n_9 ;
  wire \genblk1[41].fifo_burst_n_1 ;
  wire \genblk1[41].fifo_burst_n_10 ;
  wire \genblk1[41].fifo_burst_n_11 ;
  wire \genblk1[41].fifo_burst_n_12 ;
  wire \genblk1[41].fifo_burst_n_13 ;
  wire \genblk1[41].fifo_burst_n_14 ;
  wire \genblk1[41].fifo_burst_n_15 ;
  wire \genblk1[41].fifo_burst_n_16 ;
  wire \genblk1[41].fifo_burst_n_17 ;
  wire \genblk1[41].fifo_burst_n_18 ;
  wire \genblk1[41].fifo_burst_n_19 ;
  wire \genblk1[41].fifo_burst_n_2 ;
  wire \genblk1[41].fifo_burst_n_20 ;
  wire \genblk1[41].fifo_burst_n_21 ;
  wire \genblk1[41].fifo_burst_n_22 ;
  wire \genblk1[41].fifo_burst_n_23 ;
  wire \genblk1[41].fifo_burst_n_24 ;
  wire \genblk1[41].fifo_burst_n_25 ;
  wire \genblk1[41].fifo_burst_n_26 ;
  wire \genblk1[41].fifo_burst_n_27 ;
  wire \genblk1[41].fifo_burst_n_3 ;
  wire \genblk1[41].fifo_burst_n_4 ;
  wire \genblk1[41].fifo_burst_n_5 ;
  wire \genblk1[41].fifo_burst_n_6 ;
  wire \genblk1[41].fifo_burst_n_7 ;
  wire \genblk1[41].fifo_burst_n_8 ;
  wire \genblk1[41].fifo_burst_n_9 ;
  wire \genblk1[42].fifo_burst_n_1 ;
  wire \genblk1[42].fifo_burst_n_10 ;
  wire \genblk1[42].fifo_burst_n_2 ;
  wire \genblk1[42].fifo_burst_n_6 ;
  wire \genblk1[42].fifo_burst_n_7 ;
  wire \genblk1[42].fifo_burst_n_8 ;
  wire \genblk1[42].fifo_burst_n_9 ;
  wire \genblk1[43].fifo_burst_n_1 ;
  wire \genblk1[43].fifo_burst_n_10 ;
  wire \genblk1[43].fifo_burst_n_11 ;
  wire \genblk1[43].fifo_burst_n_12 ;
  wire \genblk1[43].fifo_burst_n_13 ;
  wire \genblk1[43].fifo_burst_n_14 ;
  wire \genblk1[43].fifo_burst_n_15 ;
  wire \genblk1[43].fifo_burst_n_16 ;
  wire \genblk1[43].fifo_burst_n_17 ;
  wire \genblk1[43].fifo_burst_n_18 ;
  wire \genblk1[43].fifo_burst_n_3 ;
  wire \genblk1[43].fifo_burst_n_4 ;
  wire \genblk1[43].fifo_burst_n_5 ;
  wire \genblk1[43].fifo_burst_n_6 ;
  wire \genblk1[43].fifo_burst_n_7 ;
  wire \genblk1[43].fifo_burst_n_9 ;
  wire \genblk1[44].fifo_burst_n_1 ;
  wire \genblk1[44].fifo_burst_n_10 ;
  wire \genblk1[44].fifo_burst_n_11 ;
  wire \genblk1[44].fifo_burst_n_12 ;
  wire \genblk1[44].fifo_burst_n_2 ;
  wire \genblk1[44].fifo_burst_n_3 ;
  wire \genblk1[44].fifo_burst_n_4 ;
  wire \genblk1[44].fifo_burst_n_8 ;
  wire \genblk1[44].fifo_burst_n_9 ;
  wire \genblk1[45].fifo_burst_n_1 ;
  wire \genblk1[45].fifo_burst_n_10 ;
  wire \genblk1[45].fifo_burst_n_11 ;
  wire \genblk1[45].fifo_burst_n_12 ;
  wire \genblk1[45].fifo_burst_n_2 ;
  wire \genblk1[45].fifo_burst_n_3 ;
  wire \genblk1[45].fifo_burst_n_4 ;
  wire \genblk1[45].fifo_burst_n_6 ;
  wire \genblk1[45].fifo_burst_n_7 ;
  wire \genblk1[45].fifo_burst_n_8 ;
  wire \genblk1[45].fifo_burst_n_9 ;
  wire \genblk1[46].fifo_burst_n_1 ;
  wire \genblk1[46].fifo_burst_n_10 ;
  wire \genblk1[46].fifo_burst_n_11 ;
  wire \genblk1[46].fifo_burst_n_2 ;
  wire \genblk1[46].fifo_burst_n_3 ;
  wire \genblk1[46].fifo_burst_n_6 ;
  wire \genblk1[46].fifo_burst_n_7 ;
  wire \genblk1[46].fifo_burst_n_8 ;
  wire \genblk1[46].fifo_burst_n_9 ;
  wire \genblk1[47].fifo_burst_n_10 ;
  wire \genblk1[47].fifo_burst_n_11 ;
  wire \genblk1[47].fifo_burst_n_12 ;
  wire \genblk1[47].fifo_burst_n_2 ;
  wire \genblk1[47].fifo_burst_n_3 ;
  wire \genblk1[47].fifo_burst_n_4 ;
  wire \genblk1[47].fifo_burst_n_8 ;
  wire \genblk1[47].fifo_burst_n_9 ;
  wire \genblk1[48].fifo_burst_n_0 ;
  wire \genblk1[48].fifo_burst_n_1 ;
  wire \genblk1[48].fifo_burst_n_2 ;
  wire \genblk1[48].fifo_burst_n_3 ;
  wire \genblk1[48].fifo_burst_n_4 ;
  wire \genblk1[48].fifo_burst_n_5 ;
  wire \genblk1[48].fifo_burst_n_6 ;
  wire \genblk1[48].fifo_burst_n_7 ;
  wire \genblk1[48].fifo_burst_n_8 ;
  wire \genblk1[48].fifo_burst_n_9 ;
  wire \genblk1[49].fifo_burst_n_0 ;
  wire \genblk1[49].fifo_burst_n_10 ;
  wire \genblk1[49].fifo_burst_n_14 ;
  wire \genblk1[49].fifo_burst_n_15 ;
  wire \genblk1[49].fifo_burst_n_16 ;
  wire \genblk1[49].fifo_burst_n_17 ;
  wire \genblk1[49].fifo_burst_n_18 ;
  wire \genblk1[49].fifo_burst_n_19 ;
  wire \genblk1[49].fifo_burst_n_2 ;
  wire \genblk1[49].fifo_burst_n_20 ;
  wire \genblk1[49].fifo_burst_n_3 ;
  wire \genblk1[49].fifo_burst_n_4 ;
  wire \genblk1[49].fifo_burst_n_5 ;
  wire \genblk1[49].fifo_burst_n_6 ;
  wire \genblk1[49].fifo_burst_n_7 ;
  wire \genblk1[49].fifo_burst_n_8 ;
  wire \genblk1[49].fifo_burst_n_9 ;
  wire \genblk1[4].fifo_burst_n_1 ;
  wire \genblk1[4].fifo_burst_n_2 ;
  wire \genblk1[4].fifo_burst_n_3 ;
  wire \genblk1[4].fifo_burst_n_4 ;
  wire \genblk1[4].fifo_burst_n_5 ;
  wire \genblk1[4].mem_reg[4][12] ;
  wire \genblk1[50].fifo_burst_n_0 ;
  wire \genblk1[50].fifo_burst_n_1 ;
  wire \genblk1[50].fifo_burst_n_11 ;
  wire \genblk1[50].fifo_burst_n_12 ;
  wire \genblk1[50].fifo_burst_n_13 ;
  wire \genblk1[50].fifo_burst_n_14 ;
  wire \genblk1[50].fifo_burst_n_15 ;
  wire \genblk1[50].fifo_burst_n_16 ;
  wire \genblk1[50].fifo_burst_n_17 ;
  wire \genblk1[50].fifo_burst_n_18 ;
  wire \genblk1[50].fifo_burst_n_19 ;
  wire \genblk1[50].fifo_burst_n_2 ;
  wire \genblk1[50].fifo_burst_n_20 ;
  wire \genblk1[50].fifo_burst_n_21 ;
  wire \genblk1[50].fifo_burst_n_22 ;
  wire \genblk1[50].fifo_burst_n_23 ;
  wire \genblk1[50].fifo_burst_n_24 ;
  wire \genblk1[50].fifo_burst_n_25 ;
  wire \genblk1[50].fifo_burst_n_26 ;
  wire \genblk1[50].fifo_burst_n_27 ;
  wire \genblk1[50].fifo_burst_n_28 ;
  wire \genblk1[50].fifo_burst_n_29 ;
  wire \genblk1[50].fifo_burst_n_3 ;
  wire \genblk1[51].fifo_burst_n_0 ;
  wire \genblk1[51].fifo_burst_n_10 ;
  wire \genblk1[51].fifo_burst_n_11 ;
  wire \genblk1[51].fifo_burst_n_12 ;
  wire \genblk1[51].fifo_burst_n_13 ;
  wire \genblk1[51].fifo_burst_n_2 ;
  wire \genblk1[51].fifo_burst_n_3 ;
  wire \genblk1[51].fifo_burst_n_4 ;
  wire \genblk1[51].fifo_burst_n_8 ;
  wire \genblk1[51].fifo_burst_n_9 ;
  wire \genblk1[52].fifo_burst_n_0 ;
  wire \genblk1[52].fifo_burst_n_1 ;
  wire \genblk1[52].fifo_burst_n_10 ;
  wire \genblk1[52].fifo_burst_n_11 ;
  wire \genblk1[52].fifo_burst_n_12 ;
  wire \genblk1[52].fifo_burst_n_2 ;
  wire \genblk1[52].fifo_burst_n_3 ;
  wire \genblk1[52].fifo_burst_n_4 ;
  wire \genblk1[52].fifo_burst_n_5 ;
  wire \genblk1[52].fifo_burst_n_6 ;
  wire \genblk1[52].fifo_burst_n_7 ;
  wire \genblk1[52].fifo_burst_n_8 ;
  wire \genblk1[52].fifo_burst_n_9 ;
  wire \genblk1[53].fifo_burst_n_0 ;
  wire \genblk1[53].fifo_burst_n_1 ;
  wire \genblk1[53].fifo_burst_n_10 ;
  wire \genblk1[53].fifo_burst_n_11 ;
  wire \genblk1[53].fifo_burst_n_12 ;
  wire \genblk1[53].fifo_burst_n_2 ;
  wire \genblk1[53].fifo_burst_n_3 ;
  wire \genblk1[53].fifo_burst_n_7 ;
  wire \genblk1[53].fifo_burst_n_8 ;
  wire \genblk1[53].fifo_burst_n_9 ;
  wire \genblk1[54].fifo_burst_n_0 ;
  wire \genblk1[54].fifo_burst_n_1 ;
  wire \genblk1[54].fifo_burst_n_10 ;
  wire \genblk1[54].fifo_burst_n_11 ;
  wire \genblk1[54].fifo_burst_n_12 ;
  wire \genblk1[54].fifo_burst_n_2 ;
  wire \genblk1[54].fifo_burst_n_3 ;
  wire \genblk1[54].fifo_burst_n_6 ;
  wire \genblk1[54].fifo_burst_n_7 ;
  wire \genblk1[54].fifo_burst_n_8 ;
  wire \genblk1[54].fifo_burst_n_9 ;
  wire \genblk1[55].fifo_burst_n_0 ;
  wire \genblk1[55].fifo_burst_n_1 ;
  wire \genblk1[55].fifo_burst_n_10 ;
  wire \genblk1[55].fifo_burst_n_11 ;
  wire \genblk1[55].fifo_burst_n_12 ;
  wire \genblk1[55].fifo_burst_n_13 ;
  wire \genblk1[55].fifo_burst_n_14 ;
  wire \genblk1[55].fifo_burst_n_2 ;
  wire \genblk1[55].fifo_burst_n_3 ;
  wire \genblk1[55].fifo_burst_n_4 ;
  wire \genblk1[55].fifo_burst_n_5 ;
  wire \genblk1[55].fifo_burst_n_7 ;
  wire \genblk1[55].fifo_burst_n_8 ;
  wire \genblk1[55].fifo_burst_n_9 ;
  wire \genblk1[56].fifo_burst_n_0 ;
  wire \genblk1[56].fifo_burst_n_1 ;
  wire \genblk1[56].fifo_burst_n_10 ;
  wire \genblk1[56].fifo_burst_n_11 ;
  wire \genblk1[56].fifo_burst_n_12 ;
  wire \genblk1[56].fifo_burst_n_13 ;
  wire \genblk1[56].fifo_burst_n_2 ;
  wire \genblk1[56].fifo_burst_n_3 ;
  wire \genblk1[56].fifo_burst_n_4 ;
  wire \genblk1[56].fifo_burst_n_9 ;
  wire \genblk1[5].fifo_burst_n_1 ;
  wire \genblk1[5].fifo_burst_n_3 ;
  wire \genblk1[5].fifo_burst_n_4 ;
  wire \genblk1[5].fifo_burst_n_5 ;
  wire \genblk1[5].fifo_burst_n_6 ;
  wire \genblk1[5].fifo_burst_n_7 ;
  wire \genblk1[5].mem_reg[5][12] ;
  wire \genblk1[6].fifo_burst_n_1 ;
  wire \genblk1[6].fifo_burst_n_2 ;
  wire \genblk1[6].mem_reg[6][12] ;
  wire \genblk1[7].fifo_burst_n_1 ;
  wire \genblk1[7].fifo_burst_n_10 ;
  wire \genblk1[7].fifo_burst_n_11 ;
  wire \genblk1[7].fifo_burst_n_12 ;
  wire \genblk1[7].fifo_burst_n_2 ;
  wire \genblk1[7].fifo_burst_n_4 ;
  wire \genblk1[7].fifo_burst_n_6 ;
  wire \genblk1[7].fifo_burst_n_7 ;
  wire \genblk1[7].fifo_burst_n_8 ;
  wire \genblk1[7].fifo_burst_n_9 ;
  wire \genblk1[7].mem_reg[7][12] ;
  wire \genblk1[8].fifo_burst_n_1 ;
  wire \genblk1[8].fifo_burst_n_10 ;
  wire \genblk1[8].fifo_burst_n_11 ;
  wire \genblk1[8].fifo_burst_n_2 ;
  wire \genblk1[8].fifo_burst_n_3 ;
  wire \genblk1[8].fifo_burst_n_4 ;
  wire \genblk1[8].fifo_burst_n_5 ;
  wire \genblk1[8].fifo_burst_n_6 ;
  wire \genblk1[8].fifo_burst_n_7 ;
  wire \genblk1[8].fifo_burst_n_9 ;
  wire \genblk1[8].mem_reg[8][12] ;
  wire \genblk1[9].fifo_burst_n_1 ;
  wire \genblk1[9].fifo_burst_n_2 ;
  wire \genblk1[9].mem_reg[9][12] ;
  wire [11:2]last_spk_in_burst_int1;
  wire load;
  wire \neur_cnt_reg[2] ;
  wire \neur_cnt_reg[5] ;
  wire [7:0]\neuron_state_monitor_samp[3]_i_3 ;
  wire p_26_in;
  wire [7:1]priority;
  wire \priority[0]_i_1_n_0 ;
  wire \priority[1]_rep__0_i_1_n_0 ;
  wire \priority[1]_rep__1_i_1_n_0 ;
  wire \priority[1]_rep__2_i_1_n_0 ;
  wire \priority[1]_rep_i_1_n_0 ;
  wire \priority[2]_rep__0_i_1_n_0 ;
  wire \priority[2]_rep__1_i_1_n_0 ;
  wire \priority[2]_rep_i_1_n_0 ;
  wire \priority[4]_i_2_n_0 ;
  wire \priority[7]_i_10_n_0 ;
  wire \priority[7]_i_11_n_0 ;
  wire \priority[7]_i_12_n_0 ;
  wire \priority[7]_i_5_n_0 ;
  wire \priority[7]_i_6_n_0 ;
  wire \priority[7]_i_9_n_0 ;
  wire \priority_cnt[0]_i_2_n_0 ;
  wire \priority_cnt[0]_i_3_n_0 ;
  wire \priority_cnt[0]_i_4_n_0 ;
  wire \priority_cnt[0]_i_5_n_0 ;
  wire \priority_cnt[0]_i_6_n_0 ;
  wire \priority_cnt[12]_i_2_n_0 ;
  wire \priority_cnt[12]_i_3_n_0 ;
  wire \priority_cnt[12]_i_4_n_0 ;
  wire \priority_cnt[12]_i_5_n_0 ;
  wire \priority_cnt[16]_i_2_n_0 ;
  wire \priority_cnt[16]_i_3_n_0 ;
  wire \priority_cnt[16]_i_4_n_0 ;
  wire \priority_cnt[16]_i_5_n_0 ;
  wire \priority_cnt[4]_i_2_n_0 ;
  wire \priority_cnt[4]_i_3_n_0 ;
  wire \priority_cnt[4]_i_4_n_0 ;
  wire \priority_cnt[4]_i_5_n_0 ;
  wire \priority_cnt[8]_i_2_n_0 ;
  wire \priority_cnt[8]_i_3_n_0 ;
  wire \priority_cnt[8]_i_4_n_0 ;
  wire \priority_cnt[8]_i_5_n_0 ;
  wire [17:0]priority_cnt_reg;
  wire \priority_cnt_reg[0]_i_1_n_0 ;
  wire \priority_cnt_reg[0]_i_1_n_1 ;
  wire \priority_cnt_reg[0]_i_1_n_2 ;
  wire \priority_cnt_reg[0]_i_1_n_3 ;
  wire \priority_cnt_reg[0]_i_1_n_4 ;
  wire \priority_cnt_reg[0]_i_1_n_5 ;
  wire \priority_cnt_reg[0]_i_1_n_6 ;
  wire \priority_cnt_reg[0]_i_1_n_7 ;
  wire \priority_cnt_reg[12]_i_1_n_0 ;
  wire \priority_cnt_reg[12]_i_1_n_1 ;
  wire \priority_cnt_reg[12]_i_1_n_2 ;
  wire \priority_cnt_reg[12]_i_1_n_3 ;
  wire \priority_cnt_reg[12]_i_1_n_4 ;
  wire \priority_cnt_reg[12]_i_1_n_5 ;
  wire \priority_cnt_reg[12]_i_1_n_6 ;
  wire \priority_cnt_reg[12]_i_1_n_7 ;
  wire \priority_cnt_reg[16]_i_1_n_1 ;
  wire \priority_cnt_reg[16]_i_1_n_2 ;
  wire \priority_cnt_reg[16]_i_1_n_3 ;
  wire \priority_cnt_reg[16]_i_1_n_4 ;
  wire \priority_cnt_reg[16]_i_1_n_5 ;
  wire \priority_cnt_reg[16]_i_1_n_6 ;
  wire \priority_cnt_reg[16]_i_1_n_7 ;
  wire [1:0]\priority_cnt_reg[19]_0 ;
  wire \priority_cnt_reg[4]_i_1_n_0 ;
  wire \priority_cnt_reg[4]_i_1_n_1 ;
  wire \priority_cnt_reg[4]_i_1_n_2 ;
  wire \priority_cnt_reg[4]_i_1_n_3 ;
  wire \priority_cnt_reg[4]_i_1_n_4 ;
  wire \priority_cnt_reg[4]_i_1_n_5 ;
  wire \priority_cnt_reg[4]_i_1_n_6 ;
  wire \priority_cnt_reg[4]_i_1_n_7 ;
  wire \priority_cnt_reg[8]_i_1_n_0 ;
  wire \priority_cnt_reg[8]_i_1_n_1 ;
  wire \priority_cnt_reg[8]_i_1_n_2 ;
  wire \priority_cnt_reg[8]_i_1_n_3 ;
  wire \priority_cnt_reg[8]_i_1_n_4 ;
  wire \priority_cnt_reg[8]_i_1_n_5 ;
  wire \priority_cnt_reg[8]_i_1_n_6 ;
  wire \priority_cnt_reg[8]_i_1_n_7 ;
  wire \priority_reg[1]_rep_0 ;
  wire \priority_reg[1]_rep__0_0 ;
  wire \priority_reg[1]_rep__1_0 ;
  wire \priority_reg[1]_rep__2_n_0 ;
  wire \priority_reg[2]_rep_0 ;
  wire \priority_reg[2]_rep_1 ;
  wire \priority_reg[2]_rep__0_0 ;
  wire \priority_reg[2]_rep__0_1 ;
  wire \priority_reg[2]_rep__0_2 ;
  wire \priority_reg[2]_rep__0_3 ;
  wire \priority_reg[2]_rep__1_0 ;
  wire \priority_reg[2]_rep__1_1 ;
  wire [17:0]\priority_reg[2]_rep__1_2 ;
  wire \priority_reg[3]_0 ;
  wire \priority_reg[3]_1 ;
  wire \priority_reg[3]_2 ;
  wire \priority_reg[3]_3 ;
  wire \priority_reg[3]_4 ;
  wire \priority_reg[3]_5 ;
  wire \priority_reg[4]_0 ;
  wire \priority_reg[4]_1 ;
  wire \priority_reg[4]_2 ;
  wire \priority_reg[4]_3 ;
  wire \priority_reg[4]_4 ;
  wire \priority_reg[4]_5 ;
  wire \priority_reg[5]_0 ;
  wire \priority_reg[5]_1 ;
  wire \priority_reg[5]_2 ;
  wire \priority_reg[5]_3 ;
  wire \priority_reg[5]_4 ;
  wire \priority_reg[5]_5 ;
  wire \priority_reg[5]_6 ;
  wire \priority_reg[5]_7 ;
  wire \priority_reg[5]_8 ;
  wire \priority_reg[5]_9 ;
  wire \priority_reg[7]_i_1_n_2 ;
  wire \priority_reg[7]_i_1_n_3 ;
  wire \priority_reg[7]_i_3_n_0 ;
  wire \priority_reg[7]_i_3_n_1 ;
  wire \priority_reg[7]_i_3_n_2 ;
  wire \priority_reg[7]_i_3_n_3 ;
  wire \priority_reg_n_0_[6] ;
  wire \priority_reg_n_0_[7] ;
  wire \read_ptr_reg[4] ;
  wire rst_priority;
  wire \write_ptr_reg[0] ;
  wire \write_ptr_reg[0]_0 ;
  wire \write_ptr_reg[0]_1 ;
  wire \write_ptr_reg[0]_10 ;
  wire \write_ptr_reg[0]_11 ;
  wire \write_ptr_reg[0]_2 ;
  wire \write_ptr_reg[0]_3 ;
  wire \write_ptr_reg[0]_4 ;
  wire \write_ptr_reg[0]_5 ;
  wire \write_ptr_reg[0]_6 ;
  wire \write_ptr_reg[0]_7 ;
  wire \write_ptr_reg[0]_8 ;
  wire \write_ptr_reg[0]_9 ;
  wire [0:0]\write_ptr_reg[2] ;
  wire [0:0]\write_ptr_reg[2]_0 ;
  wire [0:0]\write_ptr_reg[2]_1 ;
  wire [0:0]\write_ptr_reg[2]_10 ;
  wire [0:0]\write_ptr_reg[2]_11 ;
  wire [0:0]\write_ptr_reg[2]_12 ;
  wire [0:0]\write_ptr_reg[2]_13 ;
  wire [0:0]\write_ptr_reg[2]_14 ;
  wire [0:0]\write_ptr_reg[2]_15 ;
  wire [0:0]\write_ptr_reg[2]_16 ;
  wire [0:0]\write_ptr_reg[2]_17 ;
  wire [0:0]\write_ptr_reg[2]_18 ;
  wire [0:0]\write_ptr_reg[2]_19 ;
  wire [0:0]\write_ptr_reg[2]_2 ;
  wire [0:0]\write_ptr_reg[2]_20 ;
  wire [0:0]\write_ptr_reg[2]_21 ;
  wire [0:0]\write_ptr_reg[2]_22 ;
  wire [0:0]\write_ptr_reg[2]_23 ;
  wire [0:0]\write_ptr_reg[2]_24 ;
  wire [0:0]\write_ptr_reg[2]_25 ;
  wire [0:0]\write_ptr_reg[2]_26 ;
  wire [0:0]\write_ptr_reg[2]_27 ;
  wire [0:0]\write_ptr_reg[2]_28 ;
  wire [0:0]\write_ptr_reg[2]_29 ;
  wire [0:0]\write_ptr_reg[2]_3 ;
  wire [0:0]\write_ptr_reg[2]_4 ;
  wire [0:0]\write_ptr_reg[2]_5 ;
  wire [0:0]\write_ptr_reg[2]_6 ;
  wire [0:0]\write_ptr_reg[2]_7 ;
  wire [0:0]\write_ptr_reg[2]_8 ;
  wire [0:0]\write_ptr_reg[2]_9 ;
  wire [3:0]\NLW_AEROUT_ADDR_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_AEROUT_ADDR_reg[7]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_priority_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_priority_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_priority_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_priority_reg[7]_i_3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    \AEROUT_ADDR[7]_i_11 
       (.I0(last_spk_in_burst_int1[10]),
        .I1(last_spk_in_burst_int1[11]),
        .O(\AEROUT_ADDR[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AEROUT_ADDR[7]_i_38 
       (.I0(Q[5]),
        .I1(\priority_reg[2]_rep__1_0 ),
        .O(\AEROUT_ADDR[7]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AEROUT_ADDR[7]_i_39 
       (.I0(Q[4]),
        .I1(Q[1]),
        .O(\AEROUT_ADDR[7]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AEROUT_ADDR[7]_i_40 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(\AEROUT_ADDR[7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AEROUT_ADDR[7]_i_62 
       (.I0(\priority_reg_n_0_[7] ),
        .I1(Q[4]),
        .O(\AEROUT_ADDR[7]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AEROUT_ADDR[7]_i_63 
       (.I0(\priority_reg_n_0_[6] ),
        .I1(Q[3]),
        .O(\AEROUT_ADDR[7]_i_63_n_0 ));
  CARRY4 \AEROUT_ADDR_reg[7]_i_16 
       (.CI(\AEROUT_ADDR_reg[7]_i_30_n_0 ),
        .CO({\NLW_AEROUT_ADDR_reg[7]_i_16_CO_UNCONNECTED [3:2],last_spk_in_burst_int1[11],\NLW_AEROUT_ADDR_reg[7]_i_16_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_AEROUT_ADDR_reg[7]_i_16_O_UNCONNECTED [3:1],last_spk_in_burst_int1[10]}),
        .S({1'b0,1'b0,1'b1,\priority_reg_n_0_[7] }));
  CARRY4 \AEROUT_ADDR_reg[7]_i_19 
       (.CI(1'b0),
        .CO({\AEROUT_ADDR_reg[7]_i_19_n_0 ,\AEROUT_ADDR_reg[7]_i_19_n_1 ,\AEROUT_ADDR_reg[7]_i_19_n_2 ,\AEROUT_ADDR_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[5:3],1'b0}),
        .O(last_spk_in_burst_int1[5:2]),
        .S({\AEROUT_ADDR[7]_i_38_n_0 ,\AEROUT_ADDR[7]_i_39_n_0 ,\AEROUT_ADDR[7]_i_40_n_0 ,\priority_reg[2]_rep__1_0 }));
  CARRY4 \AEROUT_ADDR_reg[7]_i_30 
       (.CI(\AEROUT_ADDR_reg[7]_i_19_n_0 ),
        .CO({\AEROUT_ADDR_reg[7]_i_30_n_0 ,\AEROUT_ADDR_reg[7]_i_30_n_1 ,\AEROUT_ADDR_reg[7]_i_30_n_2 ,\AEROUT_ADDR_reg[7]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] }),
        .O(last_spk_in_burst_int1[9:6]),
        .S({\priority_reg_n_0_[6] ,Q[5],\AEROUT_ADDR[7]_i_62_n_0 ,\AEROUT_ADDR[7]_i_63_n_0 }));
  FDCE SPI_OPEN_LOOP_sync_int_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(SPI_OPEN_LOOP),
        .Q(SPI_OPEN_LOOP_sync_int));
  FDCE SPI_OPEN_LOOP_sync_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST_sync),
        .D(SPI_OPEN_LOOP_sync_int),
        .Q(SPI_OPEN_LOOP_sync));
  ODIN_design_ODIN_0_0_fifo__parameterized0 fifo_spike_0
       (.AERIN_ADDR(AERIN_ADDR[6]),
        .AERIN_REQ_sync(AERIN_REQ_sync),
        .AERIN_REQ_sync_reg(AERIN_REQ_sync_reg),
        .AERIN_REQ_sync_reg_0(AERIN_REQ_sync_reg_0),
        .\AEROUT_ADDR_reg[0] (\genblk1[41].fifo_burst_n_8 ),
        .\AEROUT_ADDR_reg[0]_0 (\AEROUT_ADDR[7]_i_11_n_0 ),
        .CLK(CLK),
        .CTRL_SCHED_VIRTS(CTRL_SCHED_VIRTS),
        .E(\genblk1[50].fifo_burst_n_2 ),
        .\FSM_sequential_state[1]_i_5 (\FSM_sequential_state[1]_i_5 ),
        .\FSM_sequential_state[1]_i_5_0 (\FSM_sequential_state[1]_i_5_0 ),
        .RST_sync(RST_sync),
        .SCHED_DATA_OUT({SCHED_DATA_OUT[12:8],SCHED_DATA_OUT[0]}),
        .SCHED_EMPTY(SCHED_EMPTY),
        .SCHED_FULL(SCHED_FULL),
        .SPI_GATE_ACTIVITY_sync(SPI_GATE_ACTIVITY_sync),
        .SPI_GATE_ACTIVITY_sync_reg(SPI_GATE_ACTIVITY_sync_reg),
        .empty_main(empty_main),
        .empty_reg_0(\genblk1[50].fifo_burst_n_3 ),
        .\fill_cnt_reg[0]_0 (\read_ptr_reg[4] ),
        .\fill_cnt_reg[0]_1 (\fill_cnt_reg[0] ),
        .\fill_cnt_reg[2]_0 (\fill_cnt_reg[2] ),
        .\genblk1[0].mem_reg[0][12]_0 (\genblk1[0].mem_reg[0][12] ),
        .\genblk1[10].mem_reg[10][12]_0 (\genblk1[10].mem_reg[10][12] ),
        .\genblk1[11].mem_reg[11][12]_0 (\genblk1[11].mem_reg[11][12] ),
        .\genblk1[12].mem_reg[12][12]_0 (\genblk1[12].mem_reg[12][12] ),
        .\genblk1[13].mem_reg[13][12]_0 (\genblk1[13].mem_reg[13][12] ),
        .\genblk1[14].mem_reg[14][12]_0 (\genblk1[14].mem_reg[14][12] ),
        .\genblk1[15].mem_reg[15][12]_0 (\genblk1[15].mem_reg[15][12] ),
        .\genblk1[16].mem_reg[16][12]_0 (\genblk1[16].mem_reg[16][12] ),
        .\genblk1[17].mem_reg[17][12]_0 (\genblk1[17].mem_reg[17][12] ),
        .\genblk1[18].mem_reg[18][12]_0 (\genblk1[18].mem_reg[18][12] ),
        .\genblk1[19].mem_reg[19][12]_0 (\genblk1[19].mem_reg[19][12] ),
        .\genblk1[1].mem_reg[1][12]_0 (\genblk1[1].mem_reg[1][12] ),
        .\genblk1[20].mem_reg[20][12]_0 (\genblk1[20].mem_reg[20][12] ),
        .\genblk1[21].mem_reg[21][12]_0 (\genblk1[21].mem_reg[21][12] ),
        .\genblk1[22].mem_reg[22][12]_0 (\genblk1[22].mem_reg[22][12] ),
        .\genblk1[23].mem_reg[23][12]_0 (\genblk1[23].mem_reg[23][12] ),
        .\genblk1[24].mem_reg[24][12]_0 (\genblk1[24].mem_reg[24][12] ),
        .\genblk1[25].mem_reg[25][12]_0 (\genblk1[25].mem_reg[25][12] ),
        .\genblk1[26].mem_reg[26][12]_0 (\genblk1[26].mem_reg[26][12] ),
        .\genblk1[27].mem_reg[27][12]_0 (\genblk1[27].mem_reg[27][12] ),
        .\genblk1[28].mem_reg[28][12]_0 (\genblk1[28].mem_reg[28][12] ),
        .\genblk1[29].mem_reg[29][12]_0 (\genblk1[29].mem_reg[29][12] ),
        .\genblk1[2].mem_reg[2][12]_0 (\genblk1[2].mem_reg[2][12] ),
        .\genblk1[30].mem_reg[30][12]_0 (\genblk1[30].mem_reg[30][12] ),
        .\genblk1[31].mem_reg[31][12]_0 (\genblk1[31].mem_reg[31][12] ),
        .\genblk1[31].mem_reg[31][7]_0 (\genblk1[31].mem_reg[31][7] ),
        .\genblk1[3].mem_reg[3][12]_0 (\genblk1[3].mem_reg[3][12] ),
        .\genblk1[4].mem_reg[4][12]_0 (\genblk1[4].mem_reg[4][12] ),
        .\genblk1[5].mem_reg[5][12]_0 (\genblk1[5].mem_reg[5][12] ),
        .\genblk1[6].mem_reg[6][12]_0 (\genblk1[6].mem_reg[6][12] ),
        .\genblk1[7].mem_reg[7][12]_0 (\genblk1[7].mem_reg[7][12] ),
        .\genblk1[8].mem_reg[8][12]_0 (\genblk1[8].mem_reg[8][12] ),
        .\genblk1[9].mem_reg[9][12]_0 (\genblk1[9].mem_reg[9][12] ),
        .\read_ptr_reg[4]_0 (fifo_spike_0_n_45),
        .\read_ptr_reg[4]_1 (fifo_spike_0_n_46),
        .\read_ptr_reg[4]_2 (fifo_spike_0_n_47),
        .\read_ptr_reg[4]_3 (fifo_spike_0_n_48),
        .\read_ptr_reg[4]_4 (fifo_spike_0_n_49),
        .\read_ptr_reg[4]_5 (fifo_spike_0_n_50),
        .\read_ptr_reg[4]_6 (fifo_spike_0_n_51),
        .\write_ptr_reg[2]_0 (E),
        .\write_ptr_reg[2]_1 (\write_ptr_reg[2] ),
        .\write_ptr_reg[2]_10 (\write_ptr_reg[2]_8 ),
        .\write_ptr_reg[2]_11 (\write_ptr_reg[2]_9 ),
        .\write_ptr_reg[2]_12 (\write_ptr_reg[2]_10 ),
        .\write_ptr_reg[2]_13 (\write_ptr_reg[2]_11 ),
        .\write_ptr_reg[2]_14 (\write_ptr_reg[2]_12 ),
        .\write_ptr_reg[2]_15 (\write_ptr_reg[2]_13 ),
        .\write_ptr_reg[2]_16 (\write_ptr_reg[2]_14 ),
        .\write_ptr_reg[2]_17 (\write_ptr_reg[2]_15 ),
        .\write_ptr_reg[2]_18 (\write_ptr_reg[2]_16 ),
        .\write_ptr_reg[2]_19 (\write_ptr_reg[2]_17 ),
        .\write_ptr_reg[2]_2 (\write_ptr_reg[2]_0 ),
        .\write_ptr_reg[2]_20 (\write_ptr_reg[2]_18 ),
        .\write_ptr_reg[2]_21 (\write_ptr_reg[2]_19 ),
        .\write_ptr_reg[2]_22 (\write_ptr_reg[2]_20 ),
        .\write_ptr_reg[2]_23 (\write_ptr_reg[2]_21 ),
        .\write_ptr_reg[2]_24 (\write_ptr_reg[2]_22 ),
        .\write_ptr_reg[2]_25 (\write_ptr_reg[2]_23 ),
        .\write_ptr_reg[2]_26 (\write_ptr_reg[2]_24 ),
        .\write_ptr_reg[2]_27 (\write_ptr_reg[2]_25 ),
        .\write_ptr_reg[2]_28 (\write_ptr_reg[2]_26 ),
        .\write_ptr_reg[2]_29 (\write_ptr_reg[2]_27 ),
        .\write_ptr_reg[2]_3 (\write_ptr_reg[2]_1 ),
        .\write_ptr_reg[2]_30 (\write_ptr_reg[2]_28 ),
        .\write_ptr_reg[2]_31 (\write_ptr_reg[2]_29 ),
        .\write_ptr_reg[2]_4 (\write_ptr_reg[2]_2 ),
        .\write_ptr_reg[2]_5 (\write_ptr_reg[2]_3 ),
        .\write_ptr_reg[2]_6 (\write_ptr_reg[2]_4 ),
        .\write_ptr_reg[2]_7 (\write_ptr_reg[2]_5 ),
        .\write_ptr_reg[2]_8 (\write_ptr_reg[2]_6 ),
        .\write_ptr_reg[2]_9 (\write_ptr_reg[2]_7 ));
  ODIN_design_ODIN_0_0_fifo \genblk1[0].fifo_burst 
       (.CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_in({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .data_out_fifo(data_out_fifo[8:0]),
        .empty_burst_fifo(empty_burst_fifo[0]),
        .\fill_cnt_reg[4]_0 (\genblk1[1].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[4].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[3].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_10_0 (\genblk1[3].mem[3][8]_i_10 ),
        .\genblk1[3].mem[3][8]_i_10_1 (\genblk1[3].mem[3][8]_i_10_0 ),
        .\genblk1[3].mem[3][8]_i_11__6_0 (\genblk1[3].mem[3][8]_i_11__6 ),
        .\genblk1[3].mem[3][8]_i_3__15 (\genblk1[3].mem[3][8]_i_3__15_1 ),
        .\genblk1[3].mem[3][8]_i_3__15_0 (\priority_reg[3]_1 ),
        .\genblk1[3].mem[3][8]_i_3__15_1 (\priority_reg[5]_5 ),
        .\genblk1[3].mem[3][8]_i_3__15_2 (\genblk1[3].mem[3][8]_i_3__15_0 ),
        .\genblk1[3].mem[3][8]_i_3__15_3 (\genblk1[3].mem[3][8]_i_3__15 ),
        .\genblk1[3].mem[3][8]_i_3__15_4 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_3__15_5 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_3__15_6 (\genblk1[13].fifo_burst_n_8 ),
        .\genblk1[3].mem[3][8]_i_3__28_0 (\genblk1[3].mem[3][8]_i_3__28 ),
        .\genblk1[3].mem[3][8]_i_3__28_1 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_3__28_2 (\genblk1[3].mem[3][8]_i_3__28_1 ),
        .\genblk1[3].mem[3][8]_i_3__28_3 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_4__3_0 (\genblk1[3].mem[3][8]_i_4__3 ),
        .\genblk1[3].mem[3][8]_i_5__9_0 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[3].mem[3][8]_i_5__9_1 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\genblk1[3].mem[3][8]_i_7 (\genblk1[3].mem[3][8]_i_7 ),
        .\genblk1[3].mem[3][8]_i_7__1 (\genblk1[3].mem[3][8]_i_7__1 ),
        .\genblk1[3].mem[3][8]_i_7__1_0 (\priority_reg[5]_0 ),
        .\genblk1[3].mem[3][8]_i_7__1_1 (\genblk1[3].mem[3][8]_i_7__1_0 ),
        .\genblk1[3].mem[3][8]_i_7__1_2 (\priority_reg[4]_0 ),
        .\genblk1[3].mem[3][8]_i_7__1_3 (\genblk1[3].mem[3][8]_i_7__1_1 ),
        .\genblk1[3].mem[3][8]_i_8__16_0 (\genblk1[3].mem[3][8]_i_8__16 ),
        .\genblk1[3].mem[3][8]_i_8__16_1 (\genblk1[3].mem[3][8]_i_8__16_0 ),
        .\priority_reg[0] (\genblk1[0].fifo_burst_n_5 ),
        .\priority_reg[0]_0 (\priority_reg[2]_rep__0_0 ),
        .\priority_reg[0]_1 (\priority_reg[1]_rep__1_0 ),
        .\priority_reg[1]_rep__0 (\genblk1[0].fifo_burst_n_6 ),
        .\priority_reg[2]_rep__0 (\priority_reg[2]_rep__0_1 ),
        .\priority_reg[3] (\genblk1[0].fifo_burst_n_8 ),
        .\priority_reg[4] (\genblk1[0].fifo_burst_n_7 ),
        .\priority_reg[5] (\genblk1[0].fifo_burst_n_2 ),
        .\priority_reg[5]_0 (\genblk1[0].fifo_burst_n_4 ),
        .\priority_reg[7] (\genblk1[0].fifo_burst_n_1 ),
        .\read_ptr_reg[0]_0 (\read_ptr_reg[4] ),
        .\read_ptr_reg[0]_1 (\priority_reg[1]_rep_0 ),
        .\read_ptr_reg[0]_2 (\priority_reg[2]_rep_1 ),
        .\read_ptr_reg[0]_3 (\priority_reg[4]_2 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0] ));
  ODIN_design_ODIN_0_0_fifo_0 \genblk1[10].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[98:90]),
        .empty_burst_fifo(empty_burst_fifo[10]),
        .\fill_cnt[4]_i_3__40_0 (\fill_cnt[4]_i_3__40 ),
        .\fill_cnt[4]_i_3__40_1 (\fill_cnt[4]_i_3__40_0 ),
        .\fill_cnt_reg[4]_0 (\genblk1[11].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt_reg[4]_2 (\genblk1[9].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[8].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[8].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[0].mem_reg[0][8]_26 ),
        .\genblk1[0].mem_reg[0][8]_12 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[15].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[8].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[11].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[11].fifo_burst_n_10 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[1]_rep_0 ),
        .\genblk1[3].mem[3][8]_i_4__12 (\genblk1[3].mem[3][8]_i_4__12 ),
        .\genblk1[3].mem[3][8]_i_4__12_0 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_5__52 (\genblk1[3].mem[3][8]_i_5__52 ),
        .\priority_reg[2]_rep__1 (\genblk1[10].fifo_burst_n_3 ),
        .\priority_reg[3] (\genblk1[10].fifo_burst_n_1 ),
        .\priority_reg[3]_0 (\genblk1[10].fifo_burst_n_2 ),
        .\read_ptr_reg[0]_0 (\priority_reg[4]_3 ),
        .\read_ptr_reg[0]_1 (\genblk1[2].fifo_burst_n_3 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_1 \genblk1[11].fifo_burst 
       (.CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[107:99]),
        .empty_burst_fifo(empty_burst_fifo[11]),
        .empty_i_17__1(\priority_reg[2]_rep__0_0 ),
        .empty_i_17__1_0(\priority_reg[1]_rep__1_0 ),
        .empty_i_3__18(\priority_reg[1]_rep__0_0 ),
        .empty_i_3__20(\genblk1[13].fifo_burst_n_9 ),
        .empty_i_3__20_0(\priority_reg[2]_rep_1 ),
        .empty_i_3__20_1(\genblk1[18].fifo_burst_n_7 ),
        .empty_i_3__20_2(empty_i_3__20),
        .empty_i_6__18(empty_i_6__18_0),
        .empty_i_6__18_0(\priority_reg[3]_1 ),
        .empty_i_6__18_1(empty_i_6__18),
        .empty_i_7__30(\priority_reg[5]_0 ),
        .empty_i_7__30_0(empty_i_7__30_0),
        .empty_i_7__30_1(\fill_cnt_reg[0] ),
        .empty_i_7__30_2(empty_i_7__30),
        .empty_i_7__30_3(\priority_reg[4]_0 ),
        .empty_i_8__26(empty_i_8__26_0),
        .empty_i_8__26_0(empty_i_8__26_1),
        .\fill_cnt[4]_i_3__5_0 (\fill_cnt[4]_i_3__5 ),
        .\fill_cnt[4]_i_3__5_1 (\fill_cnt[4]_i_3__40_0 ),
        .\fill_cnt_reg[1]_0 (\priority_reg[4]_3 ),
        .\fill_cnt_reg[1]_1 (\genblk1[3].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[12].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[12].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[8].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[3].mem[3][8]_i_3__18 (\priority_reg[1]_rep_0 ),
        .\genblk1[3].mem[3][8]_i_3__18_0 (\genblk1[7].fifo_burst_n_2 ),
        .\genblk1[3].mem[3][8]_i_3__18_1 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_3__18_2 (\genblk1[3].mem[3][8]_i_3__18 ),
        .\genblk1[3].mem[3][8]_i_3__18_3 (\genblk1[7].fifo_burst_n_4 ),
        .\genblk1[3].mem[3][8]_i_3__18_4 (\genblk1[14].fifo_burst_n_1 ),
        .\genblk1[3].mem[3][8]_i_4__8 (\genblk1[3].mem[3][8]_i_10 ),
        .\genblk1[3].mem[3][8]_i_4__8_0 (\genblk1[3].mem[3][8]_i_7__1 ),
        .\priority_reg[1]_rep__0 (\genblk1[11].fifo_burst_n_1 ),
        .\priority_reg[2]_rep (\genblk1[11].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__0 (\priority_reg[2]_rep__0_2 ),
        .\priority_reg[2]_rep__1 (\genblk1[11].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__1_0 (\genblk1[11].fifo_burst_n_5 ),
        .\priority_reg[2]_rep__1_1 (\genblk1[11].fifo_burst_n_10 ),
        .\priority_reg[4] (\priority_reg[4]_5 ),
        .\priority_reg[5] (\genblk1[11].fifo_burst_n_6 ),
        .\priority_reg[5]_0 (\genblk1[11].fifo_burst_n_7 ),
        .\priority_reg[5]_1 (\priority_reg[5]_1 ),
        .\priority_reg[5]_2 (\genblk1[11].fifo_burst_n_11 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_2 \genblk1[12].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[116:108]),
        .empty_burst_fifo(empty_burst_fifo[12]),
        .empty_i_3__20_0(empty_i_3__20_0),
        .empty_i_3__20_1(\priority_reg[1]_rep_0 ),
        .empty_i_3__20_2(empty_i_3__20_1),
        .empty_i_3__20_3(\priority_reg[2]_rep_1 ),
        .empty_i_3__20_4(empty_i_3__20_2),
        .\fill_cnt[4]_i_3__47_0 (\fill_cnt[4]_i_3__5 ),
        .\fill_cnt[4]_i_3__47_1 (\fill_cnt[4]_i_3__47 ),
        .\fill_cnt[4]_i_3__47_2 (\genblk1[11].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__47_3 (\genblk1[14].fifo_burst_n_6 ),
        .\fill_cnt_reg[4]_0 (\genblk1[11].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[13].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[0].mem_reg[0][8]_26 ),
        .\genblk1[0].mem_reg[0][8]_13 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[13].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[8].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[15].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[14].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[11].fifo_burst_n_10 ),
        .\genblk1[3].mem[3][8]_i_5__19 (\genblk1[3].mem[3][8]_i_5__52 ),
        .\genblk1[3].mem[3][8]_i_5__19_0 (\genblk1[3].mem[3][8]_i_4__12 ),
        .\genblk1[3].mem[3][8]_i_5__19_1 (\priority_reg[2]_rep__0_0 ),
        .\priority_reg[1]_rep__0 (\genblk1[12].fifo_burst_n_3 ),
        .\priority_reg[1]_rep__2 (\genblk1[12].fifo_burst_n_2 ),
        .\priority_reg[5] (\genblk1[12].fifo_burst_n_1 ),
        .\read_ptr_reg[0]_0 (\priority_reg[4]_3 ),
        .\read_ptr_reg[0]_1 (\genblk1[4].fifo_burst_n_1 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_3 \genblk1[13].fifo_burst 
       (.CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[125:117]),
        .empty_burst_fifo(empty_burst_fifo[13]),
        .empty_i_3__31(empty_i_3__31_0),
        .empty_i_3__31_0(empty_i_3__31_1),
        .empty_i_3__31_1(\genblk1[18].fifo_burst_n_7 ),
        .empty_i_3__31_2(empty_i_3__31_2),
        .empty_i_3__31_3(empty_i_3__31_3),
        .empty_i_3__31_4(\genblk1[15].fifo_burst_n_1 ),
        .empty_i_3__32_0(\genblk1[11].fifo_burst_n_6 ),
        .empty_i_3__32_1(\genblk1[14].fifo_burst_n_6 ),
        .empty_i_5__10(empty_i_5__10),
        .empty_i_5__10_0(empty_i_5__10_0),
        .empty_i_8__30_0(empty_i_8__30_1),
        .empty_i_8__31(\fill_cnt_reg[0] ),
        .empty_i_8__31_0(empty_i_7__30),
        .empty_i_8__31_1(empty_i_8__31),
        .\fill_cnt[4]_i_3__12_0 (\fill_cnt[4]_i_3__47 ),
        .\fill_cnt[4]_i_4__7_0 (\genblk1[14].fifo_burst_n_8 ),
        .\fill_cnt[4]_i_4__7_1 (\fill_cnt[4]_i_4__7 ),
        .\fill_cnt[4]_i_4__7_2 (\priority_reg[3]_4 ),
        .\fill_cnt[4]_i_4__7_3 (\genblk1[14].fifo_burst_n_7 ),
        .\fill_cnt_reg[1]_0 (\priority_reg[4]_3 ),
        .\fill_cnt_reg[1]_1 (\genblk1[5].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[17].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[12].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[14].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[11].fifo_burst_n_10 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[15].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_14 (\genblk1[3].mem[3][8]_i_14_0 ),
        .\genblk1[3].mem[3][8]_i_14_0 (\genblk1[3].mem[3][8]_i_14 ),
        .\genblk1[3].mem[3][8]_i_14_1 (\priority_reg[2]_rep__0_1 ),
        .\genblk1[3].mem[3][8]_i_3__12 (\genblk1[17].fifo_burst_n_6 ),
        .\genblk1[3].mem[3][8]_i_3__17 (\genblk1[7].fifo_burst_n_2 ),
        .\genblk1[3].mem[3][8]_i_3__17_0 (\priority_reg[2]_rep_1 ),
        .\genblk1[3].mem[3][8]_i_3__17_1 (\genblk1[3].mem[3][8]_i_3__18 ),
        .\genblk1[3].mem[3][8]_i_3__17_2 (\genblk1[0].mem_reg[0][8]_23 ),
        .\genblk1[3].mem[3][8]_i_5__18 (\priority_reg[4]_2 ),
        .\genblk1[3].mem[3][8]_i_5__18_0 (\genblk1[3].mem[3][8]_i_8__16 ),
        .\genblk1[3].mem[3][8]_i_5__18_1 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_5__18_2 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_5__18_3 (\genblk1[3].mem[3][8]_i_3__28 ),
        .\priority_reg[1]_rep__0 (\genblk1[13].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[13].fifo_burst_n_2 ),
        .\priority_reg[2]_rep (\genblk1[13].fifo_burst_n_5 ),
        .\priority_reg[2]_rep__0 (\genblk1[13].fifo_burst_n_7 ),
        .\priority_reg[2]_rep__1 (\genblk1[13].fifo_burst_n_4 ),
        .\priority_reg[3] (\priority_reg[3]_0 ),
        .\priority_reg[3]_0 (\genblk1[13].fifo_burst_n_6 ),
        .\priority_reg[3]_1 (\genblk1[13].fifo_burst_n_9 ),
        .\priority_reg[5] (\genblk1[13].fifo_burst_n_8 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_4 \genblk1[14].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[134:126]),
        .empty_burst_fifo(empty_burst_fifo[14]),
        .empty_i_3__31_0(empty_i_3__20_0),
        .empty_i_3__31_1(\priority_reg[1]_rep_0 ),
        .empty_i_3__31_2(empty_i_3__31),
        .empty_i_3__31_3(\genblk1[16].fifo_burst_n_3 ),
        .empty_i_7__8(\priority_reg[1]_rep__2_n_0 ),
        .empty_i_7__8_0(\genblk1[20].fifo_burst_n_5 ),
        .empty_i_7__8_1(\fill_cnt[4]_i_4__7 ),
        .empty_i_8__26(empty_i_6__18),
        .empty_i_8__26_0(\priority_reg[2]_rep__0_2 ),
        .empty_i_8__26_1(\priority_reg[5]_0 ),
        .empty_i_8__26_2(empty_i_8__26),
        .\fill_cnt[4]_i_3__54_0 (\fill_cnt[4]_i_3__54 ),
        .\fill_cnt[4]_i_5__3 (\fill_cnt[4]_i_5__3 ),
        .\fill_cnt[4]_i_5__3_0 (\fill_cnt[4]_i_5__3_0 ),
        .\fill_cnt[4]_i_5__3_1 (\priority_reg[2]_rep__0_1 ),
        .\fill_cnt[4]_i_5__3_2 (\fill_cnt[4]_i_5__3_1 ),
        .\fill_cnt_reg[4]_0 (\genblk1[13].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[13].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[13].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[15].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[13].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[12].fifo_burst_n_1 ),
        .\genblk1[3].mem[3][8]_i_3__17 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_3__17_0 (\genblk1[8].fifo_burst_n_9 ),
        .\genblk1[3].mem[3][8]_i_3__17_1 (\genblk1[17].fifo_burst_n_3 ),
        .\genblk1[3].mem[3][8]_i_4__46 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_6__24 (\genblk1[3].mem[3][8]_i_6__24 ),
        .\genblk1[3].mem[3][8]_i_6__24_0 (\genblk1[3].mem[3][8]_i_8__16_0 ),
        .\genblk1[3].mem[3][8]_i_6__24_1 (\priority_reg[3]_2 ),
        .\priority_reg[1]_rep__2 (\genblk1[14].fifo_burst_n_5 ),
        .\priority_reg[2]_rep__0 (\genblk1[14].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__0_0 (\genblk1[14].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__1 (\genblk1[14].fifo_burst_n_3 ),
        .\priority_reg[3] (\genblk1[14].fifo_burst_n_7 ),
        .\priority_reg[4] (\priority_reg[4]_3 ),
        .\priority_reg[5] (\genblk1[14].fifo_burst_n_6 ),
        .\priority_reg[5]_0 (\genblk1[14].fifo_burst_n_8 ),
        .\read_ptr_reg[0]_0 (\genblk1[6].fifo_burst_n_1 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_5 \genblk1[15].fifo_burst 
       (.\AEROUT_ADDR[7]_i_101 ({data_out_fifo[399],data_out_fifo[271],data_out_fifo[15]}),
        .CLK(CLK),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .O(last_spk_in_burst_int1[8:7]),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_burst_fifo(empty_burst_fifo[15]),
        .empty_i_14__1_0(empty_i_14__1),
        .empty_i_14__1_1(empty_i_14__1_0),
        .empty_i_3__30_0(\genblk1[14].fifo_burst_n_5 ),
        .empty_i_3__30_1(\fill_cnt[4]_i_3__54 ),
        .empty_i_5__38(\priority_reg[3]_0 ),
        .empty_i_5__38_0(empty_i_5__38),
        .empty_i_5__38_1(empty_i_5__38_0),
        .empty_i_8__30(\priority_reg[5]_1 ),
        .empty_i_8__30_0(empty_i_8__30),
        .empty_i_8__30_1(SPI_OPEN_LOOP_sync),
        .empty_i_8__30_2(empty_i_8__30_0),
        .\fill_cnt[4]_i_3__19_0 (empty_i_3__20_0),
        .\fill_cnt[4]_i_3__19_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__19_2 (empty_i_3__31),
        .\fill_cnt[4]_i_3__19_3 (\genblk1[14].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__19_4 (\genblk1[16].fifo_burst_n_3 ),
        .\fill_cnt_reg[1]_0 (\priority_reg[4]_3 ),
        .\fill_cnt_reg[1]_1 (\genblk1[7].fifo_burst_n_9 ),
        .\fill_cnt_reg[4]_0 (\genblk1[16].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[14].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[0].mem_reg[0][8]_23 ),
        .\genblk1[0].mem_reg[0][8]_12 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[18].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[13].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[14].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[14].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[17].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[17].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[17].fifo_burst_n_7 ),
        .\genblk1[1].mem_reg[1][7]_0 (data_out_fifo[142:135]),
        .\genblk1[1].mem_reg[1][7]_1 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[15].fifo_burst_n_9 ),
        .\genblk1[3].mem[3][8]_i_3__11 (\genblk1[3].mem[3][8]_i_3__11 ),
        .\genblk1[3].mem[3][8]_i_3__11_0 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_5__4 (\priority_reg[4]_2 ),
        .\genblk1[3].mem[3][8]_i_5__4_0 (\genblk1[3].mem[3][8]_i_5__4 ),
        .\genblk1[3].mem[3][8]_i_5__4_1 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[3].mem[3][8]_i_5__4_2 (\priority_reg[2]_rep_1 ),
        .\genblk1[3].mem[3][8]_i_5__4_3 (\genblk1[21].fifo_burst_n_4 ),
        .\genblk1[3].mem[3][8]_i_6__25 (\genblk1[3].mem[3][8]_i_7__1_1 ),
        .\genblk1[3].mem[3][8]_i_6__25_0 (\genblk1[3].mem[3][8]_i_7__1_0 ),
        .\genblk1[3].mem[3][8]_i_6__25_1 (\priority_reg[2]_rep__0_1 ),
        .\priority_reg[1]_rep__0 (\genblk1[15].fifo_burst_n_4 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[15].fifo_burst_n_6 ),
        .\priority_reg[2]_rep (\genblk1[15].fifo_burst_n_5 ),
        .\priority_reg[2]_rep__1 (\genblk1[15].fifo_burst_n_2 ),
        .\priority_reg[3] (\genblk1[15].fifo_burst_n_1 ),
        .\priority_reg[3]_0 (\genblk1[15].fifo_burst_n_3 ),
        .\priority_reg[3]_1 (\priority_reg[3]_5 ),
        .\priority_reg[5] (\genblk1[15].fifo_burst_n_8 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[17].fifo_burst_n_12 ),
        .\write_ptr_reg[0]_1 (\write_ptr_reg[0]_10 ));
  ODIN_design_ODIN_0_0_fifo_6 \genblk1[16].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[152:144]),
        .empty_burst_fifo(empty_burst_fifo[16]),
        .empty_i_5__32(empty_i_8__26_0),
        .empty_i_5__32_0(empty_i_8__26_1),
        .empty_i_5__32_1(\priority_reg[2]_rep__0_2 ),
        .empty_i_5__32_2(\genblk1[11].fifo_burst_n_11 ),
        .empty_i_5__32_3(\priority_reg[3]_1 ),
        .empty_i_5__32_4(\priority_reg[5]_0 ),
        .empty_i_6__23(empty_i_8__26),
        .empty_i_6__23_0(\priority_reg[2]_rep__0_0 ),
        .empty_i_6__23_1(\priority_reg[1]_rep__1_0 ),
        .\fill_cnt[4]_i_3__19 (\genblk1[18].fifo_burst_n_7 ),
        .\fill_cnt[4]_i_3__19_0 (\genblk1[18].fifo_burst_n_8 ),
        .\fill_cnt[4]_i_3__19_1 (\priority_reg[1]_rep__2_n_0 ),
        .\fill_cnt[4]_i_3__19_2 (empty_i_3__31_0),
        .\fill_cnt[4]_i_3__19_3 (\priority_reg[2]_rep__1_0 ),
        .\fill_cnt[4]_i_3__19_4 (empty_i_3__31_1),
        .\fill_cnt[4]_i_3__32_0 (\genblk1[18].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__32_1 (\priority_reg[2]_rep_1 ),
        .\fill_cnt[4]_i_3__32_2 (\fill_cnt[4]_i_3__32 ),
        .\fill_cnt[4]_i_3__32_3 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__32_4 (empty_i_3__31),
        .\fill_cnt[4]_i_3__32_5 (\genblk1[15].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__32_6 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[0].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[15].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[17].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[17].fifo_burst_n_10 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[15].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[18].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[13].fifo_burst_n_7 ),
        .\priority_reg[1]_rep__2 (\genblk1[16].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__0 (\genblk1[16].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__0_0 (\genblk1[16].fifo_burst_n_3 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[17].fifo_burst_n_1 ),
        .\write_ptr_reg[0]_1 (\genblk1[36].fifo_burst_n_3 ));
  ODIN_design_ODIN_0_0_fifo_7 \genblk1[17].fifo_burst 
       (.\AEROUT_ADDR[7]_i_32 (\genblk1[24].fifo_burst_n_20 ),
        .\AEROUT_ADDR[7]_i_47 (\genblk1[24].fifo_burst_n_19 ),
        .\AEROUT_ADDR[7]_i_99 ({data_out_fifo[415:413],data_out_fifo[287:285],data_out_fifo[31:29]}),
        .CLK(CLK),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_burst_fifo(empty_burst_fifo[17]),
        .empty_i_12__6_0(empty_i_12__6),
        .empty_i_12__6_1(SPI_OPEN_LOOP_sync),
        .empty_i_12__6_2(empty_i_8__30),
        .empty_i_3__29(empty_i_3__31),
        .empty_i_3__29_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__29_1(empty_i_3__29),
        .empty_i_3__29_2(\priority_reg[2]_rep_1 ),
        .empty_i_3__29_3(\genblk1[18].fifo_burst_n_5 ),
        .empty_i_3__30(\genblk1[7].fifo_burst_n_12 ),
        .empty_i_3__30_0(empty_i_3__30),
        .empty_i_3__30_1(\priority_reg[2]_rep__0_2 ),
        .empty_i_3__30_2(\priority_reg[5]_1 ),
        .empty_i_3__30_3(\priority_reg[3]_1 ),
        .empty_i_3__30_4(\genblk1[30].fifo_burst_n_0 ),
        .empty_i_5__37(\priority_reg[3]_0 ),
        .empty_i_5__37_0(empty_i_5__38),
        .empty_i_5__37_1(empty_i_5__38_0),
        .empty_i_7__6(empty_i_7__6),
        .empty_i_7__6_0(\fill_cnt_reg[0] ),
        .empty_i_7__6_1(empty_i_7__30),
        .empty_i_9__26(empty_i_9__26),
        .empty_i_9__26_0(empty_i_14__1),
        .\fill_cnt[4]_i_3__23_0 (\fill_cnt[4]_i_3__23 ),
        .\fill_cnt[4]_i_3__23_1 (empty_i_3__31_1),
        .\fill_cnt[4]_i_3__23_2 (\genblk1[16].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_3__23_3 (\genblk1[16].fifo_burst_n_3 ),
        .\fill_cnt[4]_i_3__23_4 (\genblk1[36].fifo_burst_n_3 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[1].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[14].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[14].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[15].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[0].mem_reg[0][8]_30 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[18].fifo_burst_n_2 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[17].fifo_burst_n_15 ),
        .\genblk1[1].mem_reg[1][8]_0 ({data_out_fifo[161:160],data_out_fifo[156:153]}),
        .\genblk1[3].mem[3][8]_i_3__20 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_3__20_0 (\genblk1[15].fifo_burst_n_8 ),
        .\genblk1[3].mem[3][8]_i_3__20_1 (\genblk1[27].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_3__21 (\genblk1[3].mem[3][8]_i_3__15_0 ),
        .\genblk1[3].mem[3][8]_i_3__21_0 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_3__48 (\genblk1[3].mem[3][8]_i_14 ),
        .\genblk1[3].mem[3][8]_i_3__48_0 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_4__27 (\genblk1[3].mem[3][8]_i_4__27 ),
        .\genblk1[3].mem[3][8]_i_5__4 (\genblk1[23].fifo_burst_n_3 ),
        .\genblk1[3].mem[3][8]_i_7 (\genblk1[3].mem[3][8]_i_3__15_1 ),
        .\genblk1[3].mem[3][8]_i_7_0 (\genblk1[3].mem[3][8]_i_10_0 ),
        .\genblk1[3].mem[3][8]_i_7_1 (\priority_reg[2]_rep__0_1 ),
        .\genblk1[3].mem[3][8]_i_7__0_0 (\genblk1[3].mem[3][8]_i_7 ),
        .\genblk1[3].mem[3][8]_i_7__0_1 (\genblk1[3].mem[3][8]_i_10 ),
        .\genblk1[3].mem[3][8]_i_7__11 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\genblk1[3].mem[3][8]_i_7__11_0 (\genblk1[0].mem_reg[0][8]_28 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[8:5]),
        .\priority_reg[1]_rep (\genblk1[17].fifo_burst_n_1 ),
        .\priority_reg[2]_rep (\genblk1[17].fifo_burst_n_10 ),
        .\priority_reg[2]_rep_0 (\genblk1[17].fifo_burst_n_13 ),
        .\priority_reg[2]_rep_1 (\genblk1[17].fifo_burst_n_14 ),
        .\priority_reg[2]_rep__1 (\genblk1[17].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__1_0 (\genblk1[17].fifo_burst_n_5 ),
        .\priority_reg[3] (\genblk1[17].fifo_burst_n_2 ),
        .\priority_reg[3]_0 (\genblk1[17].fifo_burst_n_7 ),
        .\priority_reg[3]_1 (\genblk1[17].fifo_burst_n_8 ),
        .\priority_reg[4] (\genblk1[17].fifo_burst_n_3 ),
        .\priority_reg[4]_0 (\genblk1[17].fifo_burst_n_6 ),
        .\priority_reg[4]_1 (\genblk1[17].fifo_burst_n_9 ),
        .\priority_reg[5] (\genblk1[17].fifo_burst_n_11 ),
        .\priority_reg[5]_0 (\genblk1[17].fifo_burst_n_12 ),
        .\priority_reg[7] (\genblk1[17].fifo_burst_n_22 ),
        .\priority_reg[7]_0 (\genblk1[17].fifo_burst_n_23 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[18].fifo_burst_n_1 ));
  ODIN_design_ODIN_0_0_fifo_8 \genblk1[18].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q(Q[5:3]),
        .data_out_fifo(data_out_fifo[170:162]),
        .empty_burst_fifo(empty_burst_fifo[18]),
        .empty_i_3__26(\priority_reg[2]_rep_1 ),
        .empty_i_3__26_0(empty_i_3__29),
        .empty_i_3__26_1(\genblk1[17].fifo_burst_n_9 ),
        .empty_i_3__28(empty_i_3__31_1),
        .empty_i_3__28_0(\fill_cnt[4]_i_3__23 ),
        .empty_i_5__10(empty_i_5__10_1),
        .empty_i_5__10_0(\priority_reg[2]_rep__0_1 ),
        .empty_i_5__10_1(empty_i_5__10_2),
        .\fill_cnt[4]_i_3__39_0 (\fill_cnt[4]_i_3__39 ),
        .\fill_cnt[4]_i_3__39_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__39_2 (\fill_cnt[4]_i_3__32 ),
        .\fill_cnt[4]_i_3__39_3 (\genblk1[20].fifo_burst_n_4 ),
        .\fill_cnt[4]_i_3__39_4 (\genblk1[16].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_3__39_5 (\genblk1[17].fifo_burst_n_13 ),
        .\fill_cnt[4]_i_4__4 (\fill_cnt[4]_i_4__4_0 ),
        .\fill_cnt[4]_i_4__4_0 (\fill_cnt[4]_i_4__4 ),
        .\fill_cnt[4]_i_6__2 (empty_i_5__10_0),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[2].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[17].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[19].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_30 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[3].mem[3][8]_i_4__17 (\genblk1[17].fifo_burst_n_3 ),
        .\genblk1[3].mem[3][8]_i_4__17_0 (\genblk1[14].fifo_burst_n_2 ),
        .\genblk1[3].mem[3][8]_i_4__17_1 (\genblk1[23].fifo_burst_n_9 ),
        .\genblk1[3].mem[3][8]_i_5__17 (\genblk1[3].mem[3][8]_i_5__52 ),
        .\genblk1[3].mem[3][8]_i_5__17_0 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_6__15 (\genblk1[3].mem[3][8]_i_6__15 ),
        .\genblk1[3].mem[3][8]_i_6__15_0 (\genblk1[3].mem[3][8]_i_4__12 ),
        .\priority_reg[1]_rep__2 (\genblk1[18].fifo_burst_n_1 ),
        .\priority_reg[2]_rep (\genblk1[18].fifo_burst_n_4 ),
        .\priority_reg[3] (\genblk1[18].fifo_burst_n_5 ),
        .\priority_reg[3]_0 (\genblk1[18].fifo_burst_n_6 ),
        .\priority_reg[3]_1 (\genblk1[18].fifo_burst_n_7 ),
        .\priority_reg[3]_2 (\genblk1[18].fifo_burst_n_8 ),
        .\priority_reg[4] (\genblk1[18].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[18].fifo_burst_n_2 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_9 \genblk1[19].fifo_burst 
       (.\AEROUT_ADDR[7]_i_100_0 ({data_out_fifo[431:429],data_out_fifo[303:301],data_out_fifo[47:45]}),
        .\AEROUT_ADDR[7]_i_32 (\genblk1[26].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_43 (\genblk1[26].fifo_burst_n_2 ),
        .\AEROUT_ADDR[7]_i_47 (\genblk1[26].fifo_burst_n_9 ),
        .CLK(CLK),
        .Q(Q[5:3]),
        .empty_burst_fifo(empty_burst_fifo[19]),
        .\fill_cnt[4]_i_3__4_0 (\fill_cnt[4]_i_3__39 ),
        .\fill_cnt[4]_i_3__4_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__4_2 (\genblk1[18].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__4_3 (\fill_cnt[4]_i_3__32 ),
        .\fill_cnt[4]_i_3__4_4 (\genblk1[20].fifo_burst_n_4 ),
        .\fill_cnt[4]_i_3__4_5 (\genblk1[16].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_3__4_6 (\genblk1[20].fifo_burst_n_3 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[3].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[20].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_10 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[17].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[0].mem_reg[0][8]_30 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[22].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_15 (\genblk1[18].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_16 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[17].fifo_burst_n_10 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[21].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[23].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[21].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[17].fifo_burst_n_7 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 ({data_out_fifo[179:176],data_out_fifo[172:171]}),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[8:5]),
        .\priority_reg[1]_rep__0 (\genblk1[19].fifo_burst_n_2 ),
        .\priority_reg[1]_rep__2 (\genblk1[19].fifo_burst_n_1 ),
        .\priority_reg[5] (\genblk1[19].fifo_burst_n_3 ),
        .\priority_reg[5]_0 (\genblk1[19].fifo_burst_n_10 ),
        .\priority_reg[5]_1 (\genblk1[19].fifo_burst_n_11 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[18].fifo_burst_n_4 ));
  ODIN_design_ODIN_0_0_fifo_10 \genblk1[1].fifo_burst 
       (.\AEROUT_ADDR[7]_i_116 ({data_out_fifo[398:397],data_out_fifo[270:269],data_out_fifo[142:141]}),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_burst_fifo(empty_burst_fifo[1]),
        .empty_i_15__1(\priority_reg[5]_0 ),
        .empty_i_15__1_0(empty_i_7__30),
        .empty_i_15__1_1(\fill_cnt_reg[0] ),
        .empty_i_15__1_2(empty_i_7__30_0),
        .empty_i_15__1_3(\priority_reg[3]_1 ),
        .empty_i_15__1_4(\priority_reg[4]_0 ),
        .empty_i_4__56(empty_i_4__56),
        .empty_i_4__56_0(empty_i_4__56_0),
        .empty_i_9__23_0(\priority_reg[1]_rep_0 ),
        .empty_i_9__23_1(empty_i_9__23),
        .empty_i_9__23_2(\priority_reg[2]_rep_1 ),
        .\fill_cnt[4]_i_3__21_0 (\fill_cnt[4]_i_3__21 ),
        .\fill_cnt[4]_i_3__21_1 (\genblk1[32].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[2].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[2]_rep__0_1 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[1].fifo_burst_n_13 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[1].fifo_burst_n_5 ),
        .\genblk1[1].mem_reg[1][8]_0 ({data_out_fifo[17:15],data_out_fifo[12:9]}),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[8:7]),
        .\priority_reg[0] (\genblk1[1].fifo_burst_n_2 ),
        .\priority_reg[1]_rep (\genblk1[1].fifo_burst_n_1 ),
        .\priority_reg[4] (\priority_reg[4]_2 ),
        .\priority_reg[5] (\genblk1[1].fifo_burst_n_4 ),
        .\read_ptr_reg[0]_0 (\read_ptr_reg[4] ),
        .\read_ptr_reg[0]_1 (\priority_reg[2]_rep__1_0 ),
        .\read_ptr_reg[0]_2 (\priority_reg[1]_rep__2_n_0 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_5 ));
  ODIN_design_ODIN_0_0_fifo_11 \genblk1[20].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[188:180]),
        .empty_burst_fifo(empty_burst_fifo[20]),
        .empty_i_3__26(\genblk1[22].fifo_burst_n_6 ),
        .empty_i_3__26_0(empty_i_3__31_1),
        .empty_i_3__26_1(\priority_reg[2]_rep__0_0 ),
        .empty_i_3__26_2(\fill_cnt[4]_i_3__23 ),
        .empty_i_3__39(\fill_cnt[4]_i_3__39 ),
        .empty_i_3__39_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__39_1(\genblk1[18].fifo_burst_n_5 ),
        .empty_i_3__39_2(\priority_reg[2]_rep_1 ),
        .empty_i_3__39_3(empty_i_3__39),
        .empty_i_3__40_0(\genblk1[36].fifo_burst_n_6 ),
        .empty_i_3__40_1(\genblk1[22].fifo_burst_n_8 ),
        .empty_i_5__37(\genblk1[11].fifo_burst_n_11 ),
        .empty_i_5__37_0(\priority_reg[5]_0 ),
        .empty_i_5__37_1(\priority_reg[2]_rep__0_2 ),
        .empty_i_5__37_2(empty_i_8__26_1),
        .empty_i_5__37_3(\priority_reg[3]_1 ),
        .empty_i_5__37_4(empty_i_5__37),
        .empty_i_6__22(\genblk1[17].fifo_burst_n_14 ),
        .empty_i_6__22_0(empty_i_5__38),
        .empty_i_6__22_1(empty_i_5__38_0),
        .empty_i_6__22_2(\genblk1[22].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_3__46_0 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_4__18_0 (\priority_reg[1]_rep__1_0 ),
        .\fill_cnt[4]_i_4__18_1 (\genblk1[23].fifo_burst_n_11 ),
        .\fill_cnt[4]_i_4__18_2 (\genblk1[23].fifo_burst_n_12 ),
        .\fill_cnt[4]_i_4__18_3 (\priority_reg[2]_rep__1_0 ),
        .\fill_cnt[4]_i_4__18_4 (\genblk1[23].fifo_burst_n_10 ),
        .\fill_cnt[4]_i_5__5 (empty_i_7__30_0),
        .\fill_cnt[4]_i_5__5_0 (\fill_cnt[4]_i_5__5 ),
        .\fill_cnt[4]_i_5__5_1 (\priority_reg[2]_rep__0_1 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[4].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[19].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[21].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[21].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[22].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[0].mem_reg[0][8]_30 ),
        .\priority_reg[1]_rep (\genblk1[20].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__0 (\genblk1[20].fifo_burst_n_2 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[20].fifo_burst_n_3 ),
        .\priority_reg[3] (\genblk1[20].fifo_burst_n_5 ),
        .\priority_reg[5] (\genblk1[20].fifo_burst_n_4 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_12 \genblk1[21].fifo_burst 
       (.\AEROUT_ADDR[6]_i_20 (\genblk1[32].fifo_burst_n_12 ),
        .\AEROUT_ADDR[7]_i_13 (\genblk1[41].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_13_0 (\genblk1[29].fifo_burst_n_21 ),
        .\AEROUT_ADDR[7]_i_17 (\genblk1[17].fifo_burst_n_23 ),
        .\AEROUT_ADDR[7]_i_17_0 (\genblk1[19].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_17_1 (\genblk1[8].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_32_0 (\genblk1[28].fifo_burst_n_32 ),
        .\AEROUT_ADDR[7]_i_43_0 (\genblk1[28].fifo_burst_n_33 ),
        .\AEROUT_ADDR[7]_i_47_0 (\genblk1[28].fifo_burst_n_34 ),
        .\AEROUT_ADDR[7]_i_98_0 ({data_out_fifo[447:445],data_out_fifo[319:317],data_out_fifo[63:61]}),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SRAM_reg_0_i_59(\genblk1[34].fifo_burst_n_14 ),
        .SRAM_reg_0_i_67(\genblk1[17].fifo_burst_n_22 ),
        .SRAM_reg_0_i_67_0(\genblk1[19].fifo_burst_n_10 ),
        .SRAM_reg_0_i_67_1(\genblk1[8].fifo_burst_n_10 ),
        .SRAM_reg_0_i_68(\genblk1[24].fifo_burst_n_1 ),
        .SRAM_reg_0_i_68_0(\genblk1[19].fifo_burst_n_3 ),
        .SRAM_reg_0_i_68_1(\genblk1[23].fifo_burst_n_13 ),
        .SRAM_reg_0_i_74(\genblk1[41].fifo_burst_n_19 ),
        .SRAM_reg_0_i_74_0(\genblk1[32].fifo_burst_n_14 ),
        .SRAM_reg_1_i_337(\genblk1[29].fifo_burst_n_19 ),
        .SRAM_reg_1_i_337_0(\genblk1[28].fifo_burst_n_28 ),
        .empty_burst_fifo(empty_burst_fifo[21]),
        .\fill_cnt[4]_i_3__11_0 (\genblk1[22].fifo_burst_n_4 ),
        .\fill_cnt[4]_i_3__11_1 (\priority_reg[1]_rep__0_0 ),
        .\fill_cnt[4]_i_3__11_2 (\genblk1[22].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__11_3 (\genblk1[22].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__11_4 (\priority_reg[1]_rep__1_0 ),
        .\fill_cnt[4]_i_3__11_5 (\fill_cnt[4]_i_3__11 ),
        .\fill_cnt[4]_i_3__11_6 (\genblk1[22].fifo_burst_n_8 ),
        .\fill_cnt[4]_i_3__11_7 (\genblk1[20].fifo_burst_n_4 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[5].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[20].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[23].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[24].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[14].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[23].fifo_burst_n_9 ),
        .\genblk1[0].mem_reg[0][8]_15 (\genblk1[27].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_1 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[23].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[17].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[24].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[22].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[197:192]),
        .\genblk1[3].mem[3][8]_i_3__20 (\genblk1[17].fifo_burst_n_2 ),
        .\genblk1[3].mem[3][8]_i_5__41 (\genblk1[0].mem_reg[0][8]_28 ),
        .\genblk1[3].mem[3][8]_i_9__2 (\genblk1[3].mem[3][8]_i_3__15 ),
        .\genblk1[3].mem[3][8]_i_9__2_0 (\genblk1[3].mem[3][8]_i_14_0 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:2]),
        .\priority_reg[1] (\genblk1[21].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__2 (\genblk1[21].fifo_burst_n_7 ),
        .\priority_reg[2]_rep__1 (\genblk1[21].fifo_burst_n_3 ),
        .\priority_reg[2]_rep__1_0 (\genblk1[21].fifo_burst_n_5 ),
        .\priority_reg[2]_rep__1_1 (\genblk1[21].fifo_burst_n_6 ),
        .\priority_reg[4] (\genblk1[21].fifo_burst_n_4 ),
        .\priority_reg[4]_0 (\genblk1[21].fifo_burst_n_8 ),
        .\priority_reg[5] (\genblk1[21].fifo_burst_n_9 ),
        .\priority_reg[5]_0 (\genblk1[21].fifo_burst_n_10 ),
        .\priority_reg[5]_1 (\genblk1[21].fifo_burst_n_12 ),
        .\priority_reg[5]_2 (\genblk1[21].fifo_burst_n_14 ),
        .\priority_reg[7] (\genblk1[21].fifo_burst_n_2 ),
        .\priority_reg[7]_0 (\genblk1[21].fifo_burst_n_11 ),
        .\priority_reg[7]_1 (\genblk1[21].fifo_burst_n_13 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[22].fifo_burst_n_1 ));
  ODIN_design_ODIN_0_0_fifo_13 \genblk1[22].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[206:198]),
        .empty_burst_fifo(empty_burst_fifo[22]),
        .empty_i_3__39(\fill_cnt[4]_i_3__11 ),
        .empty_i_5__41(\priority_reg[3]_1 ),
        .empty_i_5__41_0(\genblk1[30].fifo_burst_n_0 ),
        .empty_i_5__41_1(\priority_reg[2]_rep__0_2 ),
        .empty_i_5__41_2(empty_i_5__41),
        .empty_i_6__35(\priority_reg[1]_rep__1_0 ),
        .empty_i_6__35_0(empty_i_8__26),
        .empty_i_7__19(empty_i_5__38),
        .empty_i_7__19_0(empty_i_7__19_0),
        .empty_i_7__19_1(empty_i_7__19),
        .empty_i_7__19_2(empty_i_7__19_1),
        .empty_i_7__46(\priority_reg[2]_rep__1_0 ),
        .empty_i_7__46_0(empty_i_8__26_1),
        .empty_i_7__46_1(empty_i_5__37),
        .empty_i_7__46_2(\priority_reg[5]_0 ),
        .empty_i_9__26(\fill_cnt_reg[0] ),
        .empty_i_9__26_0(empty_i_7__30),
        .empty_i_9__26_1(empty_i_8__31),
        .\fill_cnt[4]_i_3__53_0 (\fill_cnt[4]_i_3__53 ),
        .\fill_cnt[4]_i_3__53_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__53_2 (empty_i_3__39),
        .\fill_cnt[4]_i_3__53_3 (\priority_reg[2]_rep_1 ),
        .\fill_cnt[4]_i_3__53_4 (\genblk1[18].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__53_5 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[6].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[21].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[23].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[23].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[24].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_4__17 (\genblk1[18].fifo_burst_n_3 ),
        .\genblk1[3].mem[3][8]_i_4__17_0 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_4__17_1 (\genblk1[32].fifo_burst_n_5 ),
        .\priority_reg[1]_rep__0 (\genblk1[22].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__0 (\genblk1[22].fifo_burst_n_3 ),
        .\priority_reg[2]_rep__0_0 (\genblk1[22].fifo_burst_n_8 ),
        .\priority_reg[2]_rep__1 (\genblk1[22].fifo_burst_n_4 ),
        .\priority_reg[3] (\genblk1[22].fifo_burst_n_5 ),
        .\priority_reg[3]_0 (\genblk1[22].fifo_burst_n_7 ),
        .\priority_reg[4] (\genblk1[22].fifo_burst_n_2 ),
        .\priority_reg[5] (\genblk1[22].fifo_burst_n_6 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[36].fifo_burst_n_2 ));
  ODIN_design_ODIN_0_0_fifo_14 \genblk1[23].fifo_burst 
       (.\AEROUT_ADDR[7]_i_101_0 ({data_out_fifo[463],data_out_fifo[335],data_out_fifo[79]}),
        .\AEROUT_ADDR[7]_i_43 (\genblk1[15].fifo_burst_n_9 ),
        .CLK(CLK),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .SPI_OPEN_LOOP_sync_reg(SPI_OPEN_LOOP_sync_reg_1),
        .empty_burst_fifo(empty_burst_fifo[23]),
        .empty_i_12__8_0(SPI_OPEN_LOOP_sync),
        .empty_i_12__8_1(empty_i_8__30),
        .empty_i_12__8_2(empty_i_12__8),
        .empty_i_12__8_3(\priority_reg[4]_0 ),
        .empty_i_12__8_4(\priority_reg[5]_0 ),
        .empty_i_3__36(empty_i_5__41),
        .empty_i_3__36_0(\fill_cnt[4]_i_3__11 ),
        .empty_i_3__37_0(\genblk1[24].fifo_burst_n_9 ),
        .empty_i_3__37_1(\priority_reg[1]_rep__0_0 ),
        .empty_i_3__37_2(\genblk1[22].fifo_burst_n_4 ),
        .empty_i_3__37_3(\genblk1[22].fifo_burst_n_7 ),
        .empty_i_3__37_4(\genblk1[22].fifo_burst_n_8 ),
        .empty_i_8__34(empty_i_5__10_0),
        .empty_i_8__36(\priority_reg[3]_1 ),
        .empty_i_8__36_0(\priority_reg[5]_5 ),
        .empty_i_8__36_1(\fill_cnt[4]_i_5__5 ),
        .empty_i_8__36_2(empty_i_8__36),
        .empty_i_8__36_3(\priority_reg[3]_2 ),
        .\fill_cnt[4]_i_3__18_0 (\genblk1[18].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__18_1 (\priority_reg[2]_rep_1 ),
        .\fill_cnt[4]_i_3__18_2 (empty_i_3__39),
        .\fill_cnt[4]_i_3__18_3 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__18_4 (\fill_cnt[4]_i_3__53 ),
        .\fill_cnt[4]_i_4__16_0 (empty_i_7__19),
        .\fill_cnt[4]_i_4__16_1 (\genblk1[22].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_4__16_2 (\priority_reg[2]_rep__0_0 ),
        .\fill_cnt[4]_i_5__10 (\priority_reg[1]_rep__1_0 ),
        .\fill_cnt[4]_i_5__10_0 (\priority_reg[2]_rep__0_1 ),
        .\fill_cnt[4]_i_5__10_1 (\fill_cnt[4]_i_5__10 ),
        .\fill_cnt[4]_i_5__10_2 (\fill_cnt[4]_i_5__3_1 ),
        .\fill_cnt[4]_i_5__10_3 (\fill_cnt[4]_i_5__3_0 ),
        .\fill_cnt[4]_i_5__7_0 (\fill_cnt[4]_i_5__7 ),
        .\fill_cnt[4]_i_5__7_1 (\fill_cnt[4]_i_5__3 ),
        .\fill_cnt[4]_i_5__7_2 (empty_i_9__26),
        .\fill_cnt[4]_i_5__7_3 (empty_i_7__30_0),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[7].fifo_burst_n_9 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[27].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_1 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[24].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[24].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[24].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[215:208]),
        .\genblk1[3].mem[3][8]_i_3__10 (\genblk1[3].mem[3][8]_i_3__15 ),
        .\genblk1[3].mem[3][8]_i_3__10_0 (\genblk1[3].mem[3][8]_i_14_0 ),
        .\genblk1[3].mem[3][8]_i_4__4 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\genblk1[3].mem[3][8]_i_4__4_0 (\genblk1[3].mem[3][8]_i_5__4 ),
        .\genblk1[3].mem[3][8]_i_4__4_1 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[3].mem[3][8]_i_5__32 (\genblk1[3].mem[3][8]_i_8__16_0 ),
        .\genblk1[3].mem[3][8]_i_5__32_0 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[3].mem[3][8]_i_7__0 (\genblk1[3].mem[3][8]_i_7__0 ),
        .\genblk1[3].mem[3][8]_i_7__0_0 (\genblk1[3].mem[3][8]_i_7__1 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[8:4]),
        .\priority_reg[2]_rep__1 (\genblk1[23].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__1_0 (\genblk1[23].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__1_1 (\genblk1[23].fifo_burst_n_6 ),
        .\priority_reg[3] (\genblk1[23].fifo_burst_n_7 ),
        .\priority_reg[3]_0 (\genblk1[23].fifo_burst_n_10 ),
        .\priority_reg[3]_1 (\genblk1[23].fifo_burst_n_11 ),
        .\priority_reg[3]_2 (\genblk1[23].fifo_burst_n_12 ),
        .\priority_reg[4] (\genblk1[23].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[23].fifo_burst_n_4 ),
        .\priority_reg[5]_0 (\genblk1[23].fifo_burst_n_5 ),
        .\priority_reg[5]_1 (\genblk1[23].fifo_burst_n_9 ),
        .\priority_reg[5]_2 (\genblk1[23].fifo_burst_n_13 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_15 \genblk1[24].fifo_burst 
       (.\AEROUT_ADDR[7]_i_43 (\genblk1[17].fifo_burst_n_15 ),
        .\AEROUT_ADDR[7]_i_99_0 ({data_out_fifo[479:477],data_out_fifo[351:349],data_out_fifo[95:93]}),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_burst_fifo(empty_burst_fifo[24]),
        .empty_i_3__36_0(\genblk1[22].fifo_burst_n_4 ),
        .empty_i_3__36_1(\genblk1[22].fifo_burst_n_7 ),
        .empty_i_6__21(\genblk1[22].fifo_burst_n_2 ),
        .empty_i_6__21_0(empty_i_6__21),
        .empty_i_6__21_1(empty_i_6__21_0),
        .empty_i_7__43(empty_i_8__26),
        .\fill_cnt[4]_i_3__31_0 (\fill_cnt[4]_i_3__53 ),
        .\fill_cnt[4]_i_3__31_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__31_2 (empty_i_3__39),
        .\fill_cnt[4]_i_3__31_3 (\genblk1[29].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__31_4 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_4__15_0 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_4__15_1 (\priority_reg[5]_0 ),
        .\fill_cnt[4]_i_4__15_2 (\genblk1[23].fifo_burst_n_10 ),
        .\fill_cnt[4]_i_4__15_3 (\genblk1[23].fifo_burst_n_12 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[0].fifo_burst_n_5 ),
        .\fill_cnt_reg[4]_0 (\genblk1[23].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_10 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[25].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[23].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[23].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[0].mem_reg[0][8]_22 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[17].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[24].fifo_burst_n_20 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[24].fifo_burst_n_19 ),
        .\genblk1[1].mem_reg[1][8]_0 ({data_out_fifo[224],data_out_fifo[220:216]}),
        .\genblk1[3].mem[3][8]_i_3__22 (\genblk1[21].fifo_burst_n_8 ),
        .\genblk1[3].mem[3][8]_i_3__23 (\genblk1[3].mem[3][8]_i_10_0 ),
        .\genblk1[3].mem[3][8]_i_3__23_0 (\genblk1[3].mem[3][8]_i_3__15_0 ),
        .\genblk1[3].mem[3][8]_i_3__23_1 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_4__21 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_4__23 (\genblk1[32].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_4__23_0 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_4__23_1 (\genblk1[3].mem[3][8]_i_6__15 ),
        .\genblk1[3].mem[3][8]_i_4__23_2 (\priority_reg[4]_3 ),
        .\genblk1[3].mem[3][8]_i_6__22_0 (\genblk1[3].mem[3][8]_i_8__16 ),
        .\genblk1[3].mem[3][8]_i_7__10 (\genblk1[3].mem[3][8]_i_4__12 ),
        .\genblk1[3].mem[3][8]_i_8__12 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_8__12_0 (\genblk1[3].mem[3][8]_i_8__12 ),
        .\genblk1[3].mem[3][8]_i_8__21 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_8__21_0 (\genblk1[3].mem[3][8]_i_14 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[8:4]),
        .\priority_reg[1]_rep__2 (\genblk1[24].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__0 (\genblk1[24].fifo_burst_n_5 ),
        .\priority_reg[2]_rep__0_0 (\genblk1[24].fifo_burst_n_11 ),
        .\priority_reg[2]_rep__0_1 (\genblk1[24].fifo_burst_n_12 ),
        .\priority_reg[2]_rep__1 (\genblk1[24].fifo_burst_n_9 ),
        .\priority_reg[3] (\genblk1[24].fifo_burst_n_3 ),
        .\priority_reg[3]_0 (\genblk1[24].fifo_burst_n_4 ),
        .\priority_reg[3]_1 (\genblk1[24].fifo_burst_n_10 ),
        .\priority_reg[4] (\priority_reg[4]_4 ),
        .\priority_reg[5] (\genblk1[24].fifo_burst_n_1 ),
        .\priority_reg[5]_0 (\genblk1[24].fifo_burst_n_6 ),
        .\priority_reg[5]_1 (\genblk1[24].fifo_burst_n_8 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_16 \genblk1[25].fifo_burst 
       (.CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[233:225]),
        .empty_i_3__34(\genblk1[24].fifo_burst_n_9 ),
        .empty_i_3__34_0(\genblk1[28].fifo_burst_n_21 ),
        .empty_i_3__34_1(empty_i_5__41),
        .empty_i_3__34_2(\genblk1[23].fifo_burst_n_7 ),
        .empty_reg_0(\genblk1[25].fifo_burst_n_7 ),
        .empty_reg_i_17({empty_burst_fifo[41],empty_burst_fifo[9]}),
        .\fill_cnt[4]_i_3__24_0 (\genblk1[29].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__24_1 (empty_i_3__39),
        .\fill_cnt[4]_i_3__24_2 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__24_3 (\fill_cnt[4]_i_3__53 ),
        .\fill_cnt[4]_i_3__24_4 (\genblk1[24].fifo_burst_n_12 ),
        .\fill_cnt[4]_i_3__24_5 (\genblk1[22].fifo_burst_n_7 ),
        .\fill_cnt[4]_i_4__13 (empty_i_7__19_1),
        .\fill_cnt[4]_i_4__13_0 (\fill_cnt[4]_i_4__13 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[1].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[27].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_11 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[24].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[24].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_15 (\genblk1[23].fifo_burst_n_9 ),
        .\genblk1[0].mem_reg[0][8]_16 (\genblk1[27].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[0].mem_reg[0][8]_22 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[23].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[23].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[24].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_4__22 (\genblk1[24].fifo_burst_n_10 ),
        .\genblk1[3].mem[3][8]_i_4__22_0 (\genblk1[3].mem[3][8]_i_4__22 ),
        .\genblk1[3].mem[3][8]_i_4__22_1 (\genblk1[3].mem[3][8]_i_4__22_0 ),
        .\priority_reg[1]_rep__0 (\genblk1[25].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[25].fifo_burst_n_3 ),
        .\priority_reg[1]_rep__2 (\genblk1[25].fifo_burst_n_0 ),
        .\priority_reg[2]_rep__1 (\genblk1[25].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__1_0 (\genblk1[25].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__1_1 (\genblk1[25].fifo_burst_n_6 ),
        .\priority_reg[4] (\genblk1[25].fifo_burst_n_5 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_17 \genblk1[26].fifo_burst 
       (.\AEROUT_ADDR[7]_i_100 ({data_out_fifo[495:493],data_out_fifo[367:365],data_out_fifo[111:109]}),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_7__45(\genblk1[28].fifo_burst_n_22 ),
        .empty_i_7__45_0(\priority_reg[1]_rep__1_0 ),
        .empty_i_7__45_1(\genblk1[23].fifo_burst_n_12 ),
        .empty_i_7__45_2(\priority_reg[2]_rep__1_0 ),
        .empty_i_7__45_3(\priority_reg[5]_0 ),
        .empty_reg_0(\genblk1[26].fifo_burst_n_11 ),
        .empty_reg_i_10({empty_burst_fifo[42],empty_burst_fifo[10]}),
        .\fill_cnt[4]_i_3__38_0 (\fill_cnt[4]_i_3__38 ),
        .\fill_cnt[4]_i_3__38_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__38_2 (\genblk1[29].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__38_3 (empty_i_3__39),
        .\fill_cnt[4]_i_3__38_4 (\genblk1[25].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__38_5 (\genblk1[24].fifo_burst_n_9 ),
        .\fill_cnt[4]_i_3__38_6 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[2].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[25].fifo_burst_n_0 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[27].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[25].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[25].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[0].mem_reg[0][8]_22 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[23].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[26].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[26].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[26].fifo_burst_n_2 ),
        .\genblk1[1].mem_reg[1][8]_0 ({data_out_fifo[242:240],data_out_fifo[236:234]}),
        .\genblk1[3].mem[3][8]_i_5__3 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\genblk1[3].mem[3][8]_i_5__3_0 (\genblk1[3].mem[3][8]_i_5__4 ),
        .\genblk1[3].mem[3][8]_i_5__3_1 (\genblk1[0].mem_reg[0][8] ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[8:7]),
        .\priority_reg[1]_rep__1 (\genblk1[26].fifo_burst_n_1 ),
        .\priority_reg[5] (\genblk1[26].fifo_burst_n_0 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[25].fifo_burst_n_1 ));
  ODIN_design_ODIN_0_0_fifo_18 \genblk1[27].fifo_burst 
       (.CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[251:243]),
        .empty_i_3__33_0(\genblk1[28].fifo_burst_n_20 ),
        .empty_i_3__33_1(\genblk1[25].fifo_burst_n_5 ),
        .empty_i_3__33_2(\genblk1[26].fifo_burst_n_1 ),
        .empty_reg_0(\genblk1[27].fifo_burst_n_6 ),
        .empty_reg_i_15({empty_burst_fifo[43],empty_burst_fifo[11]}),
        .\fill_cnt[4]_i_3__3_0 (empty_i_3__39),
        .\fill_cnt[4]_i_3__3_1 (\genblk1[29].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__3_2 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__3_3 (\fill_cnt[4]_i_3__38 ),
        .\fill_cnt[4]_i_3__3_4 (\genblk1[30].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_3__3_5 (\genblk1[28].fifo_burst_n_21 ),
        .\fill_cnt[4]_i_4__23_0 (\priority_reg[5]_0 ),
        .\fill_cnt[4]_i_4__23_1 (\genblk1[23].fifo_burst_n_12 ),
        .\fill_cnt[4]_i_4__23_2 (\genblk1[28].fifo_burst_n_22 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[3].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_1 (\genblk1[28].fifo_burst_n_19 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[0].mem_reg[0][8]_22 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[29].fifo_burst_n_9 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[24].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[25].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[26].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[23].fifo_burst_n_5 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[3].mem[3][8]_i_3__22 (\genblk1[3].mem[3][8]_i_3__22 ),
        .\genblk1[3].mem[3][8]_i_3__32 (\genblk1[3].mem[3][8]_i_4__27 ),
        .\genblk1[3].mem[3][8]_i_3__32_0 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_5__26 (\genblk1[24].fifo_burst_n_8 ),
        .\genblk1[3].mem[3][8]_i_5__26_0 (\genblk1[32].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_6__25 (\genblk1[3].mem[3][8]_i_6__25 ),
        .\genblk1[3].mem[3][8]_i_6__25_0 (\genblk1[3].mem[3][8]_i_6__25_0 ),
        .\genblk1[3].mem[3][8]_i_6__25_1 (\priority_reg[2]_rep__0_1 ),
        .\genblk1[3].mem[3][8]_i_7__10_0 (\genblk1[3].mem[3][8]_i_6__15 ),
        .\priority_reg[1]_rep__0 (\genblk1[27].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__0 (\genblk1[27].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__1 (\genblk1[27].fifo_burst_n_1 ),
        .\priority_reg[3] (\genblk1[27].fifo_burst_n_0 ),
        .\priority_reg[3]_0 (\genblk1[27].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[27].fifo_burst_n_5 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[28].fifo_burst_n_0 ));
  ODIN_design_ODIN_0_0_fifo_19 \genblk1[28].fifo_burst 
       (.ADDRARDADDR(ADDRARDADDR),
        .AERIN_ADDR({AERIN_ADDR[5:2],AERIN_ADDR[0]}),
        .\AERIN_ADDR[10] (\AERIN_ADDR[10] ),
        .\AERIN_ADDR[12] (\AERIN_ADDR[12] ),
        .\AERIN_ADDR[13] (\AERIN_ADDR[13] ),
        .\AERIN_ADDR[14] (\AERIN_ADDR[14] ),
        .\AERIN_ADDR[15] (\AERIN_ADDR[15] ),
        .\AEROUT_ADDR[0]_i_25 (\genblk1[42].fifo_burst_n_8 ),
        .\AEROUT_ADDR[0]_i_29 (\genblk1[43].fifo_burst_n_13 ),
        .\AEROUT_ADDR[1]_i_25 (\genblk1[42].fifo_burst_n_9 ),
        .\AEROUT_ADDR[2]_i_7 (\genblk1[41].fifo_burst_n_10 ),
        .\AEROUT_ADDR[3]_i_6_0 (\genblk1[40].fifo_burst_n_6 ),
        .\AEROUT_ADDR[4]_i_13_0 (\genblk1[34].fifo_burst_n_12 ),
        .\AEROUT_ADDR[4]_i_13_1 (\genblk1[41].fifo_burst_n_24 ),
        .\AEROUT_ADDR[4]_i_8_0 (\genblk1[41].fifo_burst_n_11 ),
        .\AEROUT_ADDR[5]_i_10_0 (\genblk1[21].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_17 (\genblk1[33].fifo_burst_n_13 ),
        .\AEROUT_ADDR[7]_i_17_0 (\genblk1[30].fifo_burst_n_7 ),
        .\AEROUT_ADDR[7]_i_18_0 (\genblk1[32].fifo_burst_n_19 ),
        .\AEROUT_ADDR[7]_i_18_1 (\genblk1[50].fifo_burst_n_21 ),
        .\AEROUT_ADDR[7]_i_21_0 (\genblk1[32].fifo_burst_n_21 ),
        .\AEROUT_ADDR[7]_i_21_1 (\genblk1[50].fifo_burst_n_22 ),
        .\AEROUT_ADDR[7]_i_23_0 (\genblk1[32].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_23_1 (\genblk1[34].fifo_burst_n_19 ),
        .\AEROUT_ADDR[7]_i_23_2 (\genblk1[30].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_33_0 (\genblk1[49].fifo_burst_n_18 ),
        .\AEROUT_ADDR[7]_i_33_1 (\genblk1[35].fifo_burst_n_13 ),
        .\AEROUT_ADDR[7]_i_50_0 (\genblk1[50].fifo_burst_n_24 ),
        .\AEROUT_ADDR[7]_i_50_1 (\genblk1[36].fifo_burst_n_18 ),
        .\AEROUT_ADDR[7]_i_7 (\genblk1[21].fifo_burst_n_14 ),
        .CLK(CLK),
        .D(D),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SCHED_DATA_OUT(SCHED_DATA_OUT[7]),
        .SPI_AER_SRC_CTRL_nNEUR(SPI_AER_SRC_CTRL_nNEUR),
        .SPI_AER_SRC_CTRL_nNEUR_reg(SPI_AER_SRC_CTRL_nNEUR_reg),
        .SPI_AER_SRC_CTRL_nNEUR_reg_0(SPI_AER_SRC_CTRL_nNEUR_reg_0),
        .\SPI_MONITOR_NEUR_ADDR_reg[6] (\genblk1[28].fifo_burst_n_8 ),
        .SRAM_reg_0(SRAM_reg_0),
        .SRAM_reg_0_0(\AEROUT_ADDR[7]_i_11_n_0 ),
        .SRAM_reg_0_1(\genblk1[50].fifo_burst_n_3 ),
        .SRAM_reg_0_2(fifo_spike_0_n_46),
        .SRAM_reg_0_3(fifo_spike_0_n_48),
        .SRAM_reg_0_4(fifo_spike_0_n_49),
        .SRAM_reg_0_5(fifo_spike_0_n_50),
        .SRAM_reg_0_6(fifo_spike_0_n_51),
        .SRAM_reg_0_i_101_0(\genblk1[32].fifo_burst_n_23 ),
        .SRAM_reg_0_i_101_1(\genblk1[49].fifo_burst_n_10 ),
        .SRAM_reg_0_i_135({data_out_fifo[512:509],data_out_fifo[383:381],data_out_fifo[127:125],data_out_fifo[4:0]}),
        .SRAM_reg_0_i_135_0(\genblk1[42].fifo_burst_n_10 ),
        .SRAM_reg_0_i_136(\genblk1[43].fifo_burst_n_14 ),
        .SRAM_reg_0_i_25_0(\genblk1[34].fifo_burst_n_10 ),
        .SRAM_reg_0_i_25_1(\genblk1[29].fifo_burst_n_12 ),
        .SRAM_reg_0_i_33_0(\genblk1[21].fifo_burst_n_9 ),
        .SRAM_reg_0_i_52_0(\genblk1[35].fifo_burst_n_7 ),
        .SRAM_reg_0_i_52_1(\genblk1[33].fifo_burst_n_5 ),
        .SRAM_reg_0_i_52_2(\genblk1[34].fifo_burst_n_9 ),
        .SRAM_reg_0_i_52_3(\genblk1[29].fifo_burst_n_20 ),
        .SRAM_reg_0_i_52_4(\genblk1[21].fifo_burst_n_11 ),
        .SRAM_reg_0_i_57_0(\genblk1[34].fifo_burst_n_11 ),
        .SRAM_reg_0_i_57_1(\genblk1[21].fifo_burst_n_2 ),
        .SRAM_reg_0_i_58(\genblk1[21].fifo_burst_n_12 ),
        .SRAM_reg_0_i_68_0(\genblk1[34].fifo_burst_n_21 ),
        .SRAM_reg_0_i_68_1(\genblk1[30].fifo_burst_n_19 ),
        .SRAM_reg_0_i_69(\genblk1[34].fifo_burst_n_23 ),
        .SRAM_reg_0_i_69_0(\genblk1[30].fifo_burst_n_21 ),
        .SRAM_reg_0_i_74_0(\genblk1[41].fifo_burst_n_14 ),
        .SRAM_reg_0_i_74_1(\genblk1[34].fifo_burst_n_16 ),
        .SRAM_reg_0_i_88_0(\genblk1[50].fifo_burst_n_26 ),
        .SRAM_reg_0_i_88_1(\genblk1[35].fifo_burst_n_12 ),
        .SRAM_reg_0_i_90_0(\genblk1[50].fifo_burst_n_25 ),
        .SRAM_reg_0_i_90_1(\genblk1[35].fifo_burst_n_11 ),
        .SRAM_reg_1_i_281(\genblk1[29].fifo_burst_n_10 ),
        .SRAM_reg_1_i_282(SRAM_reg_1_i_282[5]),
        .SRAM_reg_1_i_384(\genblk1[35].fifo_burst_n_6 ),
        .SRAM_reg_1_i_384_0(\genblk1[41].fifo_burst_n_22 ),
        .empty_i_3__33(\genblk1[30].fifo_burst_n_2 ),
        .empty_i_5__34(empty_i_6__21),
        .empty_i_5__34_0(empty_i_6__21_0),
        .empty_i_5__34_1(\genblk1[31].fifo_burst_n_6 ),
        .empty_i_6__50_0(\priority_reg[5]_0 ),
        .empty_i_6__50_1(\genblk1[30].fifo_burst_n_5 ),
        .empty_i_8__34(SPI_OPEN_LOOP_sync_reg_1),
        .empty_i_8__34_0(\priority_reg[2]_rep__0_2 ),
        .empty_i_8__34_1(empty_i_8__34),
        .empty_i_8__34_2(empty_i_8__34_0),
        .empty_i_8__34_3(\priority_reg[3]_1 ),
        .empty_i_8__34_4(empty_i_8__34_1),
        .empty_i_8__48(\fill_cnt[4]_i_5__3_0 ),
        .empty_reg_0(\genblk1[28].fifo_burst_n_35 ),
        .empty_reg_i_13({empty_burst_fifo[44],empty_burst_fifo[12]}),
        .\fill_cnt[4]_i_3__3 (\genblk1[25].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__45_0 (\fill_cnt[4]_i_3__45 ),
        .\fill_cnt[4]_i_3__45_1 (\priority_reg[2]_rep_1 ),
        .\fill_cnt[4]_i_3__45_2 (\genblk1[29].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__45_3 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__45_4 (\fill_cnt[4]_i_3__38 ),
        .\fill_cnt[4]_i_3__45_5 (\priority_reg[1]_rep__0_0 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[4].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_10 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[24].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_12 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[29].fifo_burst_n_9 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[31].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[29].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[27].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[27].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[28].fifo_burst_n_32 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[28].fifo_burst_n_34 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[28].fifo_burst_n_33 ),
        .\genblk1[1].mem_reg[1][4]_0 ({data_out_fifo[256],data_out_fifo[252]}),
        .\genblk1[1].mem_reg[1][4]_1 (\genblk1[28].fifo_burst_n_7 ),
        .\genblk1[1].mem_reg[1][4]_2 (\genblk1[28].fifo_burst_n_29 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1),
        .\neur_cnt_reg[6] (\genblk1[28].fifo_burst_n_18 ),
        .\neuron_state_monitor_samp[3]_i_3 (\neuron_state_monitor_samp[3]_i_3 [7:6]),
        .\priority_reg[0] (SCHED_DATA_OUT[6]),
        .\priority_reg[0]_0 (SCHED_DATA_OUT[5]),
        .\priority_reg[0]_1 (\genblk1[28].fifo_burst_n_24 ),
        .\priority_reg[0]_2 (\genblk1[28].fifo_burst_n_26 ),
        .\priority_reg[1] (\genblk1[28].fifo_burst_n_25 ),
        .\priority_reg[1]_0 (\genblk1[28].fifo_burst_n_27 ),
        .\priority_reg[1]_rep__0 (\genblk1[28].fifo_burst_n_0 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[28].fifo_burst_n_19 ),
        .\priority_reg[2]_rep__0 (\genblk1[28].fifo_burst_n_21 ),
        .\priority_reg[2]_rep__0_0 (\genblk1[28].fifo_burst_n_22 ),
        .\priority_reg[5] (\genblk1[28].fifo_burst_n_20 ),
        .\priority_reg[5]_0 (\genblk1[28].fifo_burst_n_23 ),
        .\priority_reg[5]_1 (\genblk1[28].fifo_burst_n_28 ),
        .\priority_reg[5]_2 (\genblk1[28].fifo_burst_n_30 ),
        .\priority_reg[5]_3 (\genblk1[28].fifo_burst_n_31 ),
        .\priority_reg[7] (\genblk1[28].fifo_burst_n_1 ),
        .\priority_reg[7]_0 (\genblk1[28].fifo_burst_n_4 ),
        .\priority_reg[7]_1 (\genblk1[28].fifo_burst_n_5 ),
        .\priority_reg[7]_2 (\genblk1[28].fifo_burst_n_6 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_20 \genblk1[29].fifo_burst 
       (.\AEROUT_ADDR[1]_i_23 (\genblk1[43].fifo_burst_n_12 ),
        .\AEROUT_ADDR[6]_i_13 (\genblk1[28].fifo_burst_n_28 ),
        .\AEROUT_ADDR[6]_i_13_0 (\genblk1[41].fifo_burst_n_11 ),
        .\AEROUT_ADDR[6]_i_24 (\genblk1[43].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_17_0 (\genblk1[32].fifo_burst_n_15 ),
        .\AEROUT_ADDR[7]_i_17_1 (\genblk1[34].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_17_2 (\genblk1[30].fifo_burst_n_15 ),
        .\AEROUT_ADDR[7]_i_22 (\genblk1[32].fifo_burst_n_13 ),
        .\AEROUT_ADDR[7]_i_22_0 (\genblk1[50].fifo_burst_n_18 ),
        .\AEROUT_ADDR[7]_i_31_0 (\genblk1[50].fifo_burst_n_23 ),
        .\AEROUT_ADDR[7]_i_31_1 (\genblk1[36].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_34 (\genblk1[36].fifo_burst_n_22 ),
        .\AEROUT_ADDR[7]_i_37 (\genblk1[36].fifo_burst_n_20 ),
        .\AEROUT_ADDR[7]_i_46 (\genblk1[36].fifo_burst_n_21 ),
        .\AEROUT_ADDR[7]_i_51 (\genblk1[36].fifo_burst_n_19 ),
        .\AEROUT_ADDR[7]_i_53 (\genblk1[36].fifo_burst_n_23 ),
        .\AEROUT_ADDR_reg[7] (\AEROUT_ADDR[7]_i_11_n_0 ),
        .\AEROUT_ADDR_reg[7]_0 (\genblk1[28].fifo_burst_n_27 ),
        .\AEROUT_ADDR_reg[7]_1 (\genblk1[50].fifo_burst_n_3 ),
        .\AEROUT_ADDR_reg[7]_2 (fifo_spike_0_n_51),
        .\AEROUT_ADDR_reg[7]_i_112_0 (\genblk1[43].fifo_burst_n_16 ),
        .\AEROUT_ADDR_reg[7]_i_131_0 (\genblk1[44].fifo_burst_n_4 ),
        .\AEROUT_ADDR_reg[7]_i_139_0 (\genblk1[43].fifo_burst_n_18 ),
        .\AEROUT_ADDR_reg[7]_i_285_0 (data_out_fifo[12:5]),
        .\AEROUT_ADDR_reg[7]_i_79_0 (\genblk1[43].fifo_burst_n_17 ),
        .\AEROUT_ADDR_reg[7]_i_90_0 (\genblk1[43].fifo_burst_n_15 ),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SCHED_DATA_OUT(SCHED_DATA_OUT[7]),
        .SRAM_reg_0_i_53(\genblk1[21].fifo_burst_n_13 ),
        .SRAM_reg_0_i_53_0(\genblk1[28].fifo_burst_n_30 ),
        .SRAM_reg_0_i_53_1(\genblk1[34].fifo_burst_n_16 ),
        .SRAM_reg_0_i_67(\genblk1[34].fifo_burst_n_13 ),
        .SRAM_reg_0_i_67_0(\genblk1[30].fifo_burst_n_13 ),
        .SRAM_reg_0_i_89_0(\genblk1[50].fifo_burst_n_16 ),
        .SRAM_reg_0_i_89_1(\genblk1[36].fifo_burst_n_16 ),
        .SRAM_reg_1_i_282({SRAM_reg_1_i_282[6],SRAM_reg_1_i_282[0]}),
        .SRAM_reg_1_i_282_0(SCHED_DATA_OUT[0]),
        .SRAM_reg_1_i_384(\genblk1[32].fifo_burst_n_11 ),
        .SRAM_reg_1_i_384_0(\genblk1[41].fifo_burst_n_12 ),
        .SRAM_reg_1_i_396_0(\genblk1[43].fifo_burst_n_10 ),
        .SRAM_reg_1_i_396_1(\genblk1[50].fifo_burst_n_17 ),
        .empty_i_3__54(\genblk1[28].fifo_burst_n_20 ),
        .empty_i_3__54_0(\genblk1[31].fifo_burst_n_4 ),
        .empty_i_5__13(\fill_cnt[4]_i_4__4 ),
        .empty_i_5__13_0(empty_i_5__13),
        .empty_i_7__37_0(\priority_reg[1]_rep__1_0 ),
        .empty_i_7__37_1(\genblk1[28].fifo_burst_n_22 ),
        .empty_i_7__37_2(\genblk1[30].fifo_burst_n_5 ),
        .empty_i_7__37_3(\priority_reg[5]_0 ),
        .empty_reg_0(\genblk1[29].fifo_burst_n_23 ),
        .empty_reg_i_16({empty_burst_fifo[45],empty_burst_fifo[13]}),
        .\fill_cnt[4]_i_3__10_0 (\fill_cnt[4]_i_3__38 ),
        .\fill_cnt[4]_i_3__10_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__10_2 (\fill_cnt[4]_i_3__45 ),
        .\fill_cnt[4]_i_3__10_3 (\genblk1[30].fifo_burst_n_2 ),
        .\fill_cnt[4]_i_3__10_4 (\fill_cnt[4]_i_3__10 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[5].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[0].mem_reg[0][8]_10 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[0].mem_reg[0][8]_21 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[32].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[32].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[27].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_15 (\genblk1[31].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[31].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[23].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[26].fifo_burst_n_0 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[29].fifo_burst_n_14 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[29].fifo_burst_n_13 ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[269]),
        .\genblk1[3].mem[3][8]_i_6__8 (\genblk1[24].fifo_burst_n_11 ),
        .\genblk1[3].mem[3][8]_i_6__8_0 (\genblk1[34].fifo_burst_n_3 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:2]),
        .\neur_cnt_reg[7] (\genblk1[29].fifo_burst_n_4 ),
        .\priority_reg[1] (\genblk1[29].fifo_burst_n_10 ),
        .\priority_reg[1]_rep__0 (\genblk1[29].fifo_burst_n_0 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[29].fifo_burst_n_8 ),
        .\priority_reg[2]_rep (\genblk1[29].fifo_burst_n_7 ),
        .\priority_reg[2]_rep__1 (\genblk1[29].fifo_burst_n_9 ),
        .\priority_reg[4] (\genblk1[29].fifo_burst_n_6 ),
        .\priority_reg[5] (\genblk1[29].fifo_burst_n_12 ),
        .\priority_reg[5]_0 (\genblk1[29].fifo_burst_n_19 ),
        .\priority_reg[5]_1 (\genblk1[29].fifo_burst_n_20 ),
        .\priority_reg[7] (\genblk1[29].fifo_burst_n_2 ),
        .\priority_reg[7]_0 (\genblk1[29].fifo_burst_n_3 ),
        .\priority_reg[7]_1 (\genblk1[29].fifo_burst_n_11 ),
        .\priority_reg[7]_2 (\genblk1[29].fifo_burst_n_15 ),
        .\priority_reg[7]_3 (\genblk1[29].fifo_burst_n_16 ),
        .\priority_reg[7]_4 (\genblk1[29].fifo_burst_n_17 ),
        .\priority_reg[7]_5 (\genblk1[29].fifo_burst_n_18 ),
        .\priority_reg[7]_6 (\genblk1[29].fifo_burst_n_21 ),
        .\priority_reg[7]_7 (\genblk1[29].fifo_burst_n_22 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_21 \genblk1[2].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[26:18]),
        .empty_burst_fifo(empty_burst_fifo[2]),
        .empty_i_11__18(empty_i_7__30),
        .empty_i_11__18_0(\fill_cnt_reg[0] ),
        .empty_i_11__18_1(empty_i_11__18),
        .empty_i_3__15(empty_i_3__15),
        .empty_i_3__15_0(empty_i_3__15_0),
        .empty_i_3__15_1(empty_i_3__15_1),
        .empty_i_3__15_2(empty_i_3__15_2),
        .empty_i_3__15_3(empty_i_3__15_3),
        .empty_i_5__24(empty_i_5__24),
        .empty_i_5__24_0(\fill_cnt[4]_i_5__5 ),
        .empty_i_5__24_1(empty_i_5__24_0),
        .empty_i_5__7(empty_i_5__10_1),
        .empty_i_5__7_0(empty_i_5__7),
        .empty_i_7__4(\priority_reg[1]_rep__1_0 ),
        .empty_i_8__24_0(\fill_cnt[4]_i_3__21 ),
        .\fill_cnt[4]_i_3__41_0 (\priority_reg[2]_rep__0_0 ),
        .\fill_cnt[4]_i_3__41_1 (\priority_reg[1]_rep__0_0 ),
        .\fill_cnt[4]_i_3__41_2 (\fill_cnt[4]_i_3__41 ),
        .\fill_cnt[4]_i_3__41_3 (\genblk1[5].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__41_4 (empty_i_4__56),
        .\fill_cnt_reg[4]_0 (\fill_cnt_reg[4]_0 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[3].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[4].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[32].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[2]_rep__0_1 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_3__15_0 (\priority_reg[2]_rep__0_2 ),
        .\genblk1[3].mem[3][8]_i_3__15_1 (\priority_reg[3]_1 ),
        .\genblk1[3].mem[3][8]_i_3__15_2 (\genblk1[4].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_3__15_3 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_8__3_0 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\priority_reg[0] (\genblk1[2].fifo_burst_n_3 ),
        .\priority_reg[1]_rep (\genblk1[2].fifo_burst_n_5 ),
        .\priority_reg[1]_rep__0 (\genblk1[2].fifo_burst_n_9 ),
        .\priority_reg[2]_rep (\genblk1[2].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__0 (\genblk1[2].fifo_burst_n_1 ),
        .\priority_reg[4] (\priority_reg[4]_0 ),
        .\priority_reg[5] (\priority_reg[5]_7 ),
        .\priority_reg[5]_0 (\priority_reg[5]_0 ),
        .\priority_reg[5]_1 (\genblk1[2].fifo_burst_n_8 ),
        .\read_ptr_reg[0]_0 (\read_ptr_reg[4] ),
        .\read_ptr_reg[0]_1 (\priority_reg[2]_rep_1 ),
        .\read_ptr_reg[0]_2 (\priority_reg[1]_rep_0 ),
        .\read_ptr_reg[0]_3 (\priority_reg[4]_2 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\priority_reg[1]_rep__2_n_0 ));
  ODIN_design_ODIN_0_0_fifo_22 \genblk1[30].fifo_burst 
       (.\AEROUT_ADDR[0]_i_26 (\genblk1[44].fifo_burst_n_12 ),
        .\AEROUT_ADDR[0]_i_28 (\genblk1[44].fifo_burst_n_8 ),
        .\AEROUT_ADDR[1]_i_22 (\genblk1[45].fifo_burst_n_8 ),
        .\AEROUT_ADDR[1]_i_24 (\genblk1[44].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_31 (\genblk1[37].fifo_burst_n_8 ),
        .\AEROUT_ADDR[7]_i_33 (\genblk1[37].fifo_burst_n_12 ),
        .\AEROUT_ADDR[7]_i_36 (\genblk1[44].fifo_burst_n_9 ),
        .\AEROUT_ADDR[7]_i_45 (\genblk1[44].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_48 (\genblk1[45].fifo_burst_n_7 ),
        .\AEROUT_ADDR[7]_i_50 (\genblk1[37].fifo_burst_n_9 ),
        .\AEROUT_ADDR[7]_i_52 (\genblk1[37].fifo_burst_n_4 ),
        .\AEROUT_ADDR_reg[7]_i_120_0 (data_out_fifo[22:16]),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q(Q[5:3]),
        .SRAM_reg_0_i_88(\genblk1[37].fifo_burst_n_11 ),
        .SRAM_reg_0_i_89(\genblk1[38].fifo_burst_n_9 ),
        .SRAM_reg_0_i_90(\genblk1[37].fifo_burst_n_10 ),
        .empty_i_10__28(empty_i_8__36),
        .empty_i_5__30(empty_i_5__30),
        .empty_i_5__30_0(\priority_reg[4]_0 ),
        .empty_i_6__51_0(\priority_reg[5]_0 ),
        .empty_i_9__43(\fill_cnt_reg[0] ),
        .empty_i_9__43_0(empty_i_7__30),
        .empty_i_9__43_1(\fill_cnt[4]_i_5__10 ),
        .empty_i_9__43_2(\priority_reg[3]_1 ),
        .empty_i_9__44(\fill_cnt[4]_i_5__3_0 ),
        .empty_reg_0(\genblk1[30].fifo_burst_n_23 ),
        .empty_reg_i_11({empty_burst_fifo[46],empty_burst_fifo[14]}),
        .\fill_cnt[4]_i_3__52_0 (\fill_cnt[4]_i_3__52 ),
        .\fill_cnt[4]_i_3__52_1 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__52_2 (\fill_cnt[4]_i_3__45 ),
        .\fill_cnt[4]_i_3__52_3 (\genblk1[29].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__52_4 (\priority_reg[1]_rep__2_n_0 ),
        .\fill_cnt[4]_i_3__52_5 (\fill_cnt[4]_i_3__52_0 ),
        .\fill_cnt[4]_i_4__23 (\priority_reg[2]_rep__0_2 ),
        .\fill_cnt[4]_i_4__23_0 (\fill_cnt[4]_i_4__23 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[6].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_0 (\genblk1[29].fifo_burst_n_0 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[32].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[32].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_12 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[27].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[31].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[31].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[29].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][1]_0 (data_out_fifo[271:270]),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:6]),
        .\priority_reg[2]_rep__0 (\genblk1[30].fifo_burst_n_4 ),
        .\priority_reg[3] (\priority_reg[3]_2 ),
        .\priority_reg[5] (\genblk1[30].fifo_burst_n_0 ),
        .\priority_reg[5]_0 (\genblk1[30].fifo_burst_n_2 ),
        .\priority_reg[5]_1 (\priority_reg[5]_8 ),
        .\priority_reg[5]_2 (\genblk1[30].fifo_burst_n_5 ),
        .\priority_reg[5]_3 (\priority_reg[5]_5 ),
        .\priority_reg[7] (\genblk1[30].fifo_burst_n_7 ),
        .\priority_reg[7]_0 (\genblk1[30].fifo_burst_n_8 ),
        .\priority_reg[7]_1 (\genblk1[30].fifo_burst_n_11 ),
        .\priority_reg[7]_10 (\genblk1[30].fifo_burst_n_20 ),
        .\priority_reg[7]_11 (\genblk1[30].fifo_burst_n_21 ),
        .\priority_reg[7]_12 (\genblk1[30].fifo_burst_n_22 ),
        .\priority_reg[7]_2 (\genblk1[30].fifo_burst_n_12 ),
        .\priority_reg[7]_3 (\genblk1[30].fifo_burst_n_13 ),
        .\priority_reg[7]_4 (\genblk1[30].fifo_burst_n_14 ),
        .\priority_reg[7]_5 (\genblk1[30].fifo_burst_n_15 ),
        .\priority_reg[7]_6 (\genblk1[30].fifo_burst_n_16 ),
        .\priority_reg[7]_7 (\genblk1[30].fifo_burst_n_17 ),
        .\priority_reg[7]_8 (\genblk1[30].fifo_burst_n_18 ),
        .\priority_reg[7]_9 (\genblk1[30].fifo_burst_n_19 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_23 \genblk1[31].fifo_burst 
       (.\AEROUT_ADDR[7]_i_34 (\genblk1[38].fifo_burst_n_4 ),
        .\AEROUT_ADDR[7]_i_37 (\genblk1[38].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_41 (\genblk1[45].fifo_burst_n_6 ),
        .\AEROUT_ADDR[7]_i_46 (\genblk1[38].fifo_burst_n_12 ),
        .\AEROUT_ADDR[7]_i_51 (\genblk1[38].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_53 (\genblk1[38].fifo_burst_n_7 ),
        .\AEROUT_ADDR_reg[7]_i_110_0 (\genblk1[45].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_129_0 (\genblk1[45].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[7]_i_137_0 (\genblk1[45].fifo_burst_n_4 ),
        .\AEROUT_ADDR_reg[7]_i_281_0 (data_out_fifo[28:23]),
        .\AEROUT_ADDR_reg[7]_i_77_0 (\genblk1[45].fifo_burst_n_12 ),
        .\AEROUT_ADDR_reg[7]_i_88_0 (\genblk1[45].fifo_burst_n_10 ),
        .CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .SRAM_reg_0_i_91(\genblk1[38].fifo_burst_n_8 ),
        .empty_i_5__33(\fill_cnt[4]_i_4__13 ),
        .empty_i_5__33_0(empty_i_7__19_1),
        .empty_i_7__40_0(\genblk1[30].fifo_burst_n_5 ),
        .empty_i_7__40_1(\priority_reg[5]_0 ),
        .empty_i_7__40_2(\genblk1[30].fifo_burst_n_4 ),
        .empty_i_9__25(\fill_cnt_reg[0] ),
        .empty_i_9__25_0(empty_i_7__30),
        .empty_i_9__25_1(empty_i_8__31),
        .empty_reg_0(\genblk1[31].fifo_burst_n_18 ),
        .empty_reg_i_14({empty_burst_fifo[47],empty_burst_fifo[15]}),
        .\fill_cnt[4]_i_3__17_0 (\genblk1[29].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__17_1 (\fill_cnt[4]_i_3__45 ),
        .\fill_cnt[4]_i_3__17_2 (\priority_reg[1]_rep_0 ),
        .\fill_cnt[4]_i_3__17_3 (\fill_cnt[4]_i_3__52 ),
        .\fill_cnt[4]_i_3__17_4 (\fill_cnt[4]_i_3__10 ),
        .\fill_cnt[4]_i_3__17_5 (\genblk1[32].fifo_burst_n_7 ),
        .\fill_cnt[4]_i_4__9 (empty_i_6__21),
        .\fill_cnt[4]_i_4__9_0 (\fill_cnt[4]_i_4__9 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[7].fifo_burst_n_9 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[0].mem_reg[0][8]_20 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[32].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[32].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[32].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_14 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_15 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_16 (\priority_reg[3]_2 ),
        .\genblk1[0].mem_reg[0][8]_17 (\genblk1[0].mem_reg[0][8]_28 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[0].mem_reg[0][8]_21 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[26].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[2]_rep_1 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[287:285]),
        .\genblk1[3].mem[3][8]_i_3__34 (\genblk1[27].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_3__34_0 (\genblk1[3].mem[3][8]_i_3__22 ),
        .\genblk1[3].mem[3][8]_i_3__34_1 (\genblk1[36].fifo_burst_n_13 ),
        .\genblk1[3].mem[3][8]_i_4__51 (\genblk1[3].mem[3][8]_i_4__27 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:6]),
        .\priority_reg[1]_rep (\genblk1[31].fifo_burst_n_0 ),
        .\priority_reg[1]_rep__0 (\genblk1[31].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__0 (\genblk1[31].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__1 (\genblk1[31].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__1_0 (\priority_reg[2]_rep__1_1 ),
        .\priority_reg[3] (\genblk1[31].fifo_burst_n_3 ),
        .\priority_reg[3]_0 (\genblk1[31].fifo_burst_n_7 ),
        .\priority_reg[5] (\genblk1[31].fifo_burst_n_6 ),
        .\priority_reg[7] (\genblk1[31].fifo_burst_n_8 ),
        .\priority_reg[7]_0 (\genblk1[31].fifo_burst_n_12 ),
        .\priority_reg[7]_1 (\genblk1[31].fifo_burst_n_13 ),
        .\priority_reg[7]_2 (\genblk1[31].fifo_burst_n_14 ),
        .\priority_reg[7]_3 (\genblk1[31].fifo_burst_n_15 ),
        .\priority_reg[7]_4 (\genblk1[31].fifo_burst_n_16 ),
        .\priority_reg[7]_5 (\genblk1[31].fifo_burst_n_17 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_24 \genblk1[32].fifo_burst 
       (.\AEROUT_ADDR[0]_i_14 (\genblk1[50].fifo_burst_n_22 ),
        .\AEROUT_ADDR[0]_i_14_0 (\genblk1[28].fifo_burst_n_5 ),
        .\AEROUT_ADDR[0]_i_16 (\genblk1[50].fifo_burst_n_20 ),
        .\AEROUT_ADDR[0]_i_16_0 (\genblk1[28].fifo_burst_n_1 ),
        .\AEROUT_ADDR[1]_i_20 (\genblk1[50].fifo_burst_n_19 ),
        .\AEROUT_ADDR[1]_i_20_0 (\genblk1[29].fifo_burst_n_3 ),
        .\AEROUT_ADDR[1]_i_21 (\genblk1[49].fifo_burst_n_10 ),
        .\AEROUT_ADDR[1]_i_21_0 (\genblk1[28].fifo_burst_n_6 ),
        .\AEROUT_ADDR[6]_i_23 (\genblk1[50].fifo_burst_n_18 ),
        .\AEROUT_ADDR[6]_i_23_0 (\genblk1[29].fifo_burst_n_2 ),
        .\AEROUT_ADDR[7]_i_20 (\genblk1[50].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_20_0 (\genblk1[43].fifo_burst_n_9 ),
        .\AEROUT_ADDR[7]_i_31 (\genblk1[39].fifo_burst_n_13 ),
        .\AEROUT_ADDR[7]_i_35 (\genblk1[39].fifo_burst_n_15 ),
        .\AEROUT_ADDR[7]_i_44 (\genblk1[39].fifo_burst_n_7 ),
        .\AEROUT_ADDR[7]_i_49 (\genblk1[39].fifo_burst_n_12 ),
        .\AEROUT_ADDR[7]_i_50 (\genblk1[39].fifo_burst_n_14 ),
        .\AEROUT_ADDR[7]_i_52 (\genblk1[39].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_53 (\genblk1[40].fifo_burst_n_15 ),
        .\AEROUT_ADDR_reg[7]_i_104_0 (\genblk1[46].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_123_0 (\genblk1[46].fifo_burst_n_7 ),
        .\AEROUT_ADDR_reg[7]_i_125_0 (\genblk1[46].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[7]_i_134_0 (\genblk1[46].fifo_burst_n_6 ),
        .\AEROUT_ADDR_reg[7]_i_138_0 (\genblk1[47].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[7]_i_301_0 (data_out_fifo[40:32]),
        .\AEROUT_ADDR_reg[7]_i_65_0 (\genblk1[46].fifo_burst_n_8 ),
        .\AEROUT_ADDR_reg[7]_i_73_0 (\genblk1[46].fifo_burst_n_3 ),
        .\AEROUT_ADDR_reg[7]_i_82_0 (\genblk1[46].fifo_burst_n_10 ),
        .\AEROUT_ADDR_reg[7]_i_95_0 (\genblk1[47].fifo_burst_n_10 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SRAM_reg_0_i_111(\genblk1[50].fifo_burst_n_21 ),
        .SRAM_reg_0_i_111_0(\genblk1[28].fifo_burst_n_4 ),
        .SRAM_reg_0_i_134(\genblk1[39].fifo_burst_n_9 ),
        .SRAM_reg_1_i_396(\genblk1[39].fifo_burst_n_11 ),
        .empty_burst_fifo(empty_burst_fifo[32]),
        .empty_i_3__52_0(\fill_cnt[4]_i_3__10 ),
        .empty_i_7__32(\priority_reg[2]_rep__1_0 ),
        .empty_i_7__32_0(\genblk1[30].fifo_burst_n_5 ),
        .empty_i_7__32_1(\genblk1[38].fifo_burst_n_1 ),
        .empty_i_7__32_2(\genblk1[30].fifo_burst_n_4 ),
        .empty_i_7__40(\priority_reg[1]_rep__1_0 ),
        .empty_i_7__40_0(empty_i_5__10_2),
        .empty_i_7__40_1(\priority_reg[2]_rep__0_0 ),
        .\fill_cnt[4]_i_3__30_0 (\genblk1[31].fifo_burst_n_4 ),
        .\fill_cnt[4]_i_3__30_1 (\priority_reg[2]_rep__1_1 ),
        .\fill_cnt[4]_i_3__30_2 (\fill_cnt[4]_i_3__52 ),
        .\fill_cnt[4]_i_3__30_3 (\fill_cnt[4]_i_3__30 ),
        .\fill_cnt[4]_i_3__30_4 (\priority_reg[5]_8 ),
        .\fill_cnt[4]_i_3__30_5 (\fill_cnt[4]_i_3__52_0 ),
        .\fill_cnt_reg[1]_0 (\genblk1[0].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[33].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[31].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[3].mem[3][8]_i_3__36 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[3].mem[3][8]_i_3__36_0 (\genblk1[0].mem_reg[0][8]_4 ),
        .\genblk1[3].mem[3][8]_i_3__36_1 (\genblk1[31].fifo_burst_n_1 ),
        .\genblk1[3].mem[3][8]_i_5__26 (\genblk1[3].mem[3][8]_i_8__12 ),
        .\genblk1[3].mem[3][8]_i_5__26_0 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_5__26_1 (\genblk1[3].mem[3][8]_i_4__22 ),
        .\genblk1[3].mem[3][8]_i_5__26_2 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_6__15 (\genblk1[3].mem[3][8]_i_5__52 ),
        .\genblk1[3].mem[3][8]_i_6__21 (\genblk1[3].mem[3][8]_i_6__15 ),
        .\genblk1[3].mem[3][8]_i_6__21_0 (\genblk1[3].mem[3][8]_i_4__12 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:5]),
        .\priority_reg[2]_rep__0 (\genblk1[32].fifo_burst_n_7 ),
        .\priority_reg[2]_rep__1 (\genblk1[32].fifo_burst_n_8 ),
        .\priority_reg[3] (\genblk1[32].fifo_burst_n_9 ),
        .\priority_reg[4] (\genblk1[32].fifo_burst_n_2 ),
        .\priority_reg[4]_0 (\genblk1[32].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[32].fifo_burst_n_4 ),
        .\priority_reg[5]_0 (\genblk1[32].fifo_burst_n_5 ),
        .\priority_reg[5]_1 (\genblk1[32].fifo_burst_n_6 ),
        .\priority_reg[5]_2 (\genblk1[32].fifo_burst_n_10 ),
        .\priority_reg[5]_3 (\genblk1[32].fifo_burst_n_12 ),
        .\priority_reg[5]_4 (\genblk1[32].fifo_burst_n_14 ),
        .\priority_reg[5]_5 (\genblk1[32].fifo_burst_n_16 ),
        .\priority_reg[5]_6 (\genblk1[32].fifo_burst_n_18 ),
        .\priority_reg[5]_7 (\genblk1[32].fifo_burst_n_20 ),
        .\priority_reg[5]_8 (\genblk1[32].fifo_burst_n_22 ),
        .\priority_reg[6] (\genblk1[32].fifo_burst_n_1 ),
        .\priority_reg[7] (\genblk1[32].fifo_burst_n_11 ),
        .\priority_reg[7]_0 (\genblk1[32].fifo_burst_n_13 ),
        .\priority_reg[7]_1 (\genblk1[32].fifo_burst_n_15 ),
        .\priority_reg[7]_2 (\genblk1[32].fifo_burst_n_17 ),
        .\priority_reg[7]_3 (\genblk1[32].fifo_burst_n_19 ),
        .\priority_reg[7]_4 (\genblk1[32].fifo_burst_n_21 ),
        .\priority_reg[7]_5 (\genblk1[32].fifo_burst_n_23 ),
        .\priority_reg[7]_6 (\genblk1[32].fifo_burst_n_24 ),
        .\priority_reg[7]_7 (\genblk1[32].fifo_burst_n_25 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_11 ),
        .\write_ptr_reg[0]_1 (\genblk1[31].fifo_burst_n_0 ));
  ODIN_design_ODIN_0_0_fifo_25 \genblk1[33].fifo_burst 
       (.\AEROUT_ADDR[0]_i_26 (\genblk1[48].fifo_burst_n_3 ),
        .\AEROUT_ADDR[1]_i_24 (\genblk1[48].fifo_burst_n_2 ),
        .\AEROUT_ADDR[7]_i_23 (\genblk1[30].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_23_0 (\genblk1[32].fifo_burst_n_24 ),
        .\AEROUT_ADDR[7]_i_23_1 (\genblk1[56].fifo_burst_n_3 ),
        .\AEROUT_ADDR[7]_i_33 (\genblk1[41].fifo_burst_n_15 ),
        .\AEROUT_ADDR[7]_i_34 (\genblk1[40].fifo_burst_n_14 ),
        .\AEROUT_ADDR[7]_i_37 (\genblk1[40].fifo_burst_n_9 ),
        .\AEROUT_ADDR[7]_i_46 (\genblk1[40].fifo_burst_n_13 ),
        .\AEROUT_ADDR[7]_i_51 (\genblk1[40].fifo_burst_n_16 ),
        .\AEROUT_ADDR[7]_i_52_0 (\genblk1[40].fifo_burst_n_8 ),
        .\AEROUT_ADDR_reg[7]_i_111_0 (\genblk1[47].fifo_burst_n_4 ),
        .\AEROUT_ADDR_reg[7]_i_130_0 (\genblk1[47].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_164_0 ({data_out_fifo[49:48],data_out_fifo[44:41]}),
        .\AEROUT_ADDR_reg[7]_i_78_0 (\genblk1[47].fifo_burst_n_8 ),
        .\AEROUT_ADDR_reg[7]_i_89_0 (\genblk1[47].fifo_burst_n_12 ),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_burst_fifo(empty_burst_fifo[33]),
        .\fill_cnt[4]_i_3__25_0 (\genblk1[32].fifo_burst_n_8 ),
        .\fill_cnt[4]_i_3__25_1 (\genblk1[36].fifo_burst_n_12 ),
        .\fill_cnt[4]_i_3__25_2 (\genblk1[32].fifo_burst_n_7 ),
        .\fill_cnt_reg[1]_0 (\genblk1[1].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_0 (\fill_cnt_reg[4]_1 ),
        .\fill_cnt_reg[4]_1 (\genblk1[32].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[26].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_20 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[36].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[34].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[32].fifo_burst_n_9 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[0].mem_reg[0][8]_19 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[32].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[32].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[1].mem_reg[1][6]_0 (data_out_fifo[303:301]),
        .\genblk1[3].mem[3][8]_i_3__6 (\genblk1[3].mem[3][8]_i_7 ),
        .\genblk1[3].mem[3][8]_i_3__6_0 (\genblk1[3].mem[3][8]_i_3__6 ),
        .\genblk1[3].mem[3][8]_i_3__6_1 (\genblk1[3].mem[3][8]_i_3__15_0 ),
        .\genblk1[3].mem[3][8]_i_4__24 (\genblk1[3].mem[3][8]_i_4__22 ),
        .\genblk1[3].mem[3][8]_i_4__24_0 (\genblk1[0].mem_reg[0][8]_2 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:4]),
        .\priority_reg[1]_rep (\genblk1[33].fifo_burst_n_2 ),
        .\priority_reg[1]_rep_0 (\genblk1[33].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[33].fifo_burst_n_1 ),
        .\priority_reg[5]_0 (\genblk1[33].fifo_burst_n_4 ),
        .\priority_reg[5]_1 (\genblk1[33].fifo_burst_n_5 ),
        .\priority_reg[7] (\genblk1[33].fifo_burst_n_6 ),
        .\priority_reg[7]_0 (\genblk1[33].fifo_burst_n_10 ),
        .\priority_reg[7]_1 (\genblk1[33].fifo_burst_n_11 ),
        .\priority_reg[7]_2 (\genblk1[33].fifo_burst_n_12 ),
        .\priority_reg[7]_3 (\genblk1[33].fifo_burst_n_13 ),
        .\priority_reg[7]_4 (\genblk1[33].fifo_burst_n_14 ),
        .\priority_reg[7]_5 (\genblk1[33].fifo_burst_n_15 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[34].fifo_burst_n_1 ),
        .\write_ptr_reg[0]_1 (\write_ptr_reg[0]_11 ));
  ODIN_design_ODIN_0_0_fifo_26 \genblk1[34].fifo_burst 
       (.AERIN_ADDR(AERIN_ADDR[1]),
        .\AERIN_ADDR[11] (\AERIN_ADDR[11] ),
        .\AEROUT_ADDR[0]_i_28 (\genblk1[48].fifo_burst_n_8 ),
        .\AEROUT_ADDR[0]_i_5 (\genblk1[40].fifo_burst_n_7 ),
        .\AEROUT_ADDR[0]_i_5_0 (\genblk1[41].fifo_burst_n_13 ),
        .\AEROUT_ADDR[0]_i_8 (\genblk1[41].fifo_burst_n_24 ),
        .\AEROUT_ADDR[0]_i_8_0 (\genblk1[32].fifo_burst_n_20 ),
        .\AEROUT_ADDR[1]_i_11 (\genblk1[41].fifo_burst_n_14 ),
        .\AEROUT_ADDR[1]_i_11_0 (\genblk1[32].fifo_burst_n_22 ),
        .\AEROUT_ADDR[1]_i_22 (\genblk1[48].fifo_burst_n_7 ),
        .\AEROUT_ADDR[7]_i_21 (\genblk1[31].fifo_burst_n_8 ),
        .\AEROUT_ADDR[7]_i_21_0 (\genblk1[33].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_21_1 (\genblk1[29].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_23 (\genblk1[31].fifo_burst_n_13 ),
        .\AEROUT_ADDR[7]_i_23_0 (\genblk1[32].fifo_burst_n_25 ),
        .\AEROUT_ADDR[7]_i_23_1 (\genblk1[29].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_31 (\genblk1[41].fifo_burst_n_20 ),
        .\AEROUT_ADDR[7]_i_34_0 (\genblk1[41].fifo_burst_n_26 ),
        .\AEROUT_ADDR[7]_i_36 (\genblk1[48].fifo_burst_n_0 ),
        .\AEROUT_ADDR[7]_i_41 (\genblk1[48].fifo_burst_n_5 ),
        .\AEROUT_ADDR[7]_i_45 (\genblk1[48].fifo_burst_n_1 ),
        .\AEROUT_ADDR[7]_i_46_0 (\genblk1[42].fifo_burst_n_7 ),
        .\AEROUT_ADDR[7]_i_48 (\genblk1[48].fifo_burst_n_6 ),
        .\AEROUT_ADDR[7]_i_50 (\genblk1[41].fifo_burst_n_21 ),
        .\AEROUT_ADDR[7]_i_53_0 (\genblk1[41].fifo_burst_n_27 ),
        .\AEROUT_ADDR_reg[7]_i_109_0 (\genblk1[49].fifo_burst_n_16 ),
        .\AEROUT_ADDR_reg[7]_i_136_0 (\genblk1[48].fifo_burst_n_4 ),
        .\AEROUT_ADDR_reg[7]_i_238_0 (data_out_fifo[58:50]),
        .\AEROUT_ADDR_reg[7]_i_76_0 (\genblk1[49].fifo_burst_n_17 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SRAM_reg_0(SRAM_reg_0),
        .SRAM_reg_0_0(\AEROUT_ADDR[7]_i_11_n_0 ),
        .SRAM_reg_0_1(\genblk1[50].fifo_burst_n_3 ),
        .SRAM_reg_0_2(fifo_spike_0_n_47),
        .SRAM_reg_0_i_101(\genblk1[31].fifo_burst_n_12 ),
        .SRAM_reg_0_i_101_0(\genblk1[33].fifo_burst_n_12 ),
        .SRAM_reg_0_i_101_1(\genblk1[29].fifo_burst_n_18 ),
        .SRAM_reg_0_i_31_0(\genblk1[40].fifo_burst_n_6 ),
        .SRAM_reg_0_i_31_1(\genblk1[28].fifo_burst_n_23 ),
        .SRAM_reg_0_i_31_2(\genblk1[41].fifo_burst_n_10 ),
        .SRAM_reg_0_i_53(\genblk1[28].fifo_burst_n_31 ),
        .SRAM_reg_0_i_53_0(\genblk1[21].fifo_burst_n_11 ),
        .SRAM_reg_0_i_68(\genblk1[31].fifo_burst_n_14 ),
        .SRAM_reg_0_i_68_0(\genblk1[32].fifo_burst_n_11 ),
        .SRAM_reg_0_i_68_1(\genblk1[50].fifo_burst_n_14 ),
        .SRAM_reg_0_i_69_0(\genblk1[30].fifo_burst_n_13 ),
        .SRAM_reg_0_i_69_1(\genblk1[32].fifo_burst_n_13 ),
        .SRAM_reg_0_i_69_2(\genblk1[50].fifo_burst_n_15 ),
        .SRAM_reg_0_i_88(\genblk1[41].fifo_burst_n_25 ),
        .SRAM_reg_0_i_89(\genblk1[41].fifo_burst_n_18 ),
        .SRAM_reg_0_i_90(\genblk1[41].fifo_burst_n_23 ),
        .SRAM_reg_0_i_91_0(\genblk1[41].fifo_burst_n_16 ),
        .empty_burst_fifo(empty_burst_fifo[34]),
        .empty_i_3__50_0(\genblk1[36].fifo_burst_n_12 ),
        .empty_i_3__50_1(\genblk1[32].fifo_burst_n_7 ),
        .empty_i_3__51(\priority_reg[2]_rep__1_1 ),
        .empty_i_3__51_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__51_1(empty_i_3__51),
        .empty_i_5__55(empty_i_8__26),
        .empty_i_5__55_0(\priority_reg[2]_rep__0_0 ),
        .empty_i_5__55_1(empty_i_5__55),
        .\fill_cnt[4]_i_4__28_0 (\priority_reg[2]_rep__1_0 ),
        .\fill_cnt[4]_i_4__28_1 (\genblk1[38].fifo_burst_n_1 ),
        .\fill_cnt[4]_i_4__28_2 (\genblk1[30].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_4__28_3 (\fill_cnt[4]_i_4__28 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[2].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[35].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[33].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_3__35 (\genblk1[31].fifo_burst_n_1 ),
        .\genblk1[3].mem[3][8]_i_3__35_0 (\genblk1[36].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_3__36 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[3].mem[3][8]_i_8__21 (\genblk1[0].mem_reg[0][8]_28 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:2]),
        .\priority_reg[1]_rep (\genblk1[34].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__2 (\genblk1[34].fifo_burst_n_2 ),
        .\priority_reg[2]_rep__0 (\genblk1[34].fifo_burst_n_7 ),
        .\priority_reg[2]_rep__1 (\genblk1[34].fifo_burst_n_5 ),
        .\priority_reg[3] (\genblk1[34].fifo_burst_n_3 ),
        .\priority_reg[3]_0 (\genblk1[34].fifo_burst_n_6 ),
        .\priority_reg[5] (\genblk1[34].fifo_burst_n_8 ),
        .\priority_reg[5]_0 (\genblk1[34].fifo_burst_n_9 ),
        .\priority_reg[5]_1 (\genblk1[34].fifo_burst_n_10 ),
        .\priority_reg[5]_2 (\genblk1[34].fifo_burst_n_11 ),
        .\priority_reg[5]_3 (\genblk1[34].fifo_burst_n_12 ),
        .\priority_reg[5]_4 (\genblk1[34].fifo_burst_n_14 ),
        .\priority_reg[5]_5 (\genblk1[34].fifo_burst_n_15 ),
        .\priority_reg[5]_6 (\genblk1[34].fifo_burst_n_16 ),
        .\priority_reg[7] (\genblk1[34].fifo_burst_n_13 ),
        .\priority_reg[7]_0 (\genblk1[34].fifo_burst_n_17 ),
        .\priority_reg[7]_1 (\genblk1[34].fifo_burst_n_18 ),
        .\priority_reg[7]_2 (\genblk1[34].fifo_burst_n_19 ),
        .\priority_reg[7]_3 (\genblk1[34].fifo_burst_n_20 ),
        .\priority_reg[7]_4 (\genblk1[34].fifo_burst_n_21 ),
        .\priority_reg[7]_5 (\genblk1[34].fifo_burst_n_22 ),
        .\priority_reg[7]_6 (\genblk1[34].fifo_burst_n_23 ),
        .\priority_reg[7]_7 (\genblk1[34].fifo_burst_n_24 ),
        .\priority_reg[7]_8 (\genblk1[34].fifo_burst_n_25 ),
        .\priority_reg[7]_9 (\genblk1[34].fifo_burst_n_26 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_0 ));
  ODIN_design_ODIN_0_0_fifo_27 \genblk1[35].fifo_burst 
       (.\AEROUT_ADDR[7]_i_18 (\genblk1[31].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_18_0 (\genblk1[33].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_18_1 (\genblk1[29].fifo_burst_n_16 ),
        .\AEROUT_ADDR[7]_i_23 (\genblk1[31].fifo_burst_n_16 ),
        .\AEROUT_ADDR[7]_i_23_0 (\genblk1[33].fifo_burst_n_6 ),
        .\AEROUT_ADDR[7]_i_23_1 (\genblk1[29].fifo_burst_n_15 ),
        .\AEROUT_ADDR[7]_i_37_0 (\genblk1[42].fifo_burst_n_6 ),
        .\AEROUT_ADDR[7]_i_51_0 (\genblk1[42].fifo_burst_n_2 ),
        .\AEROUT_ADDR_reg[7]_i_128_0 (\genblk1[49].fifo_burst_n_14 ),
        .\AEROUT_ADDR_reg[7]_i_87_0 (\genblk1[49].fifo_burst_n_15 ),
        .CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .SRAM_reg_0_i_127({data_out_fifo[67:64],data_out_fifo[60:59]}),
        .SRAM_reg_0_i_80(\genblk1[41].fifo_burst_n_22 ),
        .SRAM_reg_0_i_80_0(\genblk1[32].fifo_burst_n_18 ),
        .empty_burst_fifo(empty_burst_fifo[35]),
        .\fill_cnt[4]_i_3__2_0 (\genblk1[36].fifo_burst_n_9 ),
        .\fill_cnt[4]_i_3__2_1 (empty_i_3__51),
        .\fill_cnt[4]_i_3__2_2 (\genblk1[36].fifo_burst_n_11 ),
        .\fill_cnt[4]_i_3__2_3 (\genblk1[36].fifo_burst_n_12 ),
        .\fill_cnt[4]_i_3__2_4 (\genblk1[34].fifo_burst_n_7 ),
        .\fill_cnt[4]_i_3__2_5 (\priority_reg[1]_rep__2_n_0 ),
        .\fill_cnt[4]_i_3__2_6 (\genblk1[34].fifo_burst_n_6 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[3].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[33].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_19 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[36].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[36].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[34].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_20 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[32].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[33].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[1].mem_reg[1][4]_0 (data_out_fifo[319:317]),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[35].fifo_burst_n_14 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[35].fifo_burst_n_13 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[35].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][7]_1 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[35].fifo_burst_n_11 ),
        .\genblk1[3].mem[3][8]_i_3__4 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\genblk1[3].mem[3][8]_i_3__4_0 (\genblk1[3].mem[3][8]_i_5__4 ),
        .\genblk1[3].mem[3][8]_i_3__4_1 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[3].mem[3][8]_i_5__16 (\genblk1[32].fifo_burst_n_6 ),
        .\genblk1[3].mem[3][8]_i_5__16_0 (\genblk1[3].mem[3][8]_i_5__16 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:3]),
        .\priority_reg[1]_rep (\genblk1[35].fifo_burst_n_2 ),
        .\priority_reg[2]_rep (\genblk1[35].fifo_burst_n_3 ),
        .\priority_reg[2]_rep_0 (\genblk1[35].fifo_burst_n_4 ),
        .\priority_reg[5] (\priority_reg[5]_2 ),
        .\priority_reg[5]_0 (\genblk1[35].fifo_burst_n_5 ),
        .\priority_reg[5]_1 (\genblk1[35].fifo_burst_n_6 ),
        .\priority_reg[5]_2 (\genblk1[35].fifo_burst_n_7 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_0 ),
        .\write_ptr_reg[0]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\write_ptr_reg[0]_2 (\genblk1[36].fifo_burst_n_1 ));
  ODIN_design_ODIN_0_0_fifo_28 \genblk1[36].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_112 (\genblk1[50].fifo_burst_n_27 ),
        .\AEROUT_ADDR_reg[7]_i_131 (\genblk1[51].fifo_burst_n_4 ),
        .\AEROUT_ADDR_reg[7]_i_139 (\genblk1[50].fifo_burst_n_29 ),
        .\AEROUT_ADDR_reg[7]_i_286_0 (data_out_fifo[76:68]),
        .\AEROUT_ADDR_reg[7]_i_79 (\genblk1[50].fifo_burst_n_28 ),
        .\AEROUT_ADDR_reg[7]_i_90 (\genblk1[51].fifo_burst_n_8 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_burst_fifo(empty_burst_fifo[36]),
        .empty_i_10__12(empty_i_8__31),
        .empty_i_10__12_0(\fill_cnt[4]_i_5__5 ),
        .empty_i_10__12_1(\fill_cnt[4]_i_5__10 ),
        .empty_i_3__49(empty_i_3__51),
        .empty_i_3__49_0(\priority_reg[1]_rep_0 ),
        .empty_i_6__41(empty_i_5__10_2),
        .empty_i_7__32(\priority_reg[5]_8 ),
        .empty_i_7__32_0(\priority_reg[2]_rep__0_2 ),
        .empty_i_7__32_1(empty_i_7__32),
        .empty_i_7__32_2(empty_i_7__32_0),
        .empty_i_7__32_3(\priority_reg[3]_1 ),
        .empty_i_7__32_4(empty_i_7__32_1),
        .\fill_cnt[4]_i_4__20 (empty_i_6__21),
        .\fill_cnt[4]_i_4__20_0 (\fill_cnt[4]_i_4__9 ),
        .\fill_cnt[4]_i_4__29_0 (\genblk1[38].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[4].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_18 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[35].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[36].fifo_burst_n_18 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[36].fifo_burst_n_17 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[36].fifo_burst_n_16 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[36].fifo_burst_n_15 ),
        .\genblk1[3].mem[3][8]_i_3__35 (\genblk1[41].fifo_burst_n_2 ),
        .\genblk1[3].mem[3][8]_i_3__35_0 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_3__35_1 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[3].mem[3][8]_i_3__36 (\genblk1[3].mem[3][8]_i_3__22 ),
        .\genblk1[3].mem[3][8]_i_3__36_0 (\genblk1[3].mem[3][8]_i_6__25_0 ),
        .\genblk1[3].mem[3][8]_i_3__36_1 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_6__30 (\genblk1[3].mem[3][8]_i_10_0 ),
        .\genblk1[3].mem[3][8]_i_6__37 (empty_i_5__55),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:7]),
        .\priority_reg[1]_rep (\genblk1[36].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__1 (\genblk1[36].fifo_burst_n_14 ),
        .\priority_reg[2]_rep__0 (\genblk1[36].fifo_burst_n_5 ),
        .\priority_reg[2]_rep__0_0 (\genblk1[36].fifo_burst_n_6 ),
        .\priority_reg[2]_rep__0_1 (\genblk1[36].fifo_burst_n_7 ),
        .\priority_reg[2]_rep__0_2 (\genblk1[36].fifo_burst_n_8 ),
        .\priority_reg[2]_rep__0_3 (\genblk1[36].fifo_burst_n_11 ),
        .\priority_reg[2]_rep__0_4 (\genblk1[36].fifo_burst_n_12 ),
        .\priority_reg[2]_rep__0_5 (\genblk1[36].fifo_burst_n_13 ),
        .\priority_reg[2]_rep__1 (\genblk1[36].fifo_burst_n_4 ),
        .\priority_reg[4] (\genblk1[36].fifo_burst_n_10 ),
        .\priority_reg[5] (\genblk1[36].fifo_burst_n_9 ),
        .\priority_reg[7] (\genblk1[36].fifo_burst_n_2 ),
        .\priority_reg[7]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\priority_reg[7]_1 (\genblk1[36].fifo_burst_n_19 ),
        .\priority_reg[7]_2 (\genblk1[36].fifo_burst_n_20 ),
        .\priority_reg[7]_3 (\genblk1[36].fifo_burst_n_21 ),
        .\priority_reg[7]_4 (\genblk1[36].fifo_burst_n_22 ),
        .\priority_reg[7]_5 (\genblk1[36].fifo_burst_n_23 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_2 ));
  ODIN_design_ODIN_0_0_fifo_29 \genblk1[37].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_127 (\genblk1[52].fifo_burst_n_6 ),
        .\AEROUT_ADDR_reg[7]_i_133 (\genblk1[51].fifo_burst_n_12 ),
        .\AEROUT_ADDR_reg[7]_i_149_0 (data_out_fifo[85:80]),
        .\AEROUT_ADDR_reg[7]_i_67 (\genblk1[52].fifo_burst_n_5 ),
        .\AEROUT_ADDR_reg[7]_i_75 (\genblk1[51].fifo_burst_n_11 ),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q(Q[5:3]),
        .SRAM_reg_0_i_123(\genblk1[51].fifo_burst_n_10 ),
        .SRAM_reg_0_i_129(\genblk1[51].fifo_burst_n_9 ),
        .empty_burst_fifo(empty_burst_fifo[37]),
        .empty_i_3__46(\genblk1[36].fifo_burst_n_9 ),
        .empty_i_3__46_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__46_1(empty_i_3__46),
        .empty_i_3__47_0(\genblk1[36].fifo_burst_n_11 ),
        .empty_i_3__47_1(\genblk1[36].fifo_burst_n_14 ),
        .\fill_cnt[4]_i_3__9_0 (\fill_cnt[4]_i_3__9 ),
        .\fill_cnt[4]_i_4__26_0 (empty_i_5__55),
        .\fill_cnt[4]_i_4__26_1 (\priority_reg[3]_2 ),
        .\fill_cnt[4]_i_4__26_2 (\genblk1[38].fifo_burst_n_1 ),
        .\fill_cnt[4]_i_4__26_3 (\priority_reg[2]_rep__0_0 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[5].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_10 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_12 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[38].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_14 (\genblk1[41].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_18 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[35].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[33].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[2]_rep_1 ),
        .\genblk1[1].mem_reg[1][2]_0 (data_out_fifo[335:333]),
        .\genblk1[3].mem[3][8]_i_5__15 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_5__15_0 (\genblk1[3].mem[3][8]_i_3__28 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:7]),
        .\priority_reg[1]_rep (\genblk1[37].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__0 (\genblk1[37].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[37].fifo_burst_n_2 ),
        .\priority_reg[7] (\genblk1[37].fifo_burst_n_4 ),
        .\priority_reg[7]_0 (\genblk1[37].fifo_burst_n_8 ),
        .\priority_reg[7]_1 (\genblk1[37].fifo_burst_n_9 ),
        .\priority_reg[7]_2 (\genblk1[37].fifo_burst_n_10 ),
        .\priority_reg[7]_3 (\genblk1[37].fifo_burst_n_11 ),
        .\priority_reg[7]_4 (\genblk1[37].fifo_burst_n_12 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_2 ));
  ODIN_design_ODIN_0_0_fifo_30 \genblk1[38].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_110 (\genblk1[52].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[7]_i_129 (\genblk1[52].fifo_burst_n_7 ),
        .\AEROUT_ADDR_reg[7]_i_137 (\genblk1[52].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_282_0 (data_out_fifo[92:86]),
        .\AEROUT_ADDR_reg[7]_i_77 (\genblk1[52].fifo_burst_n_10 ),
        .\AEROUT_ADDR_reg[7]_i_88 (\genblk1[52].fifo_burst_n_8 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q(Q[5:3]),
        .SRAM_reg_0_i_126(\genblk1[52].fifo_burst_n_4 ),
        .SRAM_reg_0_i_131(\genblk1[52].fifo_burst_n_3 ),
        .empty_burst_fifo(empty_burst_fifo[38]),
        .empty_i_3__46_0(\genblk1[36].fifo_burst_n_11 ),
        .empty_i_6__53(\priority_reg[2]_rep__0_0 ),
        .empty_i_6__53_0(\priority_reg[1]_rep__1_0 ),
        .\fill_cnt[4]_i_3__51_0 (\fill_cnt[4]_i_3__9 ),
        .\fill_cnt[4]_i_4__25_0 (empty_i_5__55),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[6].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_0 (\genblk1[37].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_17 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[37].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[41].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[0].mem_reg[0][8]_31 ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[350:349]),
        .\genblk1[3].mem[3][8]_i_4__31 (\genblk1[3].mem[3][8]_i_3__22 ),
        .\genblk1[3].mem[3][8]_i_4__31_0 (\genblk1[3].mem[3][8]_i_6__25_0 ),
        .\genblk1[3].mem[3][8]_i_4__31_1 (\priority_reg[3]_2 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:7]),
        .\priority_reg[1]_rep__1 (\genblk1[38].fifo_burst_n_3 ),
        .\priority_reg[2]_rep__0 (\genblk1[38].fifo_burst_n_2 ),
        .\priority_reg[5] (\genblk1[38].fifo_burst_n_1 ),
        .\priority_reg[7] (\genblk1[38].fifo_burst_n_4 ),
        .\priority_reg[7]_0 (\genblk1[38].fifo_burst_n_7 ),
        .\priority_reg[7]_1 (\genblk1[38].fifo_burst_n_8 ),
        .\priority_reg[7]_2 (\genblk1[38].fifo_burst_n_9 ),
        .\priority_reg[7]_3 (\genblk1[38].fifo_burst_n_10 ),
        .\priority_reg[7]_4 (\genblk1[38].fifo_burst_n_11 ),
        .\priority_reg[7]_5 (\genblk1[38].fifo_burst_n_12 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_4 ));
  ODIN_design_ODIN_0_0_fifo_31 \genblk1[39].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_104 (\genblk1[53].fifo_burst_n_10 ),
        .\AEROUT_ADDR_reg[7]_i_123 (\genblk1[54].fifo_burst_n_8 ),
        .\AEROUT_ADDR_reg[7]_i_125 (\genblk1[53].fifo_burst_n_8 ),
        .\AEROUT_ADDR_reg[7]_i_134 (\genblk1[53].fifo_burst_n_3 ),
        .\AEROUT_ADDR_reg[7]_i_208_0 (data_out_fifo[103:96]),
        .\AEROUT_ADDR_reg[7]_i_65 (\genblk1[53].fifo_burst_n_7 ),
        .\AEROUT_ADDR_reg[7]_i_73 (\genblk1[53].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_82 (\genblk1[53].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[7]_i_95 (\genblk1[54].fifo_burst_n_7 ),
        .CLK(CLK),
        .Q(Q[5:3]),
        .empty_burst_fifo(empty_burst_fifo[39]),
        .empty_i_3__44(empty_i_3__46),
        .empty_i_3__45_0(\genblk1[38].fifo_burst_n_3 ),
        .empty_i_6__38(empty_i_5__10_2),
        .\fill_cnt[4]_i_3__16_0 (\fill_cnt[4]_i_3__9 ),
        .\fill_cnt[4]_i_4__19 (\genblk1[36].fifo_burst_n_10 ),
        .\fill_cnt[4]_i_4__19_0 (\fill_cnt[4]_i_4__9 ),
        .\fill_cnt[4]_i_4__19_1 (empty_i_7__19_0),
        .\fill_cnt[4]_i_4__27_0 (\priority_reg[3]_2 ),
        .\fill_cnt[4]_i_4__27_1 (\genblk1[38].fifo_burst_n_1 ),
        .\fill_cnt[4]_i_4__27_2 (empty_i_5__55),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[7].fifo_burst_n_9 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[41].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[38].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[0].mem_reg[0][8]_31 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_17 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[33].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[37].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[1].mem_reg[1][0]_0 (data_out_fifo[351]),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[3].mem[3][8]_i_5__14 (\genblk1[3].mem[3][8]_i_5__16 ),
        .\genblk1[3].mem[3][8]_i_5__14_0 (\genblk1[3].mem[3][8]_i_5__14 ),
        .\genblk1[3].mem[3][8]_i_6__18 (\genblk1[3].mem[3][8]_i_6__15 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:7]),
        .\priority_reg[1]_rep (\genblk1[39].fifo_burst_n_1 ),
        .\priority_reg[2]_rep (\genblk1[39].fifo_burst_n_2 ),
        .\priority_reg[2]_rep_0 (\genblk1[39].fifo_burst_n_3 ),
        .\priority_reg[2]_rep__0 (\genblk1[39].fifo_burst_n_6 ),
        .\priority_reg[2]_rep__0_0 (\priority_reg[2]_rep__0_3 ),
        .\priority_reg[2]_rep__1 (\genblk1[39].fifo_burst_n_5 ),
        .\priority_reg[5] (\genblk1[39].fifo_burst_n_4 ),
        .\priority_reg[5]_0 (\priority_reg[5]_6 ),
        .\priority_reg[7] (\genblk1[39].fifo_burst_n_7 ),
        .\priority_reg[7]_0 (\genblk1[39].fifo_burst_n_9 ),
        .\priority_reg[7]_1 (\genblk1[39].fifo_burst_n_10 ),
        .\priority_reg[7]_2 (\genblk1[39].fifo_burst_n_11 ),
        .\priority_reg[7]_3 (\genblk1[39].fifo_burst_n_12 ),
        .\priority_reg[7]_4 (\genblk1[39].fifo_burst_n_13 ),
        .\priority_reg[7]_5 (\genblk1[39].fifo_burst_n_14 ),
        .\priority_reg[7]_6 (\genblk1[39].fifo_burst_n_15 ),
        .\priority_reg[7]_7 (\priority_reg[2]_rep__0_0 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_4 ));
  ODIN_design_ODIN_0_0_fifo_32 \genblk1[3].fifo_burst 
       (.CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .data_out_fifo(data_out_fifo[35:27]),
        .empty_burst_fifo(empty_burst_fifo[3]),
        .empty_i_3__14(empty_i_3__14),
        .empty_i_3__14_0(empty_i_3__14_0),
        .empty_i_3__14_1(\genblk1[2].fifo_burst_n_8 ),
        .empty_i_3__14_2(\priority_reg[3]_1 ),
        .empty_i_3__14_3(\genblk1[7].fifo_burst_n_12 ),
        .empty_i_6__14_0(empty_i_6__14),
        .empty_i_6__14_1(\fill_cnt[4]_i_3__21 ),
        .empty_i_6__14_2(\genblk1[2].fifo_burst_n_9 ),
        .\fill_cnt[4]_i_3__6_0 (\genblk1[5].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__6_1 (empty_i_4__56),
        .\fill_cnt_reg[4]_0 (\fill_cnt_reg[4]_0 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[10].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[4].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[5].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[3].mem[3][8]_i_3__28 (\priority_reg[2]_rep__0_2 ),
        .\genblk1[3].mem[3][8]_i_3__28_0 (\priority_reg[5]_6 ),
        .\genblk1[3].mem[3][8]_i_3__28_1 (\genblk1[3].mem[3][8]_i_6__15 ),
        .\genblk1[3].mem[3][8]_i_3__28_2 (\genblk1[3].mem[3][8]_i_5__14 ),
        .\genblk1[3].mem[3][8]_i_5__35 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[3].mem[3][8]_i_7__9_0 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_7__9_1 (\genblk1[3].mem[3][8]_i_5__52 ),
        .\genblk1[3].mem[3][8]_i_7__9_2 (\genblk1[3].mem[3][8]_i_4__27 ),
        .\genblk1[3].mem[3][8]_i_7__9_3 (\priority_reg[5]_0 ),
        .\priority_reg[0] (\genblk1[3].fifo_burst_n_3 ),
        .\priority_reg[1]_rep__0 (\genblk1[3].fifo_burst_n_4 ),
        .\priority_reg[3] (\genblk1[3].fifo_burst_n_2 ),
        .\priority_reg[4] (\genblk1[3].fifo_burst_n_5 ),
        .\priority_reg[5] (\genblk1[3].fifo_burst_n_1 ),
        .\read_ptr_reg[0]_0 (\priority_reg[2]_rep__1_0 ),
        .\read_ptr_reg[0]_1 (\priority_reg[4]_2 ),
        .\read_ptr_reg[0]_2 (\read_ptr_reg[4] ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[2].fifo_burst_n_4 ),
        .\write_ptr_reg[0]_1 (\genblk1[2].fifo_burst_n_1 ));
  ODIN_design_ODIN_0_0_fifo_33 \genblk1[40].fifo_burst 
       (.\AEROUT_ADDR[0]_i_9 (\genblk1[32].fifo_burst_n_24 ),
        .\AEROUT_ADDR[0]_i_9_0 (\genblk1[49].fifo_burst_n_8 ),
        .\AEROUT_ADDR[1]_i_6 (\genblk1[21].fifo_burst_n_9 ),
        .\AEROUT_ADDR[4]_i_13 (\genblk1[41].fifo_burst_n_13 ),
        .\AEROUT_ADDR_reg[2]_i_3 (\genblk1[28].fifo_burst_n_25 ),
        .\AEROUT_ADDR_reg[7]_i_111 (\genblk1[54].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_130 (\genblk1[54].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[7]_i_132 (\genblk1[55].fifo_burst_n_8 ),
        .\AEROUT_ADDR_reg[7]_i_138 (\genblk1[54].fifo_burst_n_6 ),
        .\AEROUT_ADDR_reg[7]_i_288_0 ({data_out_fifo[112],data_out_fifo[108:104]}),
        .\AEROUT_ADDR_reg[7]_i_78 (\genblk1[54].fifo_burst_n_3 ),
        .\AEROUT_ADDR_reg[7]_i_89 (\genblk1[54].fifo_burst_n_10 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SRAM_reg_0_i_110_0(\genblk1[33].fifo_burst_n_15 ),
        .SRAM_reg_0_i_110_1(\genblk1[37].fifo_burst_n_4 ),
        .SRAM_reg_0_i_110_2(\genblk1[30].fifo_burst_n_12 ),
        .SRAM_reg_0_i_79_0(\genblk1[49].fifo_burst_n_9 ),
        .SRAM_reg_0_i_79_1(\genblk1[34].fifo_burst_n_9 ),
        .empty_burst_fifo(empty_burst_fifo[40]),
        .empty_i_3__43(empty_i_3__43_0),
        .empty_i_3__43_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__43_1(empty_i_3__43),
        .empty_i_3__43_2(\priority_reg[2]_rep_1 ),
        .empty_i_5__15(\fill_cnt[4]_i_4__4 ),
        .empty_i_5__15_0(empty_i_5__15),
        .empty_i_5__15_1(empty_i_5__15_0),
        .empty_i_5__48(empty_i_5__48),
        .empty_i_5__48_0(\priority_reg[2]_rep__0_0 ),
        .empty_i_5__48_1(\priority_reg[1]_rep__1_0 ),
        .\fill_cnt[4]_i_3__29_0 (\genblk1[39].fifo_burst_n_5 ),
        .\fill_cnt[4]_i_3__29_1 (empty_i_3__46),
        .\fill_cnt[4]_i_3__29_2 (\fill_cnt[4]_i_3__9 ),
        .\fill_cnt[4]_i_3__29_3 (\genblk1[39].fifo_burst_n_6 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[0].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[41].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[41].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[39].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[41].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[38].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[1].mem_reg[1][7]_0 (data_out_fifo[367:365]),
        .last_spk_in_burst_int1(last_spk_in_burst_int1),
        .\priority_reg[0] (\genblk1[40].fifo_burst_n_4 ),
        .\priority_reg[1] (\genblk1[40].fifo_burst_n_5 ),
        .\priority_reg[1]_rep (\genblk1[40].fifo_burst_n_1 ),
        .\priority_reg[5] (\genblk1[40].fifo_burst_n_2 ),
        .\priority_reg[5]_0 (\genblk1[40].fifo_burst_n_3 ),
        .\priority_reg[5]_1 (\genblk1[40].fifo_burst_n_6 ),
        .\priority_reg[5]_2 (\genblk1[40].fifo_burst_n_7 ),
        .\priority_reg[7] (\genblk1[40].fifo_burst_n_8 ),
        .\priority_reg[7]_0 (\genblk1[40].fifo_burst_n_9 ),
        .\priority_reg[7]_1 (\genblk1[40].fifo_burst_n_13 ),
        .\priority_reg[7]_2 (\genblk1[40].fifo_burst_n_14 ),
        .\priority_reg[7]_3 (\genblk1[40].fifo_burst_n_15 ),
        .\priority_reg[7]_4 (\genblk1[40].fifo_burst_n_16 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[39].fifo_burst_n_1 ));
  ODIN_design_ODIN_0_0_fifo_34 \genblk1[41].fifo_burst 
       (.\AEROUT_ADDR[0]_i_16_0 (\genblk1[34].fifo_burst_n_20 ),
        .\AEROUT_ADDR[0]_i_16_1 (\genblk1[37].fifo_burst_n_9 ),
        .\AEROUT_ADDR[0]_i_16_2 (\genblk1[30].fifo_burst_n_18 ),
        .\AEROUT_ADDR[0]_i_3 (\genblk1[21].fifo_burst_n_9 ),
        .\AEROUT_ADDR[0]_i_3_0 (\genblk1[34].fifo_burst_n_8 ),
        .\AEROUT_ADDR[0]_i_5_0 (\genblk1[21].fifo_burst_n_12 ),
        .\AEROUT_ADDR[0]_i_5_1 (\genblk1[34].fifo_burst_n_15 ),
        .\AEROUT_ADDR[0]_i_9 (\genblk1[32].fifo_burst_n_16 ),
        .\AEROUT_ADDR[0]_i_9_0 (\genblk1[35].fifo_burst_n_7 ),
        .\AEROUT_ADDR[1]_i_20 (\genblk1[34].fifo_burst_n_18 ),
        .\AEROUT_ADDR[1]_i_20_0 (\genblk1[37].fifo_burst_n_8 ),
        .\AEROUT_ADDR[1]_i_20_1 (\genblk1[30].fifo_burst_n_16 ),
        .\AEROUT_ADDR[3]_i_11 (\genblk1[35].fifo_burst_n_5 ),
        .\AEROUT_ADDR[5]_i_12 (\genblk1[32].fifo_burst_n_10 ),
        .\AEROUT_ADDR[5]_i_12_0 (\genblk1[21].fifo_burst_n_2 ),
        .\AEROUT_ADDR[7]_i_18 (\genblk1[34].fifo_burst_n_22 ),
        .\AEROUT_ADDR[7]_i_18_0 (\genblk1[37].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_18_1 (\genblk1[30].fifo_burst_n_20 ),
        .\AEROUT_ADDR[7]_i_21 (\genblk1[34].fifo_burst_n_24 ),
        .\AEROUT_ADDR[7]_i_21_0 (\genblk1[37].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_21_1 (\genblk1[30].fifo_burst_n_22 ),
        .\AEROUT_ADDR[7]_i_22 (\genblk1[34].fifo_burst_n_26 ),
        .\AEROUT_ADDR[7]_i_22_0 (\genblk1[38].fifo_burst_n_9 ),
        .\AEROUT_ADDR[7]_i_22_1 (\genblk1[30].fifo_burst_n_14 ),
        .\AEROUT_ADDR_reg[1]_i_3 (\genblk1[40].fifo_burst_n_5 ),
        .\AEROUT_ADDR_reg[7]_i_126 (\genblk1[55].fifo_burst_n_12 ),
        .\AEROUT_ADDR_reg[7]_i_136 (\genblk1[56].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_169_0 (data_out_fifo[121:113]),
        .\AEROUT_ADDR_reg[7]_i_66 (\genblk1[55].fifo_burst_n_11 ),
        .\AEROUT_ADDR_reg[7]_i_74 (\genblk1[55].fifo_burst_n_7 ),
        .\AEROUT_ADDR_reg[7]_i_76 (\genblk1[56].fifo_burst_n_10 ),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SRAM_reg_0_i_101(\genblk1[33].fifo_burst_n_14 ),
        .SRAM_reg_0_i_101_0(\genblk1[37].fifo_burst_n_12 ),
        .SRAM_reg_0_i_101_1(\genblk1[30].fifo_burst_n_8 ),
        .SRAM_reg_0_i_122(\genblk1[55].fifo_burst_n_5 ),
        .SRAM_reg_0_i_125(\genblk1[55].fifo_burst_n_10 ),
        .SRAM_reg_0_i_128(\genblk1[55].fifo_burst_n_13 ),
        .SRAM_reg_0_i_130(\genblk1[55].fifo_burst_n_9 ),
        .SRAM_reg_1_i_396(\genblk1[34].fifo_burst_n_25 ),
        .SRAM_reg_1_i_396_0(\genblk1[38].fifo_burst_n_8 ),
        .SRAM_reg_1_i_396_1(\genblk1[31].fifo_burst_n_15 ),
        .empty_i_3__42(\genblk1[39].fifo_burst_n_5 ),
        .empty_i_6__25(empty_i_6__25),
        .empty_i_6__25_0(\priority_reg[2]_rep__1_0 ),
        .empty_i_6__25_1(empty_i_6__25_0),
        .empty_i_6__25_2(empty_i_6__25_1),
        .empty_reg_0(empty_burst_fifo[41]),
        .\fill_cnt[4]_i_3__26_0 (\fill_cnt[4]_i_3__26 ),
        .\fill_cnt[4]_i_3__26_1 (\genblk1[40].fifo_burst_n_2 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[1].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_0 (\genblk1[40].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[0].mem_reg[0][8]_16 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[39].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_12 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[37].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_14 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_15 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[44].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[5]_2 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[0].mem_reg[0][8]_14 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[0].mem_reg[0][8]_15 ),
        .\genblk1[3].mem[3][8]_i_4__15 (\genblk1[3].mem[3][8]_i_4__15 ),
        .\genblk1[3].mem[3][8]_i_4__15_0 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_4__39 (empty_i_5__48),
        .\genblk1[3].mem[3][8]_i_5__46 (\genblk1[0].mem_reg[0][8]_28 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1),
        .\priority_reg[0] (\genblk1[41].fifo_burst_n_8 ),
        .\priority_reg[0]_0 (\genblk1[41].fifo_burst_n_9 ),
        .\priority_reg[1]_rep (\genblk1[41].fifo_burst_n_1 ),
        .\priority_reg[1]_rep_0 (\genblk1[41].fifo_burst_n_3 ),
        .\priority_reg[1]_rep__0 (\genblk1[41].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__0 (\genblk1[41].fifo_burst_n_2 ),
        .\priority_reg[5] (\genblk1[41].fifo_burst_n_5 ),
        .\priority_reg[5]_0 (\genblk1[41].fifo_burst_n_6 ),
        .\priority_reg[5]_1 (\genblk1[41].fifo_burst_n_7 ),
        .\priority_reg[5]_10 (\genblk1[41].fifo_burst_n_24 ),
        .\priority_reg[5]_2 (\genblk1[41].fifo_burst_n_10 ),
        .\priority_reg[5]_3 (\genblk1[41].fifo_burst_n_11 ),
        .\priority_reg[5]_4 (\genblk1[41].fifo_burst_n_12 ),
        .\priority_reg[5]_5 (\genblk1[41].fifo_burst_n_13 ),
        .\priority_reg[5]_6 (\genblk1[41].fifo_burst_n_14 ),
        .\priority_reg[5]_7 (\genblk1[41].fifo_burst_n_17 ),
        .\priority_reg[5]_8 (\genblk1[41].fifo_burst_n_19 ),
        .\priority_reg[5]_9 (\genblk1[41].fifo_burst_n_22 ),
        .\priority_reg[7] (\genblk1[41].fifo_burst_n_15 ),
        .\priority_reg[7]_0 (\genblk1[41].fifo_burst_n_16 ),
        .\priority_reg[7]_1 (\genblk1[41].fifo_burst_n_18 ),
        .\priority_reg[7]_2 (\genblk1[41].fifo_burst_n_20 ),
        .\priority_reg[7]_3 (\genblk1[41].fifo_burst_n_21 ),
        .\priority_reg[7]_4 (\genblk1[41].fifo_burst_n_23 ),
        .\priority_reg[7]_5 (\genblk1[41].fifo_burst_n_25 ),
        .\priority_reg[7]_6 (\genblk1[41].fifo_burst_n_26 ),
        .\priority_reg[7]_7 (\genblk1[41].fifo_burst_n_27 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_35 \genblk1[42].fifo_burst 
       (.\AEROUT_ADDR[0]_i_30 ({data_out_fifo[130:128],data_out_fifo[124:122]}),
        .\AEROUT_ADDR_reg[7]_i_109 (\genblk1[56].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[7]_i_128 (\genblk1[56].fifo_burst_n_12 ),
        .\AEROUT_ADDR_reg[7]_i_87 (\genblk1[56].fifo_burst_n_4 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_3__41(empty_i_3__43),
        .empty_i_3__41_0(\priority_reg[2]_rep_1 ),
        .empty_i_3__41_1(\genblk1[40].fifo_burst_n_3 ),
        .empty_i_3__41_2(\priority_reg[1]_rep_0 ),
        .empty_i_3__41_3(empty_i_3__41),
        .empty_reg_0(empty_burst_fifo[42]),
        .\fill_cnt[4]_i_3__36_0 (\fill_cnt[4]_i_3__26 ),
        .\fill_cnt[4]_i_3__36_1 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__36_2 (\genblk1[43].fifo_burst_n_7 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[2].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[41].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[44].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[41].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[46].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[0].mem_reg[0][8]_13 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[41].fifo_burst_n_4 ),
        .\genblk1[1].mem_reg[1][5]_0 (data_out_fifo[383:381]),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[42].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[42].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[42].fifo_burst_n_8 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:7]),
        .\priority_reg[2]_rep (\genblk1[42].fifo_burst_n_1 ),
        .\priority_reg[7] (\genblk1[42].fifo_burst_n_2 ),
        .\priority_reg[7]_0 (\genblk1[42].fifo_burst_n_6 ),
        .\priority_reg[7]_1 (\genblk1[42].fifo_burst_n_7 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_36 \genblk1[43].fifo_burst 
       (.\AEROUT_ADDR[7]_i_42 (\genblk1[29].fifo_burst_n_22 ),
        .\AEROUT_ADDR_reg[7]_i_197 ({data_out_fifo[139:131],data_out_fifo[7]}),
        .CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_3__8(\genblk1[41].fifo_burst_n_6 ),
        .empty_i_3__8_0(\priority_reg[1]_rep_0 ),
        .empty_i_6__24(\fill_cnt[4]_i_4__9 ),
        .empty_i_6__24_0(empty_i_7__19_0),
        .empty_i_6__24_1(\priority_reg[2]_rep__1_0 ),
        .empty_i_6__24_2(\genblk1[50].fifo_burst_n_13 ),
        .empty_i_6__43(empty_i_6__43),
        .empty_i_6__44(empty_i_6__44),
        .empty_i_6__44_0(empty_i_6__44_0),
        .empty_i_6__44_1(\priority_reg[3]_2 ),
        .empty_reg_0(empty_burst_fifo[43]),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[3].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[42].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_10 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[44].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_3 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[0].mem_reg[0][8]_13 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[37].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[41].fifo_burst_n_5 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[43].fifo_burst_n_14 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[43].fifo_burst_n_13 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[43].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[43].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[43].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[43].fifo_burst_n_18 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[43].fifo_burst_n_17 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[43].fifo_burst_n_16 ),
        .\genblk1[1].mem_reg[1][7]_1 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[43].fifo_burst_n_15 ),
        .\genblk1[3].mem[3][8]_i_3__25 (\genblk1[39].fifo_burst_n_4 ),
        .\genblk1[3].mem[3][8]_i_3__25_0 (\genblk1[3].mem[3][8]_i_5__14 ),
        .\genblk1[3].mem[3][8]_i_3__25_1 (\genblk1[3].mem[3][8]_i_5__16 ),
        .\genblk1[3].mem[3][8]_i_4__1 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\genblk1[3].mem[3][8]_i_4__1_0 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[3].mem[3][8]_i_4__1_1 (\genblk1[3].mem[3][8]_i_4__1 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:7]),
        .\priority_reg[1]_rep (\genblk1[43].fifo_burst_n_1 ),
        .\priority_reg[2]_rep (\genblk1[43].fifo_burst_n_3 ),
        .\priority_reg[2]_rep_0 (\genblk1[43].fifo_burst_n_4 ),
        .\priority_reg[2]_rep__0 (\genblk1[43].fifo_burst_n_6 ),
        .\priority_reg[3] (\genblk1[43].fifo_burst_n_5 ),
        .\priority_reg[3]_0 (\genblk1[43].fifo_burst_n_7 ),
        .\priority_reg[5] (\priority_reg[5]_3 ),
        .\priority_reg[5]_0 (\priority_reg[5]_9 ),
        .\priority_reg[7] (\genblk1[43].fifo_burst_n_9 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_37 \genblk1[44].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_277 ({data_out_fifo[148:144],data_out_fifo[140]}),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_3__7(empty_i_3__41),
        .empty_i_3__7_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__7_1(\genblk1[40].fifo_burst_n_3 ),
        .empty_i_3__7_2(\priority_reg[2]_rep_1 ),
        .empty_i_3__7_3(empty_i_3__7),
        .empty_i_5__46(empty_i_6__43),
        .empty_reg_0(empty_burst_fifo[44]),
        .\fill_cnt[4]_i_3__43_0 (\genblk1[43].fifo_burst_n_6 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[4].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_0 (\genblk1[43].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[0].mem_reg[0][8]_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_12 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[43].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[44].fifo_burst_n_4 ),
        .\genblk1[1].mem_reg[1][3]_0 (data_out_fifo[399:397]),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[44].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[44].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[44].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[44].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[44].fifo_burst_n_8 ),
        .\genblk1[3].mem[3][8]_i_4__49 (\genblk1[3].mem[3][8]_i_6__25_0 ),
        .\genblk1[3].mem[3][8]_i_4__49_0 (\priority_reg[3]_1 ),
        .\genblk1[3].mem[3][8]_i_4__49_1 (\genblk1[3].mem[3][8]_i_4__49 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1]_rep (\genblk1[44].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__0 (\genblk1[44].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[44].fifo_burst_n_2 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_38 \genblk1[45].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_281 (data_out_fifo[156:149]),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_3__6(\genblk1[43].fifo_burst_n_5 ),
        .empty_i_3__6_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__6_1(empty_i_3__6),
        .empty_i_6__42(empty_i_6__44),
        .empty_i_6__42_0(empty_i_6__44_0),
        .empty_i_6__42_1(\priority_reg[1]_rep__1_0 ),
        .empty_i_6__42_2(\priority_reg[3]_2 ),
        .empty_i_6__42_3(\priority_reg[5]_9 ),
        .empty_reg_0(empty_burst_fifo[45]),
        .\fill_cnt[4]_i_3__8_0 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt[4]_i_3__8_1 (\genblk1[44].fifo_burst_n_3 ),
        .\fill_cnt[4]_i_3__8_2 (\genblk1[36].fifo_burst_n_8 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[5].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[44].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[0].mem_reg[0][8]_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[44].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[0].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_12 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[43].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[41].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[49].fifo_burst_n_0 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[45].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[45].fifo_burst_n_7 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[45].fifo_burst_n_6 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[45].fifo_burst_n_4 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[45].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[45].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[45].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[45].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[413]),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1]_rep (\genblk1[45].fifo_burst_n_1 ),
        .\priority_reg[1]_rep__0 (\genblk1[45].fifo_burst_n_2 ),
        .\priority_reg[1]_rep__1 (\genblk1[45].fifo_burst_n_3 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_39 \genblk1[46].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_267 (data_out_fifo[166:160]),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_3__5(\genblk1[40].fifo_burst_n_3 ),
        .empty_i_3__5_0(\priority_reg[2]_rep_1 ),
        .empty_i_3__5_1(empty_i_3__7),
        .empty_i_3__5_2(\priority_reg[1]_rep_0 ),
        .empty_i_3__5_3(\write_ptr_reg[0]_7 ),
        .empty_reg_0(empty_burst_fifo[46]),
        .\fill_cnt[4]_i_3__50_0 (\genblk1[45].fifo_burst_n_3 ),
        .\fill_cnt[4]_i_3__50_1 (\genblk1[47].fifo_burst_n_3 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[6].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_0 (\genblk1[45].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[44].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[45].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_11 ),
        .\genblk1[1].mem_reg[1][1]_0 (data_out_fifo[415:414]),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[46].fifo_burst_n_6 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[46].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[46].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[46].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[46].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[46].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[46].fifo_burst_n_7 ),
        .\genblk1[3].mem[3][8]_i_4__48 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[3].mem[3][8]_i_4__48_0 (\genblk1[0].mem_reg[0][8]_3 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[2]_rep (\genblk1[46].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__0 (\genblk1[46].fifo_burst_n_2 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_40 \genblk1[47].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_283 (data_out_fifo[172:167]),
        .CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_5__47_0(\genblk1[36].fifo_burst_n_6 ),
        .empty_i_5__47_1(\priority_reg[5]_9 ),
        .empty_i_5__47_2(\priority_reg[2]_rep__1_0 ),
        .empty_i_5__47_3(empty_i_6__44_0),
        .empty_i_5__47_4(empty_i_6__44),
        .empty_i_6__42(\priority_reg[1]_rep__1_0 ),
        .empty_i_6__42_0(empty_i_6__42),
        .empty_reg_0(empty_burst_fifo[47]),
        .\fill_cnt[4]_i_3__15_0 (empty_i_3__6),
        .\fill_cnt[4]_i_3__15_1 (\genblk1[50].fifo_burst_n_12 ),
        .\fill_cnt[4]_i_3__15_2 (\genblk1[36].fifo_burst_n_8 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[7].fifo_burst_n_9 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[46].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[0].mem_reg[0][8]_11 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[41].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[49].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[49].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[0].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[44].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[0].mem_reg[0][8]_3 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[47].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[47].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[47].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[47].fifo_burst_n_4 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[47].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[47].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[431:429]),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1]_rep__1 (\genblk1[47].fifo_burst_n_3 ),
        .\priority_reg[2]_rep (\genblk1[47].fifo_burst_n_2 ),
        .\priority_reg[3] (\priority_reg[3]_3 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_41 \genblk1[48].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_297 (data_out_fifo[184:176]),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:2],Q[0]}),
        .empty_i_2__55(\genblk1[52].fifo_burst_n_12 ),
        .empty_i_7__27_0(\genblk1[36].fifo_burst_n_8 ),
        .empty_i_7__27_1(\priority_reg[5]_9 ),
        .empty_i_7__27_2(\priority_reg[2]_rep__1_0 ),
        .empty_i_7__27_3(empty_i_6__44_0),
        .empty_i_7__27_4(empty_i_6__44),
        .empty_i_7__27_5(\priority_reg[1]_rep__1_0 ),
        .empty_i_7__27_6(empty_i_6__42),
        .empty_i_7__27_7(\genblk1[36].fifo_burst_n_6 ),
        .empty_reg_i_12_0({empty_burst_fifo[32],empty_burst_fifo[16],empty_burst_fifo[0]}),
        .empty_reg_i_7_0(\genblk1[56].fifo_burst_n_13 ),
        .\fill_cnt[4]_i_3__28_0 (empty_i_3__6),
        .\fill_cnt[4]_i_3__28_1 (\genblk1[50].fifo_burst_n_12 ),
        .\fill_cnt[4]_i_3__28_2 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[0].fifo_burst_n_5 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_1 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[47].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[49].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[44].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_3 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[2]_rep__0_1 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[48].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[48].fifo_burst_n_2 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[48].fifo_burst_n_1 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[48].fifo_burst_n_0 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[48].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[48].fifo_burst_n_7 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[48].fifo_burst_n_6 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[48].fifo_burst_n_5 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[48].fifo_burst_n_4 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[2] (\genblk1[48].fifo_burst_n_9 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_6 ),
        .\write_ptr_reg[0]_1 (\write_ptr_reg[0]_7 ));
  ODIN_design_ODIN_0_0_fifo_42 \genblk1[49].fifo_burst 
       (.\AEROUT_ADDR[0]_i_15 (\genblk1[42].fifo_burst_n_10 ),
        .\AEROUT_ADDR[0]_i_15_0 (\genblk1[28].fifo_burst_n_29 ),
        .\AEROUT_ADDR[0]_i_27_0 (\genblk1[35].fifo_burst_n_14 ),
        .\AEROUT_ADDR[7]_i_72 ({data_out_fifo[193:192],data_out_fifo[188:185]}),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .SRAM_reg_0_i_110(\genblk1[28].fifo_burst_n_7 ),
        .SRAM_reg_0_i_110_0(\genblk1[32].fifo_burst_n_24 ),
        .SRAM_reg_0_i_134(\genblk1[35].fifo_burst_n_13 ),
        .empty_i_3__3_0(empty_i_3__3),
        .empty_i_3__3_1(\priority_reg[2]_rep__1_0 ),
        .empty_i_3__3_2(\genblk1[50].fifo_burst_n_11 ),
        .empty_i_3__3_3(\genblk1[50].fifo_burst_n_12 ),
        .empty_i_5__53_0(\genblk1[36].fifo_burst_n_8 ),
        .empty_i_5__53_1(empty_i_6__42),
        .empty_i_5__53_2(\priority_reg[3]_1 ),
        .empty_i_6__48(empty_i_6__48),
        .empty_i_6__48_0(\priority_reg[1]_rep__1_0 ),
        .empty_i_8__53(\genblk1[25].fifo_burst_n_7 ),
        .empty_reg_i_17_0({empty_burst_fifo[33],empty_burst_fifo[17],empty_burst_fifo[1]}),
        .\fill_cnt[4]_i_3__27_0 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[1].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_0 (\genblk1[50].fifo_burst_n_0 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_2 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_3 (\fill_cnt_reg[4]_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\priority_reg[5]_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_9 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[0].mem_reg[0][8]_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_10 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[0].mem_reg[0][8]_29 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[0].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[0].mem_reg[0][8]_3 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[49].fifo_burst_n_17 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[49].fifo_burst_n_16 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[49].fifo_burst_n_15 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[49].fifo_burst_n_14 ),
        .\genblk1[1].mem_reg[1][6]_0 (data_out_fifo[447:445]),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[49].fifo_burst_n_19 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[49].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][8]_1 (\genblk1[49].fifo_burst_n_18 ),
        .\genblk1[3].mem[3][8]_i_3 (\genblk1[3].mem[3][8]_i_6__25 ),
        .\genblk1[3].mem[3][8]_i_3_0 (\genblk1[3].mem[3][8]_i_3 ),
        .\genblk1[3].mem[3][8]_i_3_1 (\genblk1[3].mem[3][8]_i_3_0 ),
        .\genblk1[3].mem[3][8]_i_3__25 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_3__25_0 (\genblk1[3].mem[3][8]_i_3__28 ),
        .\genblk1[3].mem[3][8]_i_4__13 (\genblk1[3].mem[3][8]_i_5__16 ),
        .\genblk1[3].mem[3][8]_i_5__24 (\genblk1[3].mem[3][8]_i_4__12 ),
        .\genblk1[3].mem[3][8]_i_5__24_0 (\genblk1[3].mem[3][8]_i_6__15 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:4]),
        .\priority_reg[1]_rep (\genblk1[49].fifo_burst_n_2 ),
        .\priority_reg[1]_rep__0 (\genblk1[49].fifo_burst_n_3 ),
        .\priority_reg[2]_rep__0 (\genblk1[49].fifo_burst_n_6 ),
        .\priority_reg[3] (\genblk1[49].fifo_burst_n_7 ),
        .\priority_reg[3]_0 (\genblk1[49].fifo_burst_n_20 ),
        .\priority_reg[4] (\genblk1[49].fifo_burst_n_4 ),
        .\priority_reg[4]_0 (\genblk1[49].fifo_burst_n_5 ),
        .\priority_reg[5] (\genblk1[49].fifo_burst_n_0 ),
        .\priority_reg[5]_0 (\priority_reg[5]_4 ),
        .\priority_reg[5]_1 (\genblk1[49].fifo_burst_n_9 ),
        .\priority_reg[7] (\genblk1[49].fifo_burst_n_8 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_7 ),
        .\write_ptr_reg[0]_1 (\write_ptr_reg[0]_6 ));
  ODIN_design_ODIN_0_0_fifo_43 \genblk1[4].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[44:36]),
        .empty_burst_fifo(empty_burst_fifo[4]),
        .empty_i_5__31_0(\fill_cnt[4]_i_3__21 ),
        .empty_i_5__31_1(empty_i_6__14),
        .empty_i_5__31_2(empty_i_5__31_0),
        .empty_i_5__31_3(empty_i_5__31),
        .\fill_cnt[4]_i_3__48_0 (\fill_cnt[4]_i_3__48 ),
        .\fill_cnt[4]_i_3__48_1 (\genblk1[5].fifo_burst_n_6 ),
        .\fill_cnt_reg[4]_0 (\fill_cnt_reg[4]_0 ),
        .\fill_cnt_reg[4]_1 (\genblk1[3].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[7].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_11 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[3].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[5].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[10].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[0].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[5].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_3__13 (\genblk1[13].fifo_burst_n_8 ),
        .\genblk1[3].mem[3][8]_i_3__13_0 (\priority_reg[2]_rep__0_2 ),
        .\genblk1[3].mem[3][8]_i_3__13_1 (\priority_reg[3]_1 ),
        .\genblk1[3].mem[3][8]_i_3__15 (\genblk1[0].fifo_burst_n_4 ),
        .\genblk1[3].mem[3][8]_i_3__15_0 (\genblk1[3].mem[3][8]_i_3__11 ),
        .\genblk1[3].mem[3][8]_i_5__9 (\genblk1[0].mem_reg[0][8]_28 ),
        .\genblk1[3].mem[3][8]_i_5__9_0 (\priority_reg[2]_rep__0_1 ),
        .\genblk1[3].mem[3][8]_i_5__9_1 (\genblk1[3].mem[3][8]_i_5__4 ),
        .\genblk1[3].mem[3][8]_i_6__5_0 (\genblk1[3].mem[3][8]_i_3__15 ),
        .\genblk1[3].mem[3][8]_i_6__5_1 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_6__5_2 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\priority_reg[0] (\genblk1[4].fifo_burst_n_1 ),
        .\priority_reg[1]_rep (\genblk1[4].fifo_burst_n_2 ),
        .\priority_reg[3] (\genblk1[4].fifo_burst_n_4 ),
        .\priority_reg[4] (\genblk1[4].fifo_burst_n_5 ),
        .\priority_reg[5] (\genblk1[4].fifo_burst_n_3 ),
        .\read_ptr_reg[0]_0 (\priority_reg[4]_2 ),
        .\read_ptr_reg[0]_1 (\read_ptr_reg[4] ),
        .\read_ptr_reg[0]_2 (\priority_reg[1]_rep_0 ),
        .\read_ptr_reg[0]_3 (\priority_reg[2]_rep_1 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\genblk1[2].fifo_burst_n_4 ),
        .\write_ptr_reg[0]_1 (\genblk1[2].fifo_burst_n_1 ));
  ODIN_design_ODIN_0_0_fifo_44 \genblk1[50].fifo_burst 
       (.\AEROUT_ADDR[0]_i_29 (\genblk1[36].fifo_burst_n_18 ),
        .\AEROUT_ADDR[1]_i_23 (\genblk1[36].fifo_burst_n_17 ),
        .\AEROUT_ADDR[7]_i_35 (\genblk1[35].fifo_burst_n_11 ),
        .\AEROUT_ADDR[7]_i_44 (\genblk1[35].fifo_burst_n_12 ),
        .\AEROUT_ADDR[7]_i_49 (\genblk1[36].fifo_burst_n_16 ),
        .\AEROUT_ADDR_reg[1] (fifo_spike_0_n_45),
        .\AEROUT_ADDR_reg[1]_0 (\genblk1[41].fifo_burst_n_9 ),
        .\AEROUT_ADDR_reg[2] (fifo_spike_0_n_46),
        .\AEROUT_ADDR_reg[2]_0 (\genblk1[40].fifo_burst_n_4 ),
        .\AEROUT_ADDR_reg[3] (fifo_spike_0_n_47),
        .\AEROUT_ADDR_reg[3]_0 (\genblk1[28].fifo_burst_n_24 ),
        .\AEROUT_ADDR_reg[4] (fifo_spike_0_n_48),
        .\AEROUT_ADDR_reg[4]_0 (\genblk1[28].fifo_burst_n_26 ),
        .\AEROUT_ADDR_reg[7]_i_245 (data_out_fifo[202:194]),
        .CLK(CLK),
        .CTRL_AEROUT_POP_NEUR(CTRL_AEROUT_POP_NEUR),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .E(\genblk1[50].fifo_burst_n_2 ),
        .Q(Q),
        .SCHED_DATA_OUT({SCHED_DATA_OUT[5],SCHED_DATA_OUT[0]}),
        .SRAM_reg_0_i_91(\genblk1[43].fifo_burst_n_10 ),
        .SRAM_reg_0_i_91_0(\genblk1[29].fifo_burst_n_13 ),
        .SRAM_reg_0_i_92(\genblk1[43].fifo_burst_n_11 ),
        .SRAM_reg_0_i_92_0(\genblk1[29].fifo_burst_n_14 ),
        .SRAM_reg_1_i_215(\genblk1[29].fifo_burst_n_4 ),
        .SRAM_reg_1_i_215_0(\genblk1[28].fifo_burst_n_18 ),
        .SRAM_reg_1_i_215_1(SRAM_reg_1_i_282[4:1]),
        .SRAM_reg_1_i_215_2(SRAM_reg_1_i_215),
        .SRAM_reg_1_i_282_0(\genblk1[28].fifo_burst_n_27 ),
        .SRAM_reg_1_i_282_1(\genblk1[21].fifo_burst_n_1 ),
        .SRAM_reg_1_i_282_2(\genblk1[29].fifo_burst_n_12 ),
        .SRAM_reg_1_i_397(\genblk1[36].fifo_burst_n_15 ),
        .empty_i_2__55_0(\genblk1[54].fifo_burst_n_12 ),
        .empty_i_3__2_0(empty_i_3__3),
        .empty_i_5__52(\priority_reg[2]_rep__1_0 ),
        .empty_i_5__52_0(\priority_reg[1]_rep__1_0 ),
        .empty_i_6__30(empty_i_6__25),
        .empty_i_6__31(empty_i_7__19_0),
        .empty_i_6__31_0(empty_i_6__31),
        .empty_i_9__28(empty_i_8__31),
        .empty_i_9__28_0(\fill_cnt[4]_i_5__5 ),
        .empty_i_9__28_1(\fill_cnt[4]_i_5__10 ),
        .empty_main(empty_main),
        .empty_reg_i_10_0({empty_burst_fifo[34],empty_burst_fifo[18],empty_burst_fifo[2]}),
        .empty_reg_i_6_0(\genblk1[26].fifo_burst_n_11 ),
        .\fill_cnt[4]_i_3__35_0 (\genblk1[49].fifo_burst_n_7 ),
        .\fill_cnt[4]_i_3__35_1 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[2].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\fill_cnt_reg[4] ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_8 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[49].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[49].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[50].fifo_burst_n_22 ),
        .\genblk1[1].mem_reg[1][0]_1 (\genblk1[50].fifo_burst_n_26 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[50].fifo_burst_n_21 ),
        .\genblk1[1].mem_reg[1][1]_1 (\genblk1[50].fifo_burst_n_25 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[50].fifo_burst_n_20 ),
        .\genblk1[1].mem_reg[1][2]_1 (\genblk1[50].fifo_burst_n_24 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[50].fifo_burst_n_19 ),
        .\genblk1[1].mem_reg[1][3]_1 (\genblk1[50].fifo_burst_n_23 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[50].fifo_burst_n_16 ),
        .\genblk1[1].mem_reg[1][4]_1 (\genblk1[50].fifo_burst_n_18 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[50].fifo_burst_n_17 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[50].fifo_burst_n_29 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[50].fifo_burst_n_28 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[50].fifo_burst_n_27 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[11:6]),
        .\neur_cnt_reg[2] (\neur_cnt_reg[2] ),
        .\neur_cnt_reg[5] (\neur_cnt_reg[5] ),
        .\neuron_state_monitor_samp[3]_i_3_0 (\neuron_state_monitor_samp[3]_i_3 [5:0]),
        .\neuron_state_monitor_samp_reg[3] (\genblk1[28].fifo_burst_n_8 ),
        .p_26_in(p_26_in),
        .\priority_reg[1] (\genblk1[50].fifo_burst_n_3 ),
        .\priority_reg[1]_0 (SCHED_DATA_OUT[4:1]),
        .\priority_reg[1]_rep (\genblk1[50].fifo_burst_n_0 ),
        .\priority_reg[2]_rep__1 (\genblk1[50].fifo_burst_n_12 ),
        .\priority_reg[4] (\genblk1[50].fifo_burst_n_1 ),
        .\priority_reg[4]_0 (\genblk1[50].fifo_burst_n_11 ),
        .\priority_reg[4]_1 (\genblk1[50].fifo_burst_n_13 ),
        .\priority_reg[7] (\genblk1[50].fifo_burst_n_14 ),
        .\priority_reg[7]_0 (\genblk1[50].fifo_burst_n_15 ),
        .\read_ptr_reg[4] (\read_ptr_reg[4] ),
        .\read_ptr_reg[4]_0 (\genblk1[48].fifo_burst_n_9 ),
        .\read_ptr_reg[4]_1 (\genblk1[55].fifo_burst_n_14 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_6 ),
        .\write_ptr_reg[0]_1 (\priority_reg[1]_rep_0 ),
        .\write_ptr_reg[0]_2 (\write_ptr_reg[0]_8 ));
  ODIN_design_ODIN_0_0_fifo_45 \genblk1[51].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_85 ({data_out_fifo[211:208],data_out_fifo[204:203]}),
        .CLK(CLK),
        .Q({Q[5:3],Q[1]}),
        .empty_i_3__1_0(empty_i_3__1),
        .empty_i_3__1_1(empty_i_3__3),
        .empty_i_3__1_2(\genblk1[50].fifo_burst_n_11 ),
        .empty_i_5__52_0(\priority_reg[1]_rep__1_0 ),
        .empty_i_5__52_1(\priority_reg[2]_rep__1_0 ),
        .empty_i_6__47(empty_i_6__48),
        .empty_i_8__53(\genblk1[27].fifo_burst_n_6 ),
        .empty_reg_i_15_0({empty_burst_fifo[35],empty_burst_fifo[19],empty_burst_fifo[3]}),
        .\fill_cnt[4]_i_3__0_0 (\genblk1[36].fifo_burst_n_8 ),
        .\fill_cnt[4]_i_3__0_1 (\genblk1[50].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[3].fifo_burst_n_3 ),
        .\fill_cnt_reg[4]_0 (\genblk1[52].fifo_burst_n_0 ),
        .\fill_cnt_reg[4]_1 (\fill_cnt_reg[4] ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[53].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[0].mem_reg[0][8]_8 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[49].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[0].mem_reg[0][8]_29 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[51].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[51].fifo_burst_n_4 ),
        .\genblk1[1].mem_reg[1][4]_0 (data_out_fifo[463:461]),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[51].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[51].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[51].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][7]_1 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[51].fifo_burst_n_9 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1]_rep__0 (\genblk1[51].fifo_burst_n_0 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[51].fifo_burst_n_3 ),
        .\priority_reg[2]_rep (\genblk1[51].fifo_burst_n_2 ),
        .\priority_reg[3] (\genblk1[51].fifo_burst_n_13 ),
        .\priority_reg[4] (\priority_reg[4]_1 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_6 ),
        .\write_ptr_reg[0]_1 (\write_ptr_reg[0]_8 ));
  ODIN_design_ODIN_0_0_fifo_46 \genblk1[52].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_282 (data_out_fifo[220:212]),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q(Q[5:3]),
        .empty_i_3__13_0(empty_i_3__1),
        .empty_i_3__13_1(empty_i_3__3),
        .empty_i_3__13_2(\priority_reg[2]_rep_1 ),
        .empty_i_7__24(empty_i_7__19_0),
        .empty_i_7__24_0(empty_i_6__31),
        .empty_i_7__24_1(empty_i_7__24),
        .empty_reg_i_13_0({empty_burst_fifo[36],empty_burst_fifo[20],empty_burst_fifo[4]}),
        .empty_reg_i_7(\genblk1[28].fifo_burst_n_35 ),
        .\fill_cnt[4]_i_3__0 (\genblk1[50].fifo_burst_n_11 ),
        .\fill_cnt[4]_i_3__42_0 (\genblk1[51].fifo_burst_n_3 ),
        .\fill_cnt[4]_i_3__42_1 (\genblk1[0].fifo_burst_n_1 ),
        .\fill_cnt[4]_i_3__42_2 (\priority_reg[2]_rep__0_2 ),
        .\fill_cnt[4]_i_3__42_3 (\priority_reg[5]_9 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[4].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_0 (\write_ptr_reg[0]_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_5 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[51].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[51].fifo_burst_n_0 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[52].fifo_burst_n_6 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[52].fifo_burst_n_5 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[52].fifo_burst_n_4 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[52].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[52].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[52].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[52].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[52].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[52].fifo_burst_n_7 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1]_rep (\genblk1[52].fifo_burst_n_0 ),
        .\priority_reg[3] (\genblk1[52].fifo_burst_n_12 ),
        .\priority_reg[5] (\genblk1[52].fifo_burst_n_1 ),
        .\priority_reg[5]_0 (\genblk1[52].fifo_burst_n_2 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_8 ),
        .\write_ptr_reg[0]_1 (\priority_reg[1]_rep_0 ),
        .\write_ptr_reg[0]_2 (\write_ptr_reg[0]_9 ));
  ODIN_design_ODIN_0_0_fifo_47 \genblk1[53].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_145 (data_out_fifo[229:224]),
        .CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({Q[5:3],Q[0]}),
        .empty_i_3__11(\genblk1[52].fifo_burst_n_1 ),
        .empty_i_3__11_0(\genblk1[52].fifo_burst_n_2 ),
        .empty_i_3__11_1(\priority_reg[1]_rep_0 ),
        .empty_i_3__11_2(empty_i_3__3),
        .empty_i_3__12_0(\genblk1[54].fifo_burst_n_1 ),
        .empty_i_3__12_1(\genblk1[0].fifo_burst_n_1 ),
        .empty_i_3__12_2(\priority_reg[2]_rep__0_2 ),
        .empty_i_3__12_3(\priority_reg[5]_9 ),
        .empty_i_6__28(empty_i_6__28),
        .empty_i_6__28_0(empty_i_9__23),
        .empty_i_8__53(\genblk1[29].fifo_burst_n_23 ),
        .empty_reg_i_16_0({empty_burst_fifo[37],empty_burst_fifo[21],empty_burst_fifo[5]}),
        .\fill_cnt[4]_i_3__7_0 (\genblk1[55].fifo_burst_n_1 ),
        .\fill_cnt[4]_i_4__31_0 (\priority_reg[2]_rep__0_0 ),
        .\fill_cnt[4]_i_4__31_1 (\priority_reg[1]_rep__1_0 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[5].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_5 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[54].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[56].fifo_burst_n_2 ),
        .\genblk1[1].mem_reg[1][2]_0 (data_out_fifo[479:477]),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[53].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[53].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[53].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[53].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[53].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[53].fifo_burst_n_7 ),
        .\genblk1[3].mem[3][8]_i_3__26 (\genblk1[49].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_3__26_0 (\priority_reg[2]_rep_1 ),
        .\genblk1[3].mem[3][8]_i_3__26_1 (\genblk1[3].mem[3][8]_i_5__16 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1]_rep (\genblk1[53].fifo_burst_n_0 ),
        .\priority_reg[2]_rep (\genblk1[53].fifo_burst_n_1 ),
        .\priority_reg[3] (\genblk1[53].fifo_burst_n_2 ),
        .\priority_reg[3]_0 (\genblk1[53].fifo_burst_n_12 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_1 ));
  ODIN_design_ODIN_0_0_fifo_48 \genblk1[54].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_284 (data_out_fifo[236:230]),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .empty_i_3__11_0(\priority_reg[2]_rep__0_1 ),
        .empty_i_6__45(empty_i_6__48),
        .empty_reg_i_11_0({empty_burst_fifo[38],empty_burst_fifo[22],empty_burst_fifo[6]}),
        .empty_reg_i_6(\genblk1[30].fifo_burst_n_23 ),
        .\fill_cnt[4]_i_3__49_0 (\genblk1[55].fifo_burst_n_1 ),
        .\fill_cnt[4]_i_3__49_1 (\genblk1[0].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[6].fifo_burst_n_1 ),
        .\fill_cnt_reg[4]_0 (\genblk1[53].fifo_burst_n_0 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[55].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[55].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[56].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[53].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[54].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[54].fifo_burst_n_7 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[54].fifo_burst_n_6 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[54].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[54].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[54].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[54].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[494:493]),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1]_rep__0 (\genblk1[54].fifo_burst_n_0 ),
        .\priority_reg[1]_rep__0_0 (\genblk1[54].fifo_burst_n_1 ),
        .\priority_reg[3] (\genblk1[54].fifo_burst_n_2 ),
        .\priority_reg[3]_0 (\genblk1[54].fifo_burst_n_12 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_3 ));
  ODIN_design_ODIN_0_0_fifo_49 \genblk1[55].fifo_burst 
       (.\AEROUT_ADDR_reg[7]_i_91 (data_out_fifo[247:240]),
        .CLK(CLK),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q}),
        .empty_i_2__55(\genblk1[51].fifo_burst_n_13 ),
        .empty_i_2__55_0(\genblk1[53].fifo_burst_n_12 ),
        .empty_i_2__55_1(\genblk1[49].fifo_burst_n_20 ),
        .empty_i_3__9(empty_i_3__3),
        .empty_i_3__9_0(\genblk1[53].fifo_burst_n_2 ),
        .empty_i_3__9_1(\priority_reg[1]_rep_0 ),
        .empty_i_3__9_2(\genblk1[52].fifo_burst_n_2 ),
        .empty_i_3__9_3(empty_i_3__9),
        .empty_i_8__53_0(\genblk1[31].fifo_burst_n_18 ),
        .empty_reg_i_14_0({empty_burst_fifo[39],empty_burst_fifo[23],empty_burst_fifo[7]}),
        .\fill_cnt[4]_i_3__14_0 (empty_i_6__48),
        .\fill_cnt[4]_i_3__14_1 (\priority_reg[2]_rep__0_1 ),
        .\fill_cnt[4]_i_4__31 (\priority_reg[1]_rep__1_0 ),
        .\fill_cnt[4]_i_4__31_0 (\priority_reg[2]_rep__0_0 ),
        .\fill_cnt_reg[1]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\fill_cnt_reg[1]_1 (\genblk1[7].fifo_burst_n_9 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[5]_4 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_6 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[0].mem_reg[0][8]_27 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[56].fifo_burst_n_0 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[56].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[56].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[0].mem_reg[0][8]_0 ),
        .\genblk1[1].mem_reg[1][0]_0 (data_out_fifo[495]),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[55].fifo_burst_n_8 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[55].fifo_burst_n_7 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[55].fifo_burst_n_5 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[55].fifo_burst_n_13 ),
        .\genblk1[1].mem_reg[1][5]_0 (\genblk1[55].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][6]_0 (\genblk1[55].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[55].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][7]_1 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[1].mem_reg[1][8]_0 (\genblk1[55].fifo_burst_n_9 ),
        .\genblk1[3].mem[3][8]_i_4__10 (\genblk1[3].mem[3][8]_i_4__10 ),
        .\genblk1[3].mem[3][8]_i_4__10_0 (\genblk1[3].mem[3][8]_i_3__15 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:8]),
        .\priority_reg[1] (\genblk1[55].fifo_burst_n_14 ),
        .\priority_reg[1]_rep (\genblk1[55].fifo_burst_n_0 ),
        .\priority_reg[2]_rep (\genblk1[55].fifo_burst_n_2 ),
        .\priority_reg[2]_rep_0 (\genblk1[55].fifo_burst_n_3 ),
        .\priority_reg[5] (\genblk1[55].fifo_burst_n_1 ),
        .\priority_reg[5]_0 (\genblk1[55].fifo_burst_n_4 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0]_3 ));
  ODIN_design_ODIN_0_0_fifo_50 \genblk1[56].fifo_burst 
       (.\AEROUT_ADDR[7]_i_135_0 ({data_out_fifo[256],data_out_fifo[252:248]}),
        .\AEROUT_ADDR[7]_i_52 (\genblk1[42].fifo_burst_n_10 ),
        .\AEROUT_ADDR[7]_i_52_0 (\genblk1[49].fifo_burst_n_19 ),
        .\AEROUT_ADDR[7]_i_52_1 (\genblk1[35].fifo_burst_n_14 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[1:0]}),
        .empty_i_5__50_0(\priority_reg[1]_rep_0 ),
        .empty_i_5__50_1(empty_i_6__48),
        .empty_reg_0(\genblk1[56].fifo_burst_n_13 ),
        .empty_reg_i_12({empty_burst_fifo[40],empty_burst_fifo[24],empty_burst_fifo[8]}),
        .\fill_cnt_reg[1]_0 (\genblk1[54].fifo_burst_n_2 ),
        .\fill_cnt_reg[1]_1 (\priority_reg[2]_rep__0_1 ),
        .\fill_cnt_reg[1]_2 (\read_ptr_reg[4] ),
        .\fill_cnt_reg[4]_0 (\genblk1[55].fifo_burst_n_0 ),
        .\fill_cnt_reg[4]_1 (\genblk1[36].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_2 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[32].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[0].mem_reg[0][8]_6 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[0].mem_reg[0][8]_7 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[0].mem_reg[0][8]_24 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[0].mem_reg[0][8]_25 ),
        .\genblk1[0].mem_reg[0][8]_5 (\priority_reg[2]_rep_1 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[55].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[0].mem_reg[0][8]_27 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[0].mem_reg[0][8]_0 ),
        .\genblk1[1].mem_reg[1][0]_0 (\genblk1[56].fifo_burst_n_11 ),
        .\genblk1[1].mem_reg[1][1]_0 (\genblk1[56].fifo_burst_n_10 ),
        .\genblk1[1].mem_reg[1][2]_0 (\genblk1[56].fifo_burst_n_9 ),
        .\genblk1[1].mem_reg[1][3]_0 (\genblk1[56].fifo_burst_n_4 ),
        .\genblk1[1].mem_reg[1][4]_0 (\genblk1[56].fifo_burst_n_12 ),
        .\genblk1[1].mem_reg[1][8]_0 (data_out_fifo[512:509]),
        .\genblk1[3].mem[3][8]_i_3__30 (\genblk1[3].mem[3][8]_i_3__30 ),
        .\genblk1[3].mem[3][8]_i_3__30_0 (\genblk1[3].mem[3][8]_i_3__30_0 ),
        .\genblk1[3].mem[3][8]_i_3__31 (\genblk1[3].mem[3][8]_i_5__16 ),
        .\genblk1[3].mem[3][8]_i_3__31_0 (\genblk1[3].mem[3][8]_i_5__14 ),
        .\genblk1[3].mem[3][8]_i_3__31_1 (\genblk1[3].mem[3][8]_i_6__15 ),
        .\genblk1[3].mem[3][8]_i_5__0_0 (\genblk1[3].mem[3][8]_i_5__0 ),
        .\genblk1[3].mem[3][8]_i_5__0_1 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[3].mem[3][8]_i_5__0_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[3].mem[3][8]_i_5__33_0 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_5__33_1 (\genblk1[3].mem[3][8]_i_8__12 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[9:6]),
        .\priority_reg[3] (\genblk1[56].fifo_burst_n_0 ),
        .\priority_reg[3]_0 (\genblk1[56].fifo_burst_n_2 ),
        .\priority_reg[5] (\genblk1[56].fifo_burst_n_1 ),
        .\priority_reg[7] (\genblk1[56].fifo_burst_n_3 ),
        .rst_priority(rst_priority),
        .\write_ptr_reg[0]_0 (\write_ptr_reg[0] ));
  ODIN_design_ODIN_0_0_fifo_51 \genblk1[5].fifo_burst 
       (.CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .data_out_fifo(data_out_fifo[53:45]),
        .empty_i_15__1_0(\fill_cnt_reg[0] ),
        .empty_i_15__1_1(empty_i_8__30_0),
        .empty_i_3__22(empty_i_3__22),
        .empty_i_3__22_0(\fill_cnt[4]_i_3__41 ),
        .empty_i_3__22_1(\genblk1[7].fifo_burst_n_10 ),
        .empty_i_3__23_0(\genblk1[36].fifo_burst_n_3 ),
        .empty_i_3__23_1(empty_i_3__23),
        .empty_i_3__23_2(empty_i_6__14),
        .empty_i_3__23_3(empty_i_5__31),
        .empty_i_3__23_4(empty_i_5__31_0),
        .empty_i_8__24(\genblk1[1].fifo_burst_n_4 ),
        .empty_i_8__24_0(empty_i_8__24),
        .empty_i_8__24_1(empty_i_8__26_0),
        .empty_reg_0(empty_burst_fifo[5]),
        .\fill_cnt[4]_i_3__13_0 (\fill_cnt[4]_i_3__48 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[6].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[7].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[3].fifo_burst_n_2 ),
        .\genblk1[3].mem[3][8]_i_3__19 (\priority_reg[2]_rep_1 ),
        .\genblk1[3].mem[3][8]_i_3__19_0 (\priority_reg[1]_rep_0 ),
        .\genblk1[3].mem[3][8]_i_3__19_1 (\genblk1[10].fifo_burst_n_1 ),
        .\genblk1[3].mem[3][8]_i_3__19_2 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_3__19_3 (\genblk1[3].mem[3][8]_i_3__28 ),
        .\genblk1[3].mem[3][8]_i_4__20 (\priority_reg[3]_1 ),
        .\genblk1[3].mem[3][8]_i_4__20_0 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_4__20_1 (\priority_reg[2]_rep__0_2 ),
        .\genblk1[3].mem[3][8]_i_4__20_2 (\genblk1[7].fifo_burst_n_7 ),
        .\genblk1[3].mem[3][8]_i_5__35 (\genblk1[3].mem[3][8]_i_10 ),
        .\genblk1[3].mem[3][8]_i_6__14_0 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_6__14_1 (\priority_reg[2]_rep__0_0 ),
        .\priority_reg[0] (\genblk1[5].fifo_burst_n_3 ),
        .\priority_reg[1]_rep (\genblk1[5].fifo_burst_n_1 ),
        .\priority_reg[1]_rep_0 (\genblk1[5].fifo_burst_n_4 ),
        .\priority_reg[2]_rep (\priority_reg[2]_rep_0 ),
        .\priority_reg[2]_rep__1 (\genblk1[5].fifo_burst_n_7 ),
        .\priority_reg[3] (\genblk1[5].fifo_burst_n_5 ),
        .\priority_reg[5] (\genblk1[5].fifo_burst_n_6 ),
        .\read_ptr_reg[0]_0 (\priority_reg[4]_2 ),
        .\read_ptr_reg[0]_1 (\read_ptr_reg[4] ),
        .\read_ptr_reg[0]_2 (\priority_reg[1]_rep__2_n_0 ),
        .\read_ptr_reg[0]_3 (\priority_reg[2]_rep__1_0 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_52 \genblk1[6].fifo_burst 
       (.CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[0]}),
        .data_out_fifo(data_out_fifo[62:54]),
        .empty_i_5__27_0(\genblk1[36].fifo_burst_n_2 ),
        .empty_i_5__27_1(empty_i_3__23),
        .empty_i_5__27_2(empty_i_6__14),
        .empty_reg_0(empty_burst_fifo[6]),
        .\fill_cnt[4]_i_3__55_0 (\fill_cnt[4]_i_3__55 ),
        .\fill_cnt[4]_i_3__55_1 (\fill_cnt[4]_i_3__48 ),
        .\fill_cnt[4]_i_3__55_2 (\priority_reg[1]_rep__2_n_0 ),
        .\fill_cnt[4]_i_3__55_3 (\fill_cnt[4]_i_3__55_0 ),
        .\fill_cnt_reg[4]_0 (\genblk1[5].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[7].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[4].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[8].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[4].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[5].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[7].fifo_burst_n_11 ),
        .\priority_reg[0] (\genblk1[6].fifo_burst_n_1 ),
        .\priority_reg[2]_rep (\genblk1[6].fifo_burst_n_2 ),
        .\read_ptr_reg[0]_0 (\read_ptr_reg[4] ),
        .\read_ptr_reg[0]_1 (\priority_reg[1]_rep_0 ),
        .\read_ptr_reg[0]_2 (\priority_reg[2]_rep_1 ),
        .\read_ptr_reg[0]_3 (\priority_reg[4]_2 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_53 \genblk1[7].fifo_burst 
       (.CLK(CLK),
        .CTRL_SCHED_EVENT_IN(CTRL_SCHED_EVENT_IN),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .SPI_OPEN_LOOP_sync_reg(SPI_OPEN_LOOP_sync_reg_0),
        .data_out_fifo(data_out_fifo[71:63]),
        .empty_i_17(SPI_OPEN_LOOP_sync),
        .empty_i_17_0(empty_i_8__30),
        .empty_i_17_1(empty_i_12__8),
        .empty_i_3__24(\priority_reg[2]_rep__0_0 ),
        .empty_i_3__24_0(\genblk1[13].fifo_burst_n_9 ),
        .empty_i_3__24_1(empty_i_3__22),
        .empty_i_5__11(\priority_reg[5]_0 ),
        .empty_i_5__11_0(empty_i_5__11),
        .empty_i_5__11_1(\priority_reg[4]_0 ),
        .empty_i_5__11_2(empty_i_5__10_2),
        .empty_i_5__30(empty_i_5__30_0),
        .empty_i_5__30_0(\fill_cnt_reg[0] ),
        .empty_i_5__30_1(empty_i_7__30),
        .empty_reg_0(empty_burst_fifo[7]),
        .\fill_cnt[4]_i_3__20_0 (\fill_cnt[4]_i_3__20 ),
        .\fill_cnt[4]_i_3__20_1 (\fill_cnt[4]_i_3__55 ),
        .\fill_cnt[4]_i_3__20_2 (\fill_cnt[4]_i_3__48 ),
        .\fill_cnt[4]_i_3__20_3 (\fill_cnt[4]_i_3__55_0 ),
        .\fill_cnt[4]_i_4__1 (\priority_reg[1]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_1 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[8].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[8].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[10].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[1].mem_reg[1][7]_0 (\genblk1[1].mem_reg[1][7] ),
        .\genblk1[3].mem[3][8]_i_3__19 (\genblk1[5].fifo_burst_n_7 ),
        .\genblk1[3].mem[3][8]_i_3__19_0 (\genblk1[0].mem_reg[0][8] ),
        .\genblk1[3].mem[3][8]_i_5__7 (\genblk1[3].mem[3][8]_i_3__15 ),
        .\genblk1[3].mem[3][8]_i_6__12 (\genblk1[3].mem[3][8]_i_5__14 ),
        .\genblk1[3].mem[3][8]_i_6__12_0 (\priority_reg[2]_rep__0_2 ),
        .\genblk1[3].mem[3][8]_i_6__12_1 (\genblk1[17].fifo_burst_n_3 ),
        .\genblk1[3].mem[3][8]_i_6__14 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_6__14_0 (\genblk1[3].mem[3][8]_i_8__16 ),
        .\genblk1[3].mem[3][8]_i_6__14_1 (\genblk1[3].mem[3][8]_i_8__16_0 ),
        .\genblk1[3].mem[3][8]_i_6__14_2 (\priority_reg[5]_5 ),
        .\genblk1[3].mem[3][8]_i_6__14_3 (\genblk1[3].mem[3][8]_i_6__24 ),
        .\genblk1[3].mem[3][8]_i_6__24 (\genblk1[3].mem[3][8]_i_3__28_0 ),
        .\genblk1[3].mem[3][8]_i_6__24_0 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_8__6_0 (\genblk1[3].mem[3][8]_i_6__15 ),
        .\priority_reg[0] (\genblk1[7].fifo_burst_n_9 ),
        .\priority_reg[1]_rep (\genblk1[7].fifo_burst_n_11 ),
        .\priority_reg[2]_rep__0 (\genblk1[7].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__1 (\genblk1[7].fifo_burst_n_6 ),
        .\priority_reg[3] (\genblk1[7].fifo_burst_n_2 ),
        .\priority_reg[3]_0 (\genblk1[7].fifo_burst_n_4 ),
        .\priority_reg[3]_1 (\priority_reg[3]_1 ),
        .\priority_reg[3]_2 (\genblk1[7].fifo_burst_n_7 ),
        .\priority_reg[4] (\genblk1[7].fifo_burst_n_8 ),
        .\priority_reg[4]_0 (\genblk1[7].fifo_burst_n_10 ),
        .\priority_reg[5] (\genblk1[7].fifo_burst_n_12 ),
        .\read_ptr_reg[0]_0 (\priority_reg[2]_rep__1_0 ),
        .\read_ptr_reg[0]_1 (\priority_reg[4]_2 ),
        .\read_ptr_reg[0]_2 (\read_ptr_reg[4] ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_54 \genblk1[8].fifo_burst 
       (.\AEROUT_ADDR[7]_i_116_0 ({data_out_fifo[462:461],data_out_fifo[334:333],data_out_fifo[206:205]}),
        .\AEROUT_ADDR[7]_i_32 (\genblk1[1].fifo_burst_n_13 ),
        .\AEROUT_ADDR[7]_i_47 (\genblk1[1].fifo_burst_n_5 ),
        .CLK(CLK),
        .D({ADDRARDADDR[6:5],D,ADDRARDADDR[3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[5:3],Q[0]}),
        .empty_i_10__19(\priority_reg[2]_rep__0_1 ),
        .empty_i_10__19_0(empty_i_7__30_0),
        .empty_i_10__19_1(\fill_cnt[4]_i_5__5 ),
        .empty_i_3__19(\genblk1[11].fifo_burst_n_7 ),
        .empty_i_3__19_0(\fill_cnt[4]_i_3__55_0 ),
        .empty_reg_0(empty_burst_fifo[8]),
        .\fill_cnt[4]_i_3__33_0 (\fill_cnt[4]_i_3__33 ),
        .\fill_cnt[4]_i_3__33_1 (\fill_cnt[4]_i_3__20 ),
        .\fill_cnt_reg[4]_0 (\genblk1[36].fifo_burst_n_6 ),
        .\fill_cnt_reg[4]_1 (\genblk1[7].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[7].fifo_burst_n_7 ),
        .\genblk1[0].mem_reg[0][8]_10 (\genblk1[10].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_11 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_2 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_3 (\priority_reg[1]_rep__2_n_0 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[7].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_6 (\genblk1[9].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_7 (\priority_reg[1]_rep_0 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[4].fifo_burst_n_4 ),
        .\genblk1[0].mem_reg[0][8]_9 (\priority_reg[2]_rep_1 ),
        .\genblk1[1].mem_reg[1][8]_0 ({data_out_fifo[80:79],data_out_fifo[76:72]}),
        .\genblk1[3].mem[3][8]_i_3__11 (\priority_reg[5]_5 ),
        .\genblk1[3].mem[3][8]_i_3__11_0 (\genblk1[3].mem[3][8]_i_3__15_0 ),
        .\genblk1[3].mem[3][8]_i_3__11_1 (\genblk1[0].fifo_burst_n_2 ),
        .\genblk1[3].mem[3][8]_i_3__11_2 (\priority_reg[3]_1 ),
        .\genblk1[3].mem[3][8]_i_3__11_3 (\genblk1[17].fifo_burst_n_11 ),
        .\genblk1[3].mem[3][8]_i_3__11_4 (\genblk1[4].fifo_burst_n_5 ),
        .\genblk1[3].mem[3][8]_i_3__11_5 (\genblk1[3].mem[3][8]_i_5__9 ),
        .\genblk1[3].mem[3][8]_i_3__11_6 (\priority_reg[3]_2 ),
        .\genblk1[3].mem[3][8]_i_3__11_7 (\priority_reg[2]_rep__0_2 ),
        .\genblk1[3].mem[3][8]_i_3__11_8 (\genblk1[13].fifo_burst_n_8 ),
        .\genblk1[3].mem[3][8]_i_3__18 (\genblk1[17].fifo_burst_n_3 ),
        .\genblk1[3].mem[3][8]_i_4__12 (\genblk1[0].mem_reg[0][8]_2 ),
        .\genblk1[3].mem[3][8]_i_4__12_0 (\priority_reg[2]_rep__0_0 ),
        .\genblk1[3].mem[3][8]_i_4__12_1 (\genblk1[3].mem[3][8]_i_3__28 ),
        .\genblk1[3].mem[3][8]_i_4__27 (\genblk1[3].mem[3][8]_i_6__15 ),
        .last_spk_in_burst_int1(last_spk_in_burst_int1[8:4]),
        .\priority_reg[1]_rep (\genblk1[8].fifo_burst_n_4 ),
        .\priority_reg[1]_rep__0 (\genblk1[8].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__0 (\genblk1[8].fifo_burst_n_7 ),
        .\priority_reg[2]_rep__0_0 (\genblk1[8].fifo_burst_n_9 ),
        .\priority_reg[2]_rep__1 (\genblk1[8].fifo_burst_n_2 ),
        .\priority_reg[3] (\genblk1[8].fifo_burst_n_3 ),
        .\priority_reg[3]_0 (\priority_reg[3]_4 ),
        .\priority_reg[4] (\genblk1[8].fifo_burst_n_5 ),
        .\priority_reg[5] (\genblk1[8].fifo_burst_n_6 ),
        .\priority_reg[5]_0 (\genblk1[8].fifo_burst_n_10 ),
        .\priority_reg[5]_1 (\genblk1[8].fifo_burst_n_11 ),
        .\read_ptr_reg[0]_0 (\priority_reg[4]_3 ),
        .\read_ptr_reg[0]_1 (\genblk1[0].fifo_burst_n_5 ),
        .rst_priority(rst_priority));
  ODIN_design_ODIN_0_0_fifo_55 \genblk1[9].fifo_burst 
       (.CLK(CLK),
        .D({\genblk1[1].mem_reg[1][7] [7:6],D,\genblk1[1].mem_reg[1][7] [3:0]}),
        .Q({\priority_reg_n_0_[7] ,\priority_reg_n_0_[6] ,Q[0]}),
        .data_out_fifo(data_out_fifo[89:81]),
        .empty_i_3__18(empty_i_3__20),
        .empty_i_3__18_0(\priority_reg[1]_rep_0 ),
        .empty_i_3__18_1(\genblk1[7].fifo_burst_n_10 ),
        .empty_i_3__18_2(\priority_reg[2]_rep_1 ),
        .empty_i_3__18_3(\genblk1[13].fifo_burst_n_9 ),
        .empty_reg_0(empty_burst_fifo[9]),
        .\fill_cnt[4]_i_3__22_0 (\fill_cnt[4]_i_3__40 ),
        .\fill_cnt[4]_i_3__22_1 (\fill_cnt[4]_i_3__33 ),
        .\fill_cnt_reg[1]_0 (\priority_reg[4]_3 ),
        .\fill_cnt_reg[1]_1 (\genblk1[1].fifo_burst_n_2 ),
        .\fill_cnt_reg[4]_0 (\genblk1[8].fifo_burst_n_1 ),
        .\genblk1[0].mem_reg[0][8]_0 (\genblk1[36].fifo_burst_n_8 ),
        .\genblk1[0].mem_reg[0][8]_1 (\genblk1[36].fifo_burst_n_6 ),
        .\genblk1[0].mem_reg[0][8]_10 (\priority_reg[4]_2 ),
        .\genblk1[0].mem_reg[0][8]_11 (\priority_reg[2]_rep__1_0 ),
        .\genblk1[0].mem_reg[0][8]_12 (\genblk1[7].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_13 (\genblk1[11].fifo_burst_n_5 ),
        .\genblk1[0].mem_reg[0][8]_2 (\genblk1[10].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_3 (\genblk1[8].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_4 (\genblk1[36].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_5 (\genblk1[10].fifo_burst_n_2 ),
        .\genblk1[0].mem_reg[0][8]_6 (\priority_reg[1]_rep__0_0 ),
        .\genblk1[0].mem_reg[0][8]_7 (\genblk1[0].mem_reg[0][8]_26 ),
        .\genblk1[0].mem_reg[0][8]_8 (\genblk1[36].fifo_burst_n_3 ),
        .\genblk1[0].mem_reg[0][8]_9 (\genblk1[0].mem_reg[0][8] ),
        .\priority_reg[1]_rep (\genblk1[9].fifo_burst_n_1 ),
        .\priority_reg[2]_rep__1 (\genblk1[9].fifo_burst_n_2 ),
        .rst_priority(rst_priority));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    \priority[0]_i_1 
       (.I0(Q[0]),
        .I1(\genblk1[36].fifo_burst_n_3 ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\priority_reg[2]_rep__0_1 ),
        .O(\priority[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \priority[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(priority[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \priority[1]_rep__0_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\priority[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \priority[1]_rep__1_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\priority[1]_rep__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \priority[1]_rep__2_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\priority[1]_rep__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \priority[1]_rep_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\priority[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \priority[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(priority[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \priority[2]_rep__0_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\priority[2]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \priority[2]_rep__1_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\priority[2]_rep__1_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \priority[2]_rep_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\priority[2]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \priority[3]_i_1 
       (.I0(\priority_reg[1]_rep__2_n_0 ),
        .I1(\priority_reg[2]_rep__1_0 ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\priority[4]_i_2_n_0 ),
        .O(priority[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \priority[4]_i_1 
       (.I0(Q[0]),
        .I1(\priority_reg[2]_rep__1_0 ),
        .I2(\priority_reg[1]_rep__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\priority[4]_i_2_n_0 ),
        .O(priority[4]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \priority[4]_i_2 
       (.I0(\priority_reg[2]_rep__1_0 ),
        .I1(\priority_reg[1]_rep__2_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\genblk1[36].fifo_burst_n_3 ),
        .O(\priority[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7DFD80007FFF8000)) 
    \priority[5]_i_1 
       (.I0(\genblk1[54].fifo_burst_n_2 ),
        .I1(\priority_reg[1]_rep_0 ),
        .I2(\priority_reg[2]_rep_1 ),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(\genblk1[36].fifo_burst_n_3 ),
        .O(priority[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \priority[6]_i_1 
       (.I0(\priority_reg_n_0_[6] ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(\priority_reg[2]_rep__0_3 ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(priority[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \priority[7]_i_10 
       (.I0(priority_cnt_reg[6]),
        .I1(\priority_reg[2]_rep__1_2 [6]),
        .I2(priority_cnt_reg[7]),
        .I3(\priority_reg[2]_rep__1_2 [7]),
        .I4(\priority_reg[2]_rep__1_2 [8]),
        .I5(priority_cnt_reg[8]),
        .O(\priority[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \priority[7]_i_11 
       (.I0(priority_cnt_reg[3]),
        .I1(\priority_reg[2]_rep__1_2 [3]),
        .I2(priority_cnt_reg[4]),
        .I3(\priority_reg[2]_rep__1_2 [4]),
        .I4(\priority_reg[2]_rep__1_2 [5]),
        .I5(priority_cnt_reg[5]),
        .O(\priority[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \priority[7]_i_12 
       (.I0(priority_cnt_reg[1]),
        .I1(\priority_reg[2]_rep__1_2 [1]),
        .I2(priority_cnt_reg[0]),
        .I3(\priority_reg[2]_rep__1_2 [0]),
        .I4(\priority_reg[2]_rep__1_2 [2]),
        .I5(priority_cnt_reg[2]),
        .O(\priority[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \priority[7]_i_2 
       (.I0(\priority_reg_n_0_[7] ),
        .I1(\genblk1[54].fifo_burst_n_2 ),
        .I2(\priority_reg[2]_rep__0_3 ),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(\priority_reg_n_0_[6] ),
        .O(priority[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \priority[7]_i_5 
       (.I0(priority_cnt_reg[16]),
        .I1(\priority_reg[2]_rep__1_2 [16]),
        .I2(priority_cnt_reg[15]),
        .I3(\priority_reg[2]_rep__1_2 [15]),
        .I4(\priority_reg[2]_rep__1_2 [17]),
        .I5(priority_cnt_reg[17]),
        .O(\priority[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \priority[7]_i_6 
       (.I0(priority_cnt_reg[12]),
        .I1(\priority_reg[2]_rep__1_2 [12]),
        .I2(priority_cnt_reg[13]),
        .I3(\priority_reg[2]_rep__1_2 [13]),
        .I4(\priority_reg[2]_rep__1_2 [14]),
        .I5(priority_cnt_reg[14]),
        .O(\priority[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \priority[7]_i_9 
       (.I0(priority_cnt_reg[9]),
        .I1(\priority_reg[2]_rep__1_2 [9]),
        .I2(priority_cnt_reg[10]),
        .I3(\priority_reg[2]_rep__1_2 [10]),
        .I4(\priority_reg[2]_rep__1_2 [11]),
        .I5(priority_cnt_reg[11]),
        .O(\priority[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[0]_i_2 
       (.I0(priority_cnt_reg[0]),
        .I1(load),
        .O(\priority_cnt[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[0]_i_3 
       (.I0(priority_cnt_reg[3]),
        .I1(load),
        .O(\priority_cnt[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[0]_i_4 
       (.I0(priority_cnt_reg[2]),
        .I1(load),
        .O(\priority_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[0]_i_5 
       (.I0(priority_cnt_reg[1]),
        .I1(load),
        .O(\priority_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \priority_cnt[0]_i_6 
       (.I0(priority_cnt_reg[0]),
        .I1(load),
        .O(\priority_cnt[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[12]_i_2 
       (.I0(priority_cnt_reg[15]),
        .I1(load),
        .O(\priority_cnt[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[12]_i_3 
       (.I0(priority_cnt_reg[14]),
        .I1(load),
        .O(\priority_cnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[12]_i_4 
       (.I0(priority_cnt_reg[13]),
        .I1(load),
        .O(\priority_cnt[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[12]_i_5 
       (.I0(priority_cnt_reg[12]),
        .I1(load),
        .O(\priority_cnt[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[16]_i_2 
       (.I0(\priority_cnt_reg[19]_0 [1]),
        .I1(load),
        .O(\priority_cnt[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[16]_i_3 
       (.I0(\priority_cnt_reg[19]_0 [0]),
        .I1(load),
        .O(\priority_cnt[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[16]_i_4 
       (.I0(priority_cnt_reg[17]),
        .I1(load),
        .O(\priority_cnt[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[16]_i_5 
       (.I0(priority_cnt_reg[16]),
        .I1(load),
        .O(\priority_cnt[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[4]_i_2 
       (.I0(priority_cnt_reg[7]),
        .I1(load),
        .O(\priority_cnt[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[4]_i_3 
       (.I0(priority_cnt_reg[6]),
        .I1(load),
        .O(\priority_cnt[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[4]_i_4 
       (.I0(priority_cnt_reg[5]),
        .I1(load),
        .O(\priority_cnt[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[4]_i_5 
       (.I0(priority_cnt_reg[4]),
        .I1(load),
        .O(\priority_cnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[8]_i_2 
       (.I0(priority_cnt_reg[11]),
        .I1(load),
        .O(\priority_cnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[8]_i_3 
       (.I0(priority_cnt_reg[10]),
        .I1(load),
        .O(\priority_cnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[8]_i_4 
       (.I0(priority_cnt_reg[9]),
        .I1(load),
        .O(\priority_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \priority_cnt[8]_i_5 
       (.I0(priority_cnt_reg[8]),
        .I1(load),
        .O(\priority_cnt[8]_i_5_n_0 ));
  FDCE \priority_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[0]_i_1_n_7 ),
        .Q(priority_cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \priority_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\priority_cnt_reg[0]_i_1_n_0 ,\priority_cnt_reg[0]_i_1_n_1 ,\priority_cnt_reg[0]_i_1_n_2 ,\priority_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\priority_cnt[0]_i_2_n_0 }),
        .O({\priority_cnt_reg[0]_i_1_n_4 ,\priority_cnt_reg[0]_i_1_n_5 ,\priority_cnt_reg[0]_i_1_n_6 ,\priority_cnt_reg[0]_i_1_n_7 }),
        .S({\priority_cnt[0]_i_3_n_0 ,\priority_cnt[0]_i_4_n_0 ,\priority_cnt[0]_i_5_n_0 ,\priority_cnt[0]_i_6_n_0 }));
  FDCE \priority_cnt_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[8]_i_1_n_5 ),
        .Q(priority_cnt_reg[10]));
  FDCE \priority_cnt_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[8]_i_1_n_4 ),
        .Q(priority_cnt_reg[11]));
  FDCE \priority_cnt_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[12]_i_1_n_7 ),
        .Q(priority_cnt_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \priority_cnt_reg[12]_i_1 
       (.CI(\priority_cnt_reg[8]_i_1_n_0 ),
        .CO({\priority_cnt_reg[12]_i_1_n_0 ,\priority_cnt_reg[12]_i_1_n_1 ,\priority_cnt_reg[12]_i_1_n_2 ,\priority_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\priority_cnt_reg[12]_i_1_n_4 ,\priority_cnt_reg[12]_i_1_n_5 ,\priority_cnt_reg[12]_i_1_n_6 ,\priority_cnt_reg[12]_i_1_n_7 }),
        .S({\priority_cnt[12]_i_2_n_0 ,\priority_cnt[12]_i_3_n_0 ,\priority_cnt[12]_i_4_n_0 ,\priority_cnt[12]_i_5_n_0 }));
  FDCE \priority_cnt_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[12]_i_1_n_6 ),
        .Q(priority_cnt_reg[13]));
  FDCE \priority_cnt_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[12]_i_1_n_5 ),
        .Q(priority_cnt_reg[14]));
  FDCE \priority_cnt_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[12]_i_1_n_4 ),
        .Q(priority_cnt_reg[15]));
  FDCE \priority_cnt_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[16]_i_1_n_7 ),
        .Q(priority_cnt_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \priority_cnt_reg[16]_i_1 
       (.CI(\priority_cnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_priority_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\priority_cnt_reg[16]_i_1_n_1 ,\priority_cnt_reg[16]_i_1_n_2 ,\priority_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\priority_cnt_reg[16]_i_1_n_4 ,\priority_cnt_reg[16]_i_1_n_5 ,\priority_cnt_reg[16]_i_1_n_6 ,\priority_cnt_reg[16]_i_1_n_7 }),
        .S({\priority_cnt[16]_i_2_n_0 ,\priority_cnt[16]_i_3_n_0 ,\priority_cnt[16]_i_4_n_0 ,\priority_cnt[16]_i_5_n_0 }));
  FDCE \priority_cnt_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[16]_i_1_n_6 ),
        .Q(priority_cnt_reg[17]));
  FDCE \priority_cnt_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[16]_i_1_n_5 ),
        .Q(\priority_cnt_reg[19]_0 [0]));
  FDCE \priority_cnt_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[16]_i_1_n_4 ),
        .Q(\priority_cnt_reg[19]_0 [1]));
  FDCE \priority_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[0]_i_1_n_6 ),
        .Q(priority_cnt_reg[1]));
  FDCE \priority_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[0]_i_1_n_5 ),
        .Q(priority_cnt_reg[2]));
  FDCE \priority_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[0]_i_1_n_4 ),
        .Q(priority_cnt_reg[3]));
  FDCE \priority_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[4]_i_1_n_7 ),
        .Q(priority_cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \priority_cnt_reg[4]_i_1 
       (.CI(\priority_cnt_reg[0]_i_1_n_0 ),
        .CO({\priority_cnt_reg[4]_i_1_n_0 ,\priority_cnt_reg[4]_i_1_n_1 ,\priority_cnt_reg[4]_i_1_n_2 ,\priority_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\priority_cnt_reg[4]_i_1_n_4 ,\priority_cnt_reg[4]_i_1_n_5 ,\priority_cnt_reg[4]_i_1_n_6 ,\priority_cnt_reg[4]_i_1_n_7 }),
        .S({\priority_cnt[4]_i_2_n_0 ,\priority_cnt[4]_i_3_n_0 ,\priority_cnt[4]_i_4_n_0 ,\priority_cnt[4]_i_5_n_0 }));
  FDCE \priority_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[4]_i_1_n_6 ),
        .Q(priority_cnt_reg[5]));
  FDCE \priority_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[4]_i_1_n_5 ),
        .Q(priority_cnt_reg[6]));
  FDCE \priority_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[4]_i_1_n_4 ),
        .Q(priority_cnt_reg[7]));
  FDCE \priority_cnt_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[8]_i_1_n_7 ),
        .Q(priority_cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \priority_cnt_reg[8]_i_1 
       (.CI(\priority_cnt_reg[4]_i_1_n_0 ),
        .CO({\priority_cnt_reg[8]_i_1_n_0 ,\priority_cnt_reg[8]_i_1_n_1 ,\priority_cnt_reg[8]_i_1_n_2 ,\priority_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\priority_cnt_reg[8]_i_1_n_4 ,\priority_cnt_reg[8]_i_1_n_5 ,\priority_cnt_reg[8]_i_1_n_6 ,\priority_cnt_reg[8]_i_1_n_7 }),
        .S({\priority_cnt[8]_i_2_n_0 ,\priority_cnt[8]_i_3_n_0 ,\priority_cnt[8]_i_4_n_0 ,\priority_cnt[8]_i_5_n_0 }));
  FDCE \priority_cnt_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_priority),
        .D(\priority_cnt_reg[8]_i_1_n_6 ),
        .Q(priority_cnt_reg[9]));
  FDCE \priority_reg[0] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[0]_i_1_n_0 ),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "priority_reg[1]" *) 
  FDCE \priority_reg[1] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(priority[1]),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "priority_reg[1]" *) 
  FDCE \priority_reg[1]_rep 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[1]_rep_i_1_n_0 ),
        .Q(\priority_reg[1]_rep_0 ));
  (* ORIG_CELL_NAME = "priority_reg[1]" *) 
  FDCE \priority_reg[1]_rep__0 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[1]_rep__0_i_1_n_0 ),
        .Q(\priority_reg[1]_rep__0_0 ));
  (* ORIG_CELL_NAME = "priority_reg[1]" *) 
  FDCE \priority_reg[1]_rep__1 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[1]_rep__1_i_1_n_0 ),
        .Q(\priority_reg[1]_rep__1_0 ));
  (* ORIG_CELL_NAME = "priority_reg[1]" *) 
  FDCE \priority_reg[1]_rep__2 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[1]_rep__2_i_1_n_0 ),
        .Q(\priority_reg[1]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "priority_reg[2]" *) 
  FDCE \priority_reg[2] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(priority[2]),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "priority_reg[2]" *) 
  FDCE \priority_reg[2]_rep 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[2]_rep_i_1_n_0 ),
        .Q(\priority_reg[2]_rep_1 ));
  (* ORIG_CELL_NAME = "priority_reg[2]" *) 
  FDCE \priority_reg[2]_rep__0 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[2]_rep__0_i_1_n_0 ),
        .Q(\priority_reg[2]_rep__0_0 ));
  (* ORIG_CELL_NAME = "priority_reg[2]" *) 
  FDCE \priority_reg[2]_rep__1 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(\priority[2]_rep__1_i_1_n_0 ),
        .Q(\priority_reg[2]_rep__1_0 ));
  FDCE \priority_reg[3] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(priority[3]),
        .Q(Q[3]));
  FDCE \priority_reg[4] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(priority[4]),
        .Q(Q[4]));
  FDCE \priority_reg[5] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(priority[5]),
        .Q(Q[5]));
  FDCE \priority_reg[6] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(priority[6]),
        .Q(\priority_reg_n_0_[6] ));
  FDCE \priority_reg[7] 
       (.C(CLK),
        .CE(load),
        .CLR(rst_priority),
        .D(priority[7]),
        .Q(\priority_reg_n_0_[7] ));
  CARRY4 \priority_reg[7]_i_1 
       (.CI(\priority_reg[7]_i_3_n_0 ),
        .CO({\NLW_priority_reg[7]_i_1_CO_UNCONNECTED [3],load,\priority_reg[7]_i_1_n_2 ,\priority_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_priority_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,S,\priority[7]_i_5_n_0 ,\priority[7]_i_6_n_0 }));
  CARRY4 \priority_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\priority_reg[7]_i_3_n_0 ,\priority_reg[7]_i_3_n_1 ,\priority_reg[7]_i_3_n_2 ,\priority_reg[7]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_priority_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\priority[7]_i_9_n_0 ,\priority[7]_i_10_n_0 ,\priority[7]_i_11_n_0 ,\priority[7]_i_12_n_0 }));
endmodule

module ODIN_design_ODIN_0_0_spi_slave
   (CTRL_PROG_EVENT,
    CTRL_READBACK_EVENT,
    SPI_GATE_ACTIVITY,
    SPI_OPEN_LOOP,
    SPI_OUT_AER_MONITOR_EN,
    SPI_AER_SRC_CTRL_nNEUR,
    SPI_UPDATE_UNMAPPED_SYN,
    SPI_PROPAGATE_UNMAPPED_SYN,
    SPI_SDSP_ON_SYN_STIM,
    S,
    Q,
    \CTRL_SPI_ADDR_reg[14]_0 ,
    \CTRL_OP_CODE_reg[1]_0 ,
    SPI_OUT_AER_MONITOR_EN_reg_0,
    \SPI_MONITOR_NEUR_ADDR_reg[2]_0 ,
    \SPI_MONITOR_NEUR_ADDR_reg[7]_0 ,
    D,
    SPI_SDSP_ON_SYN_STIM_reg_0,
    \neur_cnt_reg[6] ,
    AERIN_ADDR_1_sp_1,
    \AERIN_ADDR[1]_0 ,
    rst_priority,
    \SPI_BURST_TIMEREF_reg[17]_0 ,
    \SPI_BURST_TIMEREF_reg[19]_0 ,
    \CTRL_PROG_DATA_reg[7]_0 ,
    \CTRL_PROG_DATA_reg[1]_0 ,
    \CTRL_PROG_DATA_reg[1]_1 ,
    \CTRL_PROG_DATA_reg[1]_2 ,
    \CTRL_PROG_DATA_reg[1]_3 ,
    \CTRL_PROG_DATA_reg[2]_0 ,
    \CTRL_PROG_DATA_reg[2]_1 ,
    \CTRL_PROG_DATA_reg[2]_2 ,
    \CTRL_PROG_DATA_reg[2]_3 ,
    \CTRL_PROG_DATA_reg[3]_0 ,
    \CTRL_PROG_DATA_reg[3]_1 ,
    \CTRL_PROG_DATA_reg[3]_2 ,
    \CTRL_PROG_DATA_reg[3]_3 ,
    \CTRL_PROG_DATA_reg[5]_0 ,
    \CTRL_PROG_DATA_reg[5]_1 ,
    \CTRL_PROG_DATA_reg[5]_2 ,
    \CTRL_PROG_DATA_reg[5]_3 ,
    \CTRL_PROG_DATA_reg[6]_0 ,
    \CTRL_PROG_DATA_reg[6]_1 ,
    \CTRL_PROG_DATA_reg[6]_2 ,
    \CTRL_PROG_DATA_reg[6]_3 ,
    \CTRL_PROG_DATA_reg[7]_1 ,
    \CTRL_PROG_DATA_reg[7]_2 ,
    \CTRL_PROG_DATA_reg[7]_3 ,
    \CTRL_PROG_DATA_reg[7]_4 ,
    SRAM_reg_1,
    SPI_GATE_ACTIVITY_sync_reg,
    SPI_GATE_ACTIVITY_sync_reg_0,
    SPI_GATE_ACTIVITY_sync_reg_1,
    SRAM_reg_1_0,
    SRAM_reg_1_1,
    SRAM_reg_1_2,
    \CTRL_SPI_ADDR_reg[10]_0 ,
    SRAM_reg_1_3,
    SRAM_reg_1_4,
    SRAM_reg_1_5,
    SRAM_reg_1_6,
    SRAM_reg_1_7,
    \CTRL_PROG_DATA_reg[8]_0 ,
    \CTRL_PROG_DATA_reg[9]_0 ,
    \CTRL_PROG_DATA_reg[2]_4 ,
    \CTRL_PROG_DATA_reg[3]_4 ,
    \CTRL_PROG_DATA_reg[12]_0 ,
    \CTRL_PROG_DATA_reg[13]_0 ,
    \CTRL_PROG_DATA_reg[14]_0 ,
    \CTRL_PROG_DATA_reg[15]_0 ,
    SRAM_reg_1_8,
    \CTRL_PROG_DATA_reg[8]_1 ,
    \CTRL_PROG_DATA_reg[9]_1 ,
    \CTRL_PROG_DATA_reg[9]_2 ,
    \CTRL_PROG_DATA_reg[10]_0 ,
    \CTRL_PROG_DATA_reg[10]_1 ,
    \CTRL_PROG_DATA_reg[11]_0 ,
    \CTRL_PROG_DATA_reg[3]_5 ,
    \CTRL_PROG_DATA_reg[12]_1 ,
    \CTRL_PROG_DATA_reg[12]_2 ,
    \CTRL_PROG_DATA_reg[13]_1 ,
    SRAM_reg_1_9,
    \CTRL_PROG_DATA_reg[15]_1 ,
    \CTRL_PROG_DATA_reg[15]_2 ,
    \CTRL_PROG_DATA_reg[14]_1 ,
    \CTRL_PROG_DATA_reg[15]_3 ,
    \CTRL_PROG_DATA_reg[0]_0 ,
    \CTRL_PROG_DATA_reg[1]_4 ,
    \CTRL_PROG_DATA_reg[2]_5 ,
    \CTRL_PROG_DATA_reg[3]_6 ,
    \CTRL_PROG_DATA_reg[4]_0 ,
    \CTRL_PROG_DATA_reg[5]_4 ,
    SRAM_reg_1_10,
    \CTRL_PROG_DATA_reg[7]_5 ,
    SRAM_reg_1_11,
    \CTRL_PROG_DATA_reg[1]_5 ,
    SRAM_reg_1_12,
    SRAM_reg_1_13,
    \CTRL_PROG_DATA_reg[4]_1 ,
    \CTRL_PROG_DATA_reg[5]_5 ,
    \CTRL_PROG_DATA_reg[6]_4 ,
    \CTRL_PROG_DATA_reg[7]_6 ,
    MISO,
    SPI_SYN_SIGN,
    SCK,
    RST,
    CTRL_SYNARRAY_ADDR,
    SPI_GATE_ACTIVITY_sync,
    \AEROUT_ADDR_reg[7] ,
    SCHED_DATA_OUT,
    CTRL_NEURMEM_ADDR,
    \spi_shift_reg_out_reg[12]_0 ,
    \spi_shift_reg_out_reg[12]_1 ,
    \spi_shift_reg_out_reg[13]_0 ,
    \spi_shift_reg_out_reg[14]_0 ,
    \spi_shift_reg_out_reg[15]_0 ,
    \spi_shift_reg_out_reg[16]_0 ,
    \spi_shift_reg_out_reg[17]_0 ,
    \spi_shift_reg_out_reg[18]_0 ,
    \spi_shift_reg_out_reg[19]_0 ,
    \spi_shift_reg_out_reg[13]_1 ,
    \spi_shift_reg_out_reg[14]_1 ,
    \spi_shift_reg_out_reg[15]_1 ,
    \spi_shift_reg_out_reg[16]_1 ,
    \spi_shift_reg_out_reg[17]_1 ,
    \spi_shift_reg_out_reg[18]_1 ,
    \spi_shift_reg_out_reg[19]_1 ,
    MOSI,
    AERIN_ADDR,
    \AEROUT_ADDR[7]_i_8 ,
    RST_sync,
    SPI_OPEN_LOOP_sync,
    \priority_reg[2]_rep__1 ,
    Qr,
    SRAM_reg_7,
    SRAM_reg_6,
    SRAM_reg_5,
    SRAM_reg_4,
    SRAM_reg_3,
    SRAM_reg_2,
    SRAM_reg_1_14,
    SRAM_reg_0,
    SRAM_reg_1_15,
    SRAM_reg_1_16,
    SRAM_reg_1_17,
    SRAM_reg_1_18);
  output CTRL_PROG_EVENT;
  output CTRL_READBACK_EVENT;
  output SPI_GATE_ACTIVITY;
  output SPI_OPEN_LOOP;
  output SPI_OUT_AER_MONITOR_EN;
  output SPI_AER_SRC_CTRL_nNEUR;
  output SPI_UPDATE_UNMAPPED_SYN;
  output SPI_PROPAGATE_UNMAPPED_SYN;
  output SPI_SDSP_ON_SYN_STIM;
  output [0:0]S;
  output [6:0]Q;
  output [14:0]\CTRL_SPI_ADDR_reg[14]_0 ;
  output [1:0]\CTRL_OP_CODE_reg[1]_0 ;
  output [0:0]SPI_OUT_AER_MONITOR_EN_reg_0;
  output [0:0]\SPI_MONITOR_NEUR_ADDR_reg[2]_0 ;
  output [7:0]\SPI_MONITOR_NEUR_ADDR_reg[7]_0 ;
  output [7:0]D;
  output SPI_SDSP_ON_SYN_STIM_reg_0;
  output \neur_cnt_reg[6] ;
  output AERIN_ADDR_1_sp_1;
  output \AERIN_ADDR[1]_0 ;
  output rst_priority;
  output [17:0]\SPI_BURST_TIMEREF_reg[17]_0 ;
  output [0:0]\SPI_BURST_TIMEREF_reg[19]_0 ;
  output [7:0]\CTRL_PROG_DATA_reg[7]_0 ;
  output \CTRL_PROG_DATA_reg[1]_0 ;
  output \CTRL_PROG_DATA_reg[1]_1 ;
  output \CTRL_PROG_DATA_reg[1]_2 ;
  output \CTRL_PROG_DATA_reg[1]_3 ;
  output \CTRL_PROG_DATA_reg[2]_0 ;
  output \CTRL_PROG_DATA_reg[2]_1 ;
  output \CTRL_PROG_DATA_reg[2]_2 ;
  output \CTRL_PROG_DATA_reg[2]_3 ;
  output \CTRL_PROG_DATA_reg[3]_0 ;
  output \CTRL_PROG_DATA_reg[3]_1 ;
  output \CTRL_PROG_DATA_reg[3]_2 ;
  output \CTRL_PROG_DATA_reg[3]_3 ;
  output \CTRL_PROG_DATA_reg[5]_0 ;
  output \CTRL_PROG_DATA_reg[5]_1 ;
  output \CTRL_PROG_DATA_reg[5]_2 ;
  output \CTRL_PROG_DATA_reg[5]_3 ;
  output \CTRL_PROG_DATA_reg[6]_0 ;
  output \CTRL_PROG_DATA_reg[6]_1 ;
  output \CTRL_PROG_DATA_reg[6]_2 ;
  output \CTRL_PROG_DATA_reg[6]_3 ;
  output \CTRL_PROG_DATA_reg[7]_1 ;
  output \CTRL_PROG_DATA_reg[7]_2 ;
  output \CTRL_PROG_DATA_reg[7]_3 ;
  output \CTRL_PROG_DATA_reg[7]_4 ;
  output [75:0]SRAM_reg_1;
  output SPI_GATE_ACTIVITY_sync_reg;
  output SPI_GATE_ACTIVITY_sync_reg_0;
  output SPI_GATE_ACTIVITY_sync_reg_1;
  output SRAM_reg_1_0;
  output SRAM_reg_1_1;
  output SRAM_reg_1_2;
  output \CTRL_SPI_ADDR_reg[10]_0 ;
  output SRAM_reg_1_3;
  output SRAM_reg_1_4;
  output SRAM_reg_1_5;
  output SRAM_reg_1_6;
  output SRAM_reg_1_7;
  output \CTRL_PROG_DATA_reg[8]_0 ;
  output \CTRL_PROG_DATA_reg[9]_0 ;
  output \CTRL_PROG_DATA_reg[2]_4 ;
  output \CTRL_PROG_DATA_reg[3]_4 ;
  output \CTRL_PROG_DATA_reg[12]_0 ;
  output \CTRL_PROG_DATA_reg[13]_0 ;
  output \CTRL_PROG_DATA_reg[14]_0 ;
  output \CTRL_PROG_DATA_reg[15]_0 ;
  output SRAM_reg_1_8;
  output \CTRL_PROG_DATA_reg[8]_1 ;
  output \CTRL_PROG_DATA_reg[9]_1 ;
  output \CTRL_PROG_DATA_reg[9]_2 ;
  output \CTRL_PROG_DATA_reg[10]_0 ;
  output \CTRL_PROG_DATA_reg[10]_1 ;
  output \CTRL_PROG_DATA_reg[11]_0 ;
  output \CTRL_PROG_DATA_reg[3]_5 ;
  output \CTRL_PROG_DATA_reg[12]_1 ;
  output \CTRL_PROG_DATA_reg[12]_2 ;
  output \CTRL_PROG_DATA_reg[13]_1 ;
  output SRAM_reg_1_9;
  output \CTRL_PROG_DATA_reg[15]_1 ;
  output \CTRL_PROG_DATA_reg[15]_2 ;
  output \CTRL_PROG_DATA_reg[14]_1 ;
  output \CTRL_PROG_DATA_reg[15]_3 ;
  output \CTRL_PROG_DATA_reg[0]_0 ;
  output \CTRL_PROG_DATA_reg[1]_4 ;
  output \CTRL_PROG_DATA_reg[2]_5 ;
  output \CTRL_PROG_DATA_reg[3]_6 ;
  output \CTRL_PROG_DATA_reg[4]_0 ;
  output \CTRL_PROG_DATA_reg[5]_4 ;
  output SRAM_reg_1_10;
  output \CTRL_PROG_DATA_reg[7]_5 ;
  output SRAM_reg_1_11;
  output \CTRL_PROG_DATA_reg[1]_5 ;
  output SRAM_reg_1_12;
  output SRAM_reg_1_13;
  output \CTRL_PROG_DATA_reg[4]_1 ;
  output \CTRL_PROG_DATA_reg[5]_5 ;
  output \CTRL_PROG_DATA_reg[6]_4 ;
  output \CTRL_PROG_DATA_reg[7]_6 ;
  output MISO;
  output [255:0]SPI_SYN_SIGN;
  input SCK;
  input RST;
  input [0:0]CTRL_SYNARRAY_ADDR;
  input SPI_GATE_ACTIVITY_sync;
  input \AEROUT_ADDR_reg[7] ;
  input [0:0]SCHED_DATA_OUT;
  input [0:0]CTRL_NEURMEM_ADDR;
  input \spi_shift_reg_out_reg[12]_0 ;
  input \spi_shift_reg_out_reg[12]_1 ;
  input \spi_shift_reg_out_reg[13]_0 ;
  input \spi_shift_reg_out_reg[14]_0 ;
  input \spi_shift_reg_out_reg[15]_0 ;
  input \spi_shift_reg_out_reg[16]_0 ;
  input \spi_shift_reg_out_reg[17]_0 ;
  input \spi_shift_reg_out_reg[18]_0 ;
  input \spi_shift_reg_out_reg[19]_0 ;
  input \spi_shift_reg_out_reg[13]_1 ;
  input \spi_shift_reg_out_reg[14]_1 ;
  input \spi_shift_reg_out_reg[15]_1 ;
  input \spi_shift_reg_out_reg[16]_1 ;
  input \spi_shift_reg_out_reg[17]_1 ;
  input \spi_shift_reg_out_reg[18]_1 ;
  input \spi_shift_reg_out_reg[19]_1 ;
  input MOSI;
  input [1:0]AERIN_ADDR;
  input [7:0]\AEROUT_ADDR[7]_i_8 ;
  input RST_sync;
  input SPI_OPEN_LOOP_sync;
  input [1:0]\priority_reg[2]_rep__1 ;
  input [31:0]Qr;
  input [0:0]SRAM_reg_7;
  input SRAM_reg_6;
  input SRAM_reg_5;
  input SRAM_reg_4;
  input SRAM_reg_3;
  input SRAM_reg_2;
  input SRAM_reg_1_14;
  input SRAM_reg_0;
  input [110:0]SRAM_reg_1_15;
  input SRAM_reg_1_16;
  input SRAM_reg_1_17;
  input SRAM_reg_1_18;

  wire [1:0]AERIN_ADDR;
  wire \AERIN_ADDR[1]_0 ;
  wire AERIN_ADDR_1_sn_1;
  wire \AEROUT_ADDR[7]_i_28_n_0 ;
  wire \AEROUT_ADDR[7]_i_29_n_0 ;
  wire [7:0]\AEROUT_ADDR[7]_i_8 ;
  wire \AEROUT_ADDR_reg[7] ;
  wire [0:0]CTRL_NEURMEM_ADDR;
  wire \CTRL_OP_CODE[1]_i_1_n_0 ;
  wire [1:0]\CTRL_OP_CODE_reg[1]_0 ;
  wire [15:8]CTRL_PROG_DATA;
  wire \CTRL_PROG_DATA[15]_i_1_n_0 ;
  wire \CTRL_PROG_DATA_reg[0]_0 ;
  wire \CTRL_PROG_DATA_reg[10]_0 ;
  wire \CTRL_PROG_DATA_reg[10]_1 ;
  wire \CTRL_PROG_DATA_reg[11]_0 ;
  wire \CTRL_PROG_DATA_reg[12]_0 ;
  wire \CTRL_PROG_DATA_reg[12]_1 ;
  wire \CTRL_PROG_DATA_reg[12]_2 ;
  wire \CTRL_PROG_DATA_reg[13]_0 ;
  wire \CTRL_PROG_DATA_reg[13]_1 ;
  wire \CTRL_PROG_DATA_reg[14]_0 ;
  wire \CTRL_PROG_DATA_reg[14]_1 ;
  wire \CTRL_PROG_DATA_reg[15]_0 ;
  wire \CTRL_PROG_DATA_reg[15]_1 ;
  wire \CTRL_PROG_DATA_reg[15]_2 ;
  wire \CTRL_PROG_DATA_reg[15]_3 ;
  wire \CTRL_PROG_DATA_reg[1]_0 ;
  wire \CTRL_PROG_DATA_reg[1]_1 ;
  wire \CTRL_PROG_DATA_reg[1]_2 ;
  wire \CTRL_PROG_DATA_reg[1]_3 ;
  wire \CTRL_PROG_DATA_reg[1]_4 ;
  wire \CTRL_PROG_DATA_reg[1]_5 ;
  wire \CTRL_PROG_DATA_reg[2]_0 ;
  wire \CTRL_PROG_DATA_reg[2]_1 ;
  wire \CTRL_PROG_DATA_reg[2]_2 ;
  wire \CTRL_PROG_DATA_reg[2]_3 ;
  wire \CTRL_PROG_DATA_reg[2]_4 ;
  wire \CTRL_PROG_DATA_reg[2]_5 ;
  wire \CTRL_PROG_DATA_reg[3]_0 ;
  wire \CTRL_PROG_DATA_reg[3]_1 ;
  wire \CTRL_PROG_DATA_reg[3]_2 ;
  wire \CTRL_PROG_DATA_reg[3]_3 ;
  wire \CTRL_PROG_DATA_reg[3]_4 ;
  wire \CTRL_PROG_DATA_reg[3]_5 ;
  wire \CTRL_PROG_DATA_reg[3]_6 ;
  wire \CTRL_PROG_DATA_reg[4]_0 ;
  wire \CTRL_PROG_DATA_reg[4]_1 ;
  wire \CTRL_PROG_DATA_reg[5]_0 ;
  wire \CTRL_PROG_DATA_reg[5]_1 ;
  wire \CTRL_PROG_DATA_reg[5]_2 ;
  wire \CTRL_PROG_DATA_reg[5]_3 ;
  wire \CTRL_PROG_DATA_reg[5]_4 ;
  wire \CTRL_PROG_DATA_reg[5]_5 ;
  wire \CTRL_PROG_DATA_reg[6]_0 ;
  wire \CTRL_PROG_DATA_reg[6]_1 ;
  wire \CTRL_PROG_DATA_reg[6]_2 ;
  wire \CTRL_PROG_DATA_reg[6]_3 ;
  wire \CTRL_PROG_DATA_reg[6]_4 ;
  wire [7:0]\CTRL_PROG_DATA_reg[7]_0 ;
  wire \CTRL_PROG_DATA_reg[7]_1 ;
  wire \CTRL_PROG_DATA_reg[7]_2 ;
  wire \CTRL_PROG_DATA_reg[7]_3 ;
  wire \CTRL_PROG_DATA_reg[7]_4 ;
  wire \CTRL_PROG_DATA_reg[7]_5 ;
  wire \CTRL_PROG_DATA_reg[7]_6 ;
  wire \CTRL_PROG_DATA_reg[8]_0 ;
  wire \CTRL_PROG_DATA_reg[8]_1 ;
  wire \CTRL_PROG_DATA_reg[9]_0 ;
  wire \CTRL_PROG_DATA_reg[9]_1 ;
  wire \CTRL_PROG_DATA_reg[9]_2 ;
  wire CTRL_PROG_EVENT;
  wire CTRL_PROG_EVENT_i_1_n_0;
  wire CTRL_PROG_EVENT_i_3_n_0;
  wire CTRL_PROG_EVENT_i_4_n_0;
  wire CTRL_READBACK_EVENT;
  wire CTRL_READBACK_EVENT_i_1_n_0;
  wire [15:15]CTRL_SPI_ADDR;
  wire \CTRL_SPI_ADDR_reg[10]_0 ;
  wire [14:0]\CTRL_SPI_ADDR_reg[14]_0 ;
  wire [0:0]CTRL_SYNARRAY_ADDR;
  wire [7:0]D;
  wire MISO;
  wire MOSI;
  wire [6:0]Q;
  wire [31:0]Qr;
  wire RST;
  wire RST_sync;
  wire [0:0]S;
  wire [0:0]SCHED_DATA_OUT;
  wire SCK;
  wire SPI_AER_SRC_CTRL_nNEUR;
  wire SPI_AER_SRC_CTRL_nNEUR_i_1_n_0;
  wire SPI_AER_SRC_CTRL_nNEUR_i_2_n_0;
  wire SPI_AER_SRC_CTRL_nNEUR_i_3_n_0;
  wire SPI_AER_SRC_CTRL_nNEUR_i_4_n_0;
  wire [19:18]SPI_BURST_TIMEREF;
  wire SPI_BURST_TIMEREF0;
  wire [17:0]\SPI_BURST_TIMEREF_reg[17]_0 ;
  wire [0:0]\SPI_BURST_TIMEREF_reg[19]_0 ;
  wire SPI_GATE_ACTIVITY;
  wire SPI_GATE_ACTIVITY_i_1_n_0;
  wire SPI_GATE_ACTIVITY_sync;
  wire SPI_GATE_ACTIVITY_sync_reg;
  wire SPI_GATE_ACTIVITY_sync_reg_0;
  wire SPI_GATE_ACTIVITY_sync_reg_1;
  wire SPI_MONITOR_NEUR_ADDR0;
  wire \SPI_MONITOR_NEUR_ADDR[7]_i_2_n_0 ;
  wire \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0 ;
  wire \SPI_MONITOR_NEUR_ADDR[7]_i_4_n_0 ;
  wire \SPI_MONITOR_NEUR_ADDR[7]_i_5_n_0 ;
  wire [0:0]\SPI_MONITOR_NEUR_ADDR_reg[2]_0 ;
  wire [7:0]\SPI_MONITOR_NEUR_ADDR_reg[7]_0 ;
  wire [7:7]SPI_MONITOR_SYN_ADDR;
  wire SPI_MONITOR_SYN_ADDR0;
  wire \SPI_MONITOR_SYN_ADDR[7]_i_2_n_0 ;
  wire SPI_OPEN_LOOP;
  wire SPI_OPEN_LOOP_i_1_n_0;
  wire SPI_OPEN_LOOP_sync;
  wire SPI_OUT_AER_MONITOR_EN;
  wire SPI_OUT_AER_MONITOR_EN_i_1_n_0;
  wire SPI_OUT_AER_MONITOR_EN_i_2_n_0;
  wire [0:0]SPI_OUT_AER_MONITOR_EN_reg_0;
  wire SPI_PROPAGATE_UNMAPPED_SYN;
  wire SPI_PROPAGATE_UNMAPPED_SYN_i_1_n_0;
  wire SPI_PROPAGATE_UNMAPPED_SYN_i_2_n_0;
  wire SPI_SDSP_ON_SYN_STIM;
  wire SPI_SDSP_ON_SYN_STIM_i_1_n_0;
  wire SPI_SDSP_ON_SYN_STIM_i_2_n_0;
  wire SPI_SDSP_ON_SYN_STIM_reg_0;
  wire [255:0]SPI_SYN_SIGN;
  wire SPI_UPDATE_UNMAPPED_SYN;
  wire SPI_UPDATE_UNMAPPED_SYN_i_1_n_0;
  wire SPI_UPDATE_UNMAPPED_SYN_i_2_n_0;
  wire SRAM_reg_0;
  wire SRAM_reg_0_i_48__0_n_0;
  wire SRAM_reg_0_i_77__0_n_0;
  wire SRAM_reg_0_i_78__0_n_0;
  wire SRAM_reg_0_i_79__0_n_0;
  wire SRAM_reg_0_i_80__0_n_0;
  wire SRAM_reg_0_i_81__0_n_0;
  wire SRAM_reg_0_i_82__0_n_0;
  wire SRAM_reg_0_i_83__0_n_0;
  wire SRAM_reg_0_i_84__0_n_0;
  wire SRAM_reg_0_i_85_n_0;
  wire SRAM_reg_0_i_86__0_n_0;
  wire SRAM_reg_0_i_87__0_n_0;
  wire SRAM_reg_0_i_88__0_n_0;
  wire SRAM_reg_0_i_89__0_n_0;
  wire SRAM_reg_0_i_90__0_n_0;
  wire SRAM_reg_0_i_95__0_n_0;
  wire [75:0]SRAM_reg_1;
  wire SRAM_reg_1_0;
  wire SRAM_reg_1_1;
  wire SRAM_reg_1_10;
  wire SRAM_reg_1_11;
  wire SRAM_reg_1_12;
  wire SRAM_reg_1_13;
  wire SRAM_reg_1_14;
  wire [110:0]SRAM_reg_1_15;
  wire SRAM_reg_1_16;
  wire SRAM_reg_1_17;
  wire SRAM_reg_1_18;
  wire SRAM_reg_1_2;
  wire SRAM_reg_1_3;
  wire SRAM_reg_1_4;
  wire SRAM_reg_1_5;
  wire SRAM_reg_1_6;
  wire SRAM_reg_1_7;
  wire SRAM_reg_1_8;
  wire SRAM_reg_1_9;
  wire SRAM_reg_1_i_126_n_0;
  wire SRAM_reg_1_i_127_n_0;
  wire SRAM_reg_1_i_128_n_0;
  wire SRAM_reg_1_i_129_n_0;
  wire SRAM_reg_1_i_173_n_0;
  wire SRAM_reg_1_i_181_n_0;
  wire SRAM_reg_1_i_189_n_0;
  wire SRAM_reg_1_i_198_n_0;
  wire SRAM_reg_1_i_209_n_0;
  wire SRAM_reg_1_i_210_n_0;
  wire SRAM_reg_1_i_230_n_0;
  wire SRAM_reg_1_i_60_n_0;
  wire SRAM_reg_1_i_62_n_0;
  wire SRAM_reg_2;
  wire SRAM_reg_2_i_12_n_0;
  wire SRAM_reg_3;
  wire SRAM_reg_4;
  wire SRAM_reg_4_i_12_n_0;
  wire SRAM_reg_5;
  wire SRAM_reg_6;
  wire SRAM_reg_6_i_12_n_0;
  wire [0:0]SRAM_reg_7;
  wire empty_i_11__28_n_0;
  wire empty_i_12__16_n_0;
  wire empty_i_13__15_n_0;
  wire empty_i_6__54_n_0;
  wire empty_i_7__53_n_0;
  wire \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ;
  wire \genblk1[0].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[10].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[11].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[12].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[13].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ;
  wire \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ;
  wire \genblk1[14].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[15].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[1].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ;
  wire \genblk1[2].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[3].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[4].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[5].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[6].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[7].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[8].SPI_SYN_SIGN_reg0 ;
  wire \genblk1[9].SPI_SYN_SIGN_reg0 ;
  wire \neur_cnt_reg[6] ;
  wire [16:1]p_0_in;
  wire p_0_in19_in;
  wire [19:13]p_0_in__0;
  wire [15:0]p_1_in;
  wire p_1_in15_in;
  wire p_1_in18_in;
  wire p_1_in20_in;
  wire p_1_in22_in;
  wire [1:0]\priority_reg[2]_rep__1 ;
  wire rst_priority;
  wire \spi_addr[19]_i_1_n_0 ;
  wire \spi_addr_reg_n_0_[0] ;
  wire \spi_addr_reg_n_0_[10] ;
  wire \spi_addr_reg_n_0_[11] ;
  wire \spi_addr_reg_n_0_[12] ;
  wire \spi_addr_reg_n_0_[13] ;
  wire \spi_addr_reg_n_0_[14] ;
  wire \spi_addr_reg_n_0_[15] ;
  wire \spi_addr_reg_n_0_[16] ;
  wire \spi_addr_reg_n_0_[17] ;
  wire \spi_addr_reg_n_0_[1] ;
  wire \spi_addr_reg_n_0_[2] ;
  wire \spi_addr_reg_n_0_[3] ;
  wire \spi_addr_reg_n_0_[4] ;
  wire \spi_addr_reg_n_0_[5] ;
  wire \spi_addr_reg_n_0_[6] ;
  wire \spi_addr_reg_n_0_[7] ;
  wire \spi_addr_reg_n_0_[8] ;
  wire \spi_addr_reg_n_0_[9] ;
  wire [5:0]spi_cnt;
  wire \spi_cnt_reg_n_0_[0] ;
  wire \spi_cnt_reg_n_0_[1] ;
  wire \spi_cnt_reg_n_0_[2] ;
  wire \spi_cnt_reg_n_0_[3] ;
  wire \spi_cnt_reg_n_0_[4] ;
  wire \spi_cnt_reg_n_0_[5] ;
  wire \spi_shift_reg_in_reg_n_0_[16] ;
  wire \spi_shift_reg_in_reg_n_0_[17] ;
  wire spi_shift_reg_out1;
  wire spi_shift_reg_out123_out;
  wire \spi_shift_reg_out[12]_i_1_n_0 ;
  wire \spi_shift_reg_out[13]_i_1_n_0 ;
  wire \spi_shift_reg_out[13]_i_2_n_0 ;
  wire \spi_shift_reg_out[14]_i_1_n_0 ;
  wire \spi_shift_reg_out[14]_i_2_n_0 ;
  wire \spi_shift_reg_out[15]_i_1_n_0 ;
  wire \spi_shift_reg_out[15]_i_2_n_0 ;
  wire \spi_shift_reg_out[16]_i_1_n_0 ;
  wire \spi_shift_reg_out[16]_i_2_n_0 ;
  wire \spi_shift_reg_out[17]_i_1_n_0 ;
  wire \spi_shift_reg_out[17]_i_2_n_0 ;
  wire \spi_shift_reg_out[18]_i_1_n_0 ;
  wire \spi_shift_reg_out[18]_i_2_n_0 ;
  wire \spi_shift_reg_out[19]_i_12_n_0 ;
  wire \spi_shift_reg_out[19]_i_1_n_0 ;
  wire \spi_shift_reg_out[19]_i_2_n_0 ;
  wire \spi_shift_reg_out[19]_i_4_n_0 ;
  wire \spi_shift_reg_out[19]_i_5_n_0 ;
  wire \spi_shift_reg_out[19]_i_6_n_0 ;
  wire \spi_shift_reg_out_reg[12]_0 ;
  wire \spi_shift_reg_out_reg[12]_1 ;
  wire \spi_shift_reg_out_reg[13]_0 ;
  wire \spi_shift_reg_out_reg[13]_1 ;
  wire \spi_shift_reg_out_reg[14]_0 ;
  wire \spi_shift_reg_out_reg[14]_1 ;
  wire \spi_shift_reg_out_reg[15]_0 ;
  wire \spi_shift_reg_out_reg[15]_1 ;
  wire \spi_shift_reg_out_reg[16]_0 ;
  wire \spi_shift_reg_out_reg[16]_1 ;
  wire \spi_shift_reg_out_reg[17]_0 ;
  wire \spi_shift_reg_out_reg[17]_1 ;
  wire \spi_shift_reg_out_reg[18]_0 ;
  wire \spi_shift_reg_out_reg[18]_1 ;
  wire \spi_shift_reg_out_reg[19]_0 ;
  wire \spi_shift_reg_out_reg[19]_1 ;
  wire \synapse_state_samp[0]_i_2_n_0 ;
  wire \synapse_state_samp[0]_i_3_n_0 ;

  assign AERIN_ADDR_1_sp_1 = AERIN_ADDR_1_sn_1;
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \AEROUT_ADDR[7]_i_15 
       (.I0(\AEROUT_ADDR[7]_i_28_n_0 ),
        .I1(\AEROUT_ADDR[7]_i_29_n_0 ),
        .I2(\AEROUT_ADDR[7]_i_8 [6]),
        .I3(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [6]),
        .I4(\AEROUT_ADDR[7]_i_8 [7]),
        .I5(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [7]),
        .O(\neur_cnt_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \AEROUT_ADDR[7]_i_2 
       (.I0(\AEROUT_ADDR_reg[7] ),
        .I1(SPI_OUT_AER_MONITOR_EN),
        .I2(SCHED_DATA_OUT),
        .I3(SPI_AER_SRC_CTRL_nNEUR),
        .I4(CTRL_NEURMEM_ADDR),
        .O(SPI_OUT_AER_MONITOR_EN_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \AEROUT_ADDR[7]_i_28 
       (.I0(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [0]),
        .I1(\AEROUT_ADDR[7]_i_8 [0]),
        .I2(\AEROUT_ADDR[7]_i_8 [1]),
        .I3(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [1]),
        .I4(\AEROUT_ADDR[7]_i_8 [2]),
        .I5(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [2]),
        .O(\AEROUT_ADDR[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \AEROUT_ADDR[7]_i_29 
       (.I0(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [3]),
        .I1(\AEROUT_ADDR[7]_i_8 [3]),
        .I2(\AEROUT_ADDR[7]_i_8 [4]),
        .I3(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [4]),
        .I4(\AEROUT_ADDR[7]_i_8 [5]),
        .I5(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [5]),
        .O(\AEROUT_ADDR[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \CTRL_OP_CODE[1]_i_1 
       (.I0(p_1_in22_in),
        .I1(p_0_in19_in),
        .I2(p_1_in20_in),
        .O(\CTRL_OP_CODE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \CTRL_OP_CODE[1]_i_2 
       (.I0(\spi_cnt_reg_n_0_[3] ),
        .I1(\spi_cnt_reg_n_0_[2] ),
        .I2(\spi_cnt_reg_n_0_[1] ),
        .I3(\spi_cnt_reg_n_0_[0] ),
        .I4(\spi_cnt_reg_n_0_[4] ),
        .I5(\spi_cnt_reg_n_0_[5] ),
        .O(p_0_in19_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_OP_CODE_reg[0] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(\spi_shift_reg_in_reg_n_0_[16] ),
        .Q(\CTRL_OP_CODE_reg[1]_0 [0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_OP_CODE_reg[1] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(\spi_shift_reg_in_reg_n_0_[17] ),
        .Q(\CTRL_OP_CODE_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[0]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[1]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[10]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[11]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[11]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[12]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[12]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[13]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[13]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[14]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[14]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[15]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \CTRL_PROG_DATA[15]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(CTRL_PROG_EVENT_i_3_n_0),
        .I3(p_1_in15_in),
        .O(\CTRL_PROG_DATA[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[15]_i_2 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[16]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[1]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[2]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[2]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[3]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[3]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[4]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[4]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[5]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[5]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[6]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[6]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[7]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[7]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[8]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[8]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[9]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \CTRL_PROG_DATA[9]_i_1 
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_0_in[10]),
        .O(p_1_in[9]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[0] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[0]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[10] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[10]),
        .Q(CTRL_PROG_DATA[10]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[11] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[11]),
        .Q(CTRL_PROG_DATA[11]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[12] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[12]),
        .Q(CTRL_PROG_DATA[12]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[13] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[13]),
        .Q(CTRL_PROG_DATA[13]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[14] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[14]),
        .Q(CTRL_PROG_DATA[14]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[15] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[15]),
        .Q(CTRL_PROG_DATA[15]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[1] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[1]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[2] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[2]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[3] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[3]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[4] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[4]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [4]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[5] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[5]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [5]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[6] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[6]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [6]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[7] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[7]),
        .Q(\CTRL_PROG_DATA_reg[7]_0 [7]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[8] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[8]),
        .Q(CTRL_PROG_DATA[8]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_PROG_DATA_reg[9] 
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in[9]),
        .Q(CTRL_PROG_DATA[9]));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    CTRL_PROG_EVENT_i_1
       (.I0(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .I1(spi_shift_reg_out1),
        .I2(p_1_in15_in),
        .I3(CTRL_PROG_EVENT_i_3_n_0),
        .I4(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I5(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(CTRL_PROG_EVENT_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    CTRL_PROG_EVENT_i_2
       (.I0(\spi_cnt_reg_n_0_[2] ),
        .I1(\spi_cnt_reg_n_0_[3] ),
        .I2(p_1_in18_in),
        .I3(CTRL_PROG_EVENT_i_4_n_0),
        .I4(\spi_cnt_reg_n_0_[4] ),
        .I5(\spi_cnt_reg_n_0_[5] ),
        .O(spi_shift_reg_out1));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    CTRL_PROG_EVENT_i_3
       (.I0(\spi_cnt_reg_n_0_[5] ),
        .I1(\spi_cnt_reg_n_0_[4] ),
        .I2(\spi_cnt_reg_n_0_[2] ),
        .I3(\spi_cnt_reg_n_0_[3] ),
        .I4(\spi_cnt_reg_n_0_[0] ),
        .I5(\spi_cnt_reg_n_0_[1] ),
        .O(CTRL_PROG_EVENT_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h7)) 
    CTRL_PROG_EVENT_i_4
       (.I0(\spi_cnt_reg_n_0_[1] ),
        .I1(\spi_cnt_reg_n_0_[0] ),
        .O(CTRL_PROG_EVENT_i_4_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    CTRL_PROG_EVENT_reg
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(CTRL_PROG_EVENT_i_1_n_0),
        .Q(CTRL_PROG_EVENT));
  LUT3 #(
    .INIT(8'hE0)) 
    CTRL_READBACK_EVENT_i_1
       (.I0(\spi_shift_reg_in_reg_n_0_[16] ),
        .I1(\spi_shift_reg_in_reg_n_0_[17] ),
        .I2(spi_shift_reg_out123_out),
        .O(CTRL_READBACK_EVENT_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    CTRL_READBACK_EVENT_i_2
       (.I0(p_1_in22_in),
        .I1(\spi_cnt_reg_n_0_[5] ),
        .I2(\spi_cnt_reg_n_0_[4] ),
        .I3(CTRL_PROG_EVENT_i_4_n_0),
        .I4(\spi_cnt_reg_n_0_[2] ),
        .I5(\spi_cnt_reg_n_0_[3] ),
        .O(spi_shift_reg_out123_out));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    CTRL_READBACK_EVENT_reg
       (.C(SCK),
        .CE(\CTRL_PROG_DATA[15]_i_1_n_0 ),
        .CLR(RST),
        .D(CTRL_READBACK_EVENT_i_1_n_0),
        .Q(CTRL_READBACK_EVENT));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[0] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[1]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[10] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[11]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [10]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[11] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[12]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [11]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[12] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[13]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [12]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[13] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[14]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [13]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[14] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[15]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [14]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[15] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[16]),
        .Q(CTRL_SPI_ADDR));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[1] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[2]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[2] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[3]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[3] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[4]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[4] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[5]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [4]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[5] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[6]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [5]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[6] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[7]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [6]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[7] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[8]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [7]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[8] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[9]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [8]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \CTRL_SPI_ADDR_reg[9] 
       (.C(SCK),
        .CE(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[10]),
        .Q(\CTRL_SPI_ADDR_reg[14]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    SPI_AER_SRC_CTRL_nNEUR_i_1
       (.I0(MOSI),
        .I1(SPI_AER_SRC_CTRL_nNEUR_i_2_n_0),
        .I2(SPI_AER_SRC_CTRL_nNEUR_i_3_n_0),
        .I3(SPI_AER_SRC_CTRL_nNEUR_i_4_n_0),
        .I4(\SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0 ),
        .I5(SPI_AER_SRC_CTRL_nNEUR),
        .O(SPI_AER_SRC_CTRL_nNEUR_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    SPI_AER_SRC_CTRL_nNEUR_i_2
       (.I0(\spi_addr_reg_n_0_[5] ),
        .I1(\spi_addr_reg_n_0_[7] ),
        .I2(\spi_addr_reg_n_0_[6] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .O(SPI_AER_SRC_CTRL_nNEUR_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SPI_AER_SRC_CTRL_nNEUR_i_3
       (.I0(\spi_addr_reg_n_0_[3] ),
        .I1(\spi_addr_reg_n_0_[4] ),
        .O(SPI_AER_SRC_CTRL_nNEUR_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h7)) 
    SPI_AER_SRC_CTRL_nNEUR_i_4
       (.I0(\spi_addr_reg_n_0_[1] ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .O(SPI_AER_SRC_CTRL_nNEUR_i_4_n_0));
  FDRE SPI_AER_SRC_CTRL_nNEUR_reg
       (.C(SCK),
        .CE(1'b1),
        .D(SPI_AER_SRC_CTRL_nNEUR_i_1_n_0),
        .Q(SPI_AER_SRC_CTRL_nNEUR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \SPI_BURST_TIMEREF[19]_i_1 
       (.I0(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\spi_addr_reg_n_0_[3] ),
        .I5(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ),
        .O(SPI_BURST_TIMEREF0));
  FDRE \SPI_BURST_TIMEREF_reg[0] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(MOSI),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [0]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[10] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[10]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [10]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[11] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[11]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [11]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[12] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[12]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [12]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[13] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[13]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [13]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[14] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[14]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [14]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[15] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[15]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [15]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[16] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[16]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [16]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[17] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(\spi_shift_reg_in_reg_n_0_[16] ),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [17]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[18] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(\spi_shift_reg_in_reg_n_0_[17] ),
        .Q(SPI_BURST_TIMEREF[18]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[19] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_1_in20_in),
        .Q(SPI_BURST_TIMEREF[19]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[1] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[1]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [1]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[2] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[2]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [2]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[3] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[3]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [3]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[4] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[4]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [4]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[5] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[5]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [5]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[6] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[6]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [6]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[7] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[7]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [7]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[8] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[8]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [8]),
        .R(1'b0));
  FDRE \SPI_BURST_TIMEREF_reg[9] 
       (.C(SCK),
        .CE(SPI_BURST_TIMEREF0),
        .D(p_0_in[9]),
        .Q(\SPI_BURST_TIMEREF_reg[17]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    SPI_GATE_ACTIVITY_i_1
       (.I0(MOSI),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[3] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .I5(SPI_GATE_ACTIVITY),
        .O(SPI_GATE_ACTIVITY_i_1_n_0));
  FDRE SPI_GATE_ACTIVITY_reg
       (.C(SCK),
        .CE(1'b1),
        .D(SPI_GATE_ACTIVITY_i_1_n_0),
        .Q(SPI_GATE_ACTIVITY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \SPI_MONITOR_NEUR_ADDR[7]_i_1 
       (.I0(\SPI_MONITOR_NEUR_ADDR[7]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[4] ),
        .I2(\spi_addr_reg_n_0_[3] ),
        .I3(\spi_addr_reg_n_0_[0] ),
        .I4(\spi_addr_reg_n_0_[2] ),
        .I5(\SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0 ),
        .O(SPI_MONITOR_NEUR_ADDR0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SPI_MONITOR_NEUR_ADDR[7]_i_2 
       (.I0(\spi_addr_reg_n_0_[5] ),
        .I1(\spi_addr_reg_n_0_[7] ),
        .I2(\spi_addr_reg_n_0_[6] ),
        .I3(\spi_addr_reg_n_0_[1] ),
        .O(\SPI_MONITOR_NEUR_ADDR[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \SPI_MONITOR_NEUR_ADDR[7]_i_3 
       (.I0(\SPI_MONITOR_NEUR_ADDR[7]_i_4_n_0 ),
        .I1(\SPI_MONITOR_NEUR_ADDR[7]_i_5_n_0 ),
        .I2(\spi_addr_reg_n_0_[17] ),
        .I3(\spi_addr_reg_n_0_[16] ),
        .I4(CTRL_PROG_EVENT_i_3_n_0),
        .O(\SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SPI_MONITOR_NEUR_ADDR[7]_i_4 
       (.I0(\spi_addr_reg_n_0_[8] ),
        .I1(\spi_addr_reg_n_0_[9] ),
        .I2(\spi_addr_reg_n_0_[10] ),
        .I3(\spi_addr_reg_n_0_[11] ),
        .O(\SPI_MONITOR_NEUR_ADDR[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SPI_MONITOR_NEUR_ADDR[7]_i_5 
       (.I0(\spi_addr_reg_n_0_[12] ),
        .I1(\spi_addr_reg_n_0_[13] ),
        .I2(\spi_addr_reg_n_0_[15] ),
        .I3(\spi_addr_reg_n_0_[14] ),
        .O(\SPI_MONITOR_NEUR_ADDR[7]_i_5_n_0 ));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[0] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(MOSI),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[1] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(p_0_in[1]),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[2] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(p_0_in[2]),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[3] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(p_0_in[3]),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[4] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(p_0_in[4]),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[5] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(p_0_in[5]),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[6] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(p_0_in[6]),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \SPI_MONITOR_NEUR_ADDR_reg[7] 
       (.C(SCK),
        .CE(SPI_MONITOR_NEUR_ADDR0),
        .D(p_0_in[7]),
        .Q(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \SPI_MONITOR_SYN_ADDR[7]_i_1 
       (.I0(\SPI_MONITOR_SYN_ADDR[7]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[2] ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(\spi_addr_reg_n_0_[4] ),
        .I4(\spi_addr_reg_n_0_[3] ),
        .I5(\SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0 ),
        .O(SPI_MONITOR_SYN_ADDR0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SPI_MONITOR_SYN_ADDR[7]_i_2 
       (.I0(\spi_addr_reg_n_0_[5] ),
        .I1(\spi_addr_reg_n_0_[7] ),
        .I2(\spi_addr_reg_n_0_[6] ),
        .I3(\spi_addr_reg_n_0_[0] ),
        .O(\SPI_MONITOR_SYN_ADDR[7]_i_2_n_0 ));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[0] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(MOSI),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[1] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[2] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[3] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[4] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[5] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[6] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SPI_MONITOR_SYN_ADDR_reg[7] 
       (.C(SCK),
        .CE(SPI_MONITOR_SYN_ADDR0),
        .D(p_0_in[7]),
        .Q(SPI_MONITOR_SYN_ADDR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    SPI_OPEN_LOOP_i_1
       (.I0(MOSI),
        .I1(\spi_addr_reg_n_0_[3] ),
        .I2(\spi_addr_reg_n_0_[2] ),
        .I3(\spi_addr_reg_n_0_[0] ),
        .I4(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .I5(SPI_OPEN_LOOP),
        .O(SPI_OPEN_LOOP_i_1_n_0));
  FDRE SPI_OPEN_LOOP_reg
       (.C(SCK),
        .CE(1'b1),
        .D(SPI_OPEN_LOOP_i_1_n_0),
        .Q(SPI_OPEN_LOOP),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    SPI_OUT_AER_MONITOR_EN_i_1
       (.I0(MOSI),
        .I1(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(SPI_OUT_AER_MONITOR_EN_i_2_n_0),
        .I4(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ),
        .I5(SPI_OUT_AER_MONITOR_EN),
        .O(SPI_OUT_AER_MONITOR_EN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SPI_OUT_AER_MONITOR_EN_i_2
       (.I0(\spi_addr_reg_n_0_[2] ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[3] ),
        .O(SPI_OUT_AER_MONITOR_EN_i_2_n_0));
  FDRE SPI_OUT_AER_MONITOR_EN_reg
       (.C(SCK),
        .CE(1'b1),
        .D(SPI_OUT_AER_MONITOR_EN_i_1_n_0),
        .Q(SPI_OUT_AER_MONITOR_EN),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    SPI_PROPAGATE_UNMAPPED_SYN_i_1
       (.I0(MOSI),
        .I1(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(SPI_PROPAGATE_UNMAPPED_SYN_i_2_n_0),
        .I4(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ),
        .I5(SPI_PROPAGATE_UNMAPPED_SYN),
        .O(SPI_PROPAGATE_UNMAPPED_SYN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SPI_PROPAGATE_UNMAPPED_SYN_i_2
       (.I0(\spi_addr_reg_n_0_[3] ),
        .I1(\spi_addr_reg_n_0_[2] ),
        .I2(\spi_addr_reg_n_0_[0] ),
        .O(SPI_PROPAGATE_UNMAPPED_SYN_i_2_n_0));
  FDRE SPI_PROPAGATE_UNMAPPED_SYN_reg
       (.C(SCK),
        .CE(1'b1),
        .D(SPI_PROPAGATE_UNMAPPED_SYN_i_1_n_0),
        .Q(SPI_PROPAGATE_UNMAPPED_SYN),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    SPI_SDSP_ON_SYN_STIM_i_1
       (.I0(MOSI),
        .I1(SPI_SDSP_ON_SYN_STIM_i_2_n_0),
        .I2(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ),
        .I3(SPI_SDSP_ON_SYN_STIM),
        .O(SPI_SDSP_ON_SYN_STIM_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    SPI_SDSP_ON_SYN_STIM_i_2
       (.I0(\spi_addr_reg_n_0_[0] ),
        .I1(\spi_addr_reg_n_0_[3] ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ),
        .O(SPI_SDSP_ON_SYN_STIM_i_2_n_0));
  FDRE SPI_SDSP_ON_SYN_STIM_reg
       (.C(SCK),
        .CE(1'b1),
        .D(SPI_SDSP_ON_SYN_STIM_i_1_n_0),
        .Q(SPI_SDSP_ON_SYN_STIM),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    SPI_UPDATE_UNMAPPED_SYN_i_1
       (.I0(MOSI),
        .I1(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ),
        .I2(SPI_UPDATE_UNMAPPED_SYN_i_2_n_0),
        .I3(SPI_AER_SRC_CTRL_nNEUR_i_4_n_0),
        .I4(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ),
        .I5(SPI_UPDATE_UNMAPPED_SYN),
        .O(SPI_UPDATE_UNMAPPED_SYN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SPI_UPDATE_UNMAPPED_SYN_i_2
       (.I0(\spi_addr_reg_n_0_[2] ),
        .I1(\spi_addr_reg_n_0_[3] ),
        .O(SPI_UPDATE_UNMAPPED_SYN_i_2_n_0));
  FDRE SPI_UPDATE_UNMAPPED_SYN_reg
       (.C(SCK),
        .CE(1'b1),
        .D(SPI_UPDATE_UNMAPPED_SYN_i_1_n_0),
        .Q(SPI_UPDATE_UNMAPPED_SYN),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_10__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(SRAM_reg_0_i_79__0_n_0),
        .I2(CTRL_PROG_DATA[9]),
        .I3(SRAM_reg_0_i_78__0_n_0),
        .I4(SRAM_reg_1_15[25]),
        .O(SRAM_reg_1[25]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCC8F88)) 
    SRAM_reg_0_i_11__0
       (.I0(SRAM_reg_0_i_77__0_n_0),
        .I1(SRAM_reg_1_15[24]),
        .I2(SRAM_reg_0_i_78__0_n_0),
        .I3(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I4(SRAM_reg_0_i_79__0_n_0),
        .I5(CTRL_PROG_DATA[8]),
        .O(SRAM_reg_1[24]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_12__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(CTRL_PROG_DATA[15]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_80__0_n_0),
        .I4(SRAM_reg_1_15[23]),
        .O(SRAM_reg_1[23]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_13__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(CTRL_PROG_DATA[14]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_80__0_n_0),
        .I4(SRAM_reg_1_15[22]),
        .O(SRAM_reg_1[22]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_14__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(CTRL_PROG_DATA[13]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_80__0_n_0),
        .I4(SRAM_reg_1_15[21]),
        .O(SRAM_reg_1[21]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_15__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(CTRL_PROG_DATA[12]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_80__0_n_0),
        .I4(SRAM_reg_1_15[20]),
        .O(SRAM_reg_1[20]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_16__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(CTRL_PROG_DATA[11]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_80__0_n_0),
        .I4(SRAM_reg_1_15[19]),
        .O(SRAM_reg_1[19]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_17
       (.I0(SRAM_reg_1_15[18]),
        .I1(SRAM_reg_0_i_80__0_n_0),
        .I2(CTRL_PROG_DATA[10]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .O(SRAM_reg_1[18]));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_0_i_18
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(CTRL_PROG_DATA[8]),
        .I2(SRAM_reg_0_i_48__0_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[0]),
        .I5(SRAM_reg_0),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_18__0
       (.I0(SRAM_reg_1_15[17]),
        .I1(SRAM_reg_0_i_80__0_n_0),
        .I2(CTRL_PROG_DATA[9]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .O(SRAM_reg_1[17]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_19__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(CTRL_PROG_DATA[8]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_80__0_n_0),
        .I4(SRAM_reg_1_15[16]),
        .O(SRAM_reg_1[16]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_20__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(CTRL_PROG_DATA[15]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_81__0_n_0),
        .I4(SRAM_reg_1_15[15]),
        .O(SRAM_reg_1[15]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_21__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(CTRL_PROG_DATA[14]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_81__0_n_0),
        .I4(SRAM_reg_1_15[14]),
        .O(SRAM_reg_1[14]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_22__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(CTRL_PROG_DATA[13]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_81__0_n_0),
        .I4(SRAM_reg_1_15[13]),
        .O(SRAM_reg_1[13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_23__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(CTRL_PROG_DATA[12]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_81__0_n_0),
        .I4(SRAM_reg_1_15[12]),
        .O(SRAM_reg_1[12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_24__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(CTRL_PROG_DATA[11]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_81__0_n_0),
        .I4(SRAM_reg_1_15[11]),
        .O(SRAM_reg_1[11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_25__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(CTRL_PROG_DATA[10]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_81__0_n_0),
        .I4(SRAM_reg_1_15[10]),
        .O(SRAM_reg_1[10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_26__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(CTRL_PROG_DATA[9]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_81__0_n_0),
        .I4(SRAM_reg_1_15[9]),
        .O(SRAM_reg_1[9]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_27__0
       (.I0(SRAM_reg_1_15[8]),
        .I1(SRAM_reg_0_i_81__0_n_0),
        .I2(CTRL_PROG_DATA[8]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .O(SRAM_reg_1[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    SRAM_reg_0_i_28__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[15]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[7]),
        .O(SRAM_reg_1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    SRAM_reg_0_i_29__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[14]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[6]),
        .O(SRAM_reg_1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    SRAM_reg_0_i_30__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[13]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[5]),
        .O(SRAM_reg_1[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    SRAM_reg_0_i_31__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[12]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[4]),
        .O(SRAM_reg_1[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    SRAM_reg_0_i_32__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[11]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[3]),
        .O(SRAM_reg_1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    SRAM_reg_0_i_33__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[10]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[2]),
        .O(SRAM_reg_1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    SRAM_reg_0_i_34__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[9]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[1]),
        .O(SRAM_reg_1[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    SRAM_reg_0_i_35__0
       (.I0(SRAM_reg_1_15[0]),
        .I1(SRAM_reg_0_i_82__0_n_0),
        .I2(SRAM_reg_0_i_83__0_n_0),
        .I3(CTRL_PROG_DATA[8]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .O(SRAM_reg_1[0]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    SRAM_reg_0_i_36__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(SRAM_reg_0_i_85_n_0),
        .I2(CTRL_PROG_DATA[11]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_15[67]),
        .O(SRAM_reg_1[67]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    SRAM_reg_0_i_37__0
       (.I0(SRAM_reg_1_15[66]),
        .I1(SRAM_reg_0_i_85_n_0),
        .I2(CTRL_PROG_DATA[10]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .O(SRAM_reg_1[66]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    SRAM_reg_0_i_38__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(SRAM_reg_0_i_85_n_0),
        .I2(CTRL_PROG_DATA[9]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_15[65]),
        .O(SRAM_reg_1[65]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    SRAM_reg_0_i_39__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(SRAM_reg_0_i_85_n_0),
        .I2(CTRL_PROG_DATA[8]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_15[64]),
        .O(SRAM_reg_1[64]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    SRAM_reg_0_i_40__0
       (.I0(SRAM_reg_1_15[63]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[15]),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .O(SRAM_reg_1[63]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    SRAM_reg_0_i_41__0
       (.I0(SRAM_reg_1_15[62]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[14]),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .O(SRAM_reg_1[62]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_42
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(CTRL_PROG_DATA[11]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[3]),
        .O(\CTRL_PROG_DATA_reg[3]_3 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    SRAM_reg_0_i_42__0
       (.I0(SRAM_reg_1_15[61]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[13]),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .O(SRAM_reg_1[61]));
  LUT5 #(
    .INIT(32'hAAAAAAB8)) 
    SRAM_reg_0_i_43
       (.I0(SRAM_reg_1_15[60]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I3(SRAM_reg_0_i_87__0_n_0),
        .I4(CTRL_PROG_DATA[12]),
        .O(SRAM_reg_1[60]));
  LUT5 #(
    .INIT(32'hAAAAAAB8)) 
    SRAM_reg_0_i_44__0
       (.I0(SRAM_reg_1_15[59]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I3(SRAM_reg_0_i_87__0_n_0),
        .I4(CTRL_PROG_DATA[11]),
        .O(SRAM_reg_1[59]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_45
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(CTRL_PROG_DATA[10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[2]),
        .O(\CTRL_PROG_DATA_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hAAAAAAB8)) 
    SRAM_reg_0_i_45__0
       (.I0(SRAM_reg_1_15[58]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I3(SRAM_reg_0_i_87__0_n_0),
        .I4(CTRL_PROG_DATA[10]),
        .O(SRAM_reg_1[58]));
  LUT5 #(
    .INIT(32'hAAAAAAB8)) 
    SRAM_reg_0_i_46__0
       (.I0(SRAM_reg_1_15[57]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I3(SRAM_reg_0_i_87__0_n_0),
        .I4(CTRL_PROG_DATA[9]),
        .O(SRAM_reg_1[57]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_47
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(CTRL_PROG_DATA[9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[1]),
        .O(\CTRL_PROG_DATA_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hAAAAAAB8)) 
    SRAM_reg_0_i_47__0
       (.I0(SRAM_reg_1_15[56]),
        .I1(SRAM_reg_0_i_86__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I3(SRAM_reg_0_i_87__0_n_0),
        .I4(CTRL_PROG_DATA[8]),
        .O(SRAM_reg_1[56]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_48
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(CTRL_PROG_DATA[15]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(SRAM_reg_1_15[55]),
        .O(SRAM_reg_1[55]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SRAM_reg_0_i_48__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .O(SRAM_reg_0_i_48__0_n_0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_49__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(CTRL_PROG_DATA[14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(SRAM_reg_1_15[54]),
        .O(SRAM_reg_1[54]));
  LUT6 #(
    .INIT(64'hCCCCCC8FCCCCCC88)) 
    SRAM_reg_0_i_4__0
       (.I0(SRAM_reg_0_i_77__0_n_0),
        .I1(SRAM_reg_1_15[31]),
        .I2(SRAM_reg_0_i_78__0_n_0),
        .I3(SRAM_reg_0_i_79__0_n_0),
        .I4(CTRL_PROG_DATA[15]),
        .I5(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .O(SRAM_reg_1[31]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_50__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(CTRL_PROG_DATA[13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(SRAM_reg_1_15[53]),
        .O(SRAM_reg_1[53]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_51__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(CTRL_PROG_DATA[12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(SRAM_reg_1_15[52]),
        .O(SRAM_reg_1[52]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_52__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(CTRL_PROG_DATA[11]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(SRAM_reg_1_15[51]),
        .O(SRAM_reg_1[51]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_53__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(CTRL_PROG_DATA[10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(SRAM_reg_1_15[50]),
        .O(SRAM_reg_1[50]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_54__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(CTRL_PROG_DATA[9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(SRAM_reg_1_15[49]),
        .O(SRAM_reg_1[49]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    SRAM_reg_0_i_55__0
       (.I0(SRAM_reg_1_15[48]),
        .I1(CTRL_PROG_DATA[8]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_86__0_n_0),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .O(SRAM_reg_1[48]));
  LUT6 #(
    .INIT(64'hAAAABBABAAAA88A8)) 
    SRAM_reg_0_i_56__0
       (.I0(SRAM_reg_1_15[47]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I3(SRAM_reg_0_i_89__0_n_0),
        .I4(CTRL_PROG_DATA[15]),
        .I5(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .O(SRAM_reg_1[47]));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8B8AAB8)) 
    SRAM_reg_0_i_57__0
       (.I0(SRAM_reg_1_15[46]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[14]),
        .O(SRAM_reg_1[46]));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8B8AAB8)) 
    SRAM_reg_0_i_58__0
       (.I0(SRAM_reg_1_15[45]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[13]),
        .O(SRAM_reg_1[45]));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8B8AAB8)) 
    SRAM_reg_0_i_59__0
       (.I0(SRAM_reg_1_15[44]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[12]),
        .O(SRAM_reg_1[44]));
  LUT6 #(
    .INIT(64'hCCCCCC8FCCCCCC88)) 
    SRAM_reg_0_i_5__0
       (.I0(SRAM_reg_0_i_77__0_n_0),
        .I1(SRAM_reg_1_15[30]),
        .I2(SRAM_reg_0_i_78__0_n_0),
        .I3(SRAM_reg_0_i_79__0_n_0),
        .I4(CTRL_PROG_DATA[14]),
        .I5(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .O(SRAM_reg_1[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8B8AAB8)) 
    SRAM_reg_0_i_60__0
       (.I0(SRAM_reg_1_15[43]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[11]),
        .O(SRAM_reg_1[43]));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8B8AAB8)) 
    SRAM_reg_0_i_61__0
       (.I0(SRAM_reg_1_15[42]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[10]),
        .O(SRAM_reg_1[42]));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8B8AAB8)) 
    SRAM_reg_0_i_62__0
       (.I0(SRAM_reg_1_15[41]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[9]),
        .O(SRAM_reg_1[41]));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8B8AAB8)) 
    SRAM_reg_0_i_63__0
       (.I0(SRAM_reg_1_15[40]),
        .I1(SRAM_reg_0_i_88__0_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[8]),
        .O(SRAM_reg_1[40]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_64__0
       (.I0(SRAM_reg_1_15[39]),
        .I1(SRAM_reg_0_i_90__0_n_0),
        .I2(CTRL_PROG_DATA[15]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .O(SRAM_reg_1[39]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_65__0
       (.I0(SRAM_reg_1_15[38]),
        .I1(SRAM_reg_0_i_90__0_n_0),
        .I2(CTRL_PROG_DATA[14]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .O(SRAM_reg_1[38]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_66__0
       (.I0(SRAM_reg_1_15[37]),
        .I1(SRAM_reg_0_i_90__0_n_0),
        .I2(CTRL_PROG_DATA[13]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .O(SRAM_reg_1[37]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_67__0
       (.I0(SRAM_reg_1_15[36]),
        .I1(SRAM_reg_0_i_90__0_n_0),
        .I2(CTRL_PROG_DATA[12]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .O(SRAM_reg_1[36]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_68__0
       (.I0(SRAM_reg_1_15[35]),
        .I1(SRAM_reg_0_i_90__0_n_0),
        .I2(CTRL_PROG_DATA[11]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .O(SRAM_reg_1[35]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_69__0
       (.I0(SRAM_reg_1_15[34]),
        .I1(SRAM_reg_0_i_90__0_n_0),
        .I2(CTRL_PROG_DATA[10]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .O(SRAM_reg_1[34]));
  LUT6 #(
    .INIT(64'hCCCCCC8FCCCCCC88)) 
    SRAM_reg_0_i_6__0
       (.I0(SRAM_reg_0_i_77__0_n_0),
        .I1(SRAM_reg_1_15[29]),
        .I2(SRAM_reg_0_i_78__0_n_0),
        .I3(SRAM_reg_0_i_79__0_n_0),
        .I4(CTRL_PROG_DATA[13]),
        .I5(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .O(SRAM_reg_1[29]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    SRAM_reg_0_i_70__0
       (.I0(SRAM_reg_1_15[33]),
        .I1(SRAM_reg_0_i_90__0_n_0),
        .I2(CTRL_PROG_DATA[9]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .O(SRAM_reg_1[33]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_0_i_71__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(CTRL_PROG_DATA[8]),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_0_i_90__0_n_0),
        .I4(SRAM_reg_1_15[32]),
        .O(SRAM_reg_1[32]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    SRAM_reg_0_i_74__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(SRAM_reg_0_i_85_n_0),
        .I2(CTRL_PROG_DATA[13]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_15[69]),
        .O(SRAM_reg_1[69]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    SRAM_reg_0_i_75__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(SRAM_reg_0_i_85_n_0),
        .I2(CTRL_PROG_DATA[12]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_15[68]),
        .O(SRAM_reg_1[68]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    SRAM_reg_0_i_77__0
       (.I0(SRAM_reg_0_i_82__0_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_0_i_77__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    SRAM_reg_0_i_78__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(SRAM_reg_0_i_82__0_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_0_i_78__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h15)) 
    SRAM_reg_0_i_79__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .O(SRAM_reg_0_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hCCCCCC8FCCCCCC88)) 
    SRAM_reg_0_i_7__0
       (.I0(SRAM_reg_0_i_77__0_n_0),
        .I1(SRAM_reg_1_15[28]),
        .I2(SRAM_reg_0_i_78__0_n_0),
        .I3(SRAM_reg_0_i_79__0_n_0),
        .I4(CTRL_PROG_DATA[12]),
        .I5(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .O(SRAM_reg_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    SRAM_reg_0_i_80__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_82__0_n_0),
        .O(SRAM_reg_0_i_80__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    SRAM_reg_0_i_81__0
       (.I0(SRAM_reg_0_i_82__0_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .O(SRAM_reg_0_i_81__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    SRAM_reg_0_i_82__0
       (.I0(CTRL_SPI_ADDR),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [11]),
        .O(SRAM_reg_0_i_82__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'hF2FF)) 
    SRAM_reg_0_i_83__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I3(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_0_i_83__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'hE)) 
    SRAM_reg_0_i_84__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .O(SRAM_reg_0_i_84__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    SRAM_reg_0_i_85
       (.I0(SRAM_reg_0_i_95__0_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(SRAM_reg_0_i_85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    SRAM_reg_0_i_86__0
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I3(SRAM_reg_0_i_82__0_n_0),
        .O(SRAM_reg_0_i_86__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h04)) 
    SRAM_reg_0_i_87
       (.I0(AERIN_ADDR[1]),
        .I1(SPI_SDSP_ON_SYN_STIM),
        .I2(AERIN_ADDR[0]),
        .O(AERIN_ADDR_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    SRAM_reg_0_i_87__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .O(SRAM_reg_0_i_87__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    SRAM_reg_0_i_88__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(SRAM_reg_0_i_82__0_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_0_i_88__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_0_i_89__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .O(SRAM_reg_0_i_89__0_n_0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_8__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(SRAM_reg_0_i_79__0_n_0),
        .I2(CTRL_PROG_DATA[11]),
        .I3(SRAM_reg_0_i_78__0_n_0),
        .I4(SRAM_reg_1_15[27]),
        .O(SRAM_reg_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    SRAM_reg_0_i_90__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(SRAM_reg_0_i_82__0_n_0),
        .O(SRAM_reg_0_i_90__0_n_0));
  LUT4 #(
    .INIT(16'hEF40)) 
    SRAM_reg_0_i_91__0
       (.I0(CTRL_PROG_DATA[15]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I2(SRAM_reg_0_i_85_n_0),
        .I3(SRAM_reg_1_15[71]),
        .O(\CTRL_PROG_DATA_reg[15]_3 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    SRAM_reg_0_i_93__0
       (.I0(CTRL_PROG_DATA[14]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I2(SRAM_reg_0_i_85_n_0),
        .I3(SRAM_reg_1_15[70]),
        .O(\CTRL_PROG_DATA_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    SRAM_reg_0_i_95__0
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [11]),
        .I1(CTRL_SPI_ADDR),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .O(SRAM_reg_0_i_95__0_n_0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_0_i_9__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(SRAM_reg_0_i_79__0_n_0),
        .I2(CTRL_PROG_DATA[10]),
        .I3(SRAM_reg_0_i_78__0_n_0),
        .I4(SRAM_reg_1_15[26]),
        .O(SRAM_reg_1[26]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    SRAM_reg_1_i_101
       (.I0(CTRL_PROG_DATA[10]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(CTRL_SPI_ADDR),
        .I5(SRAM_reg_1_i_198_n_0),
        .O(\CTRL_PROG_DATA_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    SRAM_reg_1_i_102
       (.I0(CTRL_PROG_DATA[9]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(CTRL_SPI_ADDR),
        .I5(SRAM_reg_1_i_198_n_0),
        .O(\CTRL_PROG_DATA_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h8888888888C08888)) 
    SRAM_reg_1_i_107
       (.I0(SRAM_reg_1_15[80]),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I3(CTRL_PROG_DATA[8]),
        .I4(SRAM_reg_1_i_181_n_0),
        .I5(SRAM_reg_1_i_198_n_0),
        .O(SRAM_reg_1_8));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    SRAM_reg_1_i_108
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(SRAM_reg_1_i_209_n_0),
        .I2(SRAM_reg_0_i_95__0_n_0),
        .I3(CTRL_PROG_DATA[15]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[79]),
        .O(\CTRL_PROG_DATA_reg[7]_5 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_1_i_11
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(CTRL_PROG_DATA[13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[5]),
        .O(\CTRL_PROG_DATA_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    SRAM_reg_1_i_113
       (.I0(SRAM_reg_1_15[78]),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_i_210_n_0),
        .I3(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .O(SRAM_reg_1_10));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    SRAM_reg_1_i_114
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(SRAM_reg_1_i_209_n_0),
        .I2(SRAM_reg_0_i_95__0_n_0),
        .I3(CTRL_PROG_DATA[13]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[77]),
        .O(\CTRL_PROG_DATA_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    SRAM_reg_1_i_116
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(SRAM_reg_1_i_209_n_0),
        .I2(SRAM_reg_0_i_95__0_n_0),
        .I3(CTRL_PROG_DATA[12]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[76]),
        .O(\CTRL_PROG_DATA_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    SRAM_reg_1_i_118
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(SRAM_reg_1_i_209_n_0),
        .I2(SRAM_reg_0_i_95__0_n_0),
        .I3(CTRL_PROG_DATA[11]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[75]),
        .O(\CTRL_PROG_DATA_reg[3]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    SRAM_reg_1_i_120
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(SRAM_reg_1_i_209_n_0),
        .I2(SRAM_reg_0_i_95__0_n_0),
        .I3(CTRL_PROG_DATA[10]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[74]),
        .O(\CTRL_PROG_DATA_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    SRAM_reg_1_i_122
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(SRAM_reg_1_i_209_n_0),
        .I2(SRAM_reg_0_i_95__0_n_0),
        .I3(CTRL_PROG_DATA[9]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[73]),
        .O(\CTRL_PROG_DATA_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    SRAM_reg_1_i_124
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(SRAM_reg_1_i_209_n_0),
        .I2(SRAM_reg_0_i_95__0_n_0),
        .I3(CTRL_PROG_DATA[8]),
        .I4(SRAM_reg_0_i_84__0_n_0),
        .I5(SRAM_reg_1_15[72]),
        .O(\CTRL_PROG_DATA_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    SRAM_reg_1_i_126
       (.I0(SRAM_reg_0_i_95__0_n_0),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .O(SRAM_reg_1_i_126_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SRAM_reg_1_i_127
       (.I0(SRAM_reg_1_i_129_n_0),
        .I1(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_1_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    SRAM_reg_1_i_128
       (.I0(CTRL_PROG_DATA[12]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .O(SRAM_reg_1_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h80)) 
    SRAM_reg_1_i_129
       (.I0(SRAM_reg_0_i_95__0_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .O(SRAM_reg_1_i_129_n_0));
  LUT5 #(
    .INIT(32'hAAACAAAA)) 
    SRAM_reg_1_i_132
       (.I0(SRAM_reg_1_15[106]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[11]),
        .I4(SRAM_reg_1_i_129_n_0),
        .O(SRAM_reg_1_7));
  LUT5 #(
    .INIT(32'hAAACAAAA)) 
    SRAM_reg_1_i_134
       (.I0(SRAM_reg_1_15[105]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[10]),
        .I4(SRAM_reg_1_i_129_n_0),
        .O(SRAM_reg_1_6));
  LUT6 #(
    .INIT(64'hAAACAAAA00000000)) 
    SRAM_reg_1_i_137
       (.I0(SRAM_reg_1_15[104]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[9]),
        .I4(SRAM_reg_1_i_129_n_0),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_1_5));
  LUT6 #(
    .INIT(64'hAAACAAAA00000000)) 
    SRAM_reg_1_i_138
       (.I0(SRAM_reg_1_15[103]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[8]),
        .I4(SRAM_reg_1_i_129_n_0),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_1_4));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_139
       (.I0(SRAM_reg_1_i_129_n_0),
        .I1(CTRL_PROG_DATA[15]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(\CTRL_PROG_DATA_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_141
       (.I0(SRAM_reg_1_i_129_n_0),
        .I1(CTRL_PROG_DATA[14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(\CTRL_PROG_DATA_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_143
       (.I0(SRAM_reg_1_i_129_n_0),
        .I1(CTRL_PROG_DATA[13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(\CTRL_PROG_DATA_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_146
       (.I0(SRAM_reg_1_i_129_n_0),
        .I1(CTRL_PROG_DATA[12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(\CTRL_PROG_DATA_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hC0C0C088C0C0C0C0)) 
    SRAM_reg_1_i_149
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_15[102]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I4(CTRL_PROG_DATA[11]),
        .I5(SRAM_reg_1_i_129_n_0),
        .O(\CTRL_PROG_DATA_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hC0C0C088C0C0C0C0)) 
    SRAM_reg_1_i_150
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_15[101]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I4(CTRL_PROG_DATA[10]),
        .I5(SRAM_reg_1_i_129_n_0),
        .O(\CTRL_PROG_DATA_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_152
       (.I0(SRAM_reg_1_i_129_n_0),
        .I1(CTRL_PROG_DATA[9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(\CTRL_PROG_DATA_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h02)) 
    SRAM_reg_1_i_154
       (.I0(SRAM_reg_1_i_129_n_0),
        .I1(CTRL_PROG_DATA[8]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(\CTRL_PROG_DATA_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFF00A20000)) 
    SRAM_reg_1_i_156
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(SRAM_reg_0_i_89__0_n_0),
        .I3(CTRL_PROG_DATA[15]),
        .I4(SRAM_reg_1_i_230_n_0),
        .I5(SRAM_reg_1_15[100]),
        .O(\CTRL_PROG_DATA_reg[7]_6 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCACACCCAC)) 
    SRAM_reg_1_i_158
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(SRAM_reg_1_15[99]),
        .I2(SRAM_reg_1_i_230_n_0),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[14]),
        .O(\CTRL_PROG_DATA_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCACACCCAC)) 
    SRAM_reg_1_i_160
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(SRAM_reg_1_15[98]),
        .I2(SRAM_reg_1_i_230_n_0),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(SRAM_reg_0_i_89__0_n_0),
        .I5(CTRL_PROG_DATA[13]),
        .O(\CTRL_PROG_DATA_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hFFAEFFFF00A20000)) 
    SRAM_reg_1_i_163
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(SRAM_reg_0_i_89__0_n_0),
        .I3(CTRL_PROG_DATA[12]),
        .I4(SRAM_reg_1_i_230_n_0),
        .I5(SRAM_reg_1_15[97]),
        .O(\CTRL_PROG_DATA_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAAAACCACAAAAAAAA)) 
    SRAM_reg_1_i_164
       (.I0(SRAM_reg_1_15[96]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I3(SRAM_reg_0_i_89__0_n_0),
        .I4(CTRL_PROG_DATA[11]),
        .I5(SRAM_reg_1_i_230_n_0),
        .O(SRAM_reg_1_13));
  LUT6 #(
    .INIT(64'hAAAACCACAAAAAAAA)) 
    SRAM_reg_1_i_166
       (.I0(SRAM_reg_1_15[95]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I3(SRAM_reg_0_i_89__0_n_0),
        .I4(CTRL_PROG_DATA[10]),
        .I5(SRAM_reg_1_i_230_n_0),
        .O(SRAM_reg_1_12));
  LUT6 #(
    .INIT(64'hFFAEFFFF00A20000)) 
    SRAM_reg_1_i_168
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(SRAM_reg_0_i_89__0_n_0),
        .I3(CTRL_PROG_DATA[9]),
        .I4(SRAM_reg_1_i_230_n_0),
        .I5(SRAM_reg_1_15[94]),
        .O(\CTRL_PROG_DATA_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hAAAACCACAAAAAAAA)) 
    SRAM_reg_1_i_171
       (.I0(SRAM_reg_1_15[93]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I3(SRAM_reg_0_i_89__0_n_0),
        .I4(CTRL_PROG_DATA[8]),
        .I5(SRAM_reg_1_i_230_n_0),
        .O(SRAM_reg_1_11));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    SRAM_reg_1_i_173
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [11]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I5(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(SRAM_reg_1_i_173_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    SRAM_reg_1_i_181
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(CTRL_SPI_ADDR),
        .O(SRAM_reg_1_i_181_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h08)) 
    SRAM_reg_1_i_189
       (.I0(SRAM_reg_0_i_95__0_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .O(SRAM_reg_1_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0DFFFF)) 
    SRAM_reg_1_i_198
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [11]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I5(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(SRAM_reg_1_i_198_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    SRAM_reg_1_i_209
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .O(SRAM_reg_1_i_209_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    SRAM_reg_1_i_210
       (.I0(SRAM_reg_0_i_95__0_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I4(CTRL_PROG_DATA[14]),
        .O(SRAM_reg_1_i_210_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h08)) 
    SRAM_reg_1_i_230
       (.I0(SRAM_reg_0_i_95__0_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .O(SRAM_reg_1_i_230_n_0));
  LUT6 #(
    .INIT(64'hBBBB88880FFF0F00)) 
    SRAM_reg_1_i_2__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(SRAM_reg_1_i_60_n_0),
        .I2(SRAM_reg_1_18),
        .I3(SRAM_reg_1_17),
        .I4(SRAM_reg_1_15[92]),
        .I5(SPI_GATE_ACTIVITY_sync),
        .O(SRAM_reg_1[71]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    SRAM_reg_1_i_3
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(SRAM_reg_1_i_62_n_0),
        .I2(SPI_GATE_ACTIVITY_sync),
        .I3(SRAM_reg_1_15[90]),
        .I4(SRAM_reg_1_17),
        .I5(SRAM_reg_1_15[91]),
        .O(SRAM_reg_1[70]));
  LUT6 #(
    .INIT(64'hCCCFCCC4CCC4CCC4)) 
    SRAM_reg_1_i_33__0
       (.I0(SRAM_reg_1_i_126_n_0),
        .I1(SRAM_reg_1_15[110]),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[15]),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I5(SRAM_reg_1_i_127_n_0),
        .O(SRAM_reg_1[75]));
  LUT6 #(
    .INIT(64'hCCCFCCC4CCC4CCC4)) 
    SRAM_reg_1_i_34__0
       (.I0(SRAM_reg_1_i_126_n_0),
        .I1(SRAM_reg_1_15[109]),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[14]),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I5(SRAM_reg_1_i_127_n_0),
        .O(SRAM_reg_1[74]));
  LUT6 #(
    .INIT(64'hCCCFCCC4CCC4CCC4)) 
    SRAM_reg_1_i_35__0
       (.I0(SRAM_reg_1_i_126_n_0),
        .I1(SRAM_reg_1_15[108]),
        .I2(SRAM_reg_0_i_87__0_n_0),
        .I3(CTRL_PROG_DATA[13]),
        .I4(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I5(SRAM_reg_1_i_127_n_0),
        .O(SRAM_reg_1[73]));
  LUT6 #(
    .INIT(64'h00000000EFFF20FF)) 
    SRAM_reg_1_i_36__0
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(SRAM_reg_1_i_128_n_0),
        .I2(SRAM_reg_1_i_129_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(SRAM_reg_1_15[107]),
        .I5(SRAM_reg_1_16),
        .O(SRAM_reg_1[72]));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_1_i_4
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(CTRL_PROG_DATA[12]),
        .I2(SRAM_reg_0_i_48__0_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[4]),
        .I5(SRAM_reg_1_14),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    SRAM_reg_1_i_59
       (.I0(CTRL_PROG_DATA[15]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(CTRL_SPI_ADDR),
        .I5(SRAM_reg_1_i_173_n_0),
        .O(\CTRL_PROG_DATA_reg[15]_2 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_1_i_6
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(CTRL_PROG_DATA[15]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[7]),
        .O(\CTRL_PROG_DATA_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    SRAM_reg_1_i_60
       (.I0(SRAM_reg_1_i_173_n_0),
        .I1(CTRL_PROG_DATA[14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I5(CTRL_SPI_ADDR),
        .O(SRAM_reg_1_i_60_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    SRAM_reg_1_i_62
       (.I0(SRAM_reg_1_i_173_n_0),
        .I1(CTRL_PROG_DATA[13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I5(CTRL_SPI_ADDR),
        .O(SRAM_reg_1_i_62_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    SRAM_reg_1_i_64
       (.I0(SRAM_reg_1_i_173_n_0),
        .I1(CTRL_PROG_DATA[12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I5(CTRL_SPI_ADDR),
        .O(\CTRL_PROG_DATA_reg[12]_2 ));
  LUT6 #(
    .INIT(64'hC0C088C0C0C0C0C0)) 
    SRAM_reg_1_i_66
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_15[89]),
        .I3(SRAM_reg_1_i_181_n_0),
        .I4(CTRL_PROG_DATA[11]),
        .I5(SRAM_reg_1_i_173_n_0),
        .O(\CTRL_PROG_DATA_reg[3]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    SRAM_reg_1_i_68
       (.I0(SRAM_reg_1_i_173_n_0),
        .I1(CTRL_PROG_DATA[10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I5(CTRL_SPI_ADDR),
        .O(\CTRL_PROG_DATA_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    SRAM_reg_1_i_70
       (.I0(SRAM_reg_1_i_173_n_0),
        .I1(CTRL_PROG_DATA[9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I5(CTRL_SPI_ADDR),
        .O(\CTRL_PROG_DATA_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    SRAM_reg_1_i_71
       (.I0(SRAM_reg_1_i_173_n_0),
        .I1(CTRL_PROG_DATA[8]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I5(CTRL_SPI_ADDR),
        .O(\CTRL_PROG_DATA_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAA200000080)) 
    SRAM_reg_1_i_73
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_1_i_189_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I3(CTRL_PROG_DATA[15]),
        .I4(SRAM_reg_0_i_79__0_n_0),
        .I5(SRAM_reg_1_15[88]),
        .O(SPI_GATE_ACTIVITY_sync_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAA200000080)) 
    SRAM_reg_1_i_75
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_1_i_189_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I3(CTRL_PROG_DATA[14]),
        .I4(SRAM_reg_0_i_79__0_n_0),
        .I5(SRAM_reg_1_15[87]),
        .O(SPI_GATE_ACTIVITY_sync_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAA200000080)) 
    SRAM_reg_1_i_79
       (.I0(SPI_GATE_ACTIVITY_sync),
        .I1(SRAM_reg_1_i_189_n_0),
        .I2(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I3(CTRL_PROG_DATA[13]),
        .I4(SRAM_reg_0_i_79__0_n_0),
        .I5(SRAM_reg_1_15[86]),
        .O(SPI_GATE_ACTIVITY_sync_reg));
  LUT5 #(
    .INIT(32'h54575555)) 
    SRAM_reg_1_i_82
       (.I0(SRAM_reg_1_15[85]),
        .I1(SRAM_reg_0_i_79__0_n_0),
        .I2(CTRL_PROG_DATA[12]),
        .I3(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I4(SRAM_reg_1_i_189_n_0),
        .O(SRAM_reg_1_3));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h0000A888)) 
    SRAM_reg_1_i_83
       (.I0(SRAM_reg_1_i_189_n_0),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [8]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [9]),
        .I4(CTRL_PROG_DATA[11]),
        .O(\CTRL_SPI_ADDR_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hAAACAAAA)) 
    SRAM_reg_1_i_85
       (.I0(SRAM_reg_1_15[84]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I2(SRAM_reg_0_i_79__0_n_0),
        .I3(CTRL_PROG_DATA[10]),
        .I4(SRAM_reg_1_i_189_n_0),
        .O(SRAM_reg_1_2));
  LUT5 #(
    .INIT(32'hAAACAAAA)) 
    SRAM_reg_1_i_86
       (.I0(SRAM_reg_1_15[83]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I2(SRAM_reg_0_i_79__0_n_0),
        .I3(CTRL_PROG_DATA[9]),
        .I4(SRAM_reg_1_i_189_n_0),
        .O(SRAM_reg_1_1));
  LUT5 #(
    .INIT(32'hAAACAAAA)) 
    SRAM_reg_1_i_88
       (.I0(SRAM_reg_1_15[82]),
        .I1(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I2(SRAM_reg_0_i_79__0_n_0),
        .I3(CTRL_PROG_DATA[8]),
        .I4(SRAM_reg_1_i_189_n_0),
        .O(SRAM_reg_1_0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    SRAM_reg_1_i_9
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(CTRL_PROG_DATA[14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[6]),
        .O(\CTRL_PROG_DATA_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    SRAM_reg_1_i_90
       (.I0(CTRL_PROG_DATA[15]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(CTRL_SPI_ADDR),
        .I5(SRAM_reg_1_i_198_n_0),
        .O(\CTRL_PROG_DATA_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h88888C8888888088)) 
    SRAM_reg_1_i_93
       (.I0(SRAM_reg_1_15[81]),
        .I1(SPI_GATE_ACTIVITY_sync),
        .I2(SRAM_reg_1_i_198_n_0),
        .I3(SRAM_reg_1_i_181_n_0),
        .I4(CTRL_PROG_DATA[14]),
        .I5(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .O(SRAM_reg_1_9));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    SRAM_reg_1_i_95
       (.I0(CTRL_PROG_DATA[13]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(CTRL_SPI_ADDR),
        .I5(SRAM_reg_1_i_198_n_0),
        .O(\CTRL_PROG_DATA_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    SRAM_reg_1_i_97
       (.I0(CTRL_PROG_DATA[12]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(CTRL_SPI_ADDR),
        .I5(SRAM_reg_1_i_198_n_0),
        .O(\CTRL_PROG_DATA_reg[12]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    SRAM_reg_1_i_99
       (.I0(CTRL_PROG_DATA[11]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(CTRL_SPI_ADDR),
        .I5(SRAM_reg_1_i_198_n_0),
        .O(\CTRL_PROG_DATA_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_2_i_11
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(CTRL_PROG_DATA[9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[9]),
        .O(\CTRL_PROG_DATA_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_2_i_12
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .O(SRAM_reg_2_i_12_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    SRAM_reg_2_i_20
       (.I0(AERIN_ADDR[1]),
        .I1(SPI_SDSP_ON_SYN_STIM),
        .I2(AERIN_ADDR[0]),
        .O(\AERIN_ADDR[1]_0 ));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_2_i_4
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(CTRL_PROG_DATA[8]),
        .I2(SRAM_reg_2_i_12_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[8]),
        .I5(SRAM_reg_2),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_2_i_6
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(CTRL_PROG_DATA[11]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[11]),
        .O(\CTRL_PROG_DATA_reg[3]_2 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_2_i_9
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(CTRL_PROG_DATA[10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[10]),
        .O(\CTRL_PROG_DATA_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_3_i_11
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(CTRL_PROG_DATA[13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[13]),
        .O(\CTRL_PROG_DATA_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h80)) 
    SRAM_reg_3_i_19
       (.I0(SPI_SDSP_ON_SYN_STIM),
        .I1(AERIN_ADDR[1]),
        .I2(AERIN_ADDR[0]),
        .O(SPI_SDSP_ON_SYN_STIM_reg_0));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_3_i_4
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(CTRL_PROG_DATA[12]),
        .I2(SRAM_reg_2_i_12_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[12]),
        .I5(SRAM_reg_3),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_3_i_6
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(CTRL_PROG_DATA[15]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[15]),
        .O(\CTRL_PROG_DATA_reg[7]_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_3_i_9
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(CTRL_PROG_DATA[14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[14]),
        .O(\CTRL_PROG_DATA_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_4_i_11
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(CTRL_PROG_DATA[9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(Qr[17]),
        .O(\CTRL_PROG_DATA_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SRAM_reg_4_i_12
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .O(SRAM_reg_4_i_12_n_0));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_4_i_4
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(CTRL_PROG_DATA[8]),
        .I2(SRAM_reg_4_i_12_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[16]),
        .I5(SRAM_reg_4),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_4_i_6
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(CTRL_PROG_DATA[11]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(Qr[19]),
        .O(\CTRL_PROG_DATA_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_4_i_9
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(CTRL_PROG_DATA[10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(Qr[18]),
        .O(\CTRL_PROG_DATA_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_5_i_11
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(CTRL_PROG_DATA[13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(Qr[21]),
        .O(\CTRL_PROG_DATA_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_5_i_4
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(CTRL_PROG_DATA[12]),
        .I2(SRAM_reg_4_i_12_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[20]),
        .I5(SRAM_reg_5),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_5_i_6
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(CTRL_PROG_DATA[15]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(Qr[23]),
        .O(\CTRL_PROG_DATA_reg[7]_2 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    SRAM_reg_5_i_9
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(CTRL_PROG_DATA[14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I4(Qr[22]),
        .O(\CTRL_PROG_DATA_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    SRAM_reg_6_i_11
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [1]),
        .I1(CTRL_PROG_DATA[9]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[25]),
        .O(\CTRL_PROG_DATA_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SRAM_reg_6_i_12
       (.I0(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I1(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .O(SRAM_reg_6_i_12_n_0));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_6_i_4
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [0]),
        .I1(CTRL_PROG_DATA[8]),
        .I2(SRAM_reg_6_i_12_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[24]),
        .I5(SRAM_reg_6),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    SRAM_reg_6_i_6
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [3]),
        .I1(CTRL_PROG_DATA[11]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[27]),
        .O(\CTRL_PROG_DATA_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    SRAM_reg_6_i_9
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [2]),
        .I1(CTRL_PROG_DATA[10]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[26]),
        .O(\CTRL_PROG_DATA_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    SRAM_reg_7_i_11
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [5]),
        .I1(CTRL_PROG_DATA[13]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[29]),
        .O(\CTRL_PROG_DATA_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hEF0020FFEFFF2000)) 
    SRAM_reg_7_i_4
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [4]),
        .I1(CTRL_PROG_DATA[12]),
        .I2(SRAM_reg_6_i_12_n_0),
        .I3(SPI_GATE_ACTIVITY_sync),
        .I4(Qr[28]),
        .I5(SRAM_reg_7),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    SRAM_reg_7_i_6
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [7]),
        .I1(CTRL_PROG_DATA[15]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[31]),
        .O(\CTRL_PROG_DATA_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    SRAM_reg_7_i_9
       (.I0(\CTRL_PROG_DATA_reg[7]_0 [6]),
        .I1(CTRL_PROG_DATA[14]),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(Qr[30]),
        .O(\CTRL_PROG_DATA_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_i_11__28
       (.I0(\SPI_BURST_TIMEREF_reg[17]_0 [6]),
        .I1(\SPI_BURST_TIMEREF_reg[17]_0 [5]),
        .I2(\SPI_BURST_TIMEREF_reg[17]_0 [8]),
        .I3(\SPI_BURST_TIMEREF_reg[17]_0 [4]),
        .O(empty_i_11__28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_i_12__16
       (.I0(SPI_BURST_TIMEREF[19]),
        .I1(\SPI_BURST_TIMEREF_reg[17]_0 [7]),
        .I2(\SPI_BURST_TIMEREF_reg[17]_0 [14]),
        .I3(\SPI_BURST_TIMEREF_reg[17]_0 [9]),
        .O(empty_i_12__16_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_i_13__15
       (.I0(\SPI_BURST_TIMEREF_reg[17]_0 [17]),
        .I1(\SPI_BURST_TIMEREF_reg[17]_0 [16]),
        .I2(SPI_BURST_TIMEREF[18]),
        .I3(\SPI_BURST_TIMEREF_reg[17]_0 [10]),
        .O(empty_i_13__15_n_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    empty_i_2__56
       (.I0(empty_i_6__54_n_0),
        .I1(empty_i_7__53_n_0),
        .I2(RST_sync),
        .I3(SPI_OPEN_LOOP_sync),
        .O(rst_priority));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_i_6__54
       (.I0(\SPI_BURST_TIMEREF_reg[17]_0 [11]),
        .I1(\SPI_BURST_TIMEREF_reg[17]_0 [12]),
        .I2(\SPI_BURST_TIMEREF_reg[17]_0 [0]),
        .I3(\SPI_BURST_TIMEREF_reg[17]_0 [3]),
        .I4(empty_i_11__28_n_0),
        .I5(empty_i_12__16_n_0),
        .O(empty_i_6__54_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_i_7__53
       (.I0(\SPI_BURST_TIMEREF_reg[17]_0 [1]),
        .I1(\SPI_BURST_TIMEREF_reg[17]_0 [15]),
        .I2(\SPI_BURST_TIMEREF_reg[17]_0 [2]),
        .I3(\SPI_BURST_TIMEREF_reg[17]_0 [13]),
        .I4(empty_i_13__15_n_0),
        .O(empty_i_7__53_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \genblk1[0].SPI_SYN_SIGN[15]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[1] ),
        .I2(\spi_addr_reg_n_0_[0] ),
        .I3(\spi_addr_reg_n_0_[3] ),
        .I4(\spi_addr_reg_n_0_[2] ),
        .O(\genblk1[0].SPI_SYN_SIGN_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1[0].SPI_SYN_SIGN[15]_i_2 
       (.I0(\SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0 ),
        .I1(\spi_addr_reg_n_0_[4] ),
        .I2(\spi_addr_reg_n_0_[6] ),
        .I3(\spi_addr_reg_n_0_[7] ),
        .I4(\spi_addr_reg_n_0_[5] ),
        .O(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[0] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[0]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[10] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[10]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[11] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[11]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[12] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[12]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[13] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[13]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[14] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[14]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[15] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[15]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[1] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[1]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[2] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[2]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[3] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[3]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[4] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[4]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[5] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[5]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[6] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[6]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[7] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[7]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[8] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[8]),
        .R(1'b0));
  FDRE \genblk1[0].SPI_SYN_SIGN_reg[9] 
       (.C(SCK),
        .CE(\genblk1[0].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \genblk1[10].SPI_SYN_SIGN[175]_i_1 
       (.I0(\spi_addr_reg_n_0_[0] ),
        .I1(\spi_addr_reg_n_0_[2] ),
        .I2(\spi_addr_reg_n_0_[3] ),
        .I3(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .O(\genblk1[10].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[160] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[160]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[161] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[161]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[162] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[162]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[163] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[163]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[164] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[164]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[165] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[165]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[166] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[166]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[167] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[167]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[168] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[168]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[169] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[169]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[170] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[170]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[171] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[171]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[172] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[172]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[173] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[173]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[174] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[174]),
        .R(1'b0));
  FDRE \genblk1[10].SPI_SYN_SIGN_reg[175] 
       (.C(SCK),
        .CE(\genblk1[10].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[175]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \genblk1[11].SPI_SYN_SIGN[191]_i_1 
       (.I0(\spi_addr_reg_n_0_[3] ),
        .I1(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .I2(\spi_addr_reg_n_0_[0] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .O(\genblk1[11].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[176] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[176]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[177] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[177]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[178] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[178]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[179] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[179]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[180] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[180]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[181] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[181]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[182] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[182]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[183] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[183]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[184] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[184]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[185] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[185]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[186] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[186]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[187] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[187]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[188] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[188]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[189] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[189]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[190] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[190]),
        .R(1'b0));
  FDRE \genblk1[11].SPI_SYN_SIGN_reg[191] 
       (.C(SCK),
        .CE(\genblk1[11].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[191]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \genblk1[12].SPI_SYN_SIGN[207]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[1] ),
        .I2(\spi_addr_reg_n_0_[0] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\spi_addr_reg_n_0_[3] ),
        .O(\genblk1[12].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[192] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[192]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[193] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[193]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[194] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[194]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[195] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[195]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[196] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[196]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[197] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[197]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[198] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[198]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[199] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[199]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[200] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[200]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[201] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[201]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[202] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[202]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[203] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[203]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[204] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[204]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[205] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[205]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[206] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[206]),
        .R(1'b0));
  FDRE \genblk1[12].SPI_SYN_SIGN_reg[207] 
       (.C(SCK),
        .CE(\genblk1[12].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[207]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \genblk1[13].SPI_SYN_SIGN[223]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(\spi_addr_reg_n_0_[3] ),
        .I4(\spi_addr_reg_n_0_[2] ),
        .O(\genblk1[13].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[208] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[208]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[209] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[209]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[210] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[210]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[211] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[211]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[212] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[212]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[213] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[213]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[214] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[214]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[215] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[215]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[216] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[216]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[217] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[217]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[218] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[218]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[219] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[219]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[220] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[220]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[221] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[221]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[222] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[222]),
        .R(1'b0));
  FDRE \genblk1[13].SPI_SYN_SIGN_reg[223] 
       (.C(SCK),
        .CE(\genblk1[13].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[223]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \genblk1[14].SPI_SYN_SIGN[239]_i_1 
       (.I0(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[2] ),
        .I3(\spi_addr_reg_n_0_[3] ),
        .I4(\spi_addr_reg_n_0_[1] ),
        .I5(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ),
        .O(\genblk1[14].SPI_SYN_SIGN_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk1[14].SPI_SYN_SIGN[239]_i_2 
       (.I0(\spi_addr_reg_n_0_[6] ),
        .I1(\spi_addr_reg_n_0_[7] ),
        .I2(\spi_addr_reg_n_0_[5] ),
        .O(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \genblk1[14].SPI_SYN_SIGN[239]_i_3 
       (.I0(\SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0 ),
        .I1(\spi_addr_reg_n_0_[4] ),
        .O(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[224] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[224]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[225] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[225]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[226] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[226]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[227] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[227]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[228] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[228]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[229] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[229]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[230] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[230]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[231] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[231]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[232] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[232]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[233] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[233]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[234] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[234]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[235] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[235]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[236] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[236]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[237] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[237]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[238] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[238]),
        .R(1'b0));
  FDRE \genblk1[14].SPI_SYN_SIGN_reg[239] 
       (.C(SCK),
        .CE(\genblk1[14].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[239]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \genblk1[15].SPI_SYN_SIGN[255]_i_1 
       (.I0(\genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[1] ),
        .I2(\spi_addr_reg_n_0_[0] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\spi_addr_reg_n_0_[3] ),
        .I5(\genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0 ),
        .O(\genblk1[15].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[240] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[240]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[241] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[241]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[242] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[242]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[243] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[243]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[244] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[244]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[245] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[245]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[246] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[246]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[247] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[247]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[248] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[248]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[249] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[249]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[250] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[250]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[251] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[251]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[252] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[252]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[253] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[253]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[254] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[254]),
        .R(1'b0));
  FDRE \genblk1[15].SPI_SYN_SIGN_reg[255] 
       (.C(SCK),
        .CE(\genblk1[15].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[255]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000080)) 
    \genblk1[1].SPI_SYN_SIGN[31]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\spi_addr_reg_n_0_[3] ),
        .O(\genblk1[1].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[16] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[16]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[17] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[17]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[18] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[18]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[19] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[19]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[20] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[20]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[21] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[21]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[22] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[22]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[23] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[23]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[24] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[24]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[25] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[25]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[26] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[26]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[27] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[27]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[28] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[28]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[29] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[29]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[30] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[30]),
        .R(1'b0));
  FDRE \genblk1[1].SPI_SYN_SIGN_reg[31] 
       (.C(SCK),
        .CE(\genblk1[1].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[31]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \genblk1[2].SPI_SYN_SIGN[47]_i_1 
       (.I0(\spi_addr_reg_n_0_[3] ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[2] ),
        .I3(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .O(\genblk1[2].SPI_SYN_SIGN_reg0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[2].SPI_SYN_SIGN[47]_i_2 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[1] ),
        .O(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[32] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[32]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[33] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[33]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[34] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[34]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[35] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[35]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[36] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[36]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[37] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[37]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[38] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[38]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[39] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[39]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[40] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[40]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[41] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[41]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[42] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[42]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[43] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[43]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[44] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[44]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[45] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[45]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[46] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[46]),
        .R(1'b0));
  FDRE \genblk1[2].SPI_SYN_SIGN_reg[47] 
       (.C(SCK),
        .CE(\genblk1[2].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[47]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \genblk1[3].SPI_SYN_SIGN[63]_i_1 
       (.I0(\spi_addr_reg_n_0_[3] ),
        .I1(\spi_addr_reg_n_0_[2] ),
        .I2(\spi_addr_reg_n_0_[0] ),
        .I3(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .O(\genblk1[3].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[48] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[48]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[49] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[49]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[50] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[50]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[51] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[51]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[52] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[52]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[53] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[53]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[54] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[54]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[55] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[55]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[56] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[56]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[57] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[57]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[58] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[58]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[59] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[59]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[60] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[60]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[61] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[61]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[62] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[62]),
        .R(1'b0));
  FDRE \genblk1[3].SPI_SYN_SIGN_reg[63] 
       (.C(SCK),
        .CE(\genblk1[3].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[63]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \genblk1[4].SPI_SYN_SIGN[79]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[1] ),
        .I2(\spi_addr_reg_n_0_[3] ),
        .I3(\spi_addr_reg_n_0_[0] ),
        .I4(\spi_addr_reg_n_0_[2] ),
        .O(\genblk1[4].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[64] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[64]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[65] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[65]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[66] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[66]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[67] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[67]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[68] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[68]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[69] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[69]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[70] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[70]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[71] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[71]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[72] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[72]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[73] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[73]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[74] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[74]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[75] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[75]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[76] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[76]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[77] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[77]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[78] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[78]),
        .R(1'b0));
  FDRE \genblk1[4].SPI_SYN_SIGN_reg[79] 
       (.C(SCK),
        .CE(\genblk1[4].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[79]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \genblk1[5].SPI_SYN_SIGN[95]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(\spi_addr_reg_n_0_[3] ),
        .I4(\spi_addr_reg_n_0_[2] ),
        .O(\genblk1[5].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[80] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[80]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[81] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[81]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[82] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[82]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[83] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[83]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[84] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[84]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[85] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[85]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[86] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[86]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[87] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[87]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[88] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[88]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[89] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[89]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[90] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[90]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[91] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[91]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[92] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[92]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[93] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[93]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[94] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[94]),
        .R(1'b0));
  FDRE \genblk1[5].SPI_SYN_SIGN_reg[95] 
       (.C(SCK),
        .CE(\genblk1[5].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[95]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \genblk1[6].SPI_SYN_SIGN[111]_i_1 
       (.I0(\spi_addr_reg_n_0_[3] ),
        .I1(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .I2(\spi_addr_reg_n_0_[2] ),
        .I3(\spi_addr_reg_n_0_[0] ),
        .O(\genblk1[6].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[100] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[100]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[101] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[101]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[102] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[102]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[103] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[103]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[104] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[104]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[105] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[105]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[106] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[106]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[107] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[107]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[108] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[108]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[109] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[109]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[110] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[110]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[111] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[111]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[96] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[96]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[97] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[97]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[98] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[98]),
        .R(1'b0));
  FDRE \genblk1[6].SPI_SYN_SIGN_reg[99] 
       (.C(SCK),
        .CE(\genblk1[6].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[99]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \genblk1[7].SPI_SYN_SIGN[127]_i_1 
       (.I0(\spi_addr_reg_n_0_[2] ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[3] ),
        .I3(\genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0 ),
        .O(\genblk1[7].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[112] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[112]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[113] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[113]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[114] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[114]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[115] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[115]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[116] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[116]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[117] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[117]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[118] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[118]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[119] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[119]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[120] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[120]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[121] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[121]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[122] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[122]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[123] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[123]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[124] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[124]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[125] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[125]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[126] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[126]),
        .R(1'b0));
  FDRE \genblk1[7].SPI_SYN_SIGN_reg[127] 
       (.C(SCK),
        .CE(\genblk1[7].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[127]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \genblk1[8].SPI_SYN_SIGN[143]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[1] ),
        .I2(\spi_addr_reg_n_0_[0] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\spi_addr_reg_n_0_[3] ),
        .O(\genblk1[8].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[128] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[128]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[129] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[129]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[130] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[130]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[131] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[131]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[132] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[132]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[133] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[133]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[134] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[134]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[135] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[135]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[136] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[136]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[137] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[137]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[138] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[138]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[139] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[139]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[140] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[140]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[141] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[141]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[142] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[142]),
        .R(1'b0));
  FDRE \genblk1[8].SPI_SYN_SIGN_reg[143] 
       (.C(SCK),
        .CE(\genblk1[8].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[143]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \genblk1[9].SPI_SYN_SIGN[159]_i_1 
       (.I0(\genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0 ),
        .I1(\spi_addr_reg_n_0_[0] ),
        .I2(\spi_addr_reg_n_0_[1] ),
        .I3(\spi_addr_reg_n_0_[2] ),
        .I4(\spi_addr_reg_n_0_[3] ),
        .O(\genblk1[9].SPI_SYN_SIGN_reg0 ));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[144] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(MOSI),
        .Q(SPI_SYN_SIGN[144]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[145] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[1]),
        .Q(SPI_SYN_SIGN[145]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[146] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[2]),
        .Q(SPI_SYN_SIGN[146]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[147] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[3]),
        .Q(SPI_SYN_SIGN[147]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[148] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[4]),
        .Q(SPI_SYN_SIGN[148]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[149] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[5]),
        .Q(SPI_SYN_SIGN[149]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[150] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[6]),
        .Q(SPI_SYN_SIGN[150]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[151] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[7]),
        .Q(SPI_SYN_SIGN[151]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[152] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[8]),
        .Q(SPI_SYN_SIGN[152]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[153] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[9]),
        .Q(SPI_SYN_SIGN[153]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[154] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[10]),
        .Q(SPI_SYN_SIGN[154]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[155] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[11]),
        .Q(SPI_SYN_SIGN[155]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[156] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[12]),
        .Q(SPI_SYN_SIGN[156]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[157] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[13]),
        .Q(SPI_SYN_SIGN[157]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[158] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[14]),
        .Q(SPI_SYN_SIGN[158]),
        .R(1'b0));
  FDRE \genblk1[9].SPI_SYN_SIGN_reg[159] 
       (.C(SCK),
        .CE(\genblk1[9].SPI_SYN_SIGN_reg0 ),
        .D(p_0_in[15]),
        .Q(SPI_SYN_SIGN[159]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \priority[7]_i_4 
       (.I0(SPI_BURST_TIMEREF[19]),
        .I1(\priority_reg[2]_rep__1 [1]),
        .I2(SPI_BURST_TIMEREF[18]),
        .I3(\priority_reg[2]_rep__1 [0]),
        .O(\SPI_BURST_TIMEREF_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \spi_addr[19]_i_1 
       (.I0(\spi_cnt_reg_n_0_[4] ),
        .I1(\spi_cnt_reg_n_0_[5] ),
        .I2(\spi_cnt_reg_n_0_[2] ),
        .I3(\spi_cnt_reg_n_0_[3] ),
        .I4(\spi_cnt_reg_n_0_[0] ),
        .I5(\spi_cnt_reg_n_0_[1] ),
        .O(\spi_addr[19]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[0] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[1]),
        .Q(\spi_addr_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[10] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[11]),
        .Q(\spi_addr_reg_n_0_[10] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[11] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[12]),
        .Q(\spi_addr_reg_n_0_[11] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[12] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[13]),
        .Q(\spi_addr_reg_n_0_[12] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[13] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[14]),
        .Q(\spi_addr_reg_n_0_[13] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[14] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[15]),
        .Q(\spi_addr_reg_n_0_[14] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[15] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[16]),
        .Q(\spi_addr_reg_n_0_[15] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[16] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(\spi_shift_reg_in_reg_n_0_[16] ),
        .Q(\spi_addr_reg_n_0_[16] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[17] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(\spi_shift_reg_in_reg_n_0_[17] ),
        .Q(\spi_addr_reg_n_0_[17] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[18] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in20_in),
        .Q(p_1_in15_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[19] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_1_in22_in),
        .Q(p_1_in18_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[1] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[2]),
        .Q(\spi_addr_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[2] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[3]),
        .Q(\spi_addr_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[3] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[4]),
        .Q(\spi_addr_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[4] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[5]),
        .Q(\spi_addr_reg_n_0_[4] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[5] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[6]),
        .Q(\spi_addr_reg_n_0_[5] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[6] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[7]),
        .Q(\spi_addr_reg_n_0_[6] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[7] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[8]),
        .Q(\spi_addr_reg_n_0_[7] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[8] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[9]),
        .Q(\spi_addr_reg_n_0_[8] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_addr_reg[9] 
       (.C(SCK),
        .CE(\spi_addr[19]_i_1_n_0 ),
        .CLR(RST),
        .D(p_0_in[10]),
        .Q(\spi_addr_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \spi_cnt[0]_i_1 
       (.I0(\spi_cnt_reg_n_0_[0] ),
        .O(spi_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \spi_cnt[1]_i_1 
       (.I0(\spi_cnt_reg_n_0_[1] ),
        .I1(\spi_cnt_reg_n_0_[0] ),
        .O(spi_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \spi_cnt[2]_i_1 
       (.I0(\spi_cnt_reg_n_0_[2] ),
        .I1(\spi_cnt_reg_n_0_[1] ),
        .I2(\spi_cnt_reg_n_0_[0] ),
        .O(spi_cnt[2]));
  LUT6 #(
    .INIT(64'h66AAAAAA26AAAAAA)) 
    \spi_cnt[3]_i_1 
       (.I0(\spi_cnt_reg_n_0_[3] ),
        .I1(\spi_cnt_reg_n_0_[2] ),
        .I2(\spi_cnt_reg_n_0_[5] ),
        .I3(\spi_cnt_reg_n_0_[1] ),
        .I4(\spi_cnt_reg_n_0_[0] ),
        .I5(\spi_cnt_reg_n_0_[4] ),
        .O(spi_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \spi_cnt[4]_i_1 
       (.I0(\spi_cnt_reg_n_0_[3] ),
        .I1(\spi_cnt_reg_n_0_[1] ),
        .I2(\spi_cnt_reg_n_0_[0] ),
        .I3(\spi_cnt_reg_n_0_[2] ),
        .I4(\spi_cnt_reg_n_0_[4] ),
        .O(spi_cnt[4]));
  LUT6 #(
    .INIT(64'h7FFFBFFF80000000)) 
    \spi_cnt[5]_i_1 
       (.I0(\spi_cnt_reg_n_0_[4] ),
        .I1(\spi_cnt_reg_n_0_[2] ),
        .I2(\spi_cnt_reg_n_0_[0] ),
        .I3(\spi_cnt_reg_n_0_[1] ),
        .I4(\spi_cnt_reg_n_0_[3] ),
        .I5(\spi_cnt_reg_n_0_[5] ),
        .O(spi_cnt[5]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_cnt_reg[0] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(spi_cnt[0]),
        .Q(\spi_cnt_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_cnt_reg[1] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(spi_cnt[1]),
        .Q(\spi_cnt_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_cnt_reg[2] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(spi_cnt[2]),
        .Q(\spi_cnt_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_cnt_reg[3] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(spi_cnt[3]),
        .Q(\spi_cnt_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_cnt_reg[4] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(spi_cnt[4]),
        .Q(\spi_cnt_reg_n_0_[4] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_cnt_reg[5] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(spi_cnt[5]),
        .Q(\spi_cnt_reg_n_0_[5] ));
  FDRE \spi_shift_reg_in_reg[0] 
       (.C(SCK),
        .CE(1'b1),
        .D(MOSI),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[10] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[11] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[12] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[13] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[14] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[15] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[16] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(\spi_shift_reg_in_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[17] 
       (.C(SCK),
        .CE(1'b1),
        .D(\spi_shift_reg_in_reg_n_0_[16] ),
        .Q(\spi_shift_reg_in_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[18] 
       (.C(SCK),
        .CE(1'b1),
        .D(\spi_shift_reg_in_reg_n_0_[17] ),
        .Q(p_1_in20_in),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[19] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_1_in20_in),
        .Q(p_1_in22_in),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[1] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[2] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[3] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[4] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[5] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[6] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[7] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[8] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE \spi_shift_reg_in_reg[9] 
       (.C(SCK),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(p_0_in[10]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00200020002000)) 
    \spi_shift_reg_out[12]_i_1 
       (.I0(\spi_shift_reg_out_reg[12]_0 ),
        .I1(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [1]),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(\spi_shift_reg_out_reg[12]_1 ),
        .I5(\spi_shift_reg_out[19]_i_4_n_0 ),
        .O(\spi_shift_reg_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \spi_shift_reg_out[13]_i_1 
       (.I0(\spi_shift_reg_out[13]_i_2_n_0 ),
        .I1(\spi_shift_reg_out_reg[13]_0 ),
        .I2(\spi_shift_reg_out[19]_i_4_n_0 ),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(p_0_in__0[13]),
        .I5(\spi_shift_reg_out[19]_i_6_n_0 ),
        .O(\spi_shift_reg_out[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA0C)) 
    \spi_shift_reg_out[13]_i_2 
       (.I0(\spi_shift_reg_out_reg[13]_1 ),
        .I1(p_0_in__0[13]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I3(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \spi_shift_reg_out[14]_i_1 
       (.I0(\spi_shift_reg_out[14]_i_2_n_0 ),
        .I1(\spi_shift_reg_out_reg[14]_0 ),
        .I2(\spi_shift_reg_out[19]_i_4_n_0 ),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(p_0_in__0[14]),
        .I5(\spi_shift_reg_out[19]_i_6_n_0 ),
        .O(\spi_shift_reg_out[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA0C)) 
    \spi_shift_reg_out[14]_i_2 
       (.I0(\spi_shift_reg_out_reg[14]_1 ),
        .I1(p_0_in__0[14]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I3(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \spi_shift_reg_out[15]_i_1 
       (.I0(\spi_shift_reg_out[15]_i_2_n_0 ),
        .I1(\spi_shift_reg_out_reg[15]_0 ),
        .I2(\spi_shift_reg_out[19]_i_4_n_0 ),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(p_0_in__0[15]),
        .I5(\spi_shift_reg_out[19]_i_6_n_0 ),
        .O(\spi_shift_reg_out[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA0C)) 
    \spi_shift_reg_out[15]_i_2 
       (.I0(\spi_shift_reg_out_reg[15]_1 ),
        .I1(p_0_in__0[15]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I3(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \spi_shift_reg_out[16]_i_1 
       (.I0(\spi_shift_reg_out[16]_i_2_n_0 ),
        .I1(\spi_shift_reg_out_reg[16]_0 ),
        .I2(\spi_shift_reg_out[19]_i_4_n_0 ),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(p_0_in__0[16]),
        .I5(\spi_shift_reg_out[19]_i_6_n_0 ),
        .O(\spi_shift_reg_out[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA0C)) 
    \spi_shift_reg_out[16]_i_2 
       (.I0(\spi_shift_reg_out_reg[16]_1 ),
        .I1(p_0_in__0[16]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I3(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \spi_shift_reg_out[17]_i_1 
       (.I0(\spi_shift_reg_out[17]_i_2_n_0 ),
        .I1(\spi_shift_reg_out_reg[17]_0 ),
        .I2(\spi_shift_reg_out[19]_i_4_n_0 ),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(p_0_in__0[17]),
        .I5(\spi_shift_reg_out[19]_i_6_n_0 ),
        .O(\spi_shift_reg_out[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA0C)) 
    \spi_shift_reg_out[17]_i_2 
       (.I0(\spi_shift_reg_out_reg[17]_1 ),
        .I1(p_0_in__0[17]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I3(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \spi_shift_reg_out[18]_i_1 
       (.I0(\spi_shift_reg_out[18]_i_2_n_0 ),
        .I1(\spi_shift_reg_out_reg[18]_0 ),
        .I2(\spi_shift_reg_out[19]_i_4_n_0 ),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(p_0_in__0[18]),
        .I5(\spi_shift_reg_out[19]_i_6_n_0 ),
        .O(\spi_shift_reg_out[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA0C)) 
    \spi_shift_reg_out[18]_i_2 
       (.I0(\spi_shift_reg_out_reg[18]_1 ),
        .I1(p_0_in__0[18]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I3(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \spi_shift_reg_out[19]_i_1 
       (.I0(\spi_shift_reg_out[19]_i_2_n_0 ),
        .I1(\spi_shift_reg_out_reg[19]_0 ),
        .I2(\spi_shift_reg_out[19]_i_4_n_0 ),
        .I3(\spi_shift_reg_out[19]_i_5_n_0 ),
        .I4(p_0_in__0[19]),
        .I5(\spi_shift_reg_out[19]_i_6_n_0 ),
        .O(\spi_shift_reg_out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \spi_shift_reg_out[19]_i_12 
       (.I0(\spi_cnt_reg_n_0_[5] ),
        .I1(\spi_cnt_reg_n_0_[4] ),
        .I2(\spi_cnt_reg_n_0_[0] ),
        .I3(\spi_cnt_reg_n_0_[1] ),
        .O(\spi_shift_reg_out[19]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hCA0C)) 
    \spi_shift_reg_out[19]_i_2 
       (.I0(\spi_shift_reg_out_reg[19]_1 ),
        .I1(p_0_in__0[19]),
        .I2(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I3(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \spi_shift_reg_out[19]_i_4 
       (.I0(\CTRL_OP_CODE_reg[1]_0 [0]),
        .I1(CTRL_SPI_ADDR),
        .I2(\CTRL_SPI_ADDR_reg[14]_0 [12]),
        .I3(\CTRL_SPI_ADDR_reg[14]_0 [14]),
        .I4(\CTRL_SPI_ADDR_reg[14]_0 [13]),
        .I5(\CTRL_OP_CODE_reg[1]_0 [1]),
        .O(\spi_shift_reg_out[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \spi_shift_reg_out[19]_i_5 
       (.I0(spi_shift_reg_out1),
        .I1(\CTRL_OP_CODE[1]_i_1_n_0 ),
        .O(\spi_shift_reg_out[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3FFFFFFF3FF5FFFF)) 
    \spi_shift_reg_out[19]_i_6 
       (.I0(p_1_in20_in),
        .I1(p_1_in18_in),
        .I2(\spi_cnt_reg_n_0_[3] ),
        .I3(\spi_cnt_reg_n_0_[2] ),
        .I4(\spi_shift_reg_out[19]_i_12_n_0 ),
        .I5(p_1_in22_in),
        .O(\spi_shift_reg_out[19]_i_6_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[12] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[12]_i_1_n_0 ),
        .Q(p_0_in__0[13]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[13] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[13]_i_1_n_0 ),
        .Q(p_0_in__0[14]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[14] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[14]_i_1_n_0 ),
        .Q(p_0_in__0[15]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[15] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[15]_i_1_n_0 ),
        .Q(p_0_in__0[16]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[16] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[16]_i_1_n_0 ),
        .Q(p_0_in__0[17]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[17] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[17]_i_1_n_0 ),
        .Q(p_0_in__0[18]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[18] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[18]_i_1_n_0 ),
        .Q(p_0_in__0[19]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \spi_shift_reg_out_reg[19] 
       (.C(SCK),
        .CE(1'b1),
        .CLR(RST),
        .D(\spi_shift_reg_out[19]_i_1_n_0 ),
        .Q(MISO));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[0]_i_2 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [1]),
        .I3(D[1]),
        .I4(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [0]),
        .I5(D[0]),
        .O(\synapse_state_samp[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \synapse_state_samp[0]_i_3 
       (.I0(D[7]),
        .I1(D[6]),
        .I2(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [1]),
        .I3(D[5]),
        .I4(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [0]),
        .I5(D[4]),
        .O(\synapse_state_samp[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \synapse_state_samp[3]_i_8 
       (.I0(SPI_MONITOR_SYN_ADDR),
        .I1(CTRL_SYNARRAY_ADDR),
        .O(S));
  MUXF7 \synapse_state_samp_reg[0]_i_1 
       (.I0(\synapse_state_samp[0]_i_2_n_0 ),
        .I1(\synapse_state_samp[0]_i_3_n_0 ),
        .O(\SPI_MONITOR_NEUR_ADDR_reg[2]_0 ),
        .S(\SPI_MONITOR_NEUR_ADDR_reg[7]_0 [2]));
endmodule

module ODIN_design_ODIN_0_0_synaptic_core
   (SRAM_reg_3,
    Qr,
    SRAM_reg_3_0,
    SRAM_reg_3_1,
    SRAM_reg_3_2,
    SRAM_reg_2,
    SRAM_reg_2_0,
    SRAM_reg_2_1,
    SRAM_reg_2_2,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    state_core_next_i1_carry_i_11,
    \FSM_sequential_state_reg[0]_1 ,
    S,
    SRAM_reg_0,
    SYN_SIGN,
    \AERIN_ADDR[9] ,
    \AERIN_ADDR[9]_0 ,
    \spi_shift_reg_out_reg[12] ,
    state_inacc_next0_carry_i_7,
    CTRL_NEURMEM_ADDR,
    SPI_PROPAGATE_UNMAPPED_SYN,
    state_core_next_i1_carry_i_13,
    \state_core_next_i1_inferred__0/i__carry ,
    CLK,
    CTRL_SYNARRAY_CS,
    CTRL_SYNARRAY_ADDR,
    D,
    WEA,
    SRAM_reg_1,
    SRAM_reg_2_3,
    SRAM_reg_3_3,
    SRAM_reg_4,
    SRAM_reg_5,
    SRAM_reg_6,
    WE,
    SPI_SYN_SIGN);
  output SRAM_reg_3;
  output [31:0]Qr;
  output SRAM_reg_3_0;
  output SRAM_reg_3_1;
  output SRAM_reg_3_2;
  output SRAM_reg_2;
  output SRAM_reg_2_0;
  output SRAM_reg_2_1;
  output SRAM_reg_2_2;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output [0:0]state_core_next_i1_carry_i_11;
  output \FSM_sequential_state_reg[0]_1 ;
  output [0:0]S;
  output [1:0]SRAM_reg_0;
  output SYN_SIGN;
  output \AERIN_ADDR[9] ;
  output \AERIN_ADDR[9]_0 ;
  input [1:0]\spi_shift_reg_out_reg[12] ;
  input [2:0]state_inacc_next0_carry_i_7;
  input [2:0]CTRL_NEURMEM_ADDR;
  input SPI_PROPAGATE_UNMAPPED_SYN;
  input state_core_next_i1_carry_i_13;
  input \state_core_next_i1_inferred__0/i__carry ;
  input CLK;
  input CTRL_SYNARRAY_CS;
  input [12:0]CTRL_SYNARRAY_ADDR;
  input [31:0]D;
  input [0:0]WEA;
  input [0:0]SRAM_reg_1;
  input [0:0]SRAM_reg_2_3;
  input [0:0]SRAM_reg_3_3;
  input [0:0]SRAM_reg_4;
  input [0:0]SRAM_reg_5;
  input [0:0]SRAM_reg_6;
  input WE;
  input [255:0]SPI_SYN_SIGN;

  wire \AERIN_ADDR[9] ;
  wire \AERIN_ADDR[9]_0 ;
  wire CLK;
  wire [2:0]CTRL_NEURMEM_ADDR;
  wire [12:0]CTRL_SYNARRAY_ADDR;
  wire CTRL_SYNARRAY_CS;
  wire [31:0]D;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire [31:0]Qr;
  wire [0:0]S;
  wire SPI_PROPAGATE_UNMAPPED_SYN;
  wire [255:0]SPI_SYN_SIGN;
  wire [1:0]SRAM_reg_0;
  wire [0:0]SRAM_reg_1;
  wire SRAM_reg_2;
  wire SRAM_reg_2_0;
  wire SRAM_reg_2_1;
  wire SRAM_reg_2_2;
  wire [0:0]SRAM_reg_2_3;
  wire SRAM_reg_3;
  wire SRAM_reg_3_0;
  wire SRAM_reg_3_1;
  wire SRAM_reg_3_2;
  wire [0:0]SRAM_reg_3_3;
  wire [0:0]SRAM_reg_4;
  wire [0:0]SRAM_reg_5;
  wire [0:0]SRAM_reg_6;
  wire SYN_SIGN;
  wire WE;
  wire [0:0]WEA;
  wire [1:0]\spi_shift_reg_out_reg[12] ;
  wire [0:0]state_core_next_i1_carry_i_11;
  wire state_core_next_i1_carry_i_13;
  wire \state_core_next_i1_inferred__0/i__carry ;
  wire state_inacc_next0_carry_i_100_n_0;
  wire state_inacc_next0_carry_i_101_n_0;
  wire state_inacc_next0_carry_i_102_n_0;
  wire state_inacc_next0_carry_i_103_n_0;
  wire state_inacc_next0_carry_i_104_n_0;
  wire state_inacc_next0_carry_i_105_n_0;
  wire state_inacc_next0_carry_i_106_n_0;
  wire state_inacc_next0_carry_i_107_n_0;
  wire state_inacc_next0_carry_i_108_n_0;
  wire state_inacc_next0_carry_i_109_n_0;
  wire state_inacc_next0_carry_i_110_n_0;
  wire state_inacc_next0_carry_i_111_n_0;
  wire state_inacc_next0_carry_i_112_n_0;
  wire state_inacc_next0_carry_i_113_n_0;
  wire state_inacc_next0_carry_i_114_n_0;
  wire state_inacc_next0_carry_i_115_n_0;
  wire state_inacc_next0_carry_i_116_n_0;
  wire state_inacc_next0_carry_i_117_n_0;
  wire state_inacc_next0_carry_i_118_n_0;
  wire state_inacc_next0_carry_i_119_n_0;
  wire state_inacc_next0_carry_i_120_n_0;
  wire state_inacc_next0_carry_i_121_n_0;
  wire state_inacc_next0_carry_i_122_n_0;
  wire state_inacc_next0_carry_i_123_n_0;
  wire state_inacc_next0_carry_i_124_n_0;
  wire state_inacc_next0_carry_i_125_n_0;
  wire state_inacc_next0_carry_i_126_n_0;
  wire state_inacc_next0_carry_i_127_n_0;
  wire state_inacc_next0_carry_i_128_n_0;
  wire state_inacc_next0_carry_i_129_n_0;
  wire state_inacc_next0_carry_i_130_n_0;
  wire state_inacc_next0_carry_i_131_n_0;
  wire state_inacc_next0_carry_i_132_n_0;
  wire state_inacc_next0_carry_i_133_n_0;
  wire state_inacc_next0_carry_i_134_n_0;
  wire state_inacc_next0_carry_i_135_n_0;
  wire state_inacc_next0_carry_i_136_n_0;
  wire state_inacc_next0_carry_i_137_n_0;
  wire state_inacc_next0_carry_i_138_n_0;
  wire state_inacc_next0_carry_i_139_n_0;
  wire state_inacc_next0_carry_i_140_n_0;
  wire state_inacc_next0_carry_i_141_n_0;
  wire state_inacc_next0_carry_i_142_n_0;
  wire state_inacc_next0_carry_i_143_n_0;
  wire state_inacc_next0_carry_i_144_n_0;
  wire state_inacc_next0_carry_i_16_n_0;
  wire state_inacc_next0_carry_i_17_n_0;
  wire state_inacc_next0_carry_i_18_n_0;
  wire state_inacc_next0_carry_i_19_n_0;
  wire state_inacc_next0_carry_i_23_n_0;
  wire state_inacc_next0_carry_i_24_n_0;
  wire state_inacc_next0_carry_i_25_n_0;
  wire state_inacc_next0_carry_i_26_n_0;
  wire state_inacc_next0_carry_i_27_n_0;
  wire state_inacc_next0_carry_i_28_n_0;
  wire state_inacc_next0_carry_i_29_n_0;
  wire state_inacc_next0_carry_i_30_n_0;
  wire state_inacc_next0_carry_i_31_n_0;
  wire state_inacc_next0_carry_i_32_n_0;
  wire state_inacc_next0_carry_i_33_n_0;
  wire state_inacc_next0_carry_i_34_n_0;
  wire state_inacc_next0_carry_i_35_n_0;
  wire state_inacc_next0_carry_i_36_n_0;
  wire state_inacc_next0_carry_i_37_n_0;
  wire state_inacc_next0_carry_i_38_n_0;
  wire state_inacc_next0_carry_i_45_n_0;
  wire state_inacc_next0_carry_i_46_n_0;
  wire state_inacc_next0_carry_i_47_n_0;
  wire state_inacc_next0_carry_i_48_n_0;
  wire state_inacc_next0_carry_i_49_n_0;
  wire state_inacc_next0_carry_i_50_n_0;
  wire state_inacc_next0_carry_i_51_n_0;
  wire state_inacc_next0_carry_i_52_n_0;
  wire state_inacc_next0_carry_i_53_n_0;
  wire state_inacc_next0_carry_i_54_n_0;
  wire state_inacc_next0_carry_i_55_n_0;
  wire state_inacc_next0_carry_i_56_n_0;
  wire state_inacc_next0_carry_i_57_n_0;
  wire state_inacc_next0_carry_i_58_n_0;
  wire state_inacc_next0_carry_i_59_n_0;
  wire state_inacc_next0_carry_i_60_n_0;
  wire state_inacc_next0_carry_i_61_n_0;
  wire state_inacc_next0_carry_i_62_n_0;
  wire state_inacc_next0_carry_i_63_n_0;
  wire state_inacc_next0_carry_i_64_n_0;
  wire state_inacc_next0_carry_i_65_n_0;
  wire state_inacc_next0_carry_i_66_n_0;
  wire state_inacc_next0_carry_i_67_n_0;
  wire state_inacc_next0_carry_i_68_n_0;
  wire state_inacc_next0_carry_i_69_n_0;
  wire [2:0]state_inacc_next0_carry_i_7;
  wire state_inacc_next0_carry_i_70_n_0;
  wire state_inacc_next0_carry_i_71_n_0;
  wire state_inacc_next0_carry_i_72_n_0;
  wire state_inacc_next0_carry_i_73_n_0;
  wire state_inacc_next0_carry_i_74_n_0;
  wire state_inacc_next0_carry_i_75_n_0;
  wire state_inacc_next0_carry_i_76_n_0;
  wire state_inacc_next0_carry_i_81_n_0;
  wire state_inacc_next0_carry_i_82_n_0;
  wire state_inacc_next0_carry_i_83_n_0;
  wire state_inacc_next0_carry_i_84_n_0;
  wire state_inacc_next0_carry_i_85_n_0;
  wire state_inacc_next0_carry_i_86_n_0;
  wire state_inacc_next0_carry_i_87_n_0;
  wire state_inacc_next0_carry_i_88_n_0;
  wire state_inacc_next0_carry_i_89_n_0;
  wire state_inacc_next0_carry_i_90_n_0;
  wire state_inacc_next0_carry_i_91_n_0;
  wire state_inacc_next0_carry_i_92_n_0;
  wire state_inacc_next0_carry_i_93_n_0;
  wire state_inacc_next0_carry_i_94_n_0;
  wire state_inacc_next0_carry_i_95_n_0;
  wire state_inacc_next0_carry_i_96_n_0;
  wire state_inacc_next0_carry_i_97_n_0;
  wire state_inacc_next0_carry_i_98_n_0;
  wire state_inacc_next0_carry_i_99_n_0;

  MUXF8 SRAM_reg_1_i_390
       (.I0(\AERIN_ADDR[9] ),
        .I1(\AERIN_ADDR[9]_0 ),
        .O(SYN_SIGN),
        .S(CTRL_SYNARRAY_ADDR[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_100
       (.I0(SPI_SYN_SIGN[255]),
        .I1(SPI_SYN_SIGN[127]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[191]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[63]),
        .O(state_inacc_next0_carry_i_100_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_101
       (.I0(SPI_SYN_SIGN[199]),
        .I1(SPI_SYN_SIGN[71]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[135]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[7]),
        .O(state_inacc_next0_carry_i_101_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_102
       (.I0(SPI_SYN_SIGN[231]),
        .I1(SPI_SYN_SIGN[103]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[167]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[39]),
        .O(state_inacc_next0_carry_i_102_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_103
       (.I0(SPI_SYN_SIGN[215]),
        .I1(SPI_SYN_SIGN[87]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[151]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[23]),
        .O(state_inacc_next0_carry_i_103_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_104
       (.I0(SPI_SYN_SIGN[247]),
        .I1(SPI_SYN_SIGN[119]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[183]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[55]),
        .O(state_inacc_next0_carry_i_104_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_105
       (.I0(SPI_SYN_SIGN[203]),
        .I1(SPI_SYN_SIGN[75]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[139]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[11]),
        .O(state_inacc_next0_carry_i_105_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_106
       (.I0(SPI_SYN_SIGN[235]),
        .I1(SPI_SYN_SIGN[107]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[171]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[43]),
        .O(state_inacc_next0_carry_i_106_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_107
       (.I0(SPI_SYN_SIGN[219]),
        .I1(SPI_SYN_SIGN[91]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[155]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[27]),
        .O(state_inacc_next0_carry_i_107_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_108
       (.I0(SPI_SYN_SIGN[251]),
        .I1(SPI_SYN_SIGN[123]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[187]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[59]),
        .O(state_inacc_next0_carry_i_108_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_109
       (.I0(SPI_SYN_SIGN[195]),
        .I1(SPI_SYN_SIGN[67]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[131]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[3]),
        .O(state_inacc_next0_carry_i_109_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_110
       (.I0(SPI_SYN_SIGN[227]),
        .I1(SPI_SYN_SIGN[99]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[163]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[35]),
        .O(state_inacc_next0_carry_i_110_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_111
       (.I0(SPI_SYN_SIGN[211]),
        .I1(SPI_SYN_SIGN[83]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[147]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[19]),
        .O(state_inacc_next0_carry_i_111_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_112
       (.I0(SPI_SYN_SIGN[243]),
        .I1(SPI_SYN_SIGN[115]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[179]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[51]),
        .O(state_inacc_next0_carry_i_112_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_113
       (.I0(SPI_SYN_SIGN[204]),
        .I1(SPI_SYN_SIGN[76]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[140]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[12]),
        .O(state_inacc_next0_carry_i_113_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_114
       (.I0(SPI_SYN_SIGN[236]),
        .I1(SPI_SYN_SIGN[108]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[172]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[44]),
        .O(state_inacc_next0_carry_i_114_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_115
       (.I0(SPI_SYN_SIGN[220]),
        .I1(SPI_SYN_SIGN[92]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[156]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[28]),
        .O(state_inacc_next0_carry_i_115_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_116
       (.I0(SPI_SYN_SIGN[252]),
        .I1(SPI_SYN_SIGN[124]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[188]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[60]),
        .O(state_inacc_next0_carry_i_116_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_117
       (.I0(SPI_SYN_SIGN[196]),
        .I1(SPI_SYN_SIGN[68]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[132]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[4]),
        .O(state_inacc_next0_carry_i_117_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_118
       (.I0(SPI_SYN_SIGN[228]),
        .I1(SPI_SYN_SIGN[100]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[164]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[36]),
        .O(state_inacc_next0_carry_i_118_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_119
       (.I0(SPI_SYN_SIGN[212]),
        .I1(SPI_SYN_SIGN[84]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[148]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[20]),
        .O(state_inacc_next0_carry_i_119_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_120
       (.I0(SPI_SYN_SIGN[244]),
        .I1(SPI_SYN_SIGN[116]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[180]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[52]),
        .O(state_inacc_next0_carry_i_120_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_121
       (.I0(SPI_SYN_SIGN[200]),
        .I1(SPI_SYN_SIGN[72]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[136]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[8]),
        .O(state_inacc_next0_carry_i_121_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_122
       (.I0(SPI_SYN_SIGN[232]),
        .I1(SPI_SYN_SIGN[104]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[168]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[40]),
        .O(state_inacc_next0_carry_i_122_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_123
       (.I0(SPI_SYN_SIGN[216]),
        .I1(SPI_SYN_SIGN[88]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[152]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[24]),
        .O(state_inacc_next0_carry_i_123_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_124
       (.I0(SPI_SYN_SIGN[248]),
        .I1(SPI_SYN_SIGN[120]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[184]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[56]),
        .O(state_inacc_next0_carry_i_124_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_125
       (.I0(SPI_SYN_SIGN[192]),
        .I1(SPI_SYN_SIGN[64]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[128]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[0]),
        .O(state_inacc_next0_carry_i_125_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_126
       (.I0(SPI_SYN_SIGN[224]),
        .I1(SPI_SYN_SIGN[96]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[160]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[32]),
        .O(state_inacc_next0_carry_i_126_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_127
       (.I0(SPI_SYN_SIGN[208]),
        .I1(SPI_SYN_SIGN[80]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[144]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[16]),
        .O(state_inacc_next0_carry_i_127_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_128
       (.I0(SPI_SYN_SIGN[240]),
        .I1(SPI_SYN_SIGN[112]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[176]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[48]),
        .O(state_inacc_next0_carry_i_128_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_129
       (.I0(SPI_SYN_SIGN[206]),
        .I1(SPI_SYN_SIGN[78]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[142]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[14]),
        .O(state_inacc_next0_carry_i_129_n_0));
  MUXF7 state_inacc_next0_carry_i_13
       (.I0(state_inacc_next0_carry_i_16_n_0),
        .I1(state_inacc_next0_carry_i_17_n_0),
        .O(\AERIN_ADDR[9]_0 ),
        .S(CTRL_SYNARRAY_ADDR[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_130
       (.I0(SPI_SYN_SIGN[238]),
        .I1(SPI_SYN_SIGN[110]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[174]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[46]),
        .O(state_inacc_next0_carry_i_130_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_131
       (.I0(SPI_SYN_SIGN[222]),
        .I1(SPI_SYN_SIGN[94]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[158]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[30]),
        .O(state_inacc_next0_carry_i_131_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_132
       (.I0(SPI_SYN_SIGN[254]),
        .I1(SPI_SYN_SIGN[126]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[190]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[62]),
        .O(state_inacc_next0_carry_i_132_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_133
       (.I0(SPI_SYN_SIGN[198]),
        .I1(SPI_SYN_SIGN[70]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[134]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[6]),
        .O(state_inacc_next0_carry_i_133_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_134
       (.I0(SPI_SYN_SIGN[230]),
        .I1(SPI_SYN_SIGN[102]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[166]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[38]),
        .O(state_inacc_next0_carry_i_134_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_135
       (.I0(SPI_SYN_SIGN[214]),
        .I1(SPI_SYN_SIGN[86]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[150]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[22]),
        .O(state_inacc_next0_carry_i_135_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_136
       (.I0(SPI_SYN_SIGN[246]),
        .I1(SPI_SYN_SIGN[118]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[182]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[54]),
        .O(state_inacc_next0_carry_i_136_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_137
       (.I0(SPI_SYN_SIGN[202]),
        .I1(SPI_SYN_SIGN[74]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[138]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[10]),
        .O(state_inacc_next0_carry_i_137_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_138
       (.I0(SPI_SYN_SIGN[234]),
        .I1(SPI_SYN_SIGN[106]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[170]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[42]),
        .O(state_inacc_next0_carry_i_138_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_139
       (.I0(SPI_SYN_SIGN[218]),
        .I1(SPI_SYN_SIGN[90]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[154]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[26]),
        .O(state_inacc_next0_carry_i_139_n_0));
  MUXF7 state_inacc_next0_carry_i_14
       (.I0(state_inacc_next0_carry_i_18_n_0),
        .I1(state_inacc_next0_carry_i_19_n_0),
        .O(\AERIN_ADDR[9] ),
        .S(CTRL_SYNARRAY_ADDR[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_140
       (.I0(SPI_SYN_SIGN[250]),
        .I1(SPI_SYN_SIGN[122]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[186]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[58]),
        .O(state_inacc_next0_carry_i_140_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_141
       (.I0(SPI_SYN_SIGN[194]),
        .I1(SPI_SYN_SIGN[66]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[130]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[2]),
        .O(state_inacc_next0_carry_i_141_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_142
       (.I0(SPI_SYN_SIGN[226]),
        .I1(SPI_SYN_SIGN[98]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[162]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[34]),
        .O(state_inacc_next0_carry_i_142_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_143
       (.I0(SPI_SYN_SIGN[210]),
        .I1(SPI_SYN_SIGN[82]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[146]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[18]),
        .O(state_inacc_next0_carry_i_143_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_144
       (.I0(SPI_SYN_SIGN[242]),
        .I1(SPI_SYN_SIGN[114]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[178]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[50]),
        .O(state_inacc_next0_carry_i_144_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_16
       (.I0(state_inacc_next0_carry_i_23_n_0),
        .I1(state_inacc_next0_carry_i_24_n_0),
        .I2(CTRL_SYNARRAY_ADDR[7]),
        .I3(state_inacc_next0_carry_i_25_n_0),
        .I4(CTRL_SYNARRAY_ADDR[8]),
        .I5(state_inacc_next0_carry_i_26_n_0),
        .O(state_inacc_next0_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_17
       (.I0(state_inacc_next0_carry_i_27_n_0),
        .I1(state_inacc_next0_carry_i_28_n_0),
        .I2(CTRL_SYNARRAY_ADDR[7]),
        .I3(state_inacc_next0_carry_i_29_n_0),
        .I4(CTRL_SYNARRAY_ADDR[8]),
        .I5(state_inacc_next0_carry_i_30_n_0),
        .O(state_inacc_next0_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_18
       (.I0(state_inacc_next0_carry_i_31_n_0),
        .I1(state_inacc_next0_carry_i_32_n_0),
        .I2(CTRL_SYNARRAY_ADDR[7]),
        .I3(state_inacc_next0_carry_i_33_n_0),
        .I4(CTRL_SYNARRAY_ADDR[8]),
        .I5(state_inacc_next0_carry_i_34_n_0),
        .O(state_inacc_next0_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_19
       (.I0(state_inacc_next0_carry_i_35_n_0),
        .I1(state_inacc_next0_carry_i_36_n_0),
        .I2(CTRL_SYNARRAY_ADDR[7]),
        .I3(state_inacc_next0_carry_i_37_n_0),
        .I4(CTRL_SYNARRAY_ADDR[8]),
        .I5(state_inacc_next0_carry_i_38_n_0),
        .O(state_inacc_next0_carry_i_19_n_0));
  MUXF8 state_inacc_next0_carry_i_23
       (.I0(state_inacc_next0_carry_i_45_n_0),
        .I1(state_inacc_next0_carry_i_46_n_0),
        .O(state_inacc_next0_carry_i_23_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_24
       (.I0(state_inacc_next0_carry_i_47_n_0),
        .I1(state_inacc_next0_carry_i_48_n_0),
        .O(state_inacc_next0_carry_i_24_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_25
       (.I0(state_inacc_next0_carry_i_49_n_0),
        .I1(state_inacc_next0_carry_i_50_n_0),
        .O(state_inacc_next0_carry_i_25_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_26
       (.I0(state_inacc_next0_carry_i_51_n_0),
        .I1(state_inacc_next0_carry_i_52_n_0),
        .O(state_inacc_next0_carry_i_26_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_27
       (.I0(state_inacc_next0_carry_i_53_n_0),
        .I1(state_inacc_next0_carry_i_54_n_0),
        .O(state_inacc_next0_carry_i_27_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_28
       (.I0(state_inacc_next0_carry_i_55_n_0),
        .I1(state_inacc_next0_carry_i_56_n_0),
        .O(state_inacc_next0_carry_i_28_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_29
       (.I0(state_inacc_next0_carry_i_57_n_0),
        .I1(state_inacc_next0_carry_i_58_n_0),
        .O(state_inacc_next0_carry_i_29_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_30
       (.I0(state_inacc_next0_carry_i_59_n_0),
        .I1(state_inacc_next0_carry_i_60_n_0),
        .O(state_inacc_next0_carry_i_30_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_31
       (.I0(state_inacc_next0_carry_i_61_n_0),
        .I1(state_inacc_next0_carry_i_62_n_0),
        .O(state_inacc_next0_carry_i_31_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_32
       (.I0(state_inacc_next0_carry_i_63_n_0),
        .I1(state_inacc_next0_carry_i_64_n_0),
        .O(state_inacc_next0_carry_i_32_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_33
       (.I0(state_inacc_next0_carry_i_65_n_0),
        .I1(state_inacc_next0_carry_i_66_n_0),
        .O(state_inacc_next0_carry_i_33_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_34
       (.I0(state_inacc_next0_carry_i_67_n_0),
        .I1(state_inacc_next0_carry_i_68_n_0),
        .O(state_inacc_next0_carry_i_34_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_35
       (.I0(state_inacc_next0_carry_i_69_n_0),
        .I1(state_inacc_next0_carry_i_70_n_0),
        .O(state_inacc_next0_carry_i_35_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_36
       (.I0(state_inacc_next0_carry_i_71_n_0),
        .I1(state_inacc_next0_carry_i_72_n_0),
        .O(state_inacc_next0_carry_i_36_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_37
       (.I0(state_inacc_next0_carry_i_73_n_0),
        .I1(state_inacc_next0_carry_i_74_n_0),
        .O(state_inacc_next0_carry_i_37_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF8 state_inacc_next0_carry_i_38
       (.I0(state_inacc_next0_carry_i_75_n_0),
        .I1(state_inacc_next0_carry_i_76_n_0),
        .O(state_inacc_next0_carry_i_38_n_0),
        .S(CTRL_SYNARRAY_ADDR[9]));
  MUXF7 state_inacc_next0_carry_i_45
       (.I0(state_inacc_next0_carry_i_81_n_0),
        .I1(state_inacc_next0_carry_i_82_n_0),
        .O(state_inacc_next0_carry_i_45_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_46
       (.I0(state_inacc_next0_carry_i_83_n_0),
        .I1(state_inacc_next0_carry_i_84_n_0),
        .O(state_inacc_next0_carry_i_46_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_47
       (.I0(state_inacc_next0_carry_i_85_n_0),
        .I1(state_inacc_next0_carry_i_86_n_0),
        .O(state_inacc_next0_carry_i_47_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_48
       (.I0(state_inacc_next0_carry_i_87_n_0),
        .I1(state_inacc_next0_carry_i_88_n_0),
        .O(state_inacc_next0_carry_i_48_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_49
       (.I0(state_inacc_next0_carry_i_89_n_0),
        .I1(state_inacc_next0_carry_i_90_n_0),
        .O(state_inacc_next0_carry_i_49_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_50
       (.I0(state_inacc_next0_carry_i_91_n_0),
        .I1(state_inacc_next0_carry_i_92_n_0),
        .O(state_inacc_next0_carry_i_50_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_51
       (.I0(state_inacc_next0_carry_i_93_n_0),
        .I1(state_inacc_next0_carry_i_94_n_0),
        .O(state_inacc_next0_carry_i_51_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_52
       (.I0(state_inacc_next0_carry_i_95_n_0),
        .I1(state_inacc_next0_carry_i_96_n_0),
        .O(state_inacc_next0_carry_i_52_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_53
       (.I0(state_inacc_next0_carry_i_97_n_0),
        .I1(state_inacc_next0_carry_i_98_n_0),
        .O(state_inacc_next0_carry_i_53_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_54
       (.I0(state_inacc_next0_carry_i_99_n_0),
        .I1(state_inacc_next0_carry_i_100_n_0),
        .O(state_inacc_next0_carry_i_54_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_55
       (.I0(state_inacc_next0_carry_i_101_n_0),
        .I1(state_inacc_next0_carry_i_102_n_0),
        .O(state_inacc_next0_carry_i_55_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_56
       (.I0(state_inacc_next0_carry_i_103_n_0),
        .I1(state_inacc_next0_carry_i_104_n_0),
        .O(state_inacc_next0_carry_i_56_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_57
       (.I0(state_inacc_next0_carry_i_105_n_0),
        .I1(state_inacc_next0_carry_i_106_n_0),
        .O(state_inacc_next0_carry_i_57_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_58
       (.I0(state_inacc_next0_carry_i_107_n_0),
        .I1(state_inacc_next0_carry_i_108_n_0),
        .O(state_inacc_next0_carry_i_58_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_59
       (.I0(state_inacc_next0_carry_i_109_n_0),
        .I1(state_inacc_next0_carry_i_110_n_0),
        .O(state_inacc_next0_carry_i_59_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_60
       (.I0(state_inacc_next0_carry_i_111_n_0),
        .I1(state_inacc_next0_carry_i_112_n_0),
        .O(state_inacc_next0_carry_i_60_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_61
       (.I0(state_inacc_next0_carry_i_113_n_0),
        .I1(state_inacc_next0_carry_i_114_n_0),
        .O(state_inacc_next0_carry_i_61_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_62
       (.I0(state_inacc_next0_carry_i_115_n_0),
        .I1(state_inacc_next0_carry_i_116_n_0),
        .O(state_inacc_next0_carry_i_62_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_63
       (.I0(state_inacc_next0_carry_i_117_n_0),
        .I1(state_inacc_next0_carry_i_118_n_0),
        .O(state_inacc_next0_carry_i_63_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_64
       (.I0(state_inacc_next0_carry_i_119_n_0),
        .I1(state_inacc_next0_carry_i_120_n_0),
        .O(state_inacc_next0_carry_i_64_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_65
       (.I0(state_inacc_next0_carry_i_121_n_0),
        .I1(state_inacc_next0_carry_i_122_n_0),
        .O(state_inacc_next0_carry_i_65_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_66
       (.I0(state_inacc_next0_carry_i_123_n_0),
        .I1(state_inacc_next0_carry_i_124_n_0),
        .O(state_inacc_next0_carry_i_66_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_67
       (.I0(state_inacc_next0_carry_i_125_n_0),
        .I1(state_inacc_next0_carry_i_126_n_0),
        .O(state_inacc_next0_carry_i_67_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_68
       (.I0(state_inacc_next0_carry_i_127_n_0),
        .I1(state_inacc_next0_carry_i_128_n_0),
        .O(state_inacc_next0_carry_i_68_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_69
       (.I0(state_inacc_next0_carry_i_129_n_0),
        .I1(state_inacc_next0_carry_i_130_n_0),
        .O(state_inacc_next0_carry_i_69_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_70
       (.I0(state_inacc_next0_carry_i_131_n_0),
        .I1(state_inacc_next0_carry_i_132_n_0),
        .O(state_inacc_next0_carry_i_70_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_71
       (.I0(state_inacc_next0_carry_i_133_n_0),
        .I1(state_inacc_next0_carry_i_134_n_0),
        .O(state_inacc_next0_carry_i_71_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_72
       (.I0(state_inacc_next0_carry_i_135_n_0),
        .I1(state_inacc_next0_carry_i_136_n_0),
        .O(state_inacc_next0_carry_i_72_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_73
       (.I0(state_inacc_next0_carry_i_137_n_0),
        .I1(state_inacc_next0_carry_i_138_n_0),
        .O(state_inacc_next0_carry_i_73_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_74
       (.I0(state_inacc_next0_carry_i_139_n_0),
        .I1(state_inacc_next0_carry_i_140_n_0),
        .O(state_inacc_next0_carry_i_74_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_75
       (.I0(state_inacc_next0_carry_i_141_n_0),
        .I1(state_inacc_next0_carry_i_142_n_0),
        .O(state_inacc_next0_carry_i_75_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  MUXF7 state_inacc_next0_carry_i_76
       (.I0(state_inacc_next0_carry_i_143_n_0),
        .I1(state_inacc_next0_carry_i_144_n_0),
        .O(state_inacc_next0_carry_i_76_n_0),
        .S(CTRL_SYNARRAY_ADDR[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_81
       (.I0(SPI_SYN_SIGN[205]),
        .I1(SPI_SYN_SIGN[77]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[141]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[13]),
        .O(state_inacc_next0_carry_i_81_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_82
       (.I0(SPI_SYN_SIGN[237]),
        .I1(SPI_SYN_SIGN[109]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[173]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[45]),
        .O(state_inacc_next0_carry_i_82_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_83
       (.I0(SPI_SYN_SIGN[221]),
        .I1(SPI_SYN_SIGN[93]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[157]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[29]),
        .O(state_inacc_next0_carry_i_83_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_84
       (.I0(SPI_SYN_SIGN[253]),
        .I1(SPI_SYN_SIGN[125]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[189]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[61]),
        .O(state_inacc_next0_carry_i_84_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_85
       (.I0(SPI_SYN_SIGN[197]),
        .I1(SPI_SYN_SIGN[69]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[133]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[5]),
        .O(state_inacc_next0_carry_i_85_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_86
       (.I0(SPI_SYN_SIGN[229]),
        .I1(SPI_SYN_SIGN[101]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[165]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[37]),
        .O(state_inacc_next0_carry_i_86_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_87
       (.I0(SPI_SYN_SIGN[213]),
        .I1(SPI_SYN_SIGN[85]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[149]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[21]),
        .O(state_inacc_next0_carry_i_87_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_88
       (.I0(SPI_SYN_SIGN[245]),
        .I1(SPI_SYN_SIGN[117]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[181]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[53]),
        .O(state_inacc_next0_carry_i_88_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_89
       (.I0(SPI_SYN_SIGN[201]),
        .I1(SPI_SYN_SIGN[73]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[137]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[9]),
        .O(state_inacc_next0_carry_i_89_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_90
       (.I0(SPI_SYN_SIGN[233]),
        .I1(SPI_SYN_SIGN[105]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[169]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[41]),
        .O(state_inacc_next0_carry_i_90_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_91
       (.I0(SPI_SYN_SIGN[217]),
        .I1(SPI_SYN_SIGN[89]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[153]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[25]),
        .O(state_inacc_next0_carry_i_91_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_92
       (.I0(SPI_SYN_SIGN[249]),
        .I1(SPI_SYN_SIGN[121]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[185]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[57]),
        .O(state_inacc_next0_carry_i_92_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_93
       (.I0(SPI_SYN_SIGN[193]),
        .I1(SPI_SYN_SIGN[65]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[129]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[1]),
        .O(state_inacc_next0_carry_i_93_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_94
       (.I0(SPI_SYN_SIGN[225]),
        .I1(SPI_SYN_SIGN[97]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[161]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[33]),
        .O(state_inacc_next0_carry_i_94_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_95
       (.I0(SPI_SYN_SIGN[209]),
        .I1(SPI_SYN_SIGN[81]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[145]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[17]),
        .O(state_inacc_next0_carry_i_95_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_96
       (.I0(SPI_SYN_SIGN[241]),
        .I1(SPI_SYN_SIGN[113]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[177]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[49]),
        .O(state_inacc_next0_carry_i_96_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_97
       (.I0(SPI_SYN_SIGN[207]),
        .I1(SPI_SYN_SIGN[79]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[143]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[15]),
        .O(state_inacc_next0_carry_i_97_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_98
       (.I0(SPI_SYN_SIGN[239]),
        .I1(SPI_SYN_SIGN[111]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[175]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[47]),
        .O(state_inacc_next0_carry_i_98_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    state_inacc_next0_carry_i_99
       (.I0(SPI_SYN_SIGN[223]),
        .I1(SPI_SYN_SIGN[95]),
        .I2(CTRL_SYNARRAY_ADDR[11]),
        .I3(SPI_SYN_SIGN[159]),
        .I4(CTRL_SYNARRAY_ADDR[12]),
        .I5(SPI_SYN_SIGN[31]),
        .O(state_inacc_next0_carry_i_99_n_0));
  ODIN_design_ODIN_0_0_SRAM_8192x32_wrapper synarray_0
       (.CLK(CLK),
        .CTRL_NEURMEM_ADDR(CTRL_NEURMEM_ADDR),
        .CTRL_SYNARRAY_ADDR(CTRL_SYNARRAY_ADDR),
        .CTRL_SYNARRAY_CS(CTRL_SYNARRAY_CS),
        .D(D),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .Qr(Qr),
        .S(S),
        .SPI_PROPAGATE_UNMAPPED_SYN(SPI_PROPAGATE_UNMAPPED_SYN),
        .SRAM_reg_0_0(SRAM_reg_0),
        .SRAM_reg_1_0(SRAM_reg_1),
        .SRAM_reg_2_0(SRAM_reg_2),
        .SRAM_reg_2_1(SRAM_reg_2_0),
        .SRAM_reg_2_2(SRAM_reg_2_1),
        .SRAM_reg_2_3(SRAM_reg_2_2),
        .SRAM_reg_2_4(SRAM_reg_2_3),
        .SRAM_reg_3_0(SRAM_reg_3),
        .SRAM_reg_3_1(SRAM_reg_3_0),
        .SRAM_reg_3_2(SRAM_reg_3_1),
        .SRAM_reg_3_3(SRAM_reg_3_2),
        .SRAM_reg_3_4(SRAM_reg_3_3),
        .SRAM_reg_4_0(SRAM_reg_4),
        .SRAM_reg_5_0(SRAM_reg_5),
        .SRAM_reg_6_0(SRAM_reg_6),
        .WE(WE),
        .WEA(WEA),
        .\spi_shift_reg_out_reg[12] (\spi_shift_reg_out_reg[12] ),
        .state_core_next_i1_carry_i_11_0(state_core_next_i1_carry_i_11),
        .state_core_next_i1_carry_i_13_0(state_core_next_i1_carry_i_13),
        .\state_core_next_i1_inferred__0/i__carry (\state_core_next_i1_inferred__0/i__carry ),
        .state_inacc_next0_carry_i_7(state_inacc_next0_carry_i_7));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
