#[doc = "Register `SWRST_CTL1_LK` reader"]
pub type R = crate::R<SwrstCtl1LkSpec>;
#[doc = "Register `SWRST_CTL1_LK` writer"]
pub type W = crate::W<SwrstCtl1LkSpec>;
#[doc = "Field `GPIO0_RST_LK` reader - GPIO Port 0 Reset Lock"]
pub type Gpio0RstLkR = crate::BitReader;
#[doc = "Field `GPIO0_RST_LK` writer - GPIO Port 0 Reset Lock"]
pub type Gpio0RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO1_RST_LK` reader - GPIO Port 1 Reset Lock"]
pub type Gpio1RstLkR = crate::BitReader;
#[doc = "Field `GPIO1_RST_LK` writer - GPIO Port 1 Reset Lock"]
pub type Gpio1RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO2_RST_LK` reader - GPIO Port 2 Reset Lock"]
pub type Gpio2RstLkR = crate::BitReader;
#[doc = "Field `GPIO2_RST_LK` writer - GPIO Port 2 Reset Lock"]
pub type Gpio2RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO3_RST_LK` reader - GPIO Port 3 Reset Lock"]
pub type Gpio3RstLkR = crate::BitReader;
#[doc = "Field `GPIO3_RST_LK` writer - GPIO Port 3 Reset Lock"]
pub type Gpio3RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO4_RST_LK` reader - GPIO Port 4 Reset Lock"]
pub type Gpio4RstLkR = crate::BitReader;
#[doc = "Field `GPIO4_RST_LK` writer - GPIO Port 4 Reset Lock"]
pub type Gpio4RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO5_RST_LK` reader - GPIO Port 5 Reset Lock"]
pub type Gpio5RstLkR = crate::BitReader;
#[doc = "Field `GPIO5_RST_LK` writer - GPIO Port 5 Reset Lock"]
pub type Gpio5RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO6_RST_LK` reader - GPIO Port 6 Reset Lock"]
pub type Gpio6RstLkR = crate::BitReader;
#[doc = "Field `GPIO6_RST_LK` writer - GPIO Port 6 Reset Lock"]
pub type Gpio6RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO7_RST_LK` reader - GPIO Port 7 Reset Lock"]
pub type Gpio7RstLkR = crate::BitReader;
#[doc = "Field `GPIO7_RST_LK` writer - GPIO Port 7 Reset Lock"]
pub type Gpio7RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO8_RST_LK` reader - GPIO Port 8 Reset Lock"]
pub type Gpio8RstLkR = crate::BitReader;
#[doc = "Field `GPIO8_RST_LK` writer - GPIO Port 8 Reset Lock"]
pub type Gpio8RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO9_RST_LK` reader - GPIO Port 9 Reset Lock"]
pub type Gpio9RstLkR = crate::BitReader;
#[doc = "Field `GPIO9_RST_LK` writer - GPIO Port 9 Reset Lock"]
pub type Gpio9RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOA_RST_LK` reader - GPIO Port A Reset Lock"]
pub type GpioaRstLkR = crate::BitReader;
#[doc = "Field `GPIOA_RST_LK` writer - GPIO Port A Reset Lock"]
pub type GpioaRstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOB_RST_LK` reader - GPIO Port B Reset Lock"]
pub type GpiobRstLkR = crate::BitReader;
#[doc = "Field `GPIOB_RST_LK` writer - GPIO Port B Reset Lock"]
pub type GpiobRstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOC_RST_LK` reader - GPIO Port C Reset Lock"]
pub type GpiocRstLkR = crate::BitReader;
#[doc = "Field `GPIOC_RST_LK` writer - GPIO Port C Reset Lock"]
pub type GpiocRstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOD_RST_LK` reader - GPIO Port D Reset Lock"]
pub type GpiodRstLkR = crate::BitReader;
#[doc = "Field `GPIOD_RST_LK` writer - GPIO Port D Reset Lock"]
pub type GpiodRstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOE_RST_LK` reader - GPIO Port E Reset Lock"]
pub type GpioeRstLkR = crate::BitReader;
#[doc = "Field `GPIOE_RST_LK` writer - GPIO Port E Reset Lock"]
pub type GpioeRstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIOF_RST_LK` reader - GPIO Port F Reset Lock"]
pub type GpiofRstLkR = crate::BitReader;
#[doc = "Field `GPIOF_RST_LK` writer - GPIO Port F Reset Lock"]
pub type GpiofRstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM64_RST_LK` reader - ITIM64 Reset Lock"]
pub type Itim64RstLkR = crate::BitReader;
#[doc = "Field `ITIM64_RST_LK` writer - ITIM64 Reset Lock"]
pub type Itim64RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_1_RST_LK` reader - ITIM32-1 Reset Lock"]
pub type Itim32_1RstLkR = crate::BitReader;
#[doc = "Field `ITIM32_1_RST_LK` writer - ITIM32-1 Reset Lock"]
pub type Itim32_1RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_2_RST_LK` reader - ITIM32-2 Reset Lock"]
pub type Itim32_2RstLkR = crate::BitReader;
#[doc = "Field `ITIM32_2_RST_LK` writer - ITIM32-2 Reset Lock"]
pub type Itim32_2RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_3_RST_LK` reader - ITIM32-3 Reset Lock"]
pub type Itim32_3RstLkR = crate::BitReader;
#[doc = "Field `ITIM32_3_RST_LK` writer - ITIM32-3 Reset Lock"]
pub type Itim32_3RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_4_RST_LK` reader - ITIM32-4 Reset Lock"]
pub type Itim32_4RstLkR = crate::BitReader;
#[doc = "Field `ITIM32_4_RST_LK` writer - ITIM32-4 Reset Lock"]
pub type Itim32_4RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_5_RST_LK` reader - ITIM32-5 Reset Lock"]
pub type Itim32_5RstLkR = crate::BitReader;
#[doc = "Field `ITIM32_5_RST_LK` writer - ITIM32-5 Reset Lock"]
pub type Itim32_5RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ITIM32_6_RST_LK` reader - ITIM32-6 Reset Lock"]
pub type Itim32_6RstLkR = crate::BitReader;
#[doc = "Field `ITIM32_6_RST_LK` writer - ITIM32-6 Reset Lock"]
pub type Itim32_6RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU3_RST_LK` reader - MIWU3 Reset Lock"]
pub type Miwu3RstLkR = crate::BitReader;
#[doc = "Field `MIWU3_RST_LK` writer - MIWU3 Reset Lock"]
pub type Miwu3RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MTC_RST_LK` reader - MTC Reset Lock"]
pub type MtcRstLkR = crate::BitReader;
#[doc = "Field `MTC_RST_LK` writer - MTC Reset Lock"]
pub type MtcRstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU0_RST_LK` reader - MIWU0 Reset Lock"]
pub type Miwu0RstLkR = crate::BitReader;
#[doc = "Field `MIWU0_RST_LK` writer - MIWU0 Reset Lock"]
pub type Miwu0RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU1_RST_LK` reader - MIWU1 Reset Lock"]
pub type Miwu1RstLkR = crate::BitReader;
#[doc = "Field `MIWU1_RST_LK` writer - MIWU1 Reset Lock"]
pub type Miwu1RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIWU2_RST_LK` reader - MIWU2 Reset Lock"]
pub type Miwu2RstLkR = crate::BitReader;
#[doc = "Field `MIWU2_RST_LK` writer - MIWU2 Reset Lock"]
pub type Miwu2RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GDMA1_RST_LK` reader - GDMA1 Reset Lock"]
pub type Gdma1RstLkR = crate::BitReader;
#[doc = "Field `GDMA1_RST_LK` writer - GDMA1 Reset Lock"]
pub type Gdma1RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GDMA2_RST_LK` reader - GDMA2 Reset Lock"]
pub type Gdma2RstLkR = crate::BitReader;
#[doc = "Field `GDMA2_RST_LK` writer - GDMA2 Reset Lock"]
pub type Gdma2RstLkW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - GPIO Port 0 Reset Lock"]
    #[inline(always)]
    pub fn gpio0_rst_lk(&self) -> Gpio0RstLkR {
        Gpio0RstLkR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - GPIO Port 1 Reset Lock"]
    #[inline(always)]
    pub fn gpio1_rst_lk(&self) -> Gpio1RstLkR {
        Gpio1RstLkR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - GPIO Port 2 Reset Lock"]
    #[inline(always)]
    pub fn gpio2_rst_lk(&self) -> Gpio2RstLkR {
        Gpio2RstLkR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - GPIO Port 3 Reset Lock"]
    #[inline(always)]
    pub fn gpio3_rst_lk(&self) -> Gpio3RstLkR {
        Gpio3RstLkR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - GPIO Port 4 Reset Lock"]
    #[inline(always)]
    pub fn gpio4_rst_lk(&self) -> Gpio4RstLkR {
        Gpio4RstLkR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - GPIO Port 5 Reset Lock"]
    #[inline(always)]
    pub fn gpio5_rst_lk(&self) -> Gpio5RstLkR {
        Gpio5RstLkR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - GPIO Port 6 Reset Lock"]
    #[inline(always)]
    pub fn gpio6_rst_lk(&self) -> Gpio6RstLkR {
        Gpio6RstLkR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - GPIO Port 7 Reset Lock"]
    #[inline(always)]
    pub fn gpio7_rst_lk(&self) -> Gpio7RstLkR {
        Gpio7RstLkR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - GPIO Port 8 Reset Lock"]
    #[inline(always)]
    pub fn gpio8_rst_lk(&self) -> Gpio8RstLkR {
        Gpio8RstLkR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - GPIO Port 9 Reset Lock"]
    #[inline(always)]
    pub fn gpio9_rst_lk(&self) -> Gpio9RstLkR {
        Gpio9RstLkR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - GPIO Port A Reset Lock"]
    #[inline(always)]
    pub fn gpioa_rst_lk(&self) -> GpioaRstLkR {
        GpioaRstLkR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - GPIO Port B Reset Lock"]
    #[inline(always)]
    pub fn gpiob_rst_lk(&self) -> GpiobRstLkR {
        GpiobRstLkR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - GPIO Port C Reset Lock"]
    #[inline(always)]
    pub fn gpioc_rst_lk(&self) -> GpiocRstLkR {
        GpiocRstLkR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - GPIO Port D Reset Lock"]
    #[inline(always)]
    pub fn gpiod_rst_lk(&self) -> GpiodRstLkR {
        GpiodRstLkR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - GPIO Port E Reset Lock"]
    #[inline(always)]
    pub fn gpioe_rst_lk(&self) -> GpioeRstLkR {
        GpioeRstLkR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - GPIO Port F Reset Lock"]
    #[inline(always)]
    pub fn gpiof_rst_lk(&self) -> GpiofRstLkR {
        GpiofRstLkR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - ITIM64 Reset Lock"]
    #[inline(always)]
    pub fn itim64_rst_lk(&self) -> Itim64RstLkR {
        Itim64RstLkR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 18 - ITIM32-1 Reset Lock"]
    #[inline(always)]
    pub fn itim32_1_rst_lk(&self) -> Itim32_1RstLkR {
        Itim32_1RstLkR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - ITIM32-2 Reset Lock"]
    #[inline(always)]
    pub fn itim32_2_rst_lk(&self) -> Itim32_2RstLkR {
        Itim32_2RstLkR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - ITIM32-3 Reset Lock"]
    #[inline(always)]
    pub fn itim32_3_rst_lk(&self) -> Itim32_3RstLkR {
        Itim32_3RstLkR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - ITIM32-4 Reset Lock"]
    #[inline(always)]
    pub fn itim32_4_rst_lk(&self) -> Itim32_4RstLkR {
        Itim32_4RstLkR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - ITIM32-5 Reset Lock"]
    #[inline(always)]
    pub fn itim32_5_rst_lk(&self) -> Itim32_5RstLkR {
        Itim32_5RstLkR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - ITIM32-6 Reset Lock"]
    #[inline(always)]
    pub fn itim32_6_rst_lk(&self) -> Itim32_6RstLkR {
        Itim32_6RstLkR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - MIWU3 Reset Lock"]
    #[inline(always)]
    pub fn miwu3_rst_lk(&self) -> Miwu3RstLkR {
        Miwu3RstLkR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - MTC Reset Lock"]
    #[inline(always)]
    pub fn mtc_rst_lk(&self) -> MtcRstLkR {
        MtcRstLkR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - MIWU0 Reset Lock"]
    #[inline(always)]
    pub fn miwu0_rst_lk(&self) -> Miwu0RstLkR {
        Miwu0RstLkR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - MIWU1 Reset Lock"]
    #[inline(always)]
    pub fn miwu1_rst_lk(&self) -> Miwu1RstLkR {
        Miwu1RstLkR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - MIWU2 Reset Lock"]
    #[inline(always)]
    pub fn miwu2_rst_lk(&self) -> Miwu2RstLkR {
        Miwu2RstLkR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - GDMA1 Reset Lock"]
    #[inline(always)]
    pub fn gdma1_rst_lk(&self) -> Gdma1RstLkR {
        Gdma1RstLkR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - GDMA2 Reset Lock"]
    #[inline(always)]
    pub fn gdma2_rst_lk(&self) -> Gdma2RstLkR {
        Gdma2RstLkR::new(((self.bits >> 30) & 1) != 0)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SWRST_CTL1_LK")
            .field("gpio0_rst_lk", &self.gpio0_rst_lk())
            .field("gpio1_rst_lk", &self.gpio1_rst_lk())
            .field("gpio2_rst_lk", &self.gpio2_rst_lk())
            .field("gpio3_rst_lk", &self.gpio3_rst_lk())
            .field("gpio4_rst_lk", &self.gpio4_rst_lk())
            .field("gpio5_rst_lk", &self.gpio5_rst_lk())
            .field("gpio6_rst_lk", &self.gpio6_rst_lk())
            .field("gpio7_rst_lk", &self.gpio7_rst_lk())
            .field("gpio8_rst_lk", &self.gpio8_rst_lk())
            .field("gpio9_rst_lk", &self.gpio9_rst_lk())
            .field("gpioa_rst_lk", &self.gpioa_rst_lk())
            .field("gpiob_rst_lk", &self.gpiob_rst_lk())
            .field("gpioc_rst_lk", &self.gpioc_rst_lk())
            .field("gpiod_rst_lk", &self.gpiod_rst_lk())
            .field("gpioe_rst_lk", &self.gpioe_rst_lk())
            .field("gpiof_rst_lk", &self.gpiof_rst_lk())
            .field("itim64_rst_lk", &self.itim64_rst_lk())
            .field("itim32_1_rst_lk", &self.itim32_1_rst_lk())
            .field("itim32_2_rst_lk", &self.itim32_2_rst_lk())
            .field("itim32_3_rst_lk", &self.itim32_3_rst_lk())
            .field("itim32_4_rst_lk", &self.itim32_4_rst_lk())
            .field("itim32_5_rst_lk", &self.itim32_5_rst_lk())
            .field("itim32_6_rst_lk", &self.itim32_6_rst_lk())
            .field("miwu3_rst_lk", &self.miwu3_rst_lk())
            .field("mtc_rst_lk", &self.mtc_rst_lk())
            .field("miwu0_rst_lk", &self.miwu0_rst_lk())
            .field("miwu1_rst_lk", &self.miwu1_rst_lk())
            .field("miwu2_rst_lk", &self.miwu2_rst_lk())
            .field("gdma1_rst_lk", &self.gdma1_rst_lk())
            .field("gdma2_rst_lk", &self.gdma2_rst_lk())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - GPIO Port 0 Reset Lock"]
    #[inline(always)]
    pub fn gpio0_rst_lk(&mut self) -> Gpio0RstLkW<SwrstCtl1LkSpec> {
        Gpio0RstLkW::new(self, 0)
    }
    #[doc = "Bit 1 - GPIO Port 1 Reset Lock"]
    #[inline(always)]
    pub fn gpio1_rst_lk(&mut self) -> Gpio1RstLkW<SwrstCtl1LkSpec> {
        Gpio1RstLkW::new(self, 1)
    }
    #[doc = "Bit 2 - GPIO Port 2 Reset Lock"]
    #[inline(always)]
    pub fn gpio2_rst_lk(&mut self) -> Gpio2RstLkW<SwrstCtl1LkSpec> {
        Gpio2RstLkW::new(self, 2)
    }
    #[doc = "Bit 3 - GPIO Port 3 Reset Lock"]
    #[inline(always)]
    pub fn gpio3_rst_lk(&mut self) -> Gpio3RstLkW<SwrstCtl1LkSpec> {
        Gpio3RstLkW::new(self, 3)
    }
    #[doc = "Bit 4 - GPIO Port 4 Reset Lock"]
    #[inline(always)]
    pub fn gpio4_rst_lk(&mut self) -> Gpio4RstLkW<SwrstCtl1LkSpec> {
        Gpio4RstLkW::new(self, 4)
    }
    #[doc = "Bit 5 - GPIO Port 5 Reset Lock"]
    #[inline(always)]
    pub fn gpio5_rst_lk(&mut self) -> Gpio5RstLkW<SwrstCtl1LkSpec> {
        Gpio5RstLkW::new(self, 5)
    }
    #[doc = "Bit 6 - GPIO Port 6 Reset Lock"]
    #[inline(always)]
    pub fn gpio6_rst_lk(&mut self) -> Gpio6RstLkW<SwrstCtl1LkSpec> {
        Gpio6RstLkW::new(self, 6)
    }
    #[doc = "Bit 7 - GPIO Port 7 Reset Lock"]
    #[inline(always)]
    pub fn gpio7_rst_lk(&mut self) -> Gpio7RstLkW<SwrstCtl1LkSpec> {
        Gpio7RstLkW::new(self, 7)
    }
    #[doc = "Bit 8 - GPIO Port 8 Reset Lock"]
    #[inline(always)]
    pub fn gpio8_rst_lk(&mut self) -> Gpio8RstLkW<SwrstCtl1LkSpec> {
        Gpio8RstLkW::new(self, 8)
    }
    #[doc = "Bit 9 - GPIO Port 9 Reset Lock"]
    #[inline(always)]
    pub fn gpio9_rst_lk(&mut self) -> Gpio9RstLkW<SwrstCtl1LkSpec> {
        Gpio9RstLkW::new(self, 9)
    }
    #[doc = "Bit 10 - GPIO Port A Reset Lock"]
    #[inline(always)]
    pub fn gpioa_rst_lk(&mut self) -> GpioaRstLkW<SwrstCtl1LkSpec> {
        GpioaRstLkW::new(self, 10)
    }
    #[doc = "Bit 11 - GPIO Port B Reset Lock"]
    #[inline(always)]
    pub fn gpiob_rst_lk(&mut self) -> GpiobRstLkW<SwrstCtl1LkSpec> {
        GpiobRstLkW::new(self, 11)
    }
    #[doc = "Bit 12 - GPIO Port C Reset Lock"]
    #[inline(always)]
    pub fn gpioc_rst_lk(&mut self) -> GpiocRstLkW<SwrstCtl1LkSpec> {
        GpiocRstLkW::new(self, 12)
    }
    #[doc = "Bit 13 - GPIO Port D Reset Lock"]
    #[inline(always)]
    pub fn gpiod_rst_lk(&mut self) -> GpiodRstLkW<SwrstCtl1LkSpec> {
        GpiodRstLkW::new(self, 13)
    }
    #[doc = "Bit 14 - GPIO Port E Reset Lock"]
    #[inline(always)]
    pub fn gpioe_rst_lk(&mut self) -> GpioeRstLkW<SwrstCtl1LkSpec> {
        GpioeRstLkW::new(self, 14)
    }
    #[doc = "Bit 15 - GPIO Port F Reset Lock"]
    #[inline(always)]
    pub fn gpiof_rst_lk(&mut self) -> GpiofRstLkW<SwrstCtl1LkSpec> {
        GpiofRstLkW::new(self, 15)
    }
    #[doc = "Bit 16 - ITIM64 Reset Lock"]
    #[inline(always)]
    pub fn itim64_rst_lk(&mut self) -> Itim64RstLkW<SwrstCtl1LkSpec> {
        Itim64RstLkW::new(self, 16)
    }
    #[doc = "Bit 18 - ITIM32-1 Reset Lock"]
    #[inline(always)]
    pub fn itim32_1_rst_lk(&mut self) -> Itim32_1RstLkW<SwrstCtl1LkSpec> {
        Itim32_1RstLkW::new(self, 18)
    }
    #[doc = "Bit 19 - ITIM32-2 Reset Lock"]
    #[inline(always)]
    pub fn itim32_2_rst_lk(&mut self) -> Itim32_2RstLkW<SwrstCtl1LkSpec> {
        Itim32_2RstLkW::new(self, 19)
    }
    #[doc = "Bit 20 - ITIM32-3 Reset Lock"]
    #[inline(always)]
    pub fn itim32_3_rst_lk(&mut self) -> Itim32_3RstLkW<SwrstCtl1LkSpec> {
        Itim32_3RstLkW::new(self, 20)
    }
    #[doc = "Bit 21 - ITIM32-4 Reset Lock"]
    #[inline(always)]
    pub fn itim32_4_rst_lk(&mut self) -> Itim32_4RstLkW<SwrstCtl1LkSpec> {
        Itim32_4RstLkW::new(self, 21)
    }
    #[doc = "Bit 22 - ITIM32-5 Reset Lock"]
    #[inline(always)]
    pub fn itim32_5_rst_lk(&mut self) -> Itim32_5RstLkW<SwrstCtl1LkSpec> {
        Itim32_5RstLkW::new(self, 22)
    }
    #[doc = "Bit 23 - ITIM32-6 Reset Lock"]
    #[inline(always)]
    pub fn itim32_6_rst_lk(&mut self) -> Itim32_6RstLkW<SwrstCtl1LkSpec> {
        Itim32_6RstLkW::new(self, 23)
    }
    #[doc = "Bit 24 - MIWU3 Reset Lock"]
    #[inline(always)]
    pub fn miwu3_rst_lk(&mut self) -> Miwu3RstLkW<SwrstCtl1LkSpec> {
        Miwu3RstLkW::new(self, 24)
    }
    #[doc = "Bit 25 - MTC Reset Lock"]
    #[inline(always)]
    pub fn mtc_rst_lk(&mut self) -> MtcRstLkW<SwrstCtl1LkSpec> {
        MtcRstLkW::new(self, 25)
    }
    #[doc = "Bit 26 - MIWU0 Reset Lock"]
    #[inline(always)]
    pub fn miwu0_rst_lk(&mut self) -> Miwu0RstLkW<SwrstCtl1LkSpec> {
        Miwu0RstLkW::new(self, 26)
    }
    #[doc = "Bit 27 - MIWU1 Reset Lock"]
    #[inline(always)]
    pub fn miwu1_rst_lk(&mut self) -> Miwu1RstLkW<SwrstCtl1LkSpec> {
        Miwu1RstLkW::new(self, 27)
    }
    #[doc = "Bit 28 - MIWU2 Reset Lock"]
    #[inline(always)]
    pub fn miwu2_rst_lk(&mut self) -> Miwu2RstLkW<SwrstCtl1LkSpec> {
        Miwu2RstLkW::new(self, 28)
    }
    #[doc = "Bit 29 - GDMA1 Reset Lock"]
    #[inline(always)]
    pub fn gdma1_rst_lk(&mut self) -> Gdma1RstLkW<SwrstCtl1LkSpec> {
        Gdma1RstLkW::new(self, 29)
    }
    #[doc = "Bit 30 - GDMA2 Reset Lock"]
    #[inline(always)]
    pub fn gdma2_rst_lk(&mut self) -> Gdma2RstLkW<SwrstCtl1LkSpec> {
        Gdma2RstLkW::new(self, 30)
    }
}
#[doc = "Software Reset Control 1 Lock Register (SWRST_CTL1_LK)\n\nYou can [`read`](crate::Reg::read) this register and get [`swrst_ctl1_lk::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`swrst_ctl1_lk::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SwrstCtl1LkSpec;
impl crate::RegisterSpec for SwrstCtl1LkSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`swrst_ctl1_lk::R`](R) reader structure"]
impl crate::Readable for SwrstCtl1LkSpec {}
#[doc = "`write(|w| ..)` method takes [`swrst_ctl1_lk::W`](W) writer structure"]
impl crate::Writable for SwrstCtl1LkSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SWRST_CTL1_LK to value 0"]
impl crate::Resettable for SwrstCtl1LkSpec {
    const RESET_VALUE: u32 = 0;
}
