#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan 30 15:58:53 2021
# Process ID: 20516
# Current directory: C:/Users/horse/Documents/Xilinx_Projects/project_6_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11376 C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.xpr
# Log file: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/vivado.log
# Journal file: C:/Users/horse/Documents/Xilinx_Projects/project_6_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
set_property  ip_repo_paths  {c:/Users/horse/Documents/Xilinx_Projects/ip_repo c:/Users/horse/AppData/Roaming/Xilinx/ip_repo c:/Users/horse/Documents/Xilinx_Projects/iplocal} [current_project]
update_ip_catalog
ipx::unload_core c:/Users/horse/Documents/Xilinx_Projects/ip_repo/component.xml
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
update_module_reference design_1_ssd_0_0
validate_bd_design
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -no_script -sync -force -quiet
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
update_module_reference uart_axi_master_block_uart_axi_master_0_2
regenerate_bd_layout
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 3 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files -force
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property core_revision 3 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 4 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
report_ip_status -name ip_status 
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 5 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property core_revision 6 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 7 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
open_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
set_property core_revision 8 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
report_ip_status -name ip_status 
set_property core_revision 9 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
update_module_reference uart_axi_master_block_uart_axi_master_0_2
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 10 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
report_ip_status -name ip_status 
set_property core_revision 11 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
current_bd_design [get_bd_designs uart_axi_master_block]
close_bd_design [get_bd_designs uart_axi_master_block]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference design_1_ssd_0_0
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
connect_bd_net [get_bd_pins uart_axi_master_block_0/interrupt] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
save_bd_design
update_module_reference uart_axi_master_block_uart_axi_master_0_2
delete_bd_objs [get_bd_nets interrupt_1] [get_bd_ports interrupt]
save_bd_design
startgroup
create_bd_port -dir I -type intr interrupt
set_property CONFIG.SENSITIVITY LEVEL_LOW [get_bd_ports interrupt]
endgroup
connect_bd_net [get_bd_ports interrupt] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
validate_bd_design
set_property CONFIG.SENSITIVITY LEVEL_LOW [get_bd_ports interrupt]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
validate_bd_design
set_property CONFIG.SENSITIVITY LEVEL_LOW [get_bd_ports interrupt]
validate_bd_design
save_bd_design
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
validate_bd_design
save_bd_design
set_property -dict [list CONFIG.SENSITIVITY {LEVEL_LOW}] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
set_property CONFIG.SENSITIVITY EDGE_FALLING [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY EDGE_FALLING [get_bd_ports interrupt]
save_bd_design
validate_bd_design
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY EDGE_FALLING [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY EDGE_RISING [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
validate_bd_design
current_bd_design [get_bd_designs design_1]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins uart_axi_master_block_0/interrupt] [get_bd_pins axi_uartlite_0/interrupt]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
current_bd_design [get_bd_designs uart_axi_master_block]
save_bd_design
set_property CONFIG.SENSITIVITY EDGE_RISING [get_bd_ports interrupt]
save_bd_design
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs uart_axi_master_block]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
update_module_reference uart_axi_master_block_uart_axi_master_0_2
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
create_bd_intf_port -mode Master -vlnv xilinx.com:signal:interrupt_rtl:1.0 intr
set_property location {-74 -20} [get_bd_intf_ports intr]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
delete_bd_objs [get_bd_intf_ports intr]
save_bd_design
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
delete_bd_objs [get_bd_nets interrupt_1] [get_bd_ports interrupt]
save_bd_design
reset_property CONFIG.SENSITIVITY [get_bd_pins interrupt]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
update_module_reference uart_axi_master_block_uart_axi_master_0_2
regenerate_bd_layout
validate_bd_design
update_module_reference uart_axi_master_block_uart_axi_master_0_2
close_bd_design [get_bd_designs uart_axi_master_block]
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
update_module_reference uart_axi_master_block_uart_axi_master_0_2
startgroup
make_bd_pins_external  [get_bd_pins uart_axi_master_0/interrupt]
endgroup
set_property CONFIG.SENSITIVITY EDGE_RISING [get_bd_ports interrupt_0]
save_bd_design
validate_bd_design
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design -force
save_bd_design
set_property core_revision 12 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
create_bd_port -dir I -type data interrupt
delete_bd_objs [get_bd_nets interrupt_0_1] [get_bd_ports interrupt_0]
connect_bd_net [get_bd_ports interrupt] [get_bd_pins uart_axi_master_0/interrupt]
regenerate_bd_layout -routing
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
set_property core_revision 13 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
close_bd_design [get_bd_designs uart_axi_master_block]
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rready] [get_bd_pins axi_uartlite_0/s_axi_rready]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rvalid] [get_bd_pins axi_uartlite_0/s_axi_rvalid]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rresp] [get_bd_pins axi_uartlite_0/s_axi_rresp]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rdata] [get_bd_pins axi_uartlite_0/s_axi_rdata]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_arready] [get_bd_pins axi_uartlite_0/s_axi_arready]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_arvalid] [get_bd_pins axi_uartlite_0/s_axi_arvalid]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_araddr] [get_bd_pins axi_uartlite_0/s_axi_araddr]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
current_bd_design [get_bd_designs design_1]
save_bd_design
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_bready] [get_bd_pins axi_uartlite_0/s_axi_bready]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_bvalid] [get_bd_pins axi_uartlite_0/s_axi_bvalid]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_bresp] [get_bd_pins axi_uartlite_0/s_axi_bresp]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wready] [get_bd_pins axi_uartlite_0/s_axi_wready]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wvalid] [get_bd_pins axi_uartlite_0/s_axi_wvalid]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wstrb] [get_bd_pins axi_uartlite_0/s_axi_wstrb]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wdata] [get_bd_pins axi_uartlite_0/s_axi_wdata]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_awready] [get_bd_pins axi_uartlite_0/s_axi_awready]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_awvalid] [get_bd_pins axi_uartlite_0/s_axi_awvalid]
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_awaddr] [get_bd_pins axi_uartlite_0/s_axi_awaddr]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins uart_axi_master_block_0/interrupt]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
validate_bd_design -force
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins uart_axi_master_block_0/interrupt] [get_bd_pins axi_uartlite_0/interrupt]
save_bd_design
delete_bd_objs [get_bd_intf_nets uart_axi_master_block_0_s_axi]
validate_bd_design
save_bd_design
current_bd_design [get_bd_designs uart_axi_master_block]
update_module_reference uart_axi_master_block_uart_axi_master_0_2
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs uart_axi_master_block]
update_module_reference uart_axi_master_block_uart_axi_master_0_2
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
set_property core_revision 14 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
wait_on_run design_1_uart_axi_master_block_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins uart_axi_master_block_0/s_axi]
regenerate_bd_layout -routing
save_bd_design
regenerate_bd_layout
update_module_reference design_1_ssd_0_0
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd] -top
add_files -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference uart_axi_master_block_wrapper uart_axi_master_bloc_0
connect_bd_net [get_bd_ports clk] [get_bd_pins uart_axi_master_bloc_0/clk]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins uart_axi_master_bloc_0/interrupt]
connect_bd_net [get_bd_ports BTNC] [get_bd_pins uart_axi_master_bloc_0/send_button]
delete_bd_objs [get_bd_nets uart_axi_master_block_0_held_data]
connect_bd_net [get_bd_pins uart_axi_master_bloc_0/held_data] [get_bd_pins ssd_0/data]
delete_bd_objs [get_bd_nets uart_axi_master_block_0_LED]
connect_bd_net [get_bd_ports LED] [get_bd_pins uart_axi_master_bloc_0/LED]
delete_bd_objs [get_bd_intf_nets uart_axi_master_block_0_s_axi] [get_bd_nets uart_axi_master_block_0_s_axi_araddr] [get_bd_nets uart_axi_master_block_0_s_axi_arvalid] [get_bd_nets axi_uartlite_0_s_axi_bresp] [get_bd_nets uart_axi_master_block_0_s_axi_rready] [get_bd_nets uart_axi_master_block_0_s_axi_awaddr] [get_bd_nets axi_uartlite_0_s_axi_awready] [get_bd_nets uart_axi_master_block_0_s_axi_awvalid] [get_bd_nets axi_uartlite_0_s_axi_wready] [get_bd_nets axi_uartlite_0_s_axi_arready] [get_bd_nets uart_axi_master_block_0_s_axi_bready] [get_bd_nets axi_uartlite_0_s_axi_rresp] [get_bd_nets axi_uartlite_0_s_axi_rvalid] [get_bd_nets axi_uartlite_0_s_axi_bvalid] [get_bd_nets axi_uartlite_0_s_axi_rdata] [get_bd_nets uart_axi_master_block_0_s_axi_wdata] [get_bd_nets uart_axi_master_block_0_s_axi_wstrb] [get_bd_nets uart_axi_master_block_0_s_axi_wvalid] [get_bd_cells uart_axi_master_block_0]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_bloc_0/s_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
validate_bd_design
update_compile_order -fileset sources_1
create_bd_cell -type module -reference uart_axi_master uart_axi_master_0
delete_bd_objs [get_bd_intf_nets uart_axi_master_bloc_0_s_axi] [get_bd_nets BTNC_1] [get_bd_nets axi_uartlite_0_interrupt] [get_bd_nets uart_axi_master_bloc_0_held_data] [get_bd_nets uart_axi_master_bloc_0_LED] [get_bd_cells uart_axi_master_bloc_0]
connect_bd_net [get_bd_ports BTNC] [get_bd_pins uart_axi_master_0/send_button]
connect_bd_net [get_bd_ports clk] [get_bd_pins uart_axi_master_0/S_AXI_ACLK]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins ssd_0/data] [get_bd_pins uart_axi_master_0/held_data]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins uart_axi_master_0/interrupt]
connect_bd_net [get_bd_ports LED] [get_bd_pins uart_axi_master_0/LED]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
validate_bd_design
update_compile_order -fileset sources_1
assign_bd_address -target_address_space /uart_axi_master_0/s_axi [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
validate_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
update_module_reference {design_1_uart_axi_master_0_0 uart_axi_master_block_uart_axi_master_0_2}
close_bd_design [get_bd_designs uart_axi_master_block]
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd] -no_script -reset -force -quiet
remove_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
update_ip_catalog -rebuild
set_property -dict [list CONFIG.SENSITIVITY {}] [get_bd_pins uart_axi_master_0/interrupt]
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v]
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
validate_bd_design
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
save_bd_design
update_module_reference design_1_ssd_0_0
update_module_reference design_1_uart_axi_master_0_0
update_module_reference design_1_uart_axi_master_0_0
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
startgroup
make_bd_pins_external  [get_bd_pins uart_axi_master_0/interrupt]
endgroup
save_bd_design
undo
save_bd_design
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
validate_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
update_module_reference design_1_uart_axi_master_0_0
connect_bd_net [get_bd_pins uart_axi_master_0/INTR] [get_bd_pins axi_uartlite_0/interrupt]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/INTR]
save_bd_design
update_module_reference design_1_ssd_0_0
update_module_reference design_1_uart_axi_master_0_0
connect_bd_net [get_bd_pins uart_axi_master_0/INTERRUPT] [get_bd_pins axi_uartlite_0/interrupt]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/INTERRUPT]
save_bd_design
update_module_reference design_1_ssd_0_0
update_module_reference design_1_uart_axi_master_0_0
update_module_reference design_1_ssd_0_0
create_bd_intf_port -mode Master -vlnv xilinx.com:signal:interrupt_rtl:1.0 INTERRUPT
delete_bd_objs [get_bd_intf_ports INTERRUPT]
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci] -no_script -reset -force -quiet
remove_files  -fileset axi_uartlite_0 C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0
file delete -force c:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0
set_property USED_IN {synthesis implementation simulation} [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
delete_bd_objs [get_bd_cells jtag_axi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_crossbar:2.1 axi_crossbar_0
endgroup
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_crossbar_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_crossbar_0/M00_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
connect_bd_intf_net [get_bd_intf_pins axi_crossbar_0/M01_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout -routing
set_property location {-53 453} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_crossbar_0/aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_intc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins axi_intc_0/intr]
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins uart_axi_master_0/INTERRUPT]
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_intf_nets axi_crossbar_0_M00_AXI] [get_bd_intf_nets axi_crossbar_0_M01_AXI] [get_bd_cells axi_crossbar_0]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
save_bd_design
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/ACLK]
save_bd_design
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
regenerate_bd_layout -routing
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets M00_ARESETN_1] [get_bd_nets M01_ARESETN_1] [get_bd_cells axi_interconnect_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/uart_axi_master_0/s_axi} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/uart_axi_master_0/s_axi} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_intf_nets uart_axi_master_0_axi_periph_M00_AXI] [get_bd_intf_nets uart_axi_master_0_axi_periph_M01_AXI] [get_bd_cells uart_axi_master_0_axi_periph]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_uart16550_0/S_AXI]
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_cells axi_uart16550_0]
save_bd_design
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_nets axi_intc_0_irq] [get_bd_cells axi_intc_0]
set_property location {3 840 418} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs design_1]
set_property is_global_include false [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v]
add_files -norecurse {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v}
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_channel.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_config_discovery_fsm.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_cypressfx3_toplevel.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_fifo.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/debtor.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_tap.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure_sevensegment.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_output_fsm.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_input_fsm.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_toplevel.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr_display.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_fwft.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/bcdcounter.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_noc.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/creditor.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_tap_defines.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_standard.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/sevensegment.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/stress_test_lfsr.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/io_stress_test.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v}
update_compile_order -fileset sources_1
create_bd_design "UART_TEST_2"
update_compile_order -fileset sources_1
update_module_reference design_1_ssd_0_0
update_module_reference design_1_uart_axi_master_0_0
close_bd_design [get_bd_designs design_1]
ipx::unload_core c:/Users/horse/Documents/Xilinx_Projects/ip_repo/component.xml
create_bd_port -dir I -type data UART_TXD_IN
create_bd_port -dir O -type data UART_RXD_OUT
create_bd_port -dir I -type data UART_CTS
create_bd_port -dir O -type data UART_RTS
save_bd_design
create_bd_cell -type module -reference glip_uart_toplevel glip_uart_toplevel_0
close [ open C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/test2_toplevel.v w ]
add_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/test2_toplevel.v
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs UART_TEST_2]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test2_toplevel [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test2_toplevel [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
add_files -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top nexys4ddr [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/vivado.tcl
set_property used_in_synthesis false [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
set_property used_in_implementation false [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
remove_files  -fileset constrs_1 C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/vivado.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2/UART_TEST_2.bd] -no_script -reset -force -quiet
remove_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2/UART_TEST_2.bd
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
create_project mblaze_aes C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes -part xc7a100tcsg324-1
create_bd_design "mblaze_aes"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_dlmb_1]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst]
delete_bd_objs [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells mdm_1] [get_bd_cells microblaze_0] [get_bd_cells rst_clk_wiz_1_100M]
endgroup
save_bd_design
file mkdir C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1
file mkdir C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1/new
close [ open C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1/new/artix7.xdc w ]
add_files -fileset constrs_1 C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1/new/artix7.xdc
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {64KB} clk {New Clocking Wizard} cores {1} debug_module {Debug & UART} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
save_bd_design
set_property name reset_n [get_bd_ports reset_rtl_0]
set_property name clk_50 [get_bd_ports clk_100MHz]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
set_property name uart_rtl [get_bd_intf_ports uart_rtl_0]
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_50]
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_DATA_SIZE {64} CONFIG.C_AREA_OPTIMIZED {2} CONFIG.G_TEMPLATE_LIST {2} CONFIG.C_USE_MSR_INSTR {1} CONFIG.C_USE_PCMP_INSTR {1} CONFIG.C_USE_BARREL {1} CONFIG.C_USE_DIV {1} CONFIG.C_USE_HW_MUL {2} CONFIG.C_USE_FPU {2} CONFIG.C_ADDR_TAG_BITS {15} CONFIG.C_CACHE_BYTE_SIZE {32768} CONFIG.C_ICACHE_LINE_LEN {8} CONFIG.C_ICACHE_VICTIMS {8} CONFIG.C_ICACHE_STREAMS {1} CONFIG.C_DCACHE_ADDR_TAG {15} CONFIG.C_DCACHE_BYTE_SIZE {32768} CONFIG.C_DCACHE_LINE_LEN {8} CONFIG.C_DCACHE_USE_WRITEBACK {1} CONFIG.C_DCACHE_VICTIMS {8} CONFIG.C_MMU_ZONES {2} CONFIG.C_USE_BRANCH_TARGET_CACHE {1}] [get_bd_cells microblaze_0]
endgroup
validate_bd_design
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_mdm_axi] [get_bd_intf_nets axi_uartlite_0_UART]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_nets clk_100MHz_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_cells microblaze_0_axi_periph] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_ports reset_n] [get_bd_ports clk_50]
delete_bd_objs [get_bd_intf_ports uart_rtl]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells mdm_1] [get_bd_cells microblaze_0] [get_bd_cells axi_uartlite_0] [get_bd_cells rst_clk_wiz_1_100M]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {16KB} clk {New Clocking Wizard} cores {1} debug_module {Debug & UART} ecc {None} local_mem {16KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
save_bd_design
set_property name reset_n [get_bd_ports reset_rtl_0]
save_bd_design
set_property name clk_50 [get_bd_ports clk_100MHz]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
set_property name uart_rtl [get_bd_intf_ports uart_rtl_0]
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_50]
save_bd_design
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs mblaze_aes]
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/mblaze_aes.bd] -top
add_files -norecurse c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v
set_property target_language VHDL [current_project]
current_project project_6_2
current_project mblaze_aes
export_ip_user_files -of_objects  [get_files c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v
file delete -force c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/mblaze_aes.bd] -top
add_files -norecurse c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.vhd
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/impl_1/mblaze_aes_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/impl_1/mblaze_aes_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
write_hw_platform -fixed -include_bit -force -file C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes_wrapper.xsa
current_project project_6_2
close_project
