.include "macros.inc"

.section .text

.org 0x800A6894

.global __TRK_get_MSR
__TRK_get_MSR:
/* 800A6894 000A37F4  7C 60 00 A6 */	mfmsr r3
/* 800A6898 000A37F8  4E 80 00 20 */	blr 

.global __TRK_set_MSR
__TRK_set_MSR:
/* 800A689C 000A37FC  7C 60 01 24 */	mtmsr r3
/* 800A68A0 000A3800  4E 80 00 20 */	blr 

.global TRK_ppc_memcpy
TRK_ppc_memcpy:
/* 800A68A4 000A3804  7D 00 00 A6 */	mfmsr r8
/* 800A68A8 000A3808  39 40 00 00 */	li r10, 0
lbl_800A68AC:
/* 800A68AC 000A380C  7C 0A 28 00 */	cmpw r10, r5
/* 800A68B0 000A3810  41 82 00 24 */	beq lbl_800A68D4
/* 800A68B4 000A3814  7C E0 01 24 */	mtmsr r7
/* 800A68B8 000A3818  7C 00 04 AC */	sync 0
/* 800A68BC 000A381C  7D 2A 20 AE */	lbzx r9, r10, r4
/* 800A68C0 000A3820  7C C0 01 24 */	mtmsr r6
/* 800A68C4 000A3824  7C 00 04 AC */	sync 0
/* 800A68C8 000A3828  7D 2A 19 AE */	stbx r9, r10, r3
/* 800A68CC 000A382C  39 4A 00 01 */	addi r10, r10, 1
/* 800A68D0 000A3830  4B FF FF DC */	b lbl_800A68AC
lbl_800A68D4:
/* 800A68D4 000A3834  7D 00 01 24 */	mtmsr r8
/* 800A68D8 000A3838  7C 00 04 AC */	sync 0
/* 800A68DC 000A383C  4E 80 00 20 */	blr 

.global TRKInterruptHandler
TRKInterruptHandler:
/* 800A68E0 000A3840  7C 5A 03 A6 */	mtspr 0x1a, r2
/* 800A68E4 000A3844  7C 9B 03 A6 */	mtspr 0x1b, r4
/* 800A68E8 000A3848  7C 93 42 A6 */	mfspr r4, 0x113
/* 800A68EC 000A384C  7C 40 00 26 */	mfcr r2
/* 800A68F0 000A3850  7C 53 43 A6 */	mtspr 0x113, r2
/* 800A68F4 000A3854  3C 40 80 20 */	lis r2, gTRKState@h
/* 800A68F8 000A3858  60 42 AF D4 */	ori r2, r2, gTRKState@l
/* 800A68FC 000A385C  80 42 00 8C */	lwz r2, 0x8c(r2)
/* 800A6900 000A3860  60 42 80 02 */	ori r2, r2, 0x8002
/* 800A6904 000A3864  68 42 80 02 */	xori r2, r2, 0x8002
/* 800A6908 000A3868  7C 00 04 AC */	sync 0
/* 800A690C 000A386C  7C 40 01 24 */	mtmsr r2
/* 800A6910 000A3870  7C 00 04 AC */	sync 0
/* 800A6914 000A3874  3C 40 80 20 */	lis r2, TRK_saved_exceptionID@h
/* 800A6918 000A3878  60 42 AF D0 */	ori r2, r2, TRK_saved_exceptionID@l
/* 800A691C 000A387C  B0 62 00 00 */	sth r3, 0(r2)
/* 800A6920 000A3880  2C 03 05 00 */	cmpwi r3, 0x500
/* 800A6924 000A3884  40 82 00 84 */	bne lbl_800A69A8
/* 800A6928 000A3888  3C 40 80 20 */	lis r2, gTRKCPUState@h
/* 800A692C 000A388C  60 42 B0 78 */	ori r2, r2, gTRKCPUState@l
/* 800A6930 000A3890  7C 68 02 A6 */	mflr r3
/* 800A6934 000A3894  90 62 04 2C */	stw r3, 0x42c(r2)
/* 800A6938 000A3898  48 00 1D 9D */	bl TRKUARTInterruptHandler
/* 800A693C 000A389C  3C 40 80 20 */	lis r2, gTRKCPUState@h
/* 800A6940 000A38A0  60 42 B0 78 */	ori r2, r2, gTRKCPUState@l
/* 800A6944 000A38A4  80 62 04 2C */	lwz r3, 0x42c(r2)
/* 800A6948 000A38A8  7C 68 03 A6 */	mtlr r3
/* 800A694C 000A38AC  3C 40 80 20 */	lis r2, gTRKState@h
/* 800A6950 000A38B0  60 42 AF D4 */	ori r2, r2, gTRKState@l
/* 800A6954 000A38B4  80 42 00 A0 */	lwz r2, 0xa0(r2)
/* 800A6958 000A38B8  88 42 00 00 */	lbz r2, 0(r2)
/* 800A695C 000A38BC  2C 02 00 00 */	cmpwi r2, 0
/* 800A6960 000A38C0  41 82 00 2C */	beq lbl_800A698C
/* 800A6964 000A38C4  3C 40 80 0E */	lis r2, gTRKExceptionStatus@h
/* 800A6968 000A38C8  60 42 21 F4 */	ori r2, r2, gTRKExceptionStatus@l
/* 800A696C 000A38CC  88 42 00 0C */	lbz r2, 0xc(r2)
/* 800A6970 000A38D0  2C 02 00 01 */	cmpwi r2, 1
/* 800A6974 000A38D4  41 82 00 18 */	beq lbl_800A698C
/* 800A6978 000A38D8  3C 40 80 20 */	lis r2, gTRKState@h
/* 800A697C 000A38DC  60 42 AF D4 */	ori r2, r2, gTRKState@l
/* 800A6980 000A38E0  38 60 00 01 */	li r3, 1
/* 800A6984 000A38E4  98 62 00 9C */	stb r3, 0x9c(r2)
/* 800A6988 000A38E8  48 00 00 20 */	b lbl_800A69A8
lbl_800A698C:
/* 800A698C 000A38EC  3C 40 80 20 */	lis r2, gTRKSaveState@h
/* 800A6990 000A38F0  60 42 B4 A8 */	ori r2, r2, gTRKSaveState@l
/* 800A6994 000A38F4  80 62 00 88 */	lwz r3, 0x88(r2)
/* 800A6998 000A38F8  7C 6F F1 20 */	mtcrf 0xff, r3
/* 800A699C 000A38FC  80 62 00 0C */	lwz r3, 0xc(r2)
/* 800A69A0 000A3900  80 42 00 08 */	lwz r2, 8(r2)
/* 800A69A4 000A3904  4C 00 00 64 */	rfi 
lbl_800A69A8:
/* 800A69A8 000A3908  3C 40 80 20 */	lis r2, TRK_saved_exceptionID@h
/* 800A69AC 000A390C  60 42 AF D0 */	ori r2, r2, TRK_saved_exceptionID@l
/* 800A69B0 000A3910  A0 62 00 00 */	lhz r3, 0(r2)
/* 800A69B4 000A3914  3C 40 80 0E */	lis r2, gTRKExceptionStatus@h
/* 800A69B8 000A3918  60 42 21 F4 */	ori r2, r2, gTRKExceptionStatus@l
/* 800A69BC 000A391C  88 42 00 0C */	lbz r2, 0xc(r2)
/* 800A69C0 000A3920  2C 02 00 00 */	cmpwi r2, 0
/* 800A69C4 000A3924  40 82 00 B0 */	bne TRKExceptionHandler
/* 800A69C8 000A3928  3C 40 80 20 */	lis r2, gTRKCPUState@h
/* 800A69CC 000A392C  60 42 B0 78 */	ori r2, r2, gTRKCPUState@l
/* 800A69D0 000A3930  90 02 00 00 */	stw r0, 0(r2)
/* 800A69D4 000A3934  90 22 00 04 */	stw r1, 4(r2)
/* 800A69D8 000A3938  7C 11 42 A6 */	mfspr r0, 0x111
/* 800A69DC 000A393C  90 02 00 08 */	stw r0, 8(r2)
/* 800A69E0 000A3940  B0 62 02 F8 */	sth r3, 0x2f8(r2)
/* 800A69E4 000A3944  B0 62 02 FA */	sth r3, 0x2fa(r2)
/* 800A69E8 000A3948  7C 12 42 A6 */	mfspr r0, 0x112
/* 800A69EC 000A394C  90 02 00 0C */	stw r0, 0xc(r2)
/* 800A69F0 000A3950  BC 82 00 10 */	stmw r4, 0x10(r2)
/* 800A69F4 000A3954  7F 7A 02 A6 */	mfspr r27, 0x1a
/* 800A69F8 000A3958  7F 88 02 A6 */	mflr r28
/* 800A69FC 000A395C  7F B3 42 A6 */	mfspr r29, 0x113
/* 800A6A00 000A3960  7F C9 02 A6 */	mfctr r30
/* 800A6A04 000A3964  7F E1 02 A6 */	mfxer r31
/* 800A6A08 000A3968  BF 62 00 80 */	stmw r27, 0x80(r2)
/* 800A6A0C 000A396C  48 00 18 85 */	bl TRKSaveExtended1Block
/* 800A6A10 000A3970  3C 40 80 0E */	lis r2, gTRKExceptionStatus@h
/* 800A6A14 000A3974  60 42 21 F4 */	ori r2, r2, gTRKExceptionStatus@l
/* 800A6A18 000A3978  38 60 00 01 */	li r3, 1
/* 800A6A1C 000A397C  98 62 00 0C */	stb r3, 0xc(r2)
/* 800A6A20 000A3980  3C 40 80 20 */	lis r2, gTRKState@h
/* 800A6A24 000A3984  60 42 AF D4 */	ori r2, r2, gTRKState@l
/* 800A6A28 000A3988  80 02 00 8C */	lwz r0, 0x8c(r2)
/* 800A6A2C 000A398C  7C 00 04 AC */	sync 0
/* 800A6A30 000A3990  7C 00 01 24 */	mtmsr r0
/* 800A6A34 000A3994  7C 00 04 AC */	sync 0
/* 800A6A38 000A3998  80 02 00 80 */	lwz r0, 0x80(r2)
/* 800A6A3C 000A399C  7C 08 03 A6 */	mtlr r0
/* 800A6A40 000A39A0  80 02 00 84 */	lwz r0, 0x84(r2)
/* 800A6A44 000A39A4  7C 09 03 A6 */	mtctr r0
/* 800A6A48 000A39A8  80 02 00 88 */	lwz r0, 0x88(r2)
/* 800A6A4C 000A39AC  7C 01 03 A6 */	mtxer r0
/* 800A6A50 000A39B0  80 02 00 94 */	lwz r0, 0x94(r2)
/* 800A6A54 000A39B4  7C 12 03 A6 */	mtdsisr r0
/* 800A6A58 000A39B8  80 02 00 90 */	lwz r0, 0x90(r2)
/* 800A6A5C 000A39BC  7C 13 03 A6 */	mtdar r0
/* 800A6A60 000A39C0  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 800A6A64 000A39C4  80 02 00 00 */	lwz r0, 0(r2)
/* 800A6A68 000A39C8  80 22 00 04 */	lwz r1, 4(r2)
/* 800A6A6C 000A39CC  80 42 00 08 */	lwz r2, 8(r2)
/* 800A6A70 000A39D0  48 00 0A 84 */	b TRKPostInterruptEvent

.global TRKExceptionHandler
TRKExceptionHandler:
/* 800A6A74 000A39D4  3C 40 80 0E */	lis r2, gTRKExceptionStatus@h
/* 800A6A78 000A39D8  60 42 21 F4 */	ori r2, r2, gTRKExceptionStatus@l
/* 800A6A7C 000A39DC  B0 62 00 08 */	sth r3, 8(r2)
/* 800A6A80 000A39E0  7C 7A 02 A6 */	mfspr r3, 0x1a
/* 800A6A84 000A39E4  90 62 00 00 */	stw r3, 0(r2)
/* 800A6A88 000A39E8  A0 62 00 08 */	lhz r3, 8(r2)
/* 800A6A8C 000A39EC  2C 03 02 00 */	cmpwi r3, 0x200
/* 800A6A90 000A39F0  41 82 00 50 */	beq lbl_800A6AE0
/* 800A6A94 000A39F4  2C 03 03 00 */	cmpwi r3, 0x300
/* 800A6A98 000A39F8  41 82 00 48 */	beq lbl_800A6AE0
/* 800A6A9C 000A39FC  2C 03 04 00 */	cmpwi r3, 0x400
/* 800A6AA0 000A3A00  41 82 00 40 */	beq lbl_800A6AE0
/* 800A6AA4 000A3A04  2C 03 06 00 */	cmpwi r3, 0x600
/* 800A6AA8 000A3A08  41 82 00 38 */	beq lbl_800A6AE0
/* 800A6AAC 000A3A0C  2C 03 07 00 */	cmpwi r3, 0x700
/* 800A6AB0 000A3A10  41 82 00 30 */	beq lbl_800A6AE0
/* 800A6AB4 000A3A14  2C 03 08 00 */	cmpwi r3, 0x800
/* 800A6AB8 000A3A18  41 82 00 28 */	beq lbl_800A6AE0
/* 800A6ABC 000A3A1C  2C 03 10 00 */	cmpwi r3, 0x1000
/* 800A6AC0 000A3A20  41 82 00 20 */	beq lbl_800A6AE0
/* 800A6AC4 000A3A24  2C 03 11 00 */	cmpwi r3, 0x1100
/* 800A6AC8 000A3A28  41 82 00 18 */	beq lbl_800A6AE0
/* 800A6ACC 000A3A2C  2C 03 12 00 */	cmpwi r3, 0x1200
/* 800A6AD0 000A3A30  41 82 00 10 */	beq lbl_800A6AE0
/* 800A6AD4 000A3A34  2C 03 13 00 */	cmpwi r3, 0x1300
/* 800A6AD8 000A3A38  41 82 00 08 */	beq lbl_800A6AE0
/* 800A6ADC 000A3A3C  48 00 00 10 */	b lbl_800A6AEC
lbl_800A6AE0:
/* 800A6AE0 000A3A40  7C 7A 02 A6 */	mfspr r3, 0x1a
/* 800A6AE4 000A3A44  38 63 00 04 */	addi r3, r3, 4
/* 800A6AE8 000A3A48  7C 7A 03 A6 */	mtspr 0x1a, r3
lbl_800A6AEC:
/* 800A6AEC 000A3A4C  3C 40 80 0E */	lis r2, gTRKExceptionStatus@h
/* 800A6AF0 000A3A50  60 42 21 F4 */	ori r2, r2, gTRKExceptionStatus@l
/* 800A6AF4 000A3A54  38 60 00 01 */	li r3, 1
/* 800A6AF8 000A3A58  98 62 00 0D */	stb r3, 0xd(r2)
/* 800A6AFC 000A3A5C  7C 73 42 A6 */	mfspr r3, 0x113
/* 800A6B00 000A3A60  7C 6F F1 20 */	mtcrf 0xff, r3
/* 800A6B04 000A3A64  7C 51 42 A6 */	mfspr r2, 0x111
/* 800A6B08 000A3A68  7C 72 42 A6 */	mfspr r3, 0x112
/* 800A6B0C 000A3A6C  4C 00 00 64 */	rfi 

.global TRKSwapAndGo
TRKSwapAndGo:
/* 800A6B10 000A3A70  3C 60 80 20 */	lis r3, gTRKState@h
/* 800A6B14 000A3A74  60 63 AF D4 */	ori r3, r3, gTRKState@l
/* 800A6B18 000A3A78  BC 03 00 00 */	stmw r0, 0(r3)
/* 800A6B1C 000A3A7C  7C 00 00 A6 */	mfmsr r0
/* 800A6B20 000A3A80  90 03 00 8C */	stw r0, 0x8c(r3)
/* 800A6B24 000A3A84  7C 08 02 A6 */	mflr r0
/* 800A6B28 000A3A88  90 03 00 80 */	stw r0, 0x80(r3)
/* 800A6B2C 000A3A8C  7C 09 02 A6 */	mfctr r0
/* 800A6B30 000A3A90  90 03 00 84 */	stw r0, 0x84(r3)
/* 800A6B34 000A3A94  7C 01 02 A6 */	mfxer r0
/* 800A6B38 000A3A98  90 03 00 88 */	stw r0, 0x88(r3)
/* 800A6B3C 000A3A9C  7C 12 02 A6 */	mfdsisr r0
/* 800A6B40 000A3AA0  90 03 00 94 */	stw r0, 0x94(r3)
/* 800A6B44 000A3AA4  7C 13 02 A6 */	mfdar r0
/* 800A6B48 000A3AA8  90 03 00 90 */	stw r0, 0x90(r3)
/* 800A6B4C 000A3AAC  38 20 80 02 */	li r1, -32766
/* 800A6B50 000A3AB0  7C 21 08 F8 */	nor r1, r1, r1
/* 800A6B54 000A3AB4  7C 60 00 A6 */	mfmsr r3
/* 800A6B58 000A3AB8  7C 63 08 38 */	and r3, r3, r1
/* 800A6B5C 000A3ABC  7C 60 01 24 */	mtmsr r3
/* 800A6B60 000A3AC0  3C 40 80 20 */	lis r2, gTRKState@h
/* 800A6B64 000A3AC4  60 42 AF D4 */	ori r2, r2, gTRKState@l
/* 800A6B68 000A3AC8  80 42 00 A0 */	lwz r2, 0xa0(r2)
/* 800A6B6C 000A3ACC  88 42 00 00 */	lbz r2, 0(r2)
/* 800A6B70 000A3AD0  2C 02 00 00 */	cmpwi r2, 0
/* 800A6B74 000A3AD4  41 82 00 18 */	beq lbl_800A6B8C
/* 800A6B78 000A3AD8  3C 40 80 20 */	lis r2, gTRKState@h
/* 800A6B7C 000A3ADC  60 42 AF D4 */	ori r2, r2, gTRKState@l
/* 800A6B80 000A3AE0  38 60 00 01 */	li r3, 1
/* 800A6B84 000A3AE4  98 62 00 9C */	stb r3, 0x9c(r2)
/* 800A6B88 000A3AE8  48 00 00 4C */	b TRKInterruptHandlerEnableInterrupts
lbl_800A6B8C:
/* 800A6B8C 000A3AEC  3C 40 80 0E */	lis r2, gTRKExceptionStatus@h
/* 800A6B90 000A3AF0  60 42 21 F4 */	ori r2, r2, gTRKExceptionStatus@l
/* 800A6B94 000A3AF4  38 60 00 00 */	li r3, 0
/* 800A6B98 000A3AF8  98 62 00 0C */	stb r3, 0xc(r2)
/* 800A6B9C 000A3AFC  48 00 18 AD */	bl TRKRestoreExtended1Block
/* 800A6BA0 000A3B00  3C 40 80 20 */	lis r2, gTRKCPUState@h
/* 800A6BA4 000A3B04  60 42 B0 78 */	ori r2, r2, gTRKCPUState@l
/* 800A6BA8 000A3B08  BB 62 00 80 */	lmw r27, 0x80(r2)
/* 800A6BAC 000A3B0C  7F 7A 03 A6 */	mtspr 0x1a, r27
/* 800A6BB0 000A3B10  7F 88 03 A6 */	mtlr r28
/* 800A6BB4 000A3B14  7F AF F1 20 */	mtcrf 0xff, r29
/* 800A6BB8 000A3B18  7F C9 03 A6 */	mtctr r30
/* 800A6BBC 000A3B1C  7F E1 03 A6 */	mtxer r31
/* 800A6BC0 000A3B20  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 800A6BC4 000A3B24  80 02 00 00 */	lwz r0, 0(r2)
/* 800A6BC8 000A3B28  80 22 00 04 */	lwz r1, 4(r2)
/* 800A6BCC 000A3B2C  80 42 00 08 */	lwz r2, 8(r2)
/* 800A6BD0 000A3B30  4C 00 00 64 */	rfi 

.global TRKInterruptHandlerEnableInterrupts
TRKInterruptHandlerEnableInterrupts:
/* 800A6BD4 000A3B34  3C 40 80 20 */	lis r2, gTRKState@h
/* 800A6BD8 000A3B38  60 42 AF D4 */	ori r2, r2, gTRKState@l
/* 800A6BDC 000A3B3C  80 02 00 8C */	lwz r0, 0x8c(r2)
/* 800A6BE0 000A3B40  7C 00 04 AC */	sync 0
/* 800A6BE4 000A3B44  7C 00 01 24 */	mtmsr r0
/* 800A6BE8 000A3B48  7C 00 04 AC */	sync 0
/* 800A6BEC 000A3B4C  80 02 00 80 */	lwz r0, 0x80(r2)
/* 800A6BF0 000A3B50  7C 08 03 A6 */	mtlr r0
/* 800A6BF4 000A3B54  80 02 00 84 */	lwz r0, 0x84(r2)
/* 800A6BF8 000A3B58  7C 09 03 A6 */	mtctr r0
/* 800A6BFC 000A3B5C  80 02 00 88 */	lwz r0, 0x88(r2)
/* 800A6C00 000A3B60  7C 01 03 A6 */	mtxer r0
/* 800A6C04 000A3B64  80 02 00 94 */	lwz r0, 0x94(r2)
/* 800A6C08 000A3B68  7C 12 03 A6 */	mtdsisr r0
/* 800A6C0C 000A3B6C  80 02 00 90 */	lwz r0, 0x90(r2)
/* 800A6C10 000A3B70  7C 13 03 A6 */	mtdar r0
/* 800A6C14 000A3B74  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 800A6C18 000A3B78  80 02 00 00 */	lwz r0, 0(r2)
/* 800A6C1C 000A3B7C  80 22 00 04 */	lwz r1, 4(r2)
/* 800A6C20 000A3B80  80 42 00 08 */	lwz r2, 8(r2)
/* 800A6C24 000A3B84  48 00 08 D0 */	b TRKPostInterruptEvent

.global TRKTargetSetInputPendingPtr
TRKTargetSetInputPendingPtr:
/* 800A6C28 000A3B88  3C 80 80 21 */	lis r4, gTRKState@ha
/* 800A6C2C 000A3B8C  38 84 AF D4 */	addi r4, r4, gTRKState@l
/* 800A6C30 000A3B90  90 64 00 A0 */	stw r3, 0xa0(r4)
/* 800A6C34 000A3B94  4E 80 00 20 */	blr 

.global TRKPPCAccessFPRegister
TRKPPCAccessFPRegister:
/* 800A6C38 000A3B98  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 800A6C3C 000A3B9C  7C 08 02 A6 */	mflr r0
/* 800A6C40 000A3BA0  3C C0 80 0B */	lis r6, @314@ha
/* 800A6C44 000A3BA4  28 04 00 20 */	cmplwi r4, 0x20
/* 800A6C48 000A3BA8  90 01 00 74 */	stw r0, 0x74(r1)
/* 800A6C4C 000A3BAC  93 E1 00 6C */	stw r31, 0x6c(r1)
/* 800A6C50 000A3BB0  7C BF 2B 78 */	mr r31, r5
/* 800A6C54 000A3BB4  93 C1 00 68 */	stw r30, 0x68(r1)
/* 800A6C58 000A3BB8  7C 7E 1B 78 */	mr r30, r3
/* 800A6C5C 000A3BBC  38 60 00 00 */	li r3, 0
/* 800A6C60 000A3BC0  93 A1 00 64 */	stw r29, 0x64(r1)
/* 800A6C64 000A3BC4  93 81 00 60 */	stw r28, 0x60(r1)
/* 800A6C68 000A3BC8  3B 86 F7 F0 */	addi r28, r6, @314@l
/* 800A6C6C 000A3BCC  83 BC 00 00 */	lwz r29, 0(r28)
/* 800A6C70 000A3BD0  81 9C 00 04 */	lwz r12, 4(r28)
/* 800A6C74 000A3BD4  81 7C 00 08 */	lwz r11, 8(r28)
/* 800A6C78 000A3BD8  81 5C 00 0C */	lwz r10, 0xc(r28)
/* 800A6C7C 000A3BDC  81 3C 00 10 */	lwz r9, 0x10(r28)
/* 800A6C80 000A3BE0  81 1C 00 14 */	lwz r8, 0x14(r28)
/* 800A6C84 000A3BE4  80 FC 00 18 */	lwz r7, 0x18(r28)
/* 800A6C88 000A3BE8  80 DC 00 1C */	lwz r6, 0x1c(r28)
/* 800A6C8C 000A3BEC  80 BC 00 20 */	lwz r5, 0x20(r28)
/* 800A6C90 000A3BF0  80 1C 00 24 */	lwz r0, 0x24(r28)
/* 800A6C94 000A3BF4  93 A1 00 30 */	stw r29, 0x30(r1)
/* 800A6C98 000A3BF8  91 81 00 34 */	stw r12, 0x34(r1)
/* 800A6C9C 000A3BFC  91 61 00 38 */	stw r11, 0x38(r1)
/* 800A6CA0 000A3C00  91 41 00 3C */	stw r10, 0x3c(r1)
/* 800A6CA4 000A3C04  91 21 00 40 */	stw r9, 0x40(r1)
/* 800A6CA8 000A3C08  91 01 00 44 */	stw r8, 0x44(r1)
/* 800A6CAC 000A3C0C  90 E1 00 48 */	stw r7, 0x48(r1)
/* 800A6CB0 000A3C10  90 C1 00 4C */	stw r6, 0x4c(r1)
/* 800A6CB4 000A3C14  90 A1 00 50 */	stw r5, 0x50(r1)
/* 800A6CB8 000A3C18  90 01 00 54 */	stw r0, 0x54(r1)
/* 800A6CBC 000A3C1C  40 80 00 54 */	bge lbl_800A6D10
/* 800A6CC0 000A3C20  2C 1F 00 00 */	cmpwi r31, 0
/* 800A6CC4 000A3C24  54 80 A8 14 */	slwi r0, r4, 0x15
/* 800A6CC8 000A3C28  64 04 C8 03 */	oris r4, r0, 0xc803
/* 800A6CCC 000A3C2C  41 82 00 08 */	beq lbl_800A6CD4
/* 800A6CD0 000A3C30  64 04 D8 03 */	oris r4, r0, 0xd803
lbl_800A6CD4:
/* 800A6CD4 000A3C34  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 800A6CD8 000A3C38  90 81 00 30 */	stw r4, 0x30(r1)
/* 800A6CDC 000A3C3C  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 800A6CE0 000A3C40  38 61 00 30 */	addi r3, r1, 0x30
/* 800A6CE4 000A3C44  90 01 00 54 */	stw r0, 0x54(r1)
/* 800A6CE8 000A3C48  38 80 00 28 */	li r4, 0x28
/* 800A6CEC 000A3C4C  4B FF FA B5 */	bl TRK_flush_cache
/* 800A6CF0 000A3C50  3C 60 80 21 */	lis r3, TRKvalue128_temp@ha
/* 800A6CF4 000A3C54  39 81 00 30 */	addi r12, r1, 0x30
/* 800A6CF8 000A3C58  38 83 B5 3C */	addi r4, r3, TRKvalue128_temp@l
/* 800A6CFC 000A3C5C  7F C3 F3 78 */	mr r3, r30
/* 800A6D00 000A3C60  7D 89 03 A6 */	mtctr r12
/* 800A6D04 000A3C64  4E 80 04 21 */	bctrl 
/* 800A6D08 000A3C68  38 60 00 00 */	li r3, 0
/* 800A6D0C 000A3C6C  48 00 01 28 */	b lbl_800A6E34
lbl_800A6D10:
/* 800A6D10 000A3C70  40 82 00 28 */	bne lbl_800A6D38
/* 800A6D14 000A3C74  80 DE 00 04 */	lwz r6, 4(r30)
/* 800A6D18 000A3C78  38 00 FF FF */	li r0, -1
/* 800A6D1C 000A3C7C  80 BE 00 00 */	lwz r5, 0(r30)
/* 800A6D20 000A3C80  38 80 00 00 */	li r4, 0
/* 800A6D24 000A3C84  7C C0 00 38 */	and r0, r6, r0
/* 800A6D28 000A3C88  90 1E 00 04 */	stw r0, 4(r30)
/* 800A6D2C 000A3C8C  7C A0 20 38 */	and r0, r5, r4
/* 800A6D30 000A3C90  90 1E 00 00 */	stw r0, 0(r30)
/* 800A6D34 000A3C94  48 00 01 00 */	b lbl_800A6E34
lbl_800A6D38:
/* 800A6D38 000A3C98  28 04 00 21 */	cmplwi r4, 0x21
/* 800A6D3C 000A3C9C  40 82 00 F8 */	bne lbl_800A6E34
/* 800A6D40 000A3CA0  2C 1F 00 00 */	cmpwi r31, 0
/* 800A6D44 000A3CA4  40 82 00 0C */	bne lbl_800A6D50
/* 800A6D48 000A3CA8  80 1E 00 04 */	lwz r0, 4(r30)
/* 800A6D4C 000A3CAC  90 1E 00 00 */	stw r0, 0(r30)
lbl_800A6D50:
/* 800A6D50 000A3CB0  3C 60 80 0B */	lis r3, @300@ha
/* 800A6D54 000A3CB4  2C 1F 00 00 */	cmpwi r31, 0
/* 800A6D58 000A3CB8  39 83 F7 A0 */	addi r12, r3, @300@l
/* 800A6D5C 000A3CBC  81 6C 00 00 */	lwz r11, 0(r12)
/* 800A6D60 000A3CC0  81 4C 00 04 */	lwz r10, 4(r12)
/* 800A6D64 000A3CC4  81 2C 00 08 */	lwz r9, 8(r12)
/* 800A6D68 000A3CC8  81 0C 00 0C */	lwz r8, 0xc(r12)
/* 800A6D6C 000A3CCC  80 EC 00 10 */	lwz r7, 0x10(r12)
/* 800A6D70 000A3CD0  80 CC 00 14 */	lwz r6, 0x14(r12)
/* 800A6D74 000A3CD4  80 AC 00 18 */	lwz r5, 0x18(r12)
/* 800A6D78 000A3CD8  80 8C 00 1C */	lwz r4, 0x1c(r12)
/* 800A6D7C 000A3CDC  80 6C 00 20 */	lwz r3, 0x20(r12)
/* 800A6D80 000A3CE0  80 0C 00 24 */	lwz r0, 0x24(r12)
/* 800A6D84 000A3CE4  91 61 00 08 */	stw r11, 8(r1)
/* 800A6D88 000A3CE8  91 41 00 0C */	stw r10, 0xc(r1)
/* 800A6D8C 000A3CEC  91 21 00 10 */	stw r9, 0x10(r1)
/* 800A6D90 000A3CF0  91 01 00 14 */	stw r8, 0x14(r1)
/* 800A6D94 000A3CF4  90 E1 00 18 */	stw r7, 0x18(r1)
/* 800A6D98 000A3CF8  90 C1 00 1C */	stw r6, 0x1c(r1)
/* 800A6D9C 000A3CFC  90 A1 00 20 */	stw r5, 0x20(r1)
/* 800A6DA0 000A3D00  90 81 00 24 */	stw r4, 0x24(r1)
/* 800A6DA4 000A3D04  90 61 00 28 */	stw r3, 0x28(r1)
/* 800A6DA8 000A3D08  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800A6DAC 000A3D0C  41 82 00 1C */	beq lbl_800A6DC8
/* 800A6DB0 000A3D10  3C 60 7C 9F */	lis r3, 0x7C9EFAA6@ha
/* 800A6DB4 000A3D14  3C 00 90 83 */	lis r0, 0x9083
/* 800A6DB8 000A3D18  38 63 FA A6 */	addi r3, r3, 0x7C9EFAA6@l
/* 800A6DBC 000A3D1C  90 01 00 0C */	stw r0, 0xc(r1)
/* 800A6DC0 000A3D20  90 61 00 08 */	stw r3, 8(r1)
/* 800A6DC4 000A3D24  48 00 00 18 */	b lbl_800A6DDC
lbl_800A6DC8:
/* 800A6DC8 000A3D28  3C 60 7C 9F */	lis r3, 0x7C9EFBA6@ha
/* 800A6DCC 000A3D2C  3C 80 80 83 */	lis r4, 0x8083
/* 800A6DD0 000A3D30  38 03 FB A6 */	addi r0, r3, 0x7C9EFBA6@l
/* 800A6DD4 000A3D34  90 81 00 08 */	stw r4, 8(r1)
/* 800A6DD8 000A3D38  90 01 00 0C */	stw r0, 0xc(r1)
lbl_800A6DDC:
/* 800A6DDC 000A3D3C  3C 80 4E 80 */	lis r4, 0x4E800020@ha
/* 800A6DE0 000A3D40  38 61 00 08 */	addi r3, r1, 8
/* 800A6DE4 000A3D44  38 04 00 20 */	addi r0, r4, 0x4E800020@l
/* 800A6DE8 000A3D48  38 80 00 28 */	li r4, 0x28
/* 800A6DEC 000A3D4C  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800A6DF0 000A3D50  4B FF F9 B1 */	bl TRK_flush_cache
/* 800A6DF4 000A3D54  3C 60 80 21 */	lis r3, TRKvalue128_temp@ha
/* 800A6DF8 000A3D58  39 81 00 08 */	addi r12, r1, 8
/* 800A6DFC 000A3D5C  38 83 B5 3C */	addi r4, r3, TRKvalue128_temp@l
/* 800A6E00 000A3D60  7F C3 F3 78 */	mr r3, r30
/* 800A6E04 000A3D64  7D 89 03 A6 */	mtctr r12
/* 800A6E08 000A3D68  4E 80 04 21 */	bctrl 
/* 800A6E0C 000A3D6C  2C 1F 00 00 */	cmpwi r31, 0
/* 800A6E10 000A3D70  38 60 00 00 */	li r3, 0
/* 800A6E14 000A3D74  41 82 00 20 */	beq lbl_800A6E34
/* 800A6E18 000A3D78  80 BE 00 00 */	lwz r5, 0(r30)
/* 800A6E1C 000A3D7C  38 00 FF FF */	li r0, -1
/* 800A6E20 000A3D80  38 80 00 00 */	li r4, 0
/* 800A6E24 000A3D84  7C A0 00 38 */	and r0, r5, r0
/* 800A6E28 000A3D88  90 1E 00 04 */	stw r0, 4(r30)
/* 800A6E2C 000A3D8C  7C 80 20 38 */	and r0, r4, r4
/* 800A6E30 000A3D90  90 1E 00 00 */	stw r0, 0(r30)
lbl_800A6E34:
/* 800A6E34 000A3D94  80 01 00 74 */	lwz r0, 0x74(r1)
/* 800A6E38 000A3D98  83 E1 00 6C */	lwz r31, 0x6c(r1)
/* 800A6E3C 000A3D9C  83 C1 00 68 */	lwz r30, 0x68(r1)
/* 800A6E40 000A3DA0  83 A1 00 64 */	lwz r29, 0x64(r1)
/* 800A6E44 000A3DA4  83 81 00 60 */	lwz r28, 0x60(r1)
/* 800A6E48 000A3DA8  7C 08 03 A6 */	mtlr r0
/* 800A6E4C 000A3DAC  38 21 00 70 */	addi r1, r1, 0x70
/* 800A6E50 000A3DB0  4E 80 00 20 */	blr 

.global TRKTargetStop
TRKTargetStop:
/* 800A6E54 000A3DB4  3C 60 80 21 */	lis r3, gTRKState@ha
/* 800A6E58 000A3DB8  38 00 00 01 */	li r0, 1
/* 800A6E5C 000A3DBC  38 83 AF D4 */	addi r4, r3, gTRKState@l
/* 800A6E60 000A3DC0  38 60 00 00 */	li r3, 0
/* 800A6E64 000A3DC4  90 04 00 98 */	stw r0, 0x98(r4)
/* 800A6E68 000A3DC8  4E 80 00 20 */	blr 

.global TRKTargetSetStopped
TRKTargetSetStopped:
/* 800A6E6C 000A3DCC  3C 80 80 21 */	lis r4, gTRKState@ha
/* 800A6E70 000A3DD0  38 84 AF D4 */	addi r4, r4, gTRKState@l
/* 800A6E74 000A3DD4  90 64 00 98 */	stw r3, 0x98(r4)
/* 800A6E78 000A3DD8  4E 80 00 20 */	blr 

.global TRKTargetStopped
TRKTargetStopped:
/* 800A6E7C 000A3DDC  3C 60 80 21 */	lis r3, gTRKState@ha
/* 800A6E80 000A3DE0  38 63 AF D4 */	addi r3, r3, gTRKState@l
/* 800A6E84 000A3DE4  80 63 00 98 */	lwz r3, 0x98(r3)
/* 800A6E88 000A3DE8  4E 80 00 20 */	blr 

.global TRKTargetFlushCache
TRKTargetFlushCache:
/* 800A6E8C 000A3DEC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800A6E90 000A3DF0  7C 08 02 A6 */	mflr r0
/* 800A6E94 000A3DF4  7C 04 28 40 */	cmplw r4, r5
/* 800A6E98 000A3DF8  90 01 00 14 */	stw r0, 0x14(r1)
/* 800A6E9C 000A3DFC  40 80 00 18 */	bge lbl_800A6EB4
/* 800A6EA0 000A3E00  7C 83 23 78 */	mr r3, r4
/* 800A6EA4 000A3E04  7C 84 28 50 */	subf r4, r4, r5
/* 800A6EA8 000A3E08  4B FF F8 F9 */	bl TRK_flush_cache
/* 800A6EAC 000A3E0C  38 60 00 00 */	li r3, 0
/* 800A6EB0 000A3E10  48 00 00 08 */	b lbl_800A6EB8
lbl_800A6EB4:
/* 800A6EB4 000A3E14  38 60 07 00 */	li r3, 0x700
lbl_800A6EB8:
/* 800A6EB8 000A3E18  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A6EBC 000A3E1C  7C 08 03 A6 */	mtlr r0
/* 800A6EC0 000A3E20  38 21 00 10 */	addi r1, r1, 0x10
/* 800A6EC4 000A3E24  4E 80 00 20 */	blr 

.global TRKTargetSupportRequest
TRKTargetSupportRequest:
/* 800A6EC8 000A3E28  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800A6ECC 000A3E2C  7C 08 02 A6 */	mflr r0
/* 800A6ED0 000A3E30  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A6ED4 000A3E34  90 01 00 44 */	stw r0, 0x44(r1)
/* 800A6ED8 000A3E38  BF 61 00 2C */	stmw r27, 0x2c(r1)
/* 800A6EDC 000A3E3C  3B E3 B0 78 */	addi r31, r3, gTRKCPUState@l
/* 800A6EE0 000A3E40  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 800A6EE4 000A3E44  54 1C 06 3E */	clrlwi r28, r0, 0x18
/* 800A6EE8 000A3E48  28 1C 00 D1 */	cmplwi r28, 0xd1
/* 800A6EEC 000A3E4C  41 82 00 40 */	beq lbl_800A6F2C
/* 800A6EF0 000A3E50  28 1C 00 D0 */	cmplwi r28, 0xd0
/* 800A6EF4 000A3E54  41 82 00 38 */	beq lbl_800A6F2C
/* 800A6EF8 000A3E58  28 1C 00 D2 */	cmplwi r28, 0xd2
/* 800A6EFC 000A3E5C  41 82 00 30 */	beq lbl_800A6F2C
/* 800A6F00 000A3E60  28 1C 00 D3 */	cmplwi r28, 0xd3
/* 800A6F04 000A3E64  41 82 00 28 */	beq lbl_800A6F2C
/* 800A6F08 000A3E68  28 1C 00 D4 */	cmplwi r28, 0xd4
/* 800A6F0C 000A3E6C  41 82 00 20 */	beq lbl_800A6F2C
/* 800A6F10 000A3E70  38 61 00 10 */	addi r3, r1, 0x10
/* 800A6F14 000A3E74  38 80 00 04 */	li r4, 4
/* 800A6F18 000A3E78  4B FF B1 F9 */	bl TRKConstructEvent
/* 800A6F1C 000A3E7C  38 61 00 10 */	addi r3, r1, 0x10
/* 800A6F20 000A3E80  4B FF B2 09 */	bl TRKPostEvent
/* 800A6F24 000A3E84  38 60 00 00 */	li r3, 0
/* 800A6F28 000A3E88  48 00 01 94 */	b lbl_800A70BC
lbl_800A6F2C:
/* 800A6F2C 000A3E8C  28 1C 00 D2 */	cmplwi r28, 0xd2
/* 800A6F30 000A3E90  40 82 00 50 */	bne lbl_800A6F80
/* 800A6F34 000A3E94  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A6F38 000A3E98  38 C1 00 08 */	addi r6, r1, 8
/* 800A6F3C 000A3E9C  38 83 B0 78 */	addi r4, r3, gTRKCPUState@l
/* 800A6F40 000A3EA0  80 04 00 14 */	lwz r0, 0x14(r4)
/* 800A6F44 000A3EA4  80 64 00 10 */	lwz r3, 0x10(r4)
/* 800A6F48 000A3EA8  80 A4 00 18 */	lwz r5, 0x18(r4)
/* 800A6F4C 000A3EAC  54 04 06 3E */	clrlwi r4, r0, 0x18
/* 800A6F50 000A3EB0  4B FF F1 51 */	bl HandleOpenFileSupportRequest
/* 800A6F54 000A3EB4  88 01 00 08 */	lbz r0, 8(r1)
/* 800A6F58 000A3EB8  7C 7E 1B 78 */	mr r30, r3
/* 800A6F5C 000A3EBC  28 00 00 00 */	cmplwi r0, 0
/* 800A6F60 000A3EC0  40 82 00 14 */	bne lbl_800A6F74
/* 800A6F64 000A3EC4  2C 1E 00 00 */	cmpwi r30, 0
/* 800A6F68 000A3EC8  41 82 00 0C */	beq lbl_800A6F74
/* 800A6F6C 000A3ECC  38 00 00 01 */	li r0, 1
/* 800A6F70 000A3ED0  98 01 00 08 */	stb r0, 8(r1)
lbl_800A6F74:
/* 800A6F74 000A3ED4  88 01 00 08 */	lbz r0, 8(r1)
/* 800A6F78 000A3ED8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800A6F7C 000A3EDC  48 00 01 28 */	b lbl_800A70A4
lbl_800A6F80:
/* 800A6F80 000A3EE0  28 1C 00 D3 */	cmplwi r28, 0xd3
/* 800A6F84 000A3EE4  40 82 00 44 */	bne lbl_800A6FC8
/* 800A6F88 000A3EE8  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A6F8C 000A3EEC  38 81 00 08 */	addi r4, r1, 8
/* 800A6F90 000A3EF0  38 63 B0 78 */	addi r3, r3, gTRKCPUState@l
/* 800A6F94 000A3EF4  80 63 00 10 */	lwz r3, 0x10(r3)
/* 800A6F98 000A3EF8  4B FF EF E9 */	bl HandleCloseFileSupportRequest
/* 800A6F9C 000A3EFC  88 01 00 08 */	lbz r0, 8(r1)
/* 800A6FA0 000A3F00  7C 7E 1B 78 */	mr r30, r3
/* 800A6FA4 000A3F04  28 00 00 00 */	cmplwi r0, 0
/* 800A6FA8 000A3F08  40 82 00 14 */	bne lbl_800A6FBC
/* 800A6FAC 000A3F0C  2C 1E 00 00 */	cmpwi r30, 0
/* 800A6FB0 000A3F10  41 82 00 0C */	beq lbl_800A6FBC
/* 800A6FB4 000A3F14  38 00 00 01 */	li r0, 1
/* 800A6FB8 000A3F18  98 01 00 08 */	stb r0, 8(r1)
lbl_800A6FBC:
/* 800A6FBC 000A3F1C  88 01 00 08 */	lbz r0, 8(r1)
/* 800A6FC0 000A3F20  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800A6FC4 000A3F24  48 00 00 E0 */	b lbl_800A70A4
lbl_800A6FC8:
/* 800A6FC8 000A3F28  28 1C 00 D4 */	cmplwi r28, 0xd4
/* 800A6FCC 000A3F2C  40 82 00 68 */	bne lbl_800A7034
/* 800A6FD0 000A3F30  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A6FD4 000A3F34  38 81 00 0C */	addi r4, r1, 0xc
/* 800A6FD8 000A3F38  3B A3 B0 78 */	addi r29, r3, gTRKCPUState@l
/* 800A6FDC 000A3F3C  38 C1 00 08 */	addi r6, r1, 8
/* 800A6FE0 000A3F40  80 7D 00 14 */	lwz r3, 0x14(r29)
/* 800A6FE4 000A3F44  80 1D 00 18 */	lwz r0, 0x18(r29)
/* 800A6FE8 000A3F48  80 E3 00 00 */	lwz r7, 0(r3)
/* 800A6FEC 000A3F4C  80 7D 00 10 */	lwz r3, 0x10(r29)
/* 800A6FF0 000A3F50  54 05 06 3E */	clrlwi r5, r0, 0x18
/* 800A6FF4 000A3F54  90 E1 00 0C */	stw r7, 0xc(r1)
/* 800A6FF8 000A3F58  4B FF ED F9 */	bl HandlePositionFileSupportRequest
/* 800A6FFC 000A3F5C  88 01 00 08 */	lbz r0, 8(r1)
/* 800A7000 000A3F60  7C 7E 1B 78 */	mr r30, r3
/* 800A7004 000A3F64  28 00 00 00 */	cmplwi r0, 0
/* 800A7008 000A3F68  40 82 00 14 */	bne lbl_800A701C
/* 800A700C 000A3F6C  2C 1E 00 00 */	cmpwi r30, 0
/* 800A7010 000A3F70  41 82 00 0C */	beq lbl_800A701C
/* 800A7014 000A3F74  38 00 00 01 */	li r0, 1
/* 800A7018 000A3F78  98 01 00 08 */	stb r0, 8(r1)
lbl_800A701C:
/* 800A701C 000A3F7C  88 61 00 08 */	lbz r3, 8(r1)
/* 800A7020 000A3F80  80 01 00 0C */	lwz r0, 0xc(r1)
/* 800A7024 000A3F84  90 7F 00 0C */	stw r3, 0xc(r31)
/* 800A7028 000A3F88  80 7D 00 14 */	lwz r3, 0x14(r29)
/* 800A702C 000A3F8C  90 03 00 00 */	stw r0, 0(r3)
/* 800A7030 000A3F90  48 00 00 74 */	b lbl_800A70A4
lbl_800A7034:
/* 800A7034 000A3F94  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A7038 000A3F98  20 1C 00 D1 */	subfic r0, r28, 0xd1
/* 800A703C 000A3F9C  3B A3 B0 78 */	addi r29, r3, gTRKCPUState@l
/* 800A7040 000A3FA0  38 C1 00 08 */	addi r6, r1, 8
/* 800A7044 000A3FA4  80 7D 00 10 */	lwz r3, 0x10(r29)
/* 800A7048 000A3FA8  7C 00 00 34 */	cntlzw r0, r0
/* 800A704C 000A3FAC  83 7D 00 14 */	lwz r27, 0x14(r29)
/* 800A7050 000A3FB0  54 08 D9 7E */	srwi r8, r0, 5
/* 800A7054 000A3FB4  80 9D 00 18 */	lwz r4, 0x18(r29)
/* 800A7058 000A3FB8  54 63 06 3E */	clrlwi r3, r3, 0x18
/* 800A705C 000A3FBC  7F 65 DB 78 */	mr r5, r27
/* 800A7060 000A3FC0  38 E0 00 01 */	li r7, 1
/* 800A7064 000A3FC4  4B FF F3 89 */	bl TRKSuppAccessFile
/* 800A7068 000A3FC8  88 01 00 08 */	lbz r0, 8(r1)
/* 800A706C 000A3FCC  7C 7E 1B 78 */	mr r30, r3
/* 800A7070 000A3FD0  28 00 00 00 */	cmplwi r0, 0
/* 800A7074 000A3FD4  40 82 00 14 */	bne lbl_800A7088
/* 800A7078 000A3FD8  2C 1E 00 00 */	cmpwi r30, 0
/* 800A707C 000A3FDC  41 82 00 0C */	beq lbl_800A7088
/* 800A7080 000A3FE0  38 00 00 01 */	li r0, 1
/* 800A7084 000A3FE4  98 01 00 08 */	stb r0, 8(r1)
lbl_800A7088:
/* 800A7088 000A3FE8  88 01 00 08 */	lbz r0, 8(r1)
/* 800A708C 000A3FEC  28 1C 00 D1 */	cmplwi r28, 0xd1
/* 800A7090 000A3FF0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800A7094 000A3FF4  40 82 00 10 */	bne lbl_800A70A4
/* 800A7098 000A3FF8  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 800A709C 000A3FFC  80 9B 00 00 */	lwz r4, 0(r27)
/* 800A70A0 000A4000  4B FF F7 01 */	bl TRK_flush_cache
lbl_800A70A4:
/* 800A70A4 000A4004  3C 80 80 21 */	lis r4, gTRKCPUState@ha
/* 800A70A8 000A4008  7F C3 F3 78 */	mr r3, r30
/* 800A70AC 000A400C  38 A4 B0 78 */	addi r5, r4, gTRKCPUState@l
/* 800A70B0 000A4010  80 85 00 80 */	lwz r4, 0x80(r5)
/* 800A70B4 000A4014  38 04 00 04 */	addi r0, r4, 4
/* 800A70B8 000A4018  90 05 00 80 */	stw r0, 0x80(r5)
lbl_800A70BC:
/* 800A70BC 000A401C  BB 61 00 2C */	lmw r27, 0x2c(r1)
/* 800A70C0 000A4020  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800A70C4 000A4024  7C 08 03 A6 */	mtlr r0
/* 800A70C8 000A4028  38 21 00 40 */	addi r1, r1, 0x40
/* 800A70CC 000A402C  4E 80 00 20 */	blr 

.global TRKTargetGetPC
TRKTargetGetPC:
/* 800A70D0 000A4030  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A70D4 000A4034  38 63 B0 78 */	addi r3, r3, gTRKCPUState@l
/* 800A70D8 000A4038  80 63 00 80 */	lwz r3, 0x80(r3)
/* 800A70DC 000A403C  4E 80 00 20 */	blr 

.global TRKTargetStepOutOfRange
TRKTargetStepOutOfRange:
/* 800A70E0 000A4040  2C 05 00 00 */	cmpwi r5, 0
/* 800A70E4 000A4044  41 82 00 0C */	beq lbl_800A70F0
/* 800A70E8 000A4048  38 60 07 03 */	li r3, 0x703
/* 800A70EC 000A404C  4E 80 00 20 */	blr 
lbl_800A70F0:
/* 800A70F0 000A4050  3C A0 80 21 */	lis r5, gTRKCPUState@ha
/* 800A70F4 000A4054  38 E0 00 01 */	li r7, 1
/* 800A70F8 000A4058  38 A5 B0 78 */	addi r5, r5, gTRKCPUState@l
/* 800A70FC 000A405C  3C C0 80 0E */	lis r6, gTRKStepStatus@ha
/* 800A7100 000A4060  80 05 01 F8 */	lwz r0, 0x1f8(r5)
/* 800A7104 000A4064  38 C6 22 04 */	addi r6, r6, gTRKStepStatus@l
/* 800A7108 000A4068  28 07 00 00 */	cmplwi r7, 0
/* 800A710C 000A406C  98 E6 00 04 */	stb r7, 4(r6)
/* 800A7110 000A4070  60 00 04 00 */	ori r0, r0, 0x400
/* 800A7114 000A4074  90 66 00 0C */	stw r3, 0xc(r6)
/* 800A7118 000A4078  90 86 00 10 */	stw r4, 0x10(r6)
/* 800A711C 000A407C  90 E6 00 00 */	stw r7, 0(r6)
/* 800A7120 000A4080  90 05 01 F8 */	stw r0, 0x1f8(r5)
/* 800A7124 000A4084  41 82 00 0C */	beq lbl_800A7130
/* 800A7128 000A4088  28 07 00 10 */	cmplwi r7, 0x10
/* 800A712C 000A408C  40 82 00 18 */	bne lbl_800A7144
lbl_800A7130:
/* 800A7130 000A4090  3C 60 80 0E */	lis r3, gTRKStepStatus@ha
/* 800A7134 000A4094  38 83 22 04 */	addi r4, r3, gTRKStepStatus@l
/* 800A7138 000A4098  80 64 00 08 */	lwz r3, 8(r4)
/* 800A713C 000A409C  38 03 FF FF */	addi r0, r3, -1
/* 800A7140 000A40A0  90 04 00 08 */	stw r0, 8(r4)
lbl_800A7144:
/* 800A7144 000A40A4  3C 60 80 21 */	lis r3, gTRKState@ha
/* 800A7148 000A40A8  38 00 00 00 */	li r0, 0
/* 800A714C 000A40AC  38 83 AF D4 */	addi r4, r3, gTRKState@l
/* 800A7150 000A40B0  38 60 00 00 */	li r3, 0
/* 800A7154 000A40B4  90 04 00 98 */	stw r0, 0x98(r4)
/* 800A7158 000A40B8  4E 80 00 20 */	blr 

.global TRKTargetSingleStep
TRKTargetSingleStep:
/* 800A715C 000A40BC  2C 04 00 00 */	cmpwi r4, 0
/* 800A7160 000A40C0  41 82 00 0C */	beq lbl_800A716C
/* 800A7164 000A40C4  38 60 07 03 */	li r3, 0x703
/* 800A7168 000A40C8  4E 80 00 20 */	blr 
lbl_800A716C:
/* 800A716C 000A40CC  3C 80 80 21 */	lis r4, gTRKCPUState@ha
/* 800A7170 000A40D0  3C A0 80 0E */	lis r5, gTRKStepStatus@ha
/* 800A7174 000A40D4  38 84 B0 78 */	addi r4, r4, gTRKCPUState@l
/* 800A7178 000A40D8  38 E0 00 00 */	li r7, 0
/* 800A717C 000A40DC  80 04 01 F8 */	lwz r0, 0x1f8(r4)
/* 800A7180 000A40E0  38 C5 22 04 */	addi r6, r5, gTRKStepStatus@l
/* 800A7184 000A40E4  38 A0 00 01 */	li r5, 1
/* 800A7188 000A40E8  98 E6 00 04 */	stb r7, 4(r6)
/* 800A718C 000A40EC  60 00 04 00 */	ori r0, r0, 0x400
/* 800A7190 000A40F0  90 66 00 08 */	stw r3, 8(r6)
/* 800A7194 000A40F4  90 A6 00 00 */	stw r5, 0(r6)
/* 800A7198 000A40F8  90 04 01 F8 */	stw r0, 0x1f8(r4)
/* 800A719C 000A40FC  48 00 00 08 */	b lbl_800A71A4
/* 800A71A0 000A4100  40 82 00 10 */	bne lbl_800A71B0
lbl_800A71A4:
/* 800A71A4 000A4104  80 66 00 08 */	lwz r3, 8(r6)
/* 800A71A8 000A4108  38 03 FF FF */	addi r0, r3, -1
/* 800A71AC 000A410C  90 06 00 08 */	stw r0, 8(r6)
lbl_800A71B0:
/* 800A71B0 000A4110  3C 60 80 21 */	lis r3, gTRKState@ha
/* 800A71B4 000A4114  38 00 00 00 */	li r0, 0
/* 800A71B8 000A4118  38 83 AF D4 */	addi r4, r3, gTRKState@l
/* 800A71BC 000A411C  38 60 00 00 */	li r3, 0
/* 800A71C0 000A4120  90 04 00 98 */	stw r0, 0x98(r4)
/* 800A71C4 000A4124  4E 80 00 20 */	blr 

.global TRKTargetAddExceptionInfo
TRKTargetAddExceptionInfo:
/* 800A71C8 000A4128  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A71CC 000A412C  7C 08 02 A6 */	mflr r0
/* 800A71D0 000A4130  3C 80 80 0E */	lis r4, gTRKExceptionStatus@ha
/* 800A71D4 000A4134  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A71D8 000A4138  38 84 21 F4 */	addi r4, r4, gTRKExceptionStatus@l
/* 800A71DC 000A413C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A71E0 000A4140  7C 7F 1B 78 */	mr r31, r3
/* 800A71E4 000A4144  80 84 00 00 */	lwz r4, 0(r4)
/* 800A71E8 000A4148  4B FF BA 91 */	bl TRKAppendBuffer1_ui32
/* 800A71EC 000A414C  2C 03 00 00 */	cmpwi r3, 0
/* 800A71F0 000A4150  40 82 00 40 */	bne lbl_800A7230
/* 800A71F4 000A4154  3C 60 80 0E */	lis r3, gTRKExceptionStatus@ha
/* 800A71F8 000A4158  38 00 00 04 */	li r0, 4
/* 800A71FC 000A415C  80 83 21 F4 */	lwz r4, gTRKExceptionStatus@l(r3)
/* 800A7200 000A4160  38 61 00 0C */	addi r3, r1, 0xc
/* 800A7204 000A4164  90 01 00 08 */	stw r0, 8(r1)
/* 800A7208 000A4168  38 A1 00 08 */	addi r5, r1, 8
/* 800A720C 000A416C  38 C0 00 00 */	li r6, 0
/* 800A7210 000A4170  38 E0 00 01 */	li r7, 1
/* 800A7214 000A4174  48 00 0C A1 */	bl TRKTargetAccessMemory
/* 800A7218 000A4178  2C 03 00 00 */	cmpwi r3, 0
/* 800A721C 000A417C  40 82 00 14 */	bne lbl_800A7230
/* 800A7220 000A4180  80 01 00 08 */	lwz r0, 8(r1)
/* 800A7224 000A4184  28 00 00 04 */	cmplwi r0, 4
/* 800A7228 000A4188  41 82 00 08 */	beq lbl_800A7230
/* 800A722C 000A418C  38 60 07 00 */	li r3, 0x700
lbl_800A7230:
/* 800A7230 000A4190  2C 03 00 00 */	cmpwi r3, 0
/* 800A7234 000A4194  40 82 00 10 */	bne lbl_800A7244
/* 800A7238 000A4198  80 81 00 0C */	lwz r4, 0xc(r1)
/* 800A723C 000A419C  7F E3 FB 78 */	mr r3, r31
/* 800A7240 000A41A0  4B FF BA 39 */	bl TRKAppendBuffer1_ui32
lbl_800A7244:
/* 800A7244 000A41A4  2C 03 00 00 */	cmpwi r3, 0
/* 800A7248 000A41A8  40 82 00 18 */	bne lbl_800A7260
/* 800A724C 000A41AC  3C 80 80 0E */	lis r4, gTRKExceptionStatus@ha
/* 800A7250 000A41B0  7F E3 FB 78 */	mr r3, r31
/* 800A7254 000A41B4  38 84 21 F4 */	addi r4, r4, gTRKExceptionStatus@l
/* 800A7258 000A41B8  A0 84 00 08 */	lhz r4, 8(r4)
/* 800A725C 000A41BC  4B FF BA 81 */	bl TRKAppendBuffer1_ui16
lbl_800A7260:
/* 800A7260 000A41C0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A7264 000A41C4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A7268 000A41C8  7C 08 03 A6 */	mtlr r0
/* 800A726C 000A41CC  38 21 00 20 */	addi r1, r1, 0x20
/* 800A7270 000A41D0  4E 80 00 20 */	blr 

.global TRKTargetAddStopInfo
TRKTargetAddStopInfo:
/* 800A7274 000A41D4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A7278 000A41D8  7C 08 02 A6 */	mflr r0
/* 800A727C 000A41DC  3C 80 80 21 */	lis r4, gTRKCPUState@ha
/* 800A7280 000A41E0  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A7284 000A41E4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A7288 000A41E8  7C 7F 1B 78 */	mr r31, r3
/* 800A728C 000A41EC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800A7290 000A41F0  3B C4 B0 78 */	addi r30, r4, gTRKCPUState@l
/* 800A7294 000A41F4  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800A7298 000A41F8  93 81 00 10 */	stw r28, 0x10(r1)
/* 800A729C 000A41FC  80 9E 00 80 */	lwz r4, 0x80(r30)
/* 800A72A0 000A4200  4B FF B9 D9 */	bl TRKAppendBuffer1_ui32
/* 800A72A4 000A4204  2C 03 00 00 */	cmpwi r3, 0
/* 800A72A8 000A4208  40 82 00 3C */	bne lbl_800A72E4
/* 800A72AC 000A420C  38 00 00 04 */	li r0, 4
/* 800A72B0 000A4210  80 9E 00 80 */	lwz r4, 0x80(r30)
/* 800A72B4 000A4214  90 01 00 08 */	stw r0, 8(r1)
/* 800A72B8 000A4218  38 61 00 0C */	addi r3, r1, 0xc
/* 800A72BC 000A421C  38 A1 00 08 */	addi r5, r1, 8
/* 800A72C0 000A4220  38 C0 00 00 */	li r6, 0
/* 800A72C4 000A4224  38 E0 00 01 */	li r7, 1
/* 800A72C8 000A4228  48 00 0B ED */	bl TRKTargetAccessMemory
/* 800A72CC 000A422C  2C 03 00 00 */	cmpwi r3, 0
/* 800A72D0 000A4230  40 82 00 14 */	bne lbl_800A72E4
/* 800A72D4 000A4234  80 01 00 08 */	lwz r0, 8(r1)
/* 800A72D8 000A4238  28 00 00 04 */	cmplwi r0, 4
/* 800A72DC 000A423C  41 82 00 08 */	beq lbl_800A72E4
/* 800A72E0 000A4240  38 60 07 00 */	li r3, 0x700
lbl_800A72E4:
/* 800A72E4 000A4244  2C 03 00 00 */	cmpwi r3, 0
/* 800A72E8 000A4248  40 82 00 10 */	bne lbl_800A72F8
/* 800A72EC 000A424C  80 81 00 0C */	lwz r4, 0xc(r1)
/* 800A72F0 000A4250  7F E3 FB 78 */	mr r3, r31
/* 800A72F4 000A4254  4B FF B9 85 */	bl TRKAppendBuffer1_ui32
lbl_800A72F8:
/* 800A72F8 000A4258  2C 03 00 00 */	cmpwi r3, 0
/* 800A72FC 000A425C  40 82 00 1C */	bne lbl_800A7318
/* 800A7300 000A4260  3C 80 80 21 */	lis r4, gTRKCPUState@ha
/* 800A7304 000A4264  7F E3 FB 78 */	mr r3, r31
/* 800A7308 000A4268  38 84 B0 78 */	addi r4, r4, gTRKCPUState@l
/* 800A730C 000A426C  80 04 02 F8 */	lwz r0, 0x2f8(r4)
/* 800A7310 000A4270  54 04 04 3E */	clrlwi r4, r0, 0x10
/* 800A7314 000A4274  4B FF B9 C9 */	bl TRKAppendBuffer1_ui16
lbl_800A7318:
/* 800A7318 000A4278  2C 03 00 00 */	cmpwi r3, 0
/* 800A731C 000A427C  40 82 00 5C */	bne lbl_800A7378
/* 800A7320 000A4280  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A7324 000A4284  3B 80 00 00 */	li r28, 0
/* 800A7328 000A4288  3B A3 B0 78 */	addi r29, r3, gTRKCPUState@l
/* 800A732C 000A428C  7F BE EB 78 */	mr r30, r29
lbl_800A7330:
/* 800A7330 000A4290  80 1E 00 00 */	lwz r0, 0(r30)
/* 800A7334 000A4294  7F E3 FB 78 */	mr r3, r31
/* 800A7338 000A4298  54 04 04 3E */	clrlwi r4, r0, 0x10
/* 800A733C 000A429C  4B FF B9 3D */	bl TRKAppendBuffer1_ui32
/* 800A7340 000A42A0  3B 9C 00 01 */	addi r28, r28, 1
/* 800A7344 000A42A4  3B DE 00 04 */	addi r30, r30, 4
/* 800A7348 000A42A8  2C 1C 00 20 */	cmpwi r28, 0x20
/* 800A734C 000A42AC  41 80 FF E4 */	blt lbl_800A7330
/* 800A7350 000A42B0  3B C0 00 00 */	li r30, 0
lbl_800A7354:
/* 800A7354 000A42B4  80 1D 00 9C */	lwz r0, 0x9c(r29)
/* 800A7358 000A42B8  7F E3 FB 78 */	mr r3, r31
/* 800A735C 000A42BC  38 A0 00 00 */	li r5, 0
/* 800A7360 000A42C0  54 06 04 3E */	clrlwi r6, r0, 0x10
/* 800A7364 000A42C4  4B FF B8 8D */	bl TRKAppendBuffer1_ui64
/* 800A7368 000A42C8  3B DE 00 01 */	addi r30, r30, 1
/* 800A736C 000A42CC  3B BD 00 08 */	addi r29, r29, 8
/* 800A7370 000A42D0  2C 1E 00 20 */	cmpwi r30, 0x20
/* 800A7374 000A42D4  41 80 FF E0 */	blt lbl_800A7354
lbl_800A7378:
/* 800A7378 000A42D8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A737C 000A42DC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A7380 000A42E0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800A7384 000A42E4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800A7388 000A42E8  83 81 00 10 */	lwz r28, 0x10(r1)
/* 800A738C 000A42EC  7C 08 03 A6 */	mtlr r0
/* 800A7390 000A42F0  38 21 00 20 */	addi r1, r1, 0x20
/* 800A7394 000A42F4  4E 80 00 20 */	blr 

.global TRKTargetInterrupt
TRKTargetInterrupt:
/* 800A7398 000A42F8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800A739C 000A42FC  7C 08 02 A6 */	mflr r0
/* 800A73A0 000A4300  90 01 00 14 */	stw r0, 0x14(r1)
/* 800A73A4 000A4304  88 03 00 00 */	lbz r0, 0(r3)
/* 800A73A8 000A4308  38 60 00 00 */	li r3, 0
/* 800A73AC 000A430C  2C 00 00 05 */	cmpwi r0, 5
/* 800A73B0 000A4310  40 80 01 34 */	bge lbl_800A74E4
/* 800A73B4 000A4314  2C 00 00 03 */	cmpwi r0, 3
/* 800A73B8 000A4318  40 80 00 08 */	bge lbl_800A73C0
/* 800A73BC 000A431C  48 00 01 28 */	b lbl_800A74E4
lbl_800A73C0:
/* 800A73C0 000A4320  3C 80 80 0E */	lis r4, gTRKStepStatus@ha
/* 800A73C4 000A4324  38 A4 22 04 */	addi r5, r4, gTRKStepStatus@l
/* 800A73C8 000A4328  80 05 00 00 */	lwz r0, 0(r5)
/* 800A73CC 000A432C  2C 00 00 00 */	cmpwi r0, 0
/* 800A73D0 000A4330  41 82 00 EC */	beq lbl_800A74BC
/* 800A73D4 000A4334  3C 80 80 21 */	lis r4, gTRKCPUState@ha
/* 800A73D8 000A4338  38 E0 00 01 */	li r7, 1
/* 800A73DC 000A433C  38 C4 B0 78 */	addi r6, r4, gTRKCPUState@l
/* 800A73E0 000A4340  80 06 01 F8 */	lwz r0, 0x1f8(r6)
/* 800A73E4 000A4344  54 00 05 A8 */	rlwinm r0, r0, 0, 0x16, 0x14
/* 800A73E8 000A4348  90 06 01 F8 */	stw r0, 0x1f8(r6)
/* 800A73EC 000A434C  41 82 00 64 */	beq lbl_800A7450
/* 800A73F0 000A4350  80 06 02 F8 */	lwz r0, 0x2f8(r6)
/* 800A73F4 000A4354  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 800A73F8 000A4358  28 00 0D 00 */	cmplwi r0, 0xd00
/* 800A73FC 000A435C  40 82 00 54 */	bne lbl_800A7450
/* 800A7400 000A4360  88 05 00 04 */	lbz r0, 4(r5)
/* 800A7404 000A4364  2C 00 00 01 */	cmpwi r0, 1
/* 800A7408 000A4368  41 82 00 28 */	beq lbl_800A7430
/* 800A740C 000A436C  40 80 00 44 */	bge lbl_800A7450
/* 800A7410 000A4370  2C 00 00 00 */	cmpwi r0, 0
/* 800A7414 000A4374  40 80 00 08 */	bge lbl_800A741C
/* 800A7418 000A4378  48 00 00 38 */	b lbl_800A7450
lbl_800A741C:
/* 800A741C 000A437C  80 05 00 08 */	lwz r0, 8(r5)
/* 800A7420 000A4380  28 00 00 00 */	cmplwi r0, 0
/* 800A7424 000A4384  41 82 00 2C */	beq lbl_800A7450
/* 800A7428 000A4388  38 E0 00 00 */	li r7, 0
/* 800A742C 000A438C  48 00 00 24 */	b lbl_800A7450
lbl_800A7430:
/* 800A7430 000A4390  80 86 00 80 */	lwz r4, 0x80(r6)
/* 800A7434 000A4394  80 05 00 0C */	lwz r0, 0xc(r5)
/* 800A7438 000A4398  7C 04 00 40 */	cmplw r4, r0
/* 800A743C 000A439C  41 80 00 14 */	blt lbl_800A7450
/* 800A7440 000A43A0  80 05 00 10 */	lwz r0, 0x10(r5)
/* 800A7444 000A43A4  7C 04 00 40 */	cmplw r4, r0
/* 800A7448 000A43A8  41 81 00 08 */	bgt lbl_800A7450
/* 800A744C 000A43AC  38 E0 00 00 */	li r7, 0
lbl_800A7450:
/* 800A7450 000A43B0  2C 07 00 00 */	cmpwi r7, 0
/* 800A7454 000A43B4  41 82 00 14 */	beq lbl_800A7468
/* 800A7458 000A43B8  3C 80 80 0E */	lis r4, gTRKStepStatus@ha
/* 800A745C 000A43BC  38 00 00 00 */	li r0, 0
/* 800A7460 000A43C0  90 04 22 04 */	stw r0, gTRKStepStatus@l(r4)
/* 800A7464 000A43C4  48 00 00 58 */	b lbl_800A74BC
lbl_800A7468:
/* 800A7468 000A43C8  3C 80 80 0E */	lis r4, gTRKStepStatus@ha
/* 800A746C 000A43CC  80 06 01 F8 */	lwz r0, 0x1f8(r6)
/* 800A7470 000A43D0  38 84 22 04 */	addi r4, r4, gTRKStepStatus@l
/* 800A7474 000A43D4  38 A0 00 01 */	li r5, 1
/* 800A7478 000A43D8  88 E4 00 04 */	lbz r7, 4(r4)
/* 800A747C 000A43DC  60 00 04 00 */	ori r0, r0, 0x400
/* 800A7480 000A43E0  90 A4 00 00 */	stw r5, 0(r4)
/* 800A7484 000A43E4  28 07 00 00 */	cmplwi r7, 0
/* 800A7488 000A43E8  90 06 01 F8 */	stw r0, 0x1f8(r6)
/* 800A748C 000A43EC  41 82 00 0C */	beq lbl_800A7498
/* 800A7490 000A43F0  28 07 00 10 */	cmplwi r7, 0x10
/* 800A7494 000A43F4  40 82 00 18 */	bne lbl_800A74AC
lbl_800A7498:
/* 800A7498 000A43F8  3C 80 80 0E */	lis r4, gTRKStepStatus@ha
/* 800A749C 000A43FC  38 A4 22 04 */	addi r5, r4, gTRKStepStatus@l
/* 800A74A0 000A4400  80 85 00 08 */	lwz r4, 8(r5)
/* 800A74A4 000A4404  38 04 FF FF */	addi r0, r4, -1
/* 800A74A8 000A4408  90 05 00 08 */	stw r0, 8(r5)
lbl_800A74AC:
/* 800A74AC 000A440C  3C 80 80 21 */	lis r4, gTRKState@ha
/* 800A74B0 000A4410  38 00 00 00 */	li r0, 0
/* 800A74B4 000A4414  38 84 AF D4 */	addi r4, r4, gTRKState@l
/* 800A74B8 000A4418  90 04 00 98 */	stw r0, 0x98(r4)
lbl_800A74BC:
/* 800A74BC 000A441C  3C 80 80 0E */	lis r4, gTRKStepStatus@ha
/* 800A74C0 000A4420  80 04 22 04 */	lwz r0, gTRKStepStatus@l(r4)
/* 800A74C4 000A4424  2C 00 00 00 */	cmpwi r0, 0
/* 800A74C8 000A4428  40 82 00 1C */	bne lbl_800A74E4
/* 800A74CC 000A442C  3C 60 80 21 */	lis r3, gTRKState@ha
/* 800A74D0 000A4430  38 00 00 01 */	li r0, 1
/* 800A74D4 000A4434  38 83 AF D4 */	addi r4, r3, gTRKState@l
/* 800A74D8 000A4438  38 60 00 90 */	li r3, 0x90
/* 800A74DC 000A443C  90 04 00 98 */	stw r0, 0x98(r4)
/* 800A74E0 000A4440  4B FF F1 E9 */	bl TRKDoNotifyStopped
lbl_800A74E4:
/* 800A74E4 000A4444  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A74E8 000A4448  7C 08 03 A6 */	mtlr r0
/* 800A74EC 000A444C  38 21 00 10 */	addi r1, r1, 0x10
/* 800A74F0 000A4450  4E 80 00 20 */	blr 

.global TRKPostInterruptEvent
TRKPostInterruptEvent:
/* 800A74F4 000A4454  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A74F8 000A4458  7C 08 02 A6 */	mflr r0
/* 800A74FC 000A445C  3C 60 80 21 */	lis r3, gTRKState@ha
/* 800A7500 000A4460  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A7504 000A4464  38 63 AF D4 */	addi r3, r3, gTRKState@l
/* 800A7508 000A4468  80 03 00 9C */	lwz r0, 0x9c(r3)
/* 800A750C 000A446C  2C 00 00 00 */	cmpwi r0, 0
/* 800A7510 000A4470  41 82 00 10 */	beq lbl_800A7520
/* 800A7514 000A4474  38 00 00 00 */	li r0, 0
/* 800A7518 000A4478  90 03 00 9C */	stw r0, 0x9c(r3)
/* 800A751C 000A447C  48 00 00 88 */	b lbl_800A75A4
lbl_800A7520:
/* 800A7520 000A4480  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A7524 000A4484  38 63 B0 78 */	addi r3, r3, gTRKCPUState@l
/* 800A7528 000A4488  80 03 02 F8 */	lwz r0, 0x2f8(r3)
/* 800A752C 000A448C  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 800A7530 000A4490  2C 00 0D 00 */	cmpwi r0, 0xd00
/* 800A7534 000A4494  41 82 00 14 */	beq lbl_800A7548
/* 800A7538 000A4498  40 80 00 58 */	bge lbl_800A7590
/* 800A753C 000A449C  2C 00 07 00 */	cmpwi r0, 0x700
/* 800A7540 000A44A0  41 82 00 08 */	beq lbl_800A7548
/* 800A7544 000A44A4  48 00 00 4C */	b lbl_800A7590
lbl_800A7548:
/* 800A7548 000A44A8  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A754C 000A44AC  38 00 00 04 */	li r0, 4
/* 800A7550 000A44B0  38 63 B0 78 */	addi r3, r3, gTRKCPUState@l
/* 800A7554 000A44B4  90 01 00 08 */	stw r0, 8(r1)
/* 800A7558 000A44B8  80 83 00 80 */	lwz r4, 0x80(r3)
/* 800A755C 000A44BC  38 61 00 0C */	addi r3, r1, 0xc
/* 800A7560 000A44C0  38 A1 00 08 */	addi r5, r1, 8
/* 800A7564 000A44C4  38 C0 00 00 */	li r6, 0
/* 800A7568 000A44C8  38 E0 00 01 */	li r7, 1
/* 800A756C 000A44CC  48 00 09 49 */	bl TRKTargetAccessMemory
/* 800A7570 000A44D0  80 61 00 0C */	lwz r3, 0xc(r1)
/* 800A7574 000A44D4  3C 03 F0 20 */	addis r0, r3, 0xf020
/* 800A7578 000A44D8  28 00 00 00 */	cmplwi r0, 0
/* 800A757C 000A44DC  40 82 00 0C */	bne lbl_800A7588
/* 800A7580 000A44E0  38 80 00 05 */	li r4, 5
/* 800A7584 000A44E4  48 00 00 10 */	b lbl_800A7594
lbl_800A7588:
/* 800A7588 000A44E8  38 80 00 03 */	li r4, 3
/* 800A758C 000A44EC  48 00 00 08 */	b lbl_800A7594
lbl_800A7590:
/* 800A7590 000A44F0  38 80 00 04 */	li r4, 4
lbl_800A7594:
/* 800A7594 000A44F4  38 61 00 10 */	addi r3, r1, 0x10
/* 800A7598 000A44F8  4B FF AB 79 */	bl TRKConstructEvent
/* 800A759C 000A44FC  38 61 00 10 */	addi r3, r1, 0x10
/* 800A75A0 000A4500  4B FF AB 89 */	bl TRKPostEvent
lbl_800A75A4:
/* 800A75A4 000A4504  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A75A8 000A4508  7C 08 03 A6 */	mtlr r0
/* 800A75AC 000A450C  38 21 00 20 */	addi r1, r1, 0x20
/* 800A75B0 000A4510  4E 80 00 20 */	blr 

.global TRKTargetCPUType
TRKTargetCPUType:
/* 800A75B4 000A4514  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800A75B8 000A4518  7C 08 02 A6 */	mflr r0
/* 800A75BC 000A451C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800A75C0 000A4520  38 00 00 00 */	li r0, 0
/* 800A75C4 000A4524  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800A75C8 000A4528  7C 7F 1B 78 */	mr r31, r3
/* 800A75CC 000A452C  98 03 00 00 */	stb r0, 0(r3)
/* 800A75D0 000A4530  48 00 10 31 */	bl TRKTargetCPUMinorType
/* 800A75D4 000A4534  98 7F 00 01 */	stb r3, 1(r31)
/* 800A75D8 000A4538  3C 60 80 21 */	lis r3, gTRKBigEndian@ha
/* 800A75DC 000A453C  38 80 00 04 */	li r4, 4
/* 800A75E0 000A4540  38 00 00 08 */	li r0, 8
/* 800A75E4 000A4544  80 A3 95 F0 */	lwz r5, gTRKBigEndian@l(r3)
/* 800A75E8 000A4548  38 60 00 00 */	li r3, 0
/* 800A75EC 000A454C  98 BF 00 02 */	stb r5, 2(r31)
/* 800A75F0 000A4550  98 9F 00 03 */	stb r4, 3(r31)
/* 800A75F4 000A4554  98 1F 00 04 */	stb r0, 4(r31)
/* 800A75F8 000A4558  98 9F 00 05 */	stb r4, 5(r31)
/* 800A75FC 000A455C  98 1F 00 06 */	stb r0, 6(r31)
/* 800A7600 000A4560  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A7604 000A4564  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800A7608 000A4568  7C 08 03 A6 */	mtlr r0
/* 800A760C 000A456C  38 21 00 10 */	addi r1, r1, 0x10
/* 800A7610 000A4570  4E 80 00 20 */	blr 

.global TRKTargetSupportMask
TRKTargetSupportMask:
/* 800A7614 000A4574  38 00 00 7A */	li r0, 0x7a
/* 800A7618 000A4578  39 00 00 00 */	li r8, 0
/* 800A761C 000A457C  98 03 00 00 */	stb r0, 0(r3)
/* 800A7620 000A4580  38 E0 00 4F */	li r7, 0x4f
/* 800A7624 000A4584  38 C0 00 07 */	li r6, 7
/* 800A7628 000A4588  38 A0 00 01 */	li r5, 1
/* 800A762C 000A458C  99 03 00 01 */	stb r8, 1(r3)
/* 800A7630 000A4590  38 80 00 03 */	li r4, 3
/* 800A7634 000A4594  38 00 00 80 */	li r0, 0x80
/* 800A7638 000A4598  98 E3 00 02 */	stb r7, 2(r3)
/* 800A763C 000A459C  98 C3 00 03 */	stb r6, 3(r3)
/* 800A7640 000A45A0  99 03 00 04 */	stb r8, 4(r3)
/* 800A7644 000A45A4  99 03 00 05 */	stb r8, 5(r3)
/* 800A7648 000A45A8  99 03 00 06 */	stb r8, 6(r3)
/* 800A764C 000A45AC  99 03 00 07 */	stb r8, 7(r3)
/* 800A7650 000A45B0  99 03 00 08 */	stb r8, 8(r3)
/* 800A7654 000A45B4  99 03 00 09 */	stb r8, 9(r3)
/* 800A7658 000A45B8  99 03 00 0A */	stb r8, 0xa(r3)
/* 800A765C 000A45BC  99 03 00 0B */	stb r8, 0xb(r3)
/* 800A7660 000A45C0  99 03 00 0C */	stb r8, 0xc(r3)
/* 800A7664 000A45C4  99 03 00 0D */	stb r8, 0xd(r3)
/* 800A7668 000A45C8  99 03 00 0E */	stb r8, 0xe(r3)
/* 800A766C 000A45CC  99 03 00 0F */	stb r8, 0xf(r3)
/* 800A7670 000A45D0  98 A3 00 10 */	stb r5, 0x10(r3)
/* 800A7674 000A45D4  99 03 00 11 */	stb r8, 0x11(r3)
/* 800A7678 000A45D8  98 83 00 12 */	stb r4, 0x12(r3)
/* 800A767C 000A45DC  99 03 00 13 */	stb r8, 0x13(r3)
/* 800A7680 000A45E0  99 03 00 14 */	stb r8, 0x14(r3)
/* 800A7684 000A45E4  99 03 00 15 */	stb r8, 0x15(r3)
/* 800A7688 000A45E8  99 03 00 16 */	stb r8, 0x16(r3)
/* 800A768C 000A45EC  99 03 00 17 */	stb r8, 0x17(r3)
/* 800A7690 000A45F0  99 03 00 18 */	stb r8, 0x18(r3)
/* 800A7694 000A45F4  99 03 00 19 */	stb r8, 0x19(r3)
/* 800A7698 000A45F8  98 83 00 1A */	stb r4, 0x1a(r3)
/* 800A769C 000A45FC  99 03 00 1B */	stb r8, 0x1b(r3)
/* 800A76A0 000A4600  99 03 00 1C */	stb r8, 0x1c(r3)
/* 800A76A4 000A4604  99 03 00 1D */	stb r8, 0x1d(r3)
/* 800A76A8 000A4608  99 03 00 1E */	stb r8, 0x1e(r3)
/* 800A76AC 000A460C  98 03 00 1F */	stb r0, 0x1f(r3)
/* 800A76B0 000A4610  38 60 00 00 */	li r3, 0
/* 800A76B4 000A4614  4E 80 00 20 */	blr 

.global TRKTargetVersions
TRKTargetVersions:
/* 800A76B8 000A4618  38 00 00 00 */	li r0, 0
/* 800A76BC 000A461C  38 80 00 0A */	li r4, 0xa
/* 800A76C0 000A4620  98 03 00 00 */	stb r0, 0(r3)
/* 800A76C4 000A4624  38 00 00 01 */	li r0, 1
/* 800A76C8 000A4628  98 83 00 01 */	stb r4, 1(r3)
/* 800A76CC 000A462C  98 03 00 02 */	stb r0, 2(r3)
/* 800A76D0 000A4630  98 83 00 03 */	stb r4, 3(r3)
/* 800A76D4 000A4634  38 60 00 00 */	li r3, 0
/* 800A76D8 000A4638  4E 80 00 20 */	blr 

.global TRKTargetAccessExtended2
TRKTargetAccessExtended2:
/* 800A76DC 000A463C  94 21 FE D0 */	stwu r1, -0x130(r1)
/* 800A76E0 000A4640  7C 08 02 A6 */	mflr r0
/* 800A76E4 000A4644  90 01 01 34 */	stw r0, 0x134(r1)
/* 800A76E8 000A4648  BE 61 00 FC */	stmw r19, 0xfc(r1)
/* 800A76EC 000A464C  7C 97 23 78 */	mr r23, r4
/* 800A76F0 000A4650  28 17 00 1F */	cmplwi r23, 0x1f
/* 800A76F4 000A4654  7C 7B 1B 78 */	mr r27, r3
/* 800A76F8 000A4658  7C B8 2B 78 */	mr r24, r5
/* 800A76FC 000A465C  7C D9 33 78 */	mr r25, r6
/* 800A7700 000A4660  7C FA 3B 78 */	mr r26, r7
/* 800A7704 000A4664  40 81 00 0C */	ble lbl_800A7710
/* 800A7708 000A4668  38 60 07 01 */	li r3, 0x701
/* 800A770C 000A466C  48 00 03 F4 */	b lbl_800A7B00
lbl_800A7710:
/* 800A7710 000A4670  3C 60 80 0B */	lis r3, @300@ha
/* 800A7714 000A4674  3C A0 80 0E */	lis r5, gTRKExceptionStatus@ha
/* 800A7718 000A4678  3B A3 F7 A0 */	addi r29, r3, @300@l
/* 800A771C 000A467C  3C 80 7C 99 */	lis r4, 0x7C98E2A6@ha
/* 800A7720 000A4680  80 1D 00 00 */	lwz r0, 0(r29)
/* 800A7724 000A4684  3B E5 21 F4 */	addi r31, r5, gTRKExceptionStatus@l
/* 800A7728 000A4688  81 1D 00 04 */	lwz r8, 4(r29)
/* 800A772C 000A468C  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 800A7730 000A4690  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 800A7734 000A4694  38 C4 E2 A6 */	addi r6, r4, 0x7C98E2A6@l
/* 800A7738 000A4698  90 01 00 C4 */	stw r0, 0xc4(r1)
/* 800A773C 000A469C  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 800A7740 000A46A0  82 7F 00 00 */	lwz r19, 0(r31)
/* 800A7744 000A46A4  3B C0 00 00 */	li r30, 0
/* 800A7748 000A46A8  82 DF 00 0C */	lwz r22, 0xc(r31)
/* 800A774C 000A46AC  3C A0 90 83 */	lis r5, 0x9083
/* 800A7750 000A46B0  91 01 00 C8 */	stw r8, 0xc8(r1)
/* 800A7754 000A46B4  38 61 00 C4 */	addi r3, r1, 0xc4
/* 800A7758 000A46B8  82 9F 00 04 */	lwz r20, 4(r31)
/* 800A775C 000A46BC  38 80 00 28 */	li r4, 0x28
/* 800A7760 000A46C0  90 E1 00 E8 */	stw r7, 0xe8(r1)
/* 800A7764 000A46C4  82 BF 00 08 */	lwz r21, 8(r31)
/* 800A7768 000A46C8  83 9D 00 08 */	lwz r28, 8(r29)
/* 800A776C 000A46CC  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 800A7770 000A46D0  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 800A7774 000A46D4  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 800A7778 000A46D8  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 800A777C 000A46DC  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 800A7780 000A46E0  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 800A7784 000A46E4  92 61 00 14 */	stw r19, 0x14(r1)
/* 800A7788 000A46E8  92 81 00 18 */	stw r20, 0x18(r1)
/* 800A778C 000A46EC  92 A1 00 1C */	stw r21, 0x1c(r1)
/* 800A7790 000A46F0  92 C1 00 20 */	stw r22, 0x20(r1)
/* 800A7794 000A46F4  9B DF 00 0D */	stb r30, 0xd(r31)
/* 800A7798 000A46F8  93 81 00 CC */	stw r28, 0xcc(r1)
/* 800A779C 000A46FC  91 81 00 D0 */	stw r12, 0xd0(r1)
/* 800A77A0 000A4700  91 61 00 D4 */	stw r11, 0xd4(r1)
/* 800A77A4 000A4704  91 41 00 D8 */	stw r10, 0xd8(r1)
/* 800A77A8 000A4708  91 21 00 DC */	stw r9, 0xdc(r1)
/* 800A77AC 000A470C  91 01 00 E0 */	stw r8, 0xe0(r1)
/* 800A77B0 000A4710  90 E1 00 E4 */	stw r7, 0xe4(r1)
/* 800A77B4 000A4714  90 C1 00 C4 */	stw r6, 0xc4(r1)
/* 800A77B8 000A4718  90 A1 00 C8 */	stw r5, 0xc8(r1)
/* 800A77BC 000A471C  90 01 00 E8 */	stw r0, 0xe8(r1)
/* 800A77C0 000A4720  4B FF EF E1 */	bl TRK_flush_cache
/* 800A77C4 000A4724  3C 60 80 21 */	lis r3, TRKvalue128_temp@ha
/* 800A77C8 000A4728  39 81 00 C4 */	addi r12, r1, 0xc4
/* 800A77CC 000A472C  38 83 B5 3C */	addi r4, r3, TRKvalue128_temp@l
/* 800A77D0 000A4730  38 61 00 08 */	addi r3, r1, 8
/* 800A77D4 000A4734  7D 89 03 A6 */	mtctr r12
/* 800A77D8 000A4738  4E 80 04 21 */	bctrl 
/* 800A77DC 000A473C  3C 60 80 0B */	lis r3, @300@ha
/* 800A77E0 000A4740  80 A1 00 08 */	lwz r5, 8(r1)
/* 800A77E4 000A4744  3B A3 F7 A0 */	addi r29, r3, @300@l
/* 800A77E8 000A4748  3C 80 7C 99 */	lis r4, 0x7C98E3A6@ha
/* 800A77EC 000A474C  81 1D 00 00 */	lwz r8, 0(r29)
/* 800A77F0 000A4750  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 800A77F4 000A4754  80 1D 00 04 */	lwz r0, 4(r29)
/* 800A77F8 000A4758  64 BE A0 00 */	oris r30, r5, 0xa000
/* 800A77FC 000A475C  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 800A7800 000A4760  38 A4 E3 A6 */	addi r5, r4, 0x7C98E3A6@l
/* 800A7804 000A4764  90 01 00 A0 */	stw r0, 0xa0(r1)
/* 800A7808 000A4768  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 800A780C 000A476C  83 9D 00 08 */	lwz r28, 8(r29)
/* 800A7810 000A4770  3C C0 80 83 */	lis r6, 0x8083
/* 800A7814 000A4774  91 01 00 9C */	stw r8, 0x9c(r1)
/* 800A7818 000A4778  38 61 00 9C */	addi r3, r1, 0x9c
/* 800A781C 000A477C  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 800A7820 000A4780  38 80 00 28 */	li r4, 0x28
/* 800A7824 000A4784  90 E1 00 C0 */	stw r7, 0xc0(r1)
/* 800A7828 000A4788  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 800A782C 000A478C  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 800A7830 000A4790  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 800A7834 000A4794  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 800A7838 000A4798  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 800A783C 000A479C  93 C1 00 08 */	stw r30, 8(r1)
/* 800A7840 000A47A0  93 81 00 A4 */	stw r28, 0xa4(r1)
/* 800A7844 000A47A4  91 81 00 A8 */	stw r12, 0xa8(r1)
/* 800A7848 000A47A8  91 61 00 AC */	stw r11, 0xac(r1)
/* 800A784C 000A47AC  91 41 00 B0 */	stw r10, 0xb0(r1)
/* 800A7850 000A47B0  91 21 00 B4 */	stw r9, 0xb4(r1)
/* 800A7854 000A47B4  91 01 00 B8 */	stw r8, 0xb8(r1)
/* 800A7858 000A47B8  90 E1 00 BC */	stw r7, 0xbc(r1)
/* 800A785C 000A47BC  90 C1 00 9C */	stw r6, 0x9c(r1)
/* 800A7860 000A47C0  90 A1 00 A0 */	stw r5, 0xa0(r1)
/* 800A7864 000A47C4  90 01 00 C0 */	stw r0, 0xc0(r1)
/* 800A7868 000A47C8  4B FF EF 39 */	bl TRK_flush_cache
/* 800A786C 000A47CC  3C 60 80 21 */	lis r3, TRKvalue128_temp@ha
/* 800A7870 000A47D0  39 81 00 9C */	addi r12, r1, 0x9c
/* 800A7874 000A47D4  38 83 B5 3C */	addi r4, r3, TRKvalue128_temp@l
/* 800A7878 000A47D8  38 61 00 08 */	addi r3, r1, 8
/* 800A787C 000A47DC  7D 89 03 A6 */	mtctr r12
/* 800A7880 000A47E0  4E 80 04 21 */	bctrl 
/* 800A7884 000A47E4  3C 60 80 0B */	lis r3, @300@ha
/* 800A7888 000A47E8  3C 80 7C 91 */	lis r4, 0x7C90E3A6@ha
/* 800A788C 000A47EC  3B A3 F7 A0 */	addi r29, r3, @300@l
/* 800A7890 000A47F0  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 800A7894 000A47F4  81 1D 00 00 */	lwz r8, 0(r29)
/* 800A7898 000A47F8  3B C0 00 00 */	li r30, 0
/* 800A789C 000A47FC  80 DD 00 04 */	lwz r6, 4(r29)
/* 800A78A0 000A4800  38 A4 E3 A6 */	addi r5, r4, 0x7C90E3A6@l
/* 800A78A4 000A4804  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 800A78A8 000A4808  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 800A78AC 000A480C  90 C1 00 78 */	stw r6, 0x78(r1)
/* 800A78B0 000A4810  3C C0 80 83 */	lis r6, 0x8083
/* 800A78B4 000A4814  83 9D 00 08 */	lwz r28, 8(r29)
/* 800A78B8 000A4818  38 61 00 74 */	addi r3, r1, 0x74
/* 800A78BC 000A481C  91 01 00 74 */	stw r8, 0x74(r1)
/* 800A78C0 000A4820  38 80 00 28 */	li r4, 0x28
/* 800A78C4 000A4824  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 800A78C8 000A4828  90 E1 00 98 */	stw r7, 0x98(r1)
/* 800A78CC 000A482C  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 800A78D0 000A4830  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 800A78D4 000A4834  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 800A78D8 000A4838  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 800A78DC 000A483C  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 800A78E0 000A4840  93 C1 00 08 */	stw r30, 8(r1)
/* 800A78E4 000A4844  93 81 00 7C */	stw r28, 0x7c(r1)
/* 800A78E8 000A4848  91 81 00 80 */	stw r12, 0x80(r1)
/* 800A78EC 000A484C  91 61 00 84 */	stw r11, 0x84(r1)
/* 800A78F0 000A4850  91 41 00 88 */	stw r10, 0x88(r1)
/* 800A78F4 000A4854  91 21 00 8C */	stw r9, 0x8c(r1)
/* 800A78F8 000A4858  91 01 00 90 */	stw r8, 0x90(r1)
/* 800A78FC 000A485C  90 E1 00 94 */	stw r7, 0x94(r1)
/* 800A7900 000A4860  90 C1 00 74 */	stw r6, 0x74(r1)
/* 800A7904 000A4864  90 A1 00 78 */	stw r5, 0x78(r1)
/* 800A7908 000A4868  90 01 00 98 */	stw r0, 0x98(r1)
/* 800A790C 000A486C  4B FF EE 95 */	bl TRK_flush_cache
/* 800A7910 000A4870  3C 60 80 21 */	lis r3, TRKvalue128_temp@ha
/* 800A7914 000A4874  39 81 00 74 */	addi r12, r1, 0x74
/* 800A7918 000A4878  38 83 B5 3C */	addi r4, r3, TRKvalue128_temp@l
/* 800A791C 000A487C  38 61 00 08 */	addi r3, r1, 8
/* 800A7920 000A4880  7D 89 03 A6 */	mtctr r12
/* 800A7924 000A4884  4E 80 04 21 */	bctrl 
/* 800A7928 000A4888  38 00 00 00 */	li r0, 0
/* 800A792C 000A488C  57 7E A8 14 */	slwi r30, r27, 0x15
/* 800A7930 000A4890  90 19 00 00 */	stw r0, 0(r25)
/* 800A7934 000A4894  3B A1 00 4C */	addi r29, r1, 0x4c
/* 800A7938 000A4898  3B 81 00 24 */	addi r28, r1, 0x24
/* 800A793C 000A489C  38 60 00 00 */	li r3, 0
/* 800A7940 000A48A0  48 00 01 70 */	b lbl_800A7AB0
lbl_800A7944:
/* 800A7944 000A48A4  2C 1A 00 00 */	cmpwi r26, 0
/* 800A7948 000A48A8  41 82 00 AC */	beq lbl_800A79F4
/* 800A794C 000A48AC  3C 60 80 0B */	lis r3, lbl_800B0004@ha
/* 800A7950 000A48B0  85 83 F7 C8 */	lwzu r12, -0x838(r3)
/* 800A7954 000A48B4  67 C0 E0 03 */	oris r0, r30, 0xe003
/* 800A7958 000A48B8  81 63 00 04 */	lwz r11, lbl_800B0004@l(r3)
/* 800A795C 000A48BC  81 43 00 08 */	lwz r10, 8(r3)
/* 800A7960 000A48C0  81 23 00 0C */	lwz r9, 0xc(r3)
/* 800A7964 000A48C4  81 03 00 10 */	lwz r8, 0x10(r3)
/* 800A7968 000A48C8  80 E3 00 14 */	lwz r7, 0x14(r3)
/* 800A796C 000A48CC  80 C3 00 18 */	lwz r6, 0x18(r3)
/* 800A7970 000A48D0  80 A3 00 1C */	lwz r5, 0x1c(r3)
/* 800A7974 000A48D4  80 83 00 20 */	lwz r4, 0x20(r3)
/* 800A7978 000A48D8  80 63 00 24 */	lwz r3, 0x24(r3)
/* 800A797C 000A48DC  91 81 00 4C */	stw r12, 0x4c(r1)
/* 800A7980 000A48E0  91 61 00 50 */	stw r11, 0x50(r1)
/* 800A7984 000A48E4  91 41 00 54 */	stw r10, 0x54(r1)
/* 800A7988 000A48E8  91 21 00 58 */	stw r9, 0x58(r1)
/* 800A798C 000A48EC  91 01 00 5C */	stw r8, 0x5c(r1)
/* 800A7990 000A48F0  90 E1 00 60 */	stw r7, 0x60(r1)
/* 800A7994 000A48F4  90 C1 00 64 */	stw r6, 0x64(r1)
/* 800A7998 000A48F8  90 A1 00 68 */	stw r5, 0x68(r1)
/* 800A799C 000A48FC  90 81 00 6C */	stw r4, 0x6c(r1)
/* 800A79A0 000A4900  90 61 00 70 */	stw r3, 0x70(r1)
/* 800A79A4 000A4904  41 82 00 08 */	beq lbl_800A79AC
/* 800A79A8 000A4908  67 C0 F0 03 */	oris r0, r30, 0xf003
lbl_800A79AC:
/* 800A79AC 000A490C  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 800A79B0 000A4910  90 01 00 4C */	stw r0, 0x4c(r1)
/* 800A79B4 000A4914  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 800A79B8 000A4918  7F A3 EB 78 */	mr r3, r29
/* 800A79BC 000A491C  90 01 00 70 */	stw r0, 0x70(r1)
/* 800A79C0 000A4920  38 80 00 28 */	li r4, 0x28
/* 800A79C4 000A4924  4B FF ED DD */	bl TRK_flush_cache
/* 800A79C8 000A4928  3C 60 80 21 */	lis r3, TRKvalue128_temp@ha
/* 800A79CC 000A492C  39 81 00 4C */	addi r12, r1, 0x4c
/* 800A79D0 000A4930  38 83 B5 3C */	addi r4, r3, TRKvalue128_temp@l
/* 800A79D4 000A4934  38 61 00 0C */	addi r3, r1, 0xc
/* 800A79D8 000A4938  7D 89 03 A6 */	mtctr r12
/* 800A79DC 000A493C  4E 80 04 21 */	bctrl 
/* 800A79E0 000A4940  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 800A79E4 000A4944  7F 03 C3 78 */	mr r3, r24
/* 800A79E8 000A4948  80 C1 00 10 */	lwz r6, 0x10(r1)
/* 800A79EC 000A494C  4B FF B2 05 */	bl TRKAppendBuffer1_ui64
/* 800A79F0 000A4950  48 00 00 AC */	b lbl_800A7A9C
lbl_800A79F4:
/* 800A79F4 000A4954  7F 03 C3 78 */	mr r3, r24
/* 800A79F8 000A4958  38 81 00 0C */	addi r4, r1, 0xc
/* 800A79FC 000A495C  4B FF AD FD */	bl TRKReadBuffer1_ui64
/* 800A7A00 000A4960  3C 60 80 0B */	lis r3, lbl_800B0004@ha
/* 800A7A04 000A4964  85 83 F7 C8 */	lwzu r12, -0x838(r3)
/* 800A7A08 000A4968  2C 1A 00 00 */	cmpwi r26, 0
/* 800A7A0C 000A496C  67 C0 E0 03 */	oris r0, r30, 0xe003
/* 800A7A10 000A4970  81 63 00 04 */	lwz r11, lbl_800B0004@l(r3)
/* 800A7A14 000A4974  81 43 00 08 */	lwz r10, 8(r3)
/* 800A7A18 000A4978  81 23 00 0C */	lwz r9, 0xc(r3)
/* 800A7A1C 000A497C  81 03 00 10 */	lwz r8, 0x10(r3)
/* 800A7A20 000A4980  80 E3 00 14 */	lwz r7, 0x14(r3)
/* 800A7A24 000A4984  80 C3 00 18 */	lwz r6, 0x18(r3)
/* 800A7A28 000A4988  80 A3 00 1C */	lwz r5, 0x1c(r3)
/* 800A7A2C 000A498C  80 83 00 20 */	lwz r4, 0x20(r3)
/* 800A7A30 000A4990  80 63 00 24 */	lwz r3, 0x24(r3)
/* 800A7A34 000A4994  91 81 00 24 */	stw r12, 0x24(r1)
/* 800A7A38 000A4998  91 61 00 28 */	stw r11, 0x28(r1)
/* 800A7A3C 000A499C  91 41 00 2C */	stw r10, 0x2c(r1)
/* 800A7A40 000A49A0  91 21 00 30 */	stw r9, 0x30(r1)
/* 800A7A44 000A49A4  91 01 00 34 */	stw r8, 0x34(r1)
/* 800A7A48 000A49A8  90 E1 00 38 */	stw r7, 0x38(r1)
/* 800A7A4C 000A49AC  90 C1 00 3C */	stw r6, 0x3c(r1)
/* 800A7A50 000A49B0  90 A1 00 40 */	stw r5, 0x40(r1)
/* 800A7A54 000A49B4  90 81 00 44 */	stw r4, 0x44(r1)
/* 800A7A58 000A49B8  90 61 00 48 */	stw r3, 0x48(r1)
/* 800A7A5C 000A49BC  41 82 00 08 */	beq lbl_800A7A64
/* 800A7A60 000A49C0  67 C0 F0 03 */	oris r0, r30, 0xf003
lbl_800A7A64:
/* 800A7A64 000A49C4  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 800A7A68 000A49C8  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A7A6C 000A49CC  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 800A7A70 000A49D0  7F 83 E3 78 */	mr r3, r28
/* 800A7A74 000A49D4  90 01 00 48 */	stw r0, 0x48(r1)
/* 800A7A78 000A49D8  38 80 00 28 */	li r4, 0x28
/* 800A7A7C 000A49DC  4B FF ED 25 */	bl TRK_flush_cache
/* 800A7A80 000A49E0  3C 60 80 21 */	lis r3, TRKvalue128_temp@ha
/* 800A7A84 000A49E4  39 81 00 24 */	addi r12, r1, 0x24
/* 800A7A88 000A49E8  38 83 B5 3C */	addi r4, r3, TRKvalue128_temp@l
/* 800A7A8C 000A49EC  38 61 00 0C */	addi r3, r1, 0xc
/* 800A7A90 000A49F0  7D 89 03 A6 */	mtctr r12
/* 800A7A94 000A49F4  4E 80 04 21 */	bctrl 
/* 800A7A98 000A49F8  38 60 00 00 */	li r3, 0
lbl_800A7A9C:
/* 800A7A9C 000A49FC  80 99 00 00 */	lwz r4, 0(r25)
/* 800A7AA0 000A4A00  3F DE 00 20 */	addis r30, r30, 0x20
/* 800A7AA4 000A4A04  3B 7B 00 01 */	addi r27, r27, 1
/* 800A7AA8 000A4A08  38 04 00 08 */	addi r0, r4, 8
/* 800A7AAC 000A4A0C  90 19 00 00 */	stw r0, 0(r25)
lbl_800A7AB0:
/* 800A7AB0 000A4A10  7C 1B B8 40 */	cmplw r27, r23
/* 800A7AB4 000A4A14  41 81 00 0C */	bgt lbl_800A7AC0
/* 800A7AB8 000A4A18  2C 03 00 00 */	cmpwi r3, 0
/* 800A7ABC 000A4A1C  41 82 FE 88 */	beq lbl_800A7944
lbl_800A7AC0:
/* 800A7AC0 000A4A20  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 800A7AC4 000A4A24  28 00 00 00 */	cmplwi r0, 0
/* 800A7AC8 000A4A28  41 82 00 10 */	beq lbl_800A7AD8
/* 800A7ACC 000A4A2C  38 00 00 00 */	li r0, 0
/* 800A7AD0 000A4A30  38 60 07 02 */	li r3, 0x702
/* 800A7AD4 000A4A34  90 19 00 00 */	stw r0, 0(r25)
lbl_800A7AD8:
/* 800A7AD8 000A4A38  3C 80 80 0E */	lis r4, gTRKExceptionStatus@ha
/* 800A7ADC 000A4A3C  80 C1 00 14 */	lwz r6, 0x14(r1)
/* 800A7AE0 000A4A40  38 E4 21 F4 */	addi r7, r4, gTRKExceptionStatus@l
/* 800A7AE4 000A4A44  80 A1 00 18 */	lwz r5, 0x18(r1)
/* 800A7AE8 000A4A48  80 81 00 1C */	lwz r4, 0x1c(r1)
/* 800A7AEC 000A4A4C  80 01 00 20 */	lwz r0, 0x20(r1)
/* 800A7AF0 000A4A50  90 C7 00 00 */	stw r6, 0(r7)
/* 800A7AF4 000A4A54  90 A7 00 04 */	stw r5, 4(r7)
/* 800A7AF8 000A4A58  90 87 00 08 */	stw r4, 8(r7)
/* 800A7AFC 000A4A5C  90 07 00 0C */	stw r0, 0xc(r7)
lbl_800A7B00:
/* 800A7B00 000A4A60  BA 61 00 FC */	lmw r19, 0xfc(r1)
/* 800A7B04 000A4A64  80 01 01 34 */	lwz r0, 0x134(r1)
/* 800A7B08 000A4A68  7C 08 03 A6 */	mtlr r0
/* 800A7B0C 000A4A6C  38 21 01 30 */	addi r1, r1, 0x130
/* 800A7B10 000A4A70  4E 80 00 20 */	blr 

.global TRKTargetAccessExtended1
TRKTargetAccessExtended1:
/* 800A7B14 000A4A74  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A7B18 000A4A78  7C 08 02 A6 */	mflr r0
/* 800A7B1C 000A4A7C  28 04 00 60 */	cmplwi r4, 0x60
/* 800A7B20 000A4A80  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A7B24 000A4A84  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A7B28 000A4A88  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800A7B2C 000A4A8C  7C DE 33 78 */	mr r30, r6
/* 800A7B30 000A4A90  40 81 00 0C */	ble lbl_800A7B3C
/* 800A7B34 000A4A94  38 60 07 01 */	li r3, 0x701
/* 800A7B38 000A4A98  48 00 01 34 */	b lbl_800A7C6C
lbl_800A7B3C:
/* 800A7B3C 000A4A9C  3C C0 80 0E */	lis r6, gTRKExceptionStatus@ha
/* 800A7B40 000A4AA0  38 00 00 00 */	li r0, 0
/* 800A7B44 000A4AA4  3B E6 21 F4 */	addi r31, r6, gTRKExceptionStatus@l
/* 800A7B48 000A4AA8  7C 03 20 40 */	cmplw r3, r4
/* 800A7B4C 000A4AAC  80 DF 00 0C */	lwz r6, 0xc(r31)
/* 800A7B50 000A4AB0  81 5F 00 00 */	lwz r10, 0(r31)
/* 800A7B54 000A4AB4  81 3F 00 04 */	lwz r9, 4(r31)
/* 800A7B58 000A4AB8  81 1F 00 08 */	lwz r8, 8(r31)
/* 800A7B5C 000A4ABC  98 1F 00 0D */	stb r0, 0xd(r31)
/* 800A7B60 000A4AC0  91 41 00 08 */	stw r10, 8(r1)
/* 800A7B64 000A4AC4  91 21 00 0C */	stw r9, 0xc(r1)
/* 800A7B68 000A4AC8  91 01 00 10 */	stw r8, 0x10(r1)
/* 800A7B6C 000A4ACC  90 C1 00 14 */	stw r6, 0x14(r1)
/* 800A7B70 000A4AD0  90 1E 00 00 */	stw r0, 0(r30)
/* 800A7B74 000A4AD4  41 81 00 B8 */	bgt lbl_800A7C2C
/* 800A7B78 000A4AD8  7C 83 20 50 */	subf r4, r3, r4
/* 800A7B7C 000A4ADC  3D 00 80 21 */	lis r8, gTRKCPUState@ha
/* 800A7B80 000A4AE0  38 04 00 01 */	addi r0, r4, 1
/* 800A7B84 000A4AE4  80 9E 00 00 */	lwz r4, 0(r30)
/* 800A7B88 000A4AE8  54 06 10 3A */	slwi r6, r0, 2
/* 800A7B8C 000A4AEC  2C 07 00 00 */	cmpwi r7, 0
/* 800A7B90 000A4AF0  7C 84 32 14 */	add r4, r4, r6
/* 800A7B94 000A4AF4  38 E8 B0 78 */	addi r7, r8, gTRKCPUState@l
/* 800A7B98 000A4AF8  54 63 10 3A */	slwi r3, r3, 2
/* 800A7B9C 000A4AFC  90 9E 00 00 */	stw r4, 0(r30)
/* 800A7BA0 000A4B00  7C 87 1A 14 */	add r4, r7, r3
/* 800A7BA4 000A4B04  38 84 01 A8 */	addi r4, r4, 0x1a8
/* 800A7BA8 000A4B08  41 82 00 14 */	beq lbl_800A7BBC
/* 800A7BAC 000A4B0C  7C A3 2B 78 */	mr r3, r5
/* 800A7BB0 000A4B10  7C 05 03 78 */	mr r5, r0
/* 800A7BB4 000A4B14  4B FF AF 2D */	bl TRKAppendBuffer_ui32
/* 800A7BB8 000A4B18  48 00 00 74 */	b lbl_800A7C2C
lbl_800A7BBC:
/* 800A7BBC 000A4B1C  38 67 01 EC */	addi r3, r7, 0x1ec
/* 800A7BC0 000A4B20  7C 04 18 40 */	cmplw r4, r3
/* 800A7BC4 000A4B24  41 81 00 24 */	bgt lbl_800A7BE8
/* 800A7BC8 000A4B28  38 C6 FF FC */	addi r6, r6, -4
/* 800A7BCC 000A4B2C  38 67 01 E8 */	addi r3, r7, 0x1e8
/* 800A7BD0 000A4B30  7C C4 32 14 */	add r6, r4, r6
/* 800A7BD4 000A4B34  7C 06 18 40 */	cmplw r6, r3
/* 800A7BD8 000A4B38  41 80 00 10 */	blt lbl_800A7BE8
/* 800A7BDC 000A4B3C  3C 60 80 0E */	lis r3, gTRKRestoreFlags@ha
/* 800A7BE0 000A4B40  38 C0 00 01 */	li r6, 1
/* 800A7BE4 000A4B44  98 C3 21 E8 */	stb r6, gTRKRestoreFlags@l(r3)
lbl_800A7BE8:
/* 800A7BE8 000A4B48  3C 60 80 21 */	lis r3, gTRKCPUState@ha
/* 800A7BEC 000A4B4C  38 63 B0 78 */	addi r3, r3, gTRKCPUState@l
/* 800A7BF0 000A4B50  38 C3 02 78 */	addi r6, r3, 0x278
/* 800A7BF4 000A4B54  7C 04 30 40 */	cmplw r4, r6
/* 800A7BF8 000A4B58  41 81 00 28 */	bgt lbl_800A7C20
/* 800A7BFC 000A4B5C  54 03 10 3A */	slwi r3, r0, 2
/* 800A7C00 000A4B60  38 63 FF FC */	addi r3, r3, -4
/* 800A7C04 000A4B64  7C 64 1A 14 */	add r3, r4, r3
/* 800A7C08 000A4B68  7C 03 30 40 */	cmplw r3, r6
/* 800A7C0C 000A4B6C  41 80 00 14 */	blt lbl_800A7C20
/* 800A7C10 000A4B70  3C 60 80 0E */	lis r3, gTRKRestoreFlags@ha
/* 800A7C14 000A4B74  38 C0 00 01 */	li r6, 1
/* 800A7C18 000A4B78  38 63 21 E8 */	addi r3, r3, gTRKRestoreFlags@l
/* 800A7C1C 000A4B7C  98 C3 00 01 */	stb r6, 1(r3)
lbl_800A7C20:
/* 800A7C20 000A4B80  7C A3 2B 78 */	mr r3, r5
/* 800A7C24 000A4B84  7C 05 03 78 */	mr r5, r0
/* 800A7C28 000A4B88  4B FF AA 49 */	bl TRKReadBuffer_ui32
lbl_800A7C2C:
/* 800A7C2C 000A4B8C  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 800A7C30 000A4B90  28 00 00 00 */	cmplwi r0, 0
/* 800A7C34 000A4B94  41 82 00 10 */	beq lbl_800A7C44
/* 800A7C38 000A4B98  38 00 00 00 */	li r0, 0
/* 800A7C3C 000A4B9C  38 60 07 02 */	li r3, 0x702
/* 800A7C40 000A4BA0  90 1E 00 00 */	stw r0, 0(r30)
lbl_800A7C44:
/* 800A7C44 000A4BA4  3C 80 80 0E */	lis r4, gTRKExceptionStatus@ha
/* 800A7C48 000A4BA8  80 C1 00 08 */	lwz r6, 8(r1)
/* 800A7C4C 000A4BAC  38 E4 21 F4 */	addi r7, r4, gTRKExceptionStatus@l
/* 800A7C50 000A4BB0  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 800A7C54 000A4BB4  80 81 00 10 */	lwz r4, 0x10(r1)
/* 800A7C58 000A4BB8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A7C5C 000A4BBC  90 C7 00 00 */	stw r6, 0(r7)
/* 800A7C60 000A4BC0  90 A7 00 04 */	stw r5, 4(r7)
/* 800A7C64 000A4BC4  90 87 00 08 */	stw r4, 8(r7)
/* 800A7C68 000A4BC8  90 07 00 0C */	stw r0, 0xc(r7)
lbl_800A7C6C:
/* 800A7C6C 000A4BCC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A7C70 000A4BD0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A7C74 000A4BD4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800A7C78 000A4BD8  7C 08 03 A6 */	mtlr r0
/* 800A7C7C 000A4BDC  38 21 00 20 */	addi r1, r1, 0x20
/* 800A7C80 000A4BE0  4E 80 00 20 */	blr 

.global TRKTargetAccessFP
TRKTargetAccessFP:
/* 800A7C84 000A4BE4  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800A7C88 000A4BE8  7C 08 02 A6 */	mflr r0
/* 800A7C8C 000A4BEC  90 01 00 44 */	stw r0, 0x44(r1)
/* 800A7C90 000A4BF0  BF 41 00 28 */	stmw r26, 0x28(r1)
/* 800A7C94 000A4BF4  7C 9C 23 78 */	mr r28, r4
/* 800A7C98 000A4BF8  28 1C 00 21 */	cmplwi r28, 0x21
/* 800A7C9C 000A4BFC  7C 7A 1B 78 */	mr r26, r3
/* 800A7CA0 000A4C00  7C BD 2B 78 */	mr r29, r5
/* 800A7CA4 000A4C04  7C DE 33 78 */	mr r30, r6
/* 800A7CA8 000A4C08  7C FF 3B 78 */	mr r31, r7
/* 800A7CAC 000A4C0C  40 81 00 0C */	ble lbl_800A7CB8
/* 800A7CB0 000A4C10  38 60 07 01 */	li r3, 0x701
/* 800A7CB4 000A4C14  48 00 00 F8 */	b lbl_800A7DAC
lbl_800A7CB8:
/* 800A7CB8 000A4C18  3C 60 80 0E */	lis r3, gTRKExceptionStatus@ha
/* 800A7CBC 000A4C1C  38 00 00 00 */	li r0, 0
/* 800A7CC0 000A4C20  3B 63 21 F4 */	addi r27, r3, gTRKExceptionStatus@l
/* 800A7CC4 000A4C24  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 800A7CC8 000A4C28  80 DB 00 00 */	lwz r6, 0(r27)
/* 800A7CCC 000A4C2C  80 BB 00 04 */	lwz r5, 4(r27)
/* 800A7CD0 000A4C30  80 9B 00 08 */	lwz r4, 8(r27)
/* 800A7CD4 000A4C34  90 C1 00 10 */	stw r6, 0x10(r1)
/* 800A7CD8 000A4C38  90 A1 00 14 */	stw r5, 0x14(r1)
/* 800A7CDC 000A4C3C  90 81 00 18 */	stw r4, 0x18(r1)
/* 800A7CE0 000A4C40  90 61 00 1C */	stw r3, 0x1c(r1)
/* 800A7CE4 000A4C44  98 1B 00 0D */	stb r0, 0xd(r27)
/* 800A7CE8 000A4C48  4B FF EB AD */	bl __TRK_get_MSR
/* 800A7CEC 000A4C4C  60 63 20 00 */	ori r3, r3, 0x2000
/* 800A7CF0 000A4C50  4B FF EB AD */	bl __TRK_set_MSR
/* 800A7CF4 000A4C54  38 00 00 00 */	li r0, 0
/* 800A7CF8 000A4C58  38 60 00 00 */	li r3, 0
/* 800A7CFC 000A4C5C  90 1E 00 00 */	stw r0, 0(r30)
/* 800A7D00 000A4C60  48 00 00 5C */	b lbl_800A7D5C
lbl_800A7D04:
/* 800A7D04 000A4C64  2C 1F 00 00 */	cmpwi r31, 0
/* 800A7D08 000A4C68  41 82 00 28 */	beq lbl_800A7D30
/* 800A7D0C 000A4C6C  7F 44 D3 78 */	mr r4, r26
/* 800A7D10 000A4C70  7F E5 FB 78 */	mr r5, r31
/* 800A7D14 000A4C74  38 61 00 08 */	addi r3, r1, 8
/* 800A7D18 000A4C78  4B FF EF 21 */	bl TRKPPCAccessFPRegister
/* 800A7D1C 000A4C7C  80 A1 00 08 */	lwz r5, 8(r1)
/* 800A7D20 000A4C80  7F A3 EB 78 */	mr r3, r29
/* 800A7D24 000A4C84  80 C1 00 0C */	lwz r6, 0xc(r1)
/* 800A7D28 000A4C88  4B FF AE C9 */	bl TRKAppendBuffer1_ui64
/* 800A7D2C 000A4C8C  48 00 00 20 */	b lbl_800A7D4C
lbl_800A7D30:
/* 800A7D30 000A4C90  7F A3 EB 78 */	mr r3, r29
/* 800A7D34 000A4C94  38 81 00 08 */	addi r4, r1, 8
/* 800A7D38 000A4C98  4B FF AA C1 */	bl TRKReadBuffer1_ui64
/* 800A7D3C 000A4C9C  7F 44 D3 78 */	mr r4, r26
/* 800A7D40 000A4CA0  7F E5 FB 78 */	mr r5, r31
/* 800A7D44 000A4CA4  38 61 00 08 */	addi r3, r1, 8
/* 800A7D48 000A4CA8  4B FF EE F1 */	bl TRKPPCAccessFPRegister
lbl_800A7D4C:
/* 800A7D4C 000A4CAC  80 9E 00 00 */	lwz r4, 0(r30)
/* 800A7D50 000A4CB0  3B 5A 00 01 */	addi r26, r26, 1
/* 800A7D54 000A4CB4  38 04 00 08 */	addi r0, r4, 8
/* 800A7D58 000A4CB8  90 1E 00 00 */	stw r0, 0(r30)
lbl_800A7D5C:
/* 800A7D5C 000A4CBC  7C 1A E0 40 */	cmplw r26, r28
/* 800A7D60 000A4CC0  41 81 00 0C */	bgt lbl_800A7D6C
/* 800A7D64 000A4CC4  2C 03 00 00 */	cmpwi r3, 0
/* 800A7D68 000A4CC8  41 82 FF 9C */	beq lbl_800A7D04
lbl_800A7D6C:
/* 800A7D6C 000A4CCC  88 1B 00 0D */	lbz r0, 0xd(r27)
/* 800A7D70 000A4CD0  28 00 00 00 */	cmplwi r0, 0
/* 800A7D74 000A4CD4  41 82 00 10 */	beq lbl_800A7D84
/* 800A7D78 000A4CD8  38 00 00 00 */	li r0, 0
/* 800A7D7C 000A4CDC  38 60 07 02 */	li r3, 0x702
/* 800A7D80 000A4CE0  90 1E 00 00 */	stw r0, 0(r30)
lbl_800A7D84:
/* 800A7D84 000A4CE4  3C 80 80 0E */	lis r4, gTRKExceptionStatus@ha
/* 800A7D88 000A4CE8  80 C1 00 10 */	lwz r6, 0x10(r1)
/* 800A7D8C 000A4CEC  38 E4 21 F4 */	addi r7, r4, gTRKExceptionStatus@l
/* 800A7D90 000A4CF0  80 A1 00 14 */	lwz r5, 0x14(r1)
/* 800A7D94 000A4CF4  80 81 00 18 */	lwz r4, 0x18(r1)
/* 800A7D98 000A4CF8  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800A7D9C 000A4CFC  90 C7 00 00 */	stw r6, 0(r7)
/* 800A7DA0 000A4D00  90 A7 00 04 */	stw r5, 4(r7)
/* 800A7DA4 000A4D04  90 87 00 08 */	stw r4, 8(r7)
/* 800A7DA8 000A4D08  90 07 00 0C */	stw r0, 0xc(r7)
lbl_800A7DAC:
/* 800A7DAC 000A4D0C  BB 41 00 28 */	lmw r26, 0x28(r1)
/* 800A7DB0 000A4D10  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800A7DB4 000A4D14  7C 08 03 A6 */	mtlr r0
/* 800A7DB8 000A4D18  38 21 00 40 */	addi r1, r1, 0x40
/* 800A7DBC 000A4D1C  4E 80 00 20 */	blr 

.global TRKTargetAccessDefault
TRKTargetAccessDefault:
/* 800A7DC0 000A4D20  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A7DC4 000A4D24  7C 08 02 A6 */	mflr r0
/* 800A7DC8 000A4D28  28 04 00 24 */	cmplwi r4, 0x24
/* 800A7DCC 000A4D2C  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A7DD0 000A4D30  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A7DD4 000A4D34  7C DF 33 78 */	mr r31, r6
/* 800A7DD8 000A4D38  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800A7DDC 000A4D3C  40 81 00 0C */	ble lbl_800A7DE8
/* 800A7DE0 000A4D40  38 60 07 01 */	li r3, 0x701
/* 800A7DE4 000A4D44  48 00 00 B8 */	b lbl_800A7E9C
lbl_800A7DE8:
/* 800A7DE8 000A4D48  3C C0 80 0E */	lis r6, gTRKExceptionStatus@ha
/* 800A7DEC 000A4D4C  7C 83 20 50 */	subf r4, r3, r4
/* 800A7DF0 000A4D50  3B C6 21 F4 */	addi r30, r6, gTRKExceptionStatus@l
/* 800A7DF4 000A4D54  3C C0 80 21 */	lis r6, gTRKCPUState@ha
/* 800A7DF8 000A4D58  81 3E 00 0C */	lwz r9, 0xc(r30)
/* 800A7DFC 000A4D5C  39 00 00 00 */	li r8, 0
/* 800A7E00 000A4D60  39 84 00 01 */	addi r12, r4, 1
/* 800A7E04 000A4D64  81 7E 00 00 */	lwz r11, 0(r30)
/* 800A7E08 000A4D68  81 5E 00 04 */	lwz r10, 4(r30)
/* 800A7E0C 000A4D6C  2C 07 00 00 */	cmpwi r7, 0
/* 800A7E10 000A4D70  80 FE 00 08 */	lwz r7, 8(r30)
/* 800A7E14 000A4D74  55 80 10 3A */	slwi r0, r12, 2
/* 800A7E18 000A4D78  99 1E 00 0D */	stb r8, 0xd(r30)
/* 800A7E1C 000A4D7C  54 64 10 3A */	slwi r4, r3, 2
/* 800A7E20 000A4D80  38 66 B0 78 */	addi r3, r6, gTRKCPUState@l
/* 800A7E24 000A4D84  91 61 00 08 */	stw r11, 8(r1)
/* 800A7E28 000A4D88  7C 83 22 14 */	add r4, r3, r4
/* 800A7E2C 000A4D8C  91 41 00 0C */	stw r10, 0xc(r1)
/* 800A7E30 000A4D90  90 E1 00 10 */	stw r7, 0x10(r1)
/* 800A7E34 000A4D94  91 21 00 14 */	stw r9, 0x14(r1)
/* 800A7E38 000A4D98  90 1F 00 00 */	stw r0, 0(r31)
/* 800A7E3C 000A4D9C  41 82 00 14 */	beq lbl_800A7E50
/* 800A7E40 000A4DA0  7C A3 2B 78 */	mr r3, r5
/* 800A7E44 000A4DA4  7D 85 63 78 */	mr r5, r12
/* 800A7E48 000A4DA8  4B FF AC 99 */	bl TRKAppendBuffer_ui32
/* 800A7E4C 000A4DAC  48 00 00 10 */	b lbl_800A7E5C
lbl_800A7E50:
/* 800A7E50 000A4DB0  7C A3 2B 78 */	mr r3, r5
/* 800A7E54 000A4DB4  7D 85 63 78 */	mr r5, r12
/* 800A7E58 000A4DB8  4B FF A8 19 */	bl TRKReadBuffer_ui32
lbl_800A7E5C:
/* 800A7E5C 000A4DBC  88 1E 00 0D */	lbz r0, 0xd(r30)
/* 800A7E60 000A4DC0  28 00 00 00 */	cmplwi r0, 0
/* 800A7E64 000A4DC4  41 82 00 10 */	beq lbl_800A7E74
/* 800A7E68 000A4DC8  38 00 00 00 */	li r0, 0
/* 800A7E6C 000A4DCC  38 60 07 02 */	li r3, 0x702
/* 800A7E70 000A4DD0  90 1F 00 00 */	stw r0, 0(r31)
lbl_800A7E74:
/* 800A7E74 000A4DD4  3C 80 80 0E */	lis r4, gTRKExceptionStatus@ha
/* 800A7E78 000A4DD8  80 C1 00 08 */	lwz r6, 8(r1)
/* 800A7E7C 000A4DDC  38 E4 21 F4 */	addi r7, r4, gTRKExceptionStatus@l
/* 800A7E80 000A4DE0  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 800A7E84 000A4DE4  80 81 00 10 */	lwz r4, 0x10(r1)
/* 800A7E88 000A4DE8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A7E8C 000A4DEC  90 C7 00 00 */	stw r6, 0(r7)
/* 800A7E90 000A4DF0  90 A7 00 04 */	stw r5, 4(r7)
/* 800A7E94 000A4DF4  90 87 00 08 */	stw r4, 8(r7)
/* 800A7E98 000A4DF8  90 07 00 0C */	stw r0, 0xc(r7)
lbl_800A7E9C:
/* 800A7E9C 000A4DFC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A7EA0 000A4E00  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A7EA4 000A4E04  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800A7EA8 000A4E08  7C 08 03 A6 */	mtlr r0
/* 800A7EAC 000A4E0C  38 21 00 20 */	addi r1, r1, 0x20
/* 800A7EB0 000A4E10  4E 80 00 20 */	blr 

.global TRKTargetAccessMemory
TRKTargetAccessMemory:
/* 800A7EB4 000A4E14  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800A7EB8 000A4E18  7C 08 02 A6 */	mflr r0
/* 800A7EBC 000A4E1C  3C C0 80 0E */	lis r6, gTRKExceptionStatus@ha
/* 800A7EC0 000A4E20  90 01 00 44 */	stw r0, 0x44(r1)
/* 800A7EC4 000A4E24  38 00 00 00 */	li r0, 0
/* 800A7EC8 000A4E28  BF 21 00 24 */	stmw r25, 0x24(r1)
/* 800A7ECC 000A4E2C  3B E6 21 F4 */	addi r31, r6, gTRKExceptionStatus@l
/* 800A7ED0 000A4E30  7C 9B 23 78 */	mr r27, r4
/* 800A7ED4 000A4E34  7C BC 2B 78 */	mr r28, r5
/* 800A7ED8 000A4E38  7C 7A 1B 78 */	mr r26, r3
/* 800A7EDC 000A4E3C  7C FD 3B 78 */	mr r29, r7
/* 800A7EE0 000A4E40  7F 63 DB 78 */	mr r3, r27
/* 800A7EE4 000A4E44  80 9F 00 0C */	lwz r4, 0xc(r31)
/* 800A7EE8 000A4E48  81 1F 00 00 */	lwz r8, 0(r31)
/* 800A7EEC 000A4E4C  80 DF 00 04 */	lwz r6, 4(r31)
/* 800A7EF0 000A4E50  80 BF 00 08 */	lwz r5, 8(r31)
/* 800A7EF4 000A4E54  91 01 00 08 */	stw r8, 8(r1)
/* 800A7EF8 000A4E58  90 C1 00 0C */	stw r6, 0xc(r1)
/* 800A7EFC 000A4E5C  90 A1 00 10 */	stw r5, 0x10(r1)
/* 800A7F00 000A4E60  90 81 00 14 */	stw r4, 0x14(r1)
/* 800A7F04 000A4E64  98 1F 00 0D */	stb r0, 0xd(r31)
/* 800A7F08 000A4E68  48 00 03 29 */	bl TRKTargetTranslate
/* 800A7F0C 000A4E6C  7F A0 00 34 */	cntlzw r0, r29
/* 800A7F10 000A4E70  80 9C 00 00 */	lwz r4, 0(r28)
/* 800A7F14 000A4E74  7C 79 1B 78 */	mr r25, r3
/* 800A7F18 000A4E78  54 05 D9 7E */	srwi r5, r0, 5
/* 800A7F1C 000A4E7C  48 00 00 E5 */	bl TRKValidMemory32
/* 800A7F20 000A4E80  7C 7E 1B 79 */	or. r30, r3, r3
/* 800A7F24 000A4E84  41 82 00 10 */	beq lbl_800A7F34
/* 800A7F28 000A4E88  38 00 00 00 */	li r0, 0
/* 800A7F2C 000A4E8C  90 1C 00 00 */	stw r0, 0(r28)
/* 800A7F30 000A4E90  48 00 00 78 */	b lbl_800A7FA8
lbl_800A7F34:
/* 800A7F34 000A4E94  4B FF E9 61 */	bl __TRK_get_MSR
/* 800A7F38 000A4E98  3C 80 80 21 */	lis r4, gTRKCPUState@ha
/* 800A7F3C 000A4E9C  2C 1D 00 00 */	cmpwi r29, 0
/* 800A7F40 000A4EA0  38 84 B0 78 */	addi r4, r4, gTRKCPUState@l
/* 800A7F44 000A4EA4  7C 68 1B 78 */	mr r8, r3
/* 800A7F48 000A4EA8  80 04 01 F8 */	lwz r0, 0x1f8(r4)
/* 800A7F4C 000A4EAC  54 00 06 F6 */	rlwinm r0, r0, 0, 0x1b, 0x1b
/* 800A7F50 000A4EB0  7D 07 03 78 */	or r7, r8, r0
/* 800A7F54 000A4EB4  41 82 00 1C */	beq lbl_800A7F70
/* 800A7F58 000A4EB8  80 BC 00 00 */	lwz r5, 0(r28)
/* 800A7F5C 000A4EBC  7F 43 D3 78 */	mr r3, r26
/* 800A7F60 000A4EC0  7F 24 CB 78 */	mr r4, r25
/* 800A7F64 000A4EC4  7D 06 43 78 */	mr r6, r8
/* 800A7F68 000A4EC8  4B FF E9 3D */	bl TRK_ppc_memcpy
/* 800A7F6C 000A4ECC  48 00 00 3C */	b lbl_800A7FA8
lbl_800A7F70:
/* 800A7F70 000A4ED0  80 BC 00 00 */	lwz r5, 0(r28)
/* 800A7F74 000A4ED4  7F 23 CB 78 */	mr r3, r25
/* 800A7F78 000A4ED8  7F 44 D3 78 */	mr r4, r26
/* 800A7F7C 000A4EDC  7C E6 3B 78 */	mr r6, r7
/* 800A7F80 000A4EE0  7D 07 43 78 */	mr r7, r8
/* 800A7F84 000A4EE4  4B FF E9 21 */	bl TRK_ppc_memcpy
/* 800A7F88 000A4EE8  80 9C 00 00 */	lwz r4, 0(r28)
/* 800A7F8C 000A4EEC  7F 23 CB 78 */	mr r3, r25
/* 800A7F90 000A4EF0  4B FF E8 11 */	bl TRK_flush_cache
/* 800A7F94 000A4EF4  7C 1B C8 40 */	cmplw r27, r25
/* 800A7F98 000A4EF8  41 82 00 10 */	beq lbl_800A7FA8
/* 800A7F9C 000A4EFC  80 9C 00 00 */	lwz r4, 0(r28)
/* 800A7FA0 000A4F00  7F 63 DB 78 */	mr r3, r27
/* 800A7FA4 000A4F04  4B FF E7 FD */	bl TRK_flush_cache
lbl_800A7FA8:
/* 800A7FA8 000A4F08  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 800A7FAC 000A4F0C  28 00 00 00 */	cmplwi r0, 0
/* 800A7FB0 000A4F10  41 82 00 10 */	beq lbl_800A7FC0
/* 800A7FB4 000A4F14  38 00 00 00 */	li r0, 0
/* 800A7FB8 000A4F18  3B C0 07 02 */	li r30, 0x702
/* 800A7FBC 000A4F1C  90 1C 00 00 */	stw r0, 0(r28)
lbl_800A7FC0:
/* 800A7FC0 000A4F20  3C 60 80 0E */	lis r3, gTRKExceptionStatus@ha
/* 800A7FC4 000A4F24  80 C1 00 08 */	lwz r6, 8(r1)
/* 800A7FC8 000A4F28  38 E3 21 F4 */	addi r7, r3, gTRKExceptionStatus@l
/* 800A7FCC 000A4F2C  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 800A7FD0 000A4F30  80 81 00 10 */	lwz r4, 0x10(r1)
/* 800A7FD4 000A4F34  7F C3 F3 78 */	mr r3, r30
/* 800A7FD8 000A4F38  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A7FDC 000A4F3C  90 C7 00 00 */	stw r6, 0(r7)
/* 800A7FE0 000A4F40  90 A7 00 04 */	stw r5, 4(r7)
/* 800A7FE4 000A4F44  90 87 00 08 */	stw r4, 8(r7)
/* 800A7FE8 000A4F48  90 07 00 0C */	stw r0, 0xc(r7)
/* 800A7FEC 000A4F4C  BB 21 00 24 */	lmw r25, 0x24(r1)
/* 800A7FF0 000A4F50  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800A7FF4 000A4F54  7C 08 03 A6 */	mtlr r0
/* 800A7FF8 000A4F58  38 21 00 40 */	addi r1, r1, 0x40
/* 800A7FFC 000A4F5C  4E 80 00 20 */	blr 

.global TRKValidMemory32
TRKValidMemory32:
/* 800A8000 000A4F60  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A8004 000A4F64  7C 08 02 A6 */	mflr r0
/* 800A8008 000A4F68  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A800C 000A4F6C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A8010 000A4F70  7F E4 1A 14 */	add r31, r4, r3
/* 800A8014 000A4F74  3B FF FF FF */	addi r31, r31, -1
/* 800A8018 000A4F78  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800A801C 000A4F7C  7C BE 2B 78 */	mr r30, r5
/* 800A8020 000A4F80  7C 1F 18 40 */	cmplw r31, r3
/* 800A8024 000A4F84  38 A0 07 00 */	li r5, 0x700
/* 800A8028 000A4F88  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800A802C 000A4F8C  40 80 00 0C */	bge lbl_800A8038
/* 800A8030 000A4F90  38 60 07 00 */	li r3, 0x700
/* 800A8034 000A4F94  48 00 00 D4 */	b lbl_800A8108
lbl_800A8038:
/* 800A8038 000A4F98  3C 80 80 0B */	lis r4, gTRKMemMap@ha
/* 800A803C 000A4F9C  38 C0 00 00 */	li r6, 0
/* 800A8040 000A4FA0  38 84 F7 90 */	addi r4, r4, gTRKMemMap@l
/* 800A8044 000A4FA4  80 04 00 04 */	lwz r0, 4(r4)
/* 800A8048 000A4FA8  7C 03 00 40 */	cmplw r3, r0
/* 800A804C 000A4FAC  41 81 00 B8 */	bgt lbl_800A8104
/* 800A8050 000A4FB0  80 04 00 00 */	lwz r0, 0(r4)
/* 800A8054 000A4FB4  7C 1F 00 40 */	cmplw r31, r0
/* 800A8058 000A4FB8  41 80 00 AC */	blt lbl_800A8104
/* 800A805C 000A4FBC  57 C0 06 3F */	clrlwi. r0, r30, 0x18
/* 800A8060 000A4FC0  40 82 00 18 */	bne lbl_800A8078
/* 800A8064 000A4FC4  54 C0 20 36 */	slwi r0, r6, 4
/* 800A8068 000A4FC8  7C 84 02 14 */	add r4, r4, r0
/* 800A806C 000A4FCC  80 04 00 08 */	lwz r0, 8(r4)
/* 800A8070 000A4FD0  2C 00 00 00 */	cmpwi r0, 0
/* 800A8074 000A4FD4  41 82 00 2C */	beq lbl_800A80A0
lbl_800A8078:
/* 800A8078 000A4FD8  57 C0 06 3E */	clrlwi r0, r30, 0x18
/* 800A807C 000A4FDC  28 00 00 01 */	cmplwi r0, 1
/* 800A8080 000A4FE0  40 82 00 28 */	bne lbl_800A80A8
/* 800A8084 000A4FE4  3C 80 80 0B */	lis r4, gTRKMemMap@ha
/* 800A8088 000A4FE8  54 C0 20 36 */	slwi r0, r6, 4
/* 800A808C 000A4FEC  38 84 F7 90 */	addi r4, r4, gTRKMemMap@l
/* 800A8090 000A4FF0  7C 84 02 14 */	add r4, r4, r0
/* 800A8094 000A4FF4  80 04 00 0C */	lwz r0, 0xc(r4)
/* 800A8098 000A4FF8  2C 00 00 00 */	cmpwi r0, 0
/* 800A809C 000A4FFC  40 82 00 0C */	bne lbl_800A80A8
lbl_800A80A0:
/* 800A80A0 000A5000  38 A0 07 00 */	li r5, 0x700
/* 800A80A4 000A5004  48 00 00 60 */	b lbl_800A8104
lbl_800A80A8:
/* 800A80A8 000A5008  3C 80 80 0B */	lis r4, gTRKMemMap@ha
/* 800A80AC 000A500C  54 DD 20 36 */	slwi r29, r6, 4
/* 800A80B0 000A5010  38 84 F7 90 */	addi r4, r4, gTRKMemMap@l
/* 800A80B4 000A5014  38 A0 00 00 */	li r5, 0
/* 800A80B8 000A5018  7C 04 E8 2E */	lwzx r0, r4, r29
/* 800A80BC 000A501C  7C 03 00 40 */	cmplw r3, r0
/* 800A80C0 000A5020  40 80 00 14 */	bge lbl_800A80D4
/* 800A80C4 000A5024  7F C5 F3 78 */	mr r5, r30
/* 800A80C8 000A5028  7C 83 00 50 */	subf r4, r3, r0
/* 800A80CC 000A502C  4B FF FF 35 */	bl TRKValidMemory32
/* 800A80D0 000A5030  7C 65 1B 78 */	mr r5, r3
lbl_800A80D4:
/* 800A80D4 000A5034  2C 05 00 00 */	cmpwi r5, 0
/* 800A80D8 000A5038  40 82 00 2C */	bne lbl_800A8104
/* 800A80DC 000A503C  3C 60 80 0B */	lis r3, gTRKMemMap@ha
/* 800A80E0 000A5040  38 03 F7 90 */	addi r0, r3, gTRKMemMap@l
/* 800A80E4 000A5044  7C 60 EA 14 */	add r3, r0, r29
/* 800A80E8 000A5048  80 63 00 04 */	lwz r3, 4(r3)
/* 800A80EC 000A504C  7C 1F 18 40 */	cmplw r31, r3
/* 800A80F0 000A5050  40 81 00 14 */	ble lbl_800A8104
/* 800A80F4 000A5054  7F C5 F3 78 */	mr r5, r30
/* 800A80F8 000A5058  7C 83 F8 50 */	subf r4, r3, r31
/* 800A80FC 000A505C  4B FF FF 05 */	bl TRKValidMemory32
/* 800A8100 000A5060  7C 65 1B 78 */	mr r5, r3
lbl_800A8104:
/* 800A8104 000A5064  7C A3 2B 78 */	mr r3, r5
lbl_800A8108:
/* 800A8108 000A5068  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A810C 000A506C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A8110 000A5070  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800A8114 000A5074  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800A8118 000A5078  7C 08 03 A6 */	mtlr r0
/* 800A811C 000A507C  38 21 00 20 */	addi r1, r1, 0x20
/* 800A8120 000A5080  4E 80 00 20 */	blr 
/* 800A8124 000A5084  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800A8128 000A5088  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 800A812C 000A508C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global func_800A8130
func_800A8130:
/* 800A8130 000A5090  0F E0 00 00 */	twui r0, 0
/* 800A8134 000A5094  4E 80 00 20 */	blr 
/* 800A8138 000A5098  0F E0 00 00 */	twui r0, 0
/* 800A813C 000A509C  4E 80 00 20 */	blr 
/* 800A8140 000A50A0  0F E0 00 00 */	twui r0, 0
/* 800A8144 000A50A4  4E 80 00 20 */	blr 
/* 800A8148 000A50A8  0F E0 00 00 */	twui r0, 0
/* 800A814C 000A50AC  4E 80 00 20 */	blr 
