// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Sat Dec 28 18:50:27 2019
// Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2019.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 149000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 149000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [15:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [1:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [1:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 149000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [15:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [1:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [1:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 149000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp1_stage0 = "46'b0000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "46'b0010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "46'b0000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "46'b0000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "46'b0000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "46'b0000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "46'b0000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "46'b0000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "46'b0000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "46'b0000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "46'b0000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "46'b0000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "46'b0000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "46'b0000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "46'b0000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "46'b0000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "46'b0000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "46'b0000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "46'b0000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "46'b0000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "46'b0000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "46'b0000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "46'b0000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "46'b0000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "46'b0000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "46'b0000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "46'b0000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "46'b0000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "46'b0000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "46'b0000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "46'b0000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "46'b0000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "46'b0000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "46'b0000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "46'b0000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "46'b0000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "46'b0000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "46'b0000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "46'b0001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "46'b0000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state51 = "46'b0100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "46'b1000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "46'b0000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "46'b0000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "46'b0000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "46'b0000000000000000000000000000000000000100000000" *) 
  bd_0_hls_inst_0_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix" *) 
module bd_0_hls_inst_0_depthwise_conv2d_fix
   (grp_depthwise_conv2d_fix_fu_509_output_r_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    grp_depthwise_conv2d_fix_fu_509_input_r_ce1,
    grp_depthwise_conv2d_fix_fu_509_input_r_address1,
    ADDRARDADDR,
    \add_ln34_8_reg_1386_reg[10]_0 ,
    ADDRBWRADDR,
    D,
    WEA,
    \ap_CS_fsm_reg[6]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[6]_3 ,
    \ap_CS_fsm_reg[6]_4 ,
    \ap_CS_fsm_reg[6]_5 ,
    \ap_CS_fsm_reg[6]_6 ,
    \ap_CS_fsm_reg[6]_7 ,
    \ap_CS_fsm_reg[6]_8 ,
    \ap_CS_fsm_reg[6]_9 ,
    \ap_CS_fsm_reg[6]_10 ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[6]_11 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_1 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_2 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_3 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[9]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[8]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[7]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[6]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[5]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[4]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[3]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[2]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[1]_0 ,
    \add_ln40_reg_1341_pp0_iter3_reg_reg[0]_0 ,
    \add_ln40_8_reg_1562_reg[15]_0 ,
    ap_clk,
    ap_rst_n_inv,
    mul_ln34_3_reg_1497_reg_0,
    B,
    ap_rst_n,
    grp_depthwise_conv2d_fix_fu_509_ap_start_reg,
    ram_reg_0,
    MemBank_A_address01,
    Q,
    MemBank_B_address01,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    MemBank_B_address015_out,
    grp_max_pooling2d_fix16_fu_563_input_r_address1,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_0_i_34,
    grp_depthwise_conv2d_fix_2_fu_449_input_r_address0,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_address0,
    MemBank_B_address013_out,
    output_r_address0,
    ram_reg_0_17);
  output grp_depthwise_conv2d_fix_fu_509_output_r_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output grp_depthwise_conv2d_fix_fu_509_input_r_ce1;
  output [0:0]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  output [1:0]ADDRARDADDR;
  output \add_ln34_8_reg_1386_reg[10]_0 ;
  output [9:0]ADDRBWRADDR;
  output [1:0]D;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[6]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[6]_3 ;
  output \ap_CS_fsm_reg[6]_4 ;
  output \ap_CS_fsm_reg[6]_5 ;
  output \ap_CS_fsm_reg[6]_6 ;
  output \ap_CS_fsm_reg[6]_7 ;
  output \ap_CS_fsm_reg[6]_8 ;
  output \ap_CS_fsm_reg[6]_9 ;
  output \ap_CS_fsm_reg[6]_10 ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[6]_11 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_1 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_2 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_3 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[9]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[8]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[7]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[6]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[5]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[4]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[3]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[2]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[1]_0 ;
  output \add_ln40_reg_1341_pp0_iter3_reg_reg[0]_0 ;
  output [15:0]\add_ln40_8_reg_1562_reg[15]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]mul_ln34_3_reg_1497_reg_0;
  input [15:0]B;
  input ap_rst_n;
  input grp_depthwise_conv2d_fix_fu_509_ap_start_reg;
  input ram_reg_0;
  input MemBank_A_address01;
  input [4:0]Q;
  input MemBank_B_address01;
  input [1:0]ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input MemBank_B_address015_out;
  input [9:0]grp_max_pooling2d_fix16_fu_563_input_r_address1;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_0_i_34;
  input [10:0]grp_depthwise_conv2d_fix_2_fu_449_input_r_address0;
  input [9:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  input MemBank_B_address013_out;
  input [13:0]output_r_address0;
  input [10:0]ram_reg_0_17;

  wire [1:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [15:0]B;
  wire [1:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01;
  wire MemBank_B_address013_out;
  wire MemBank_B_address015_out;
  wire [4:0]Q;
  wire [1:0]WEA;
  wire [9:0]add_ln22_3_fu_279_p2;
  wire [9:0]add_ln22_3_reg_1143;
  wire add_ln22_3_reg_11430;
  wire \add_ln22_3_reg_1143[4]_i_2_n_5 ;
  wire \add_ln22_3_reg_1143[6]_i_2_n_5 ;
  wire \add_ln22_3_reg_1143[8]_i_2_n_5 ;
  wire \add_ln22_3_reg_1143[9]_i_3_n_5 ;
  wire \add_ln22_3_reg_1143[9]_i_4_n_5 ;
  wire [9:1]add_ln34_10_fu_857_p2;
  wire [9:0]add_ln34_10_reg_1431;
  wire add_ln34_10_reg_14310;
  wire \add_ln34_10_reg_1431[4]_i_2_n_5 ;
  wire \add_ln34_10_reg_1431[4]_i_3_n_5 ;
  wire \add_ln34_10_reg_1431[4]_i_4_n_5 ;
  wire \add_ln34_10_reg_1431[4]_i_5_n_5 ;
  wire \add_ln34_10_reg_1431_reg[4]_i_1_n_5 ;
  wire \add_ln34_10_reg_1431_reg[4]_i_1_n_6 ;
  wire \add_ln34_10_reg_1431_reg[4]_i_1_n_7 ;
  wire \add_ln34_10_reg_1431_reg[4]_i_1_n_8 ;
  wire \add_ln34_10_reg_1431_reg[8]_i_1_n_5 ;
  wire \add_ln34_10_reg_1431_reg[8]_i_1_n_6 ;
  wire \add_ln34_10_reg_1431_reg[8]_i_1_n_7 ;
  wire \add_ln34_10_reg_1431_reg[8]_i_1_n_8 ;
  wire [9:1]add_ln34_11_fu_862_p2;
  wire [9:0]add_ln34_11_reg_1436;
  wire \add_ln34_11_reg_1436[4]_i_2_n_5 ;
  wire \add_ln34_11_reg_1436[4]_i_3_n_5 ;
  wire \add_ln34_11_reg_1436[4]_i_4_n_5 ;
  wire \add_ln34_11_reg_1436[4]_i_5_n_5 ;
  wire \add_ln34_11_reg_1436_reg[4]_i_1_n_5 ;
  wire \add_ln34_11_reg_1436_reg[4]_i_1_n_6 ;
  wire \add_ln34_11_reg_1436_reg[4]_i_1_n_7 ;
  wire \add_ln34_11_reg_1436_reg[4]_i_1_n_8 ;
  wire \add_ln34_11_reg_1436_reg[8]_i_1_n_5 ;
  wire \add_ln34_11_reg_1436_reg[8]_i_1_n_6 ;
  wire \add_ln34_11_reg_1436_reg[8]_i_1_n_7 ;
  wire \add_ln34_11_reg_1436_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln34_23_fu_401_p2;
  wire [9:0]add_ln34_23_reg_1176;
  wire add_ln34_23_reg_11760;
  wire \add_ln34_23_reg_1176[9]_i_3_n_5 ;
  wire [10:1]add_ln34_3_fu_691_p2;
  wire [10:0]add_ln34_3_reg_1330;
  wire \add_ln34_3_reg_1330[4]_i_2_n_5 ;
  wire \add_ln34_3_reg_1330[4]_i_3_n_5 ;
  wire \add_ln34_3_reg_1330[4]_i_4_n_5 ;
  wire \add_ln34_3_reg_1330[4]_i_5_n_5 ;
  wire \add_ln34_3_reg_1330_reg[4]_i_1_n_5 ;
  wire \add_ln34_3_reg_1330_reg[4]_i_1_n_6 ;
  wire \add_ln34_3_reg_1330_reg[4]_i_1_n_7 ;
  wire \add_ln34_3_reg_1330_reg[4]_i_1_n_8 ;
  wire \add_ln34_3_reg_1330_reg[8]_i_1_n_5 ;
  wire \add_ln34_3_reg_1330_reg[8]_i_1_n_6 ;
  wire \add_ln34_3_reg_1330_reg[8]_i_1_n_7 ;
  wire \add_ln34_3_reg_1330_reg[8]_i_1_n_8 ;
  wire [4:1]add_ln34_4_fu_696_p2;
  wire [4:1]add_ln34_4_reg_1335;
  wire [10:1]add_ln34_5_fu_763_p2;
  wire [10:1]add_ln34_5_reg_1371;
  wire add_ln34_5_reg_13710;
  wire \add_ln34_5_reg_1371[4]_i_2_n_5 ;
  wire \add_ln34_5_reg_1371[4]_i_3_n_5 ;
  wire \add_ln34_5_reg_1371[4]_i_4_n_5 ;
  wire \add_ln34_5_reg_1371[4]_i_5_n_5 ;
  wire \add_ln34_5_reg_1371_reg[4]_i_1_n_5 ;
  wire \add_ln34_5_reg_1371_reg[4]_i_1_n_6 ;
  wire \add_ln34_5_reg_1371_reg[4]_i_1_n_7 ;
  wire \add_ln34_5_reg_1371_reg[4]_i_1_n_8 ;
  wire \add_ln34_5_reg_1371_reg[8]_i_1_n_5 ;
  wire \add_ln34_5_reg_1371_reg[8]_i_1_n_6 ;
  wire \add_ln34_5_reg_1371_reg[8]_i_1_n_7 ;
  wire \add_ln34_5_reg_1371_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln34_6_fu_768_p2;
  wire [10:1]add_ln34_6_reg_1376;
  wire \add_ln34_6_reg_1376[4]_i_2_n_5 ;
  wire \add_ln34_6_reg_1376[4]_i_3_n_5 ;
  wire \add_ln34_6_reg_1376[4]_i_4_n_5 ;
  wire \add_ln34_6_reg_1376[4]_i_5_n_5 ;
  wire \add_ln34_6_reg_1376_reg[10]_i_1_n_8 ;
  wire \add_ln34_6_reg_1376_reg[4]_i_1_n_5 ;
  wire \add_ln34_6_reg_1376_reg[4]_i_1_n_6 ;
  wire \add_ln34_6_reg_1376_reg[4]_i_1_n_7 ;
  wire \add_ln34_6_reg_1376_reg[4]_i_1_n_8 ;
  wire \add_ln34_6_reg_1376_reg[8]_i_1_n_5 ;
  wire \add_ln34_6_reg_1376_reg[8]_i_1_n_6 ;
  wire \add_ln34_6_reg_1376_reg[8]_i_1_n_7 ;
  wire \add_ln34_6_reg_1376_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln34_7_fu_772_p2;
  wire [10:0]add_ln34_7_reg_1381;
  wire \add_ln34_7_reg_1381[4]_i_2_n_5 ;
  wire \add_ln34_7_reg_1381[4]_i_3_n_5 ;
  wire \add_ln34_7_reg_1381[4]_i_4_n_5 ;
  wire \add_ln34_7_reg_1381[4]_i_5_n_5 ;
  wire \add_ln34_7_reg_1381_reg[10]_i_1_n_8 ;
  wire \add_ln34_7_reg_1381_reg[4]_i_1_n_5 ;
  wire \add_ln34_7_reg_1381_reg[4]_i_1_n_6 ;
  wire \add_ln34_7_reg_1381_reg[4]_i_1_n_7 ;
  wire \add_ln34_7_reg_1381_reg[4]_i_1_n_8 ;
  wire \add_ln34_7_reg_1381_reg[8]_i_1_n_5 ;
  wire \add_ln34_7_reg_1381_reg[8]_i_1_n_6 ;
  wire \add_ln34_7_reg_1381_reg[8]_i_1_n_7 ;
  wire \add_ln34_7_reg_1381_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln34_8_fu_776_p2;
  wire [10:0]add_ln34_8_reg_1386;
  wire \add_ln34_8_reg_1386[4]_i_2_n_5 ;
  wire \add_ln34_8_reg_1386[4]_i_3_n_5 ;
  wire \add_ln34_8_reg_1386[4]_i_4_n_5 ;
  wire \add_ln34_8_reg_1386[4]_i_5_n_5 ;
  wire \add_ln34_8_reg_1386_reg[10]_0 ;
  wire \add_ln34_8_reg_1386_reg[10]_i_2_n_8 ;
  wire \add_ln34_8_reg_1386_reg[4]_i_1_n_5 ;
  wire \add_ln34_8_reg_1386_reg[4]_i_1_n_6 ;
  wire \add_ln34_8_reg_1386_reg[4]_i_1_n_7 ;
  wire \add_ln34_8_reg_1386_reg[4]_i_1_n_8 ;
  wire \add_ln34_8_reg_1386_reg[8]_i_1_n_5 ;
  wire \add_ln34_8_reg_1386_reg[8]_i_1_n_6 ;
  wire \add_ln34_8_reg_1386_reg[8]_i_1_n_7 ;
  wire \add_ln34_8_reg_1386_reg[8]_i_1_n_8 ;
  wire [9:1]add_ln34_9_fu_852_p2;
  wire [9:0]add_ln34_9_reg_1426;
  wire \add_ln34_9_reg_1426[4]_i_2_n_5 ;
  wire \add_ln34_9_reg_1426[4]_i_3_n_5 ;
  wire \add_ln34_9_reg_1426[4]_i_4_n_5 ;
  wire \add_ln34_9_reg_1426[4]_i_5_n_5 ;
  wire \add_ln34_9_reg_1426_reg[4]_i_1_n_5 ;
  wire \add_ln34_9_reg_1426_reg[4]_i_1_n_6 ;
  wire \add_ln34_9_reg_1426_reg[4]_i_1_n_7 ;
  wire \add_ln34_9_reg_1426_reg[4]_i_1_n_8 ;
  wire \add_ln34_9_reg_1426_reg[8]_i_1_n_5 ;
  wire \add_ln34_9_reg_1426_reg[8]_i_1_n_6 ;
  wire \add_ln34_9_reg_1426_reg[8]_i_1_n_7 ;
  wire \add_ln34_9_reg_1426_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln34_fu_683_p2;
  wire [10:0]add_ln34_reg_1320;
  wire \add_ln34_reg_1320[4]_i_2_n_5 ;
  wire \add_ln34_reg_1320[4]_i_3_n_5 ;
  wire \add_ln34_reg_1320[4]_i_4_n_5 ;
  wire \add_ln34_reg_1320[4]_i_5_n_5 ;
  wire \add_ln34_reg_1320_reg[4]_i_1_n_5 ;
  wire \add_ln34_reg_1320_reg[4]_i_1_n_6 ;
  wire \add_ln34_reg_1320_reg[4]_i_1_n_7 ;
  wire \add_ln34_reg_1320_reg[4]_i_1_n_8 ;
  wire \add_ln34_reg_1320_reg[8]_i_1_n_5 ;
  wire \add_ln34_reg_1320_reg[8]_i_1_n_6 ;
  wire \add_ln34_reg_1320_reg[8]_i_1_n_7 ;
  wire \add_ln34_reg_1320_reg[8]_i_1_n_8 ;
  wire [15:0]add_ln40_1_fu_925_p2;
  wire [15:0]add_ln40_1_reg_1507;
  wire add_ln40_1_reg_15070;
  wire \add_ln40_1_reg_1507[11]_i_2_n_5 ;
  wire \add_ln40_1_reg_1507[11]_i_3_n_5 ;
  wire \add_ln40_1_reg_1507[11]_i_4_n_5 ;
  wire \add_ln40_1_reg_1507[11]_i_5_n_5 ;
  wire \add_ln40_1_reg_1507[15]_i_2_n_5 ;
  wire \add_ln40_1_reg_1507[15]_i_3_n_5 ;
  wire \add_ln40_1_reg_1507[15]_i_4_n_5 ;
  wire \add_ln40_1_reg_1507[15]_i_5_n_5 ;
  wire \add_ln40_1_reg_1507[3]_i_2_n_5 ;
  wire \add_ln40_1_reg_1507[3]_i_3_n_5 ;
  wire \add_ln40_1_reg_1507[3]_i_4_n_5 ;
  wire \add_ln40_1_reg_1507[3]_i_5_n_5 ;
  wire \add_ln40_1_reg_1507[7]_i_2_n_5 ;
  wire \add_ln40_1_reg_1507[7]_i_3_n_5 ;
  wire \add_ln40_1_reg_1507[7]_i_4_n_5 ;
  wire \add_ln40_1_reg_1507[7]_i_5_n_5 ;
  wire \add_ln40_1_reg_1507_reg[11]_i_1_n_5 ;
  wire \add_ln40_1_reg_1507_reg[11]_i_1_n_6 ;
  wire \add_ln40_1_reg_1507_reg[11]_i_1_n_7 ;
  wire \add_ln40_1_reg_1507_reg[11]_i_1_n_8 ;
  wire \add_ln40_1_reg_1507_reg[15]_i_1_n_6 ;
  wire \add_ln40_1_reg_1507_reg[15]_i_1_n_7 ;
  wire \add_ln40_1_reg_1507_reg[15]_i_1_n_8 ;
  wire \add_ln40_1_reg_1507_reg[3]_i_1_n_5 ;
  wire \add_ln40_1_reg_1507_reg[3]_i_1_n_6 ;
  wire \add_ln40_1_reg_1507_reg[3]_i_1_n_7 ;
  wire \add_ln40_1_reg_1507_reg[3]_i_1_n_8 ;
  wire \add_ln40_1_reg_1507_reg[7]_i_1_n_5 ;
  wire \add_ln40_1_reg_1507_reg[7]_i_1_n_6 ;
  wire \add_ln40_1_reg_1507_reg[7]_i_1_n_7 ;
  wire \add_ln40_1_reg_1507_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_3_fu_963_p2;
  wire [15:0]add_ln40_3_reg_1522;
  wire add_ln40_3_reg_15220;
  wire \add_ln40_3_reg_1522[11]_i_2_n_5 ;
  wire \add_ln40_3_reg_1522[11]_i_3_n_5 ;
  wire \add_ln40_3_reg_1522[11]_i_4_n_5 ;
  wire \add_ln40_3_reg_1522[11]_i_5_n_5 ;
  wire \add_ln40_3_reg_1522[11]_i_6_n_5 ;
  wire \add_ln40_3_reg_1522[11]_i_7_n_5 ;
  wire \add_ln40_3_reg_1522[11]_i_8_n_5 ;
  wire \add_ln40_3_reg_1522[11]_i_9_n_5 ;
  wire \add_ln40_3_reg_1522[15]_i_2_n_5 ;
  wire \add_ln40_3_reg_1522[15]_i_3_n_5 ;
  wire \add_ln40_3_reg_1522[15]_i_4_n_5 ;
  wire \add_ln40_3_reg_1522[15]_i_5_n_5 ;
  wire \add_ln40_3_reg_1522[15]_i_6_n_5 ;
  wire \add_ln40_3_reg_1522[15]_i_7_n_5 ;
  wire \add_ln40_3_reg_1522[15]_i_8_n_5 ;
  wire \add_ln40_3_reg_1522[3]_i_2_n_5 ;
  wire \add_ln40_3_reg_1522[3]_i_3_n_5 ;
  wire \add_ln40_3_reg_1522[3]_i_4_n_5 ;
  wire \add_ln40_3_reg_1522[3]_i_5_n_5 ;
  wire \add_ln40_3_reg_1522[3]_i_6_n_5 ;
  wire \add_ln40_3_reg_1522[3]_i_7_n_5 ;
  wire \add_ln40_3_reg_1522[3]_i_8_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_2_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_3_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_4_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_5_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_6_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_7_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_8_n_5 ;
  wire \add_ln40_3_reg_1522[7]_i_9_n_5 ;
  wire \add_ln40_3_reg_1522_reg[11]_i_1_n_5 ;
  wire \add_ln40_3_reg_1522_reg[11]_i_1_n_6 ;
  wire \add_ln40_3_reg_1522_reg[11]_i_1_n_7 ;
  wire \add_ln40_3_reg_1522_reg[11]_i_1_n_8 ;
  wire \add_ln40_3_reg_1522_reg[15]_i_1_n_6 ;
  wire \add_ln40_3_reg_1522_reg[15]_i_1_n_7 ;
  wire \add_ln40_3_reg_1522_reg[15]_i_1_n_8 ;
  wire \add_ln40_3_reg_1522_reg[3]_i_1_n_5 ;
  wire \add_ln40_3_reg_1522_reg[3]_i_1_n_6 ;
  wire \add_ln40_3_reg_1522_reg[3]_i_1_n_7 ;
  wire \add_ln40_3_reg_1522_reg[3]_i_1_n_8 ;
  wire \add_ln40_3_reg_1522_reg[7]_i_1_n_5 ;
  wire \add_ln40_3_reg_1522_reg[7]_i_1_n_6 ;
  wire \add_ln40_3_reg_1522_reg[7]_i_1_n_7 ;
  wire \add_ln40_3_reg_1522_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_4_fu_994_p2;
  wire [15:0]add_ln40_4_reg_1537;
  wire add_ln40_4_reg_15370;
  wire \add_ln40_4_reg_1537[11]_i_2_n_5 ;
  wire \add_ln40_4_reg_1537[11]_i_3_n_5 ;
  wire \add_ln40_4_reg_1537[11]_i_4_n_5 ;
  wire \add_ln40_4_reg_1537[11]_i_5_n_5 ;
  wire \add_ln40_4_reg_1537[15]_i_2_n_5 ;
  wire \add_ln40_4_reg_1537[15]_i_3_n_5 ;
  wire \add_ln40_4_reg_1537[15]_i_4_n_5 ;
  wire \add_ln40_4_reg_1537[15]_i_5_n_5 ;
  wire \add_ln40_4_reg_1537[3]_i_2_n_5 ;
  wire \add_ln40_4_reg_1537[3]_i_3_n_5 ;
  wire \add_ln40_4_reg_1537[3]_i_4_n_5 ;
  wire \add_ln40_4_reg_1537[3]_i_5_n_5 ;
  wire \add_ln40_4_reg_1537[7]_i_2_n_5 ;
  wire \add_ln40_4_reg_1537[7]_i_3_n_5 ;
  wire \add_ln40_4_reg_1537[7]_i_4_n_5 ;
  wire \add_ln40_4_reg_1537[7]_i_5_n_5 ;
  wire \add_ln40_4_reg_1537_reg[11]_i_1_n_5 ;
  wire \add_ln40_4_reg_1537_reg[11]_i_1_n_6 ;
  wire \add_ln40_4_reg_1537_reg[11]_i_1_n_7 ;
  wire \add_ln40_4_reg_1537_reg[11]_i_1_n_8 ;
  wire \add_ln40_4_reg_1537_reg[15]_i_1_n_6 ;
  wire \add_ln40_4_reg_1537_reg[15]_i_1_n_7 ;
  wire \add_ln40_4_reg_1537_reg[15]_i_1_n_8 ;
  wire \add_ln40_4_reg_1537_reg[3]_i_1_n_5 ;
  wire \add_ln40_4_reg_1537_reg[3]_i_1_n_6 ;
  wire \add_ln40_4_reg_1537_reg[3]_i_1_n_7 ;
  wire \add_ln40_4_reg_1537_reg[3]_i_1_n_8 ;
  wire \add_ln40_4_reg_1537_reg[7]_i_1_n_5 ;
  wire \add_ln40_4_reg_1537_reg[7]_i_1_n_6 ;
  wire \add_ln40_4_reg_1537_reg[7]_i_1_n_7 ;
  wire \add_ln40_4_reg_1537_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_6_fu_1036_p2;
  wire [15:0]add_ln40_6_reg_1557;
  wire add_ln40_6_reg_15570;
  wire \add_ln40_6_reg_1557[11]_i_2_n_5 ;
  wire \add_ln40_6_reg_1557[11]_i_3_n_5 ;
  wire \add_ln40_6_reg_1557[11]_i_4_n_5 ;
  wire \add_ln40_6_reg_1557[11]_i_5_n_5 ;
  wire \add_ln40_6_reg_1557[11]_i_6_n_5 ;
  wire \add_ln40_6_reg_1557[11]_i_7_n_5 ;
  wire \add_ln40_6_reg_1557[11]_i_8_n_5 ;
  wire \add_ln40_6_reg_1557[11]_i_9_n_5 ;
  wire \add_ln40_6_reg_1557[15]_i_3_n_5 ;
  wire \add_ln40_6_reg_1557[15]_i_4_n_5 ;
  wire \add_ln40_6_reg_1557[15]_i_5_n_5 ;
  wire \add_ln40_6_reg_1557[15]_i_6_n_5 ;
  wire \add_ln40_6_reg_1557[15]_i_7_n_5 ;
  wire \add_ln40_6_reg_1557[15]_i_8_n_5 ;
  wire \add_ln40_6_reg_1557[15]_i_9_n_5 ;
  wire \add_ln40_6_reg_1557[3]_i_2_n_5 ;
  wire \add_ln40_6_reg_1557[3]_i_3_n_5 ;
  wire \add_ln40_6_reg_1557[3]_i_4_n_5 ;
  wire \add_ln40_6_reg_1557[3]_i_5_n_5 ;
  wire \add_ln40_6_reg_1557[3]_i_6_n_5 ;
  wire \add_ln40_6_reg_1557[3]_i_7_n_5 ;
  wire \add_ln40_6_reg_1557[3]_i_8_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_2_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_3_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_4_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_5_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_6_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_7_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_8_n_5 ;
  wire \add_ln40_6_reg_1557[7]_i_9_n_5 ;
  wire \add_ln40_6_reg_1557_reg[11]_i_1_n_5 ;
  wire \add_ln40_6_reg_1557_reg[11]_i_1_n_6 ;
  wire \add_ln40_6_reg_1557_reg[11]_i_1_n_7 ;
  wire \add_ln40_6_reg_1557_reg[11]_i_1_n_8 ;
  wire \add_ln40_6_reg_1557_reg[15]_i_2_n_6 ;
  wire \add_ln40_6_reg_1557_reg[15]_i_2_n_7 ;
  wire \add_ln40_6_reg_1557_reg[15]_i_2_n_8 ;
  wire \add_ln40_6_reg_1557_reg[3]_i_1_n_5 ;
  wire \add_ln40_6_reg_1557_reg[3]_i_1_n_6 ;
  wire \add_ln40_6_reg_1557_reg[3]_i_1_n_7 ;
  wire \add_ln40_6_reg_1557_reg[3]_i_1_n_8 ;
  wire \add_ln40_6_reg_1557_reg[7]_i_1_n_5 ;
  wire \add_ln40_6_reg_1557_reg[7]_i_1_n_6 ;
  wire \add_ln40_6_reg_1557_reg[7]_i_1_n_7 ;
  wire \add_ln40_6_reg_1557_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_8_fu_1045_p2;
  wire add_ln40_8_reg_15620;
  wire \add_ln40_8_reg_1562[11]_i_2_n_5 ;
  wire \add_ln40_8_reg_1562[11]_i_3_n_5 ;
  wire \add_ln40_8_reg_1562[11]_i_4_n_5 ;
  wire \add_ln40_8_reg_1562[11]_i_5_n_5 ;
  wire \add_ln40_8_reg_1562[11]_i_6_n_5 ;
  wire \add_ln40_8_reg_1562[11]_i_7_n_5 ;
  wire \add_ln40_8_reg_1562[11]_i_8_n_5 ;
  wire \add_ln40_8_reg_1562[11]_i_9_n_5 ;
  wire \add_ln40_8_reg_1562[15]_i_3_n_5 ;
  wire \add_ln40_8_reg_1562[15]_i_4_n_5 ;
  wire \add_ln40_8_reg_1562[15]_i_5_n_5 ;
  wire \add_ln40_8_reg_1562[15]_i_6_n_5 ;
  wire \add_ln40_8_reg_1562[15]_i_7_n_5 ;
  wire \add_ln40_8_reg_1562[15]_i_8_n_5 ;
  wire \add_ln40_8_reg_1562[15]_i_9_n_5 ;
  wire \add_ln40_8_reg_1562[3]_i_2_n_5 ;
  wire \add_ln40_8_reg_1562[3]_i_3_n_5 ;
  wire \add_ln40_8_reg_1562[3]_i_4_n_5 ;
  wire \add_ln40_8_reg_1562[3]_i_5_n_5 ;
  wire \add_ln40_8_reg_1562[3]_i_6_n_5 ;
  wire \add_ln40_8_reg_1562[3]_i_7_n_5 ;
  wire \add_ln40_8_reg_1562[3]_i_8_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_2_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_3_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_4_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_5_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_6_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_7_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_8_n_5 ;
  wire \add_ln40_8_reg_1562[7]_i_9_n_5 ;
  wire \add_ln40_8_reg_1562_reg[11]_i_1_n_5 ;
  wire \add_ln40_8_reg_1562_reg[11]_i_1_n_6 ;
  wire \add_ln40_8_reg_1562_reg[11]_i_1_n_7 ;
  wire \add_ln40_8_reg_1562_reg[11]_i_1_n_8 ;
  wire [15:0]\add_ln40_8_reg_1562_reg[15]_0 ;
  wire \add_ln40_8_reg_1562_reg[15]_i_2_n_6 ;
  wire \add_ln40_8_reg_1562_reg[15]_i_2_n_7 ;
  wire \add_ln40_8_reg_1562_reg[15]_i_2_n_8 ;
  wire \add_ln40_8_reg_1562_reg[3]_i_1_n_5 ;
  wire \add_ln40_8_reg_1562_reg[3]_i_1_n_6 ;
  wire \add_ln40_8_reg_1562_reg[3]_i_1_n_7 ;
  wire \add_ln40_8_reg_1562_reg[3]_i_1_n_8 ;
  wire \add_ln40_8_reg_1562_reg[7]_i_1_n_5 ;
  wire \add_ln40_8_reg_1562_reg[7]_i_1_n_6 ;
  wire \add_ln40_8_reg_1562_reg[7]_i_1_n_7 ;
  wire \add_ln40_8_reg_1562_reg[7]_i_1_n_8 ;
  wire [10:2]add_ln40_fu_701_p2;
  wire [10:2]add_ln40_reg_1341;
  wire \add_ln40_reg_1341[5]_i_3_n_5 ;
  wire \add_ln40_reg_1341[5]_i_4_n_5 ;
  wire \add_ln40_reg_1341[5]_i_5_n_5 ;
  wire [10:0]add_ln40_reg_1341_pp0_iter2_reg;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[0]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_1 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_2 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[10]_3 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[1]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[2]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[3]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[4]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[5]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[6]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[7]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[8]_0 ;
  wire \add_ln40_reg_1341_pp0_iter3_reg_reg[9]_0 ;
  wire \add_ln40_reg_1341_reg[10]_i_1_n_6 ;
  wire \add_ln40_reg_1341_reg[10]_i_1_n_7 ;
  wire \add_ln40_reg_1341_reg[10]_i_1_n_8 ;
  wire \add_ln40_reg_1341_reg[5]_i_1_n_5 ;
  wire \add_ln40_reg_1341_reg[5]_i_1_n_6 ;
  wire \add_ln40_reg_1341_reg[5]_i_1_n_7 ;
  wire \add_ln40_reg_1341_reg[5]_i_1_n_8 ;
  wire and_ln34_fu_437_p2;
  wire and_ln34_reg_1208;
  wire and_ln34_reg_12080;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_10 ;
  wire \ap_CS_fsm_reg[6]_11 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire \ap_CS_fsm_reg[6]_4 ;
  wire \ap_CS_fsm_reg[6]_5 ;
  wire \ap_CS_fsm_reg[6]_6 ;
  wire \ap_CS_fsm_reg[6]_7 ;
  wire \ap_CS_fsm_reg[6]_8 ;
  wire \ap_CS_fsm_reg[6]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire [0:0]ap_phi_mux_out_h_0_phi_fu_215_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  wire [10:0]grp_depthwise_conv2d_fix_2_fu_449_input_r_address0;
  wire grp_depthwise_conv2d_fix_fu_509_ap_done;
  wire grp_depthwise_conv2d_fix_fu_509_ap_ready;
  wire grp_depthwise_conv2d_fix_fu_509_ap_start_reg;
  wire [9:0]grp_depthwise_conv2d_fix_fu_509_input_r_address0;
  wire [0:0]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  wire grp_depthwise_conv2d_fix_fu_509_input_r_ce1;
  wire [13:0]grp_depthwise_conv2d_fix_fu_509_output_r_address0;
  wire grp_depthwise_conv2d_fix_fu_509_output_r_ce0;
  wire [15:7]grp_fu_816_p5;
  wire [9:0]grp_max_pooling2d_fix16_fu_563_input_r_address1;
  wire \icmp_ln22_reg_1129[0]_i_10_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_1_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_2_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_3_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_4_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_5_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_6_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_7_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_8_n_5 ;
  wire \icmp_ln22_reg_1129[0]_i_9_n_5 ;
  wire \icmp_ln22_reg_1129_reg_n_5_[0] ;
  wire icmp_ln23_reg_11890;
  wire \icmp_ln23_reg_1189[0]_i_1_n_5 ;
  wire \icmp_ln23_reg_1189[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_1189[0]_i_3_n_5 ;
  wire \icmp_ln23_reg_1189_reg_n_5_[0] ;
  wire icmp_ln34_fu_267_p2;
  wire \icmp_ln34_reg_1125[0]_i_2_n_5 ;
  wire \icmp_ln34_reg_1125[0]_i_3_n_5 ;
  wire \icmp_ln34_reg_1125[0]_i_4_n_5 ;
  wire \icmp_ln34_reg_1125[0]_i_5_n_5 ;
  wire \icmp_ln34_reg_1125[0]_i_6_n_5 ;
  wire \icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ;
  wire icmp_ln34_reg_1125_pp0_iter3_reg;
  wire \icmp_ln34_reg_1125_reg_n_5_[0] ;
  wire indvar_flatten71_reg_176;
  wire indvar_flatten71_reg_1760;
  wire \indvar_flatten71_reg_176_reg_n_5_[0] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[1] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[2] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[3] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[4] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[5] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[6] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[7] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[8] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_200;
  wire mul_ln34_1_reg_1457_reg_n_100;
  wire mul_ln34_1_reg_1457_reg_n_101;
  wire mul_ln34_1_reg_1457_reg_n_102;
  wire mul_ln34_1_reg_1457_reg_n_103;
  wire mul_ln34_1_reg_1457_reg_n_104;
  wire mul_ln34_1_reg_1457_reg_n_105;
  wire mul_ln34_1_reg_1457_reg_n_106;
  wire mul_ln34_1_reg_1457_reg_n_107;
  wire mul_ln34_1_reg_1457_reg_n_108;
  wire mul_ln34_1_reg_1457_reg_n_109;
  wire mul_ln34_1_reg_1457_reg_n_110;
  wire mul_ln34_1_reg_1457_reg_n_97;
  wire mul_ln34_1_reg_1457_reg_n_98;
  wire mul_ln34_1_reg_1457_reg_n_99;
  wire mul_ln34_2_reg_1487_reg_n_100;
  wire mul_ln34_2_reg_1487_reg_n_101;
  wire mul_ln34_2_reg_1487_reg_n_102;
  wire mul_ln34_2_reg_1487_reg_n_103;
  wire mul_ln34_2_reg_1487_reg_n_104;
  wire mul_ln34_2_reg_1487_reg_n_105;
  wire mul_ln34_2_reg_1487_reg_n_106;
  wire mul_ln34_2_reg_1487_reg_n_107;
  wire mul_ln34_2_reg_1487_reg_n_108;
  wire mul_ln34_2_reg_1487_reg_n_109;
  wire mul_ln34_2_reg_1487_reg_n_110;
  wire mul_ln34_2_reg_1487_reg_n_97;
  wire mul_ln34_2_reg_1487_reg_n_98;
  wire mul_ln34_2_reg_1487_reg_n_99;
  wire [15:0]mul_ln34_3_reg_1497_reg_0;
  wire mul_ln34_3_reg_1497_reg_n_100;
  wire mul_ln34_3_reg_1497_reg_n_101;
  wire mul_ln34_3_reg_1497_reg_n_102;
  wire mul_ln34_3_reg_1497_reg_n_103;
  wire mul_ln34_3_reg_1497_reg_n_104;
  wire mul_ln34_3_reg_1497_reg_n_105;
  wire mul_ln34_3_reg_1497_reg_n_106;
  wire mul_ln34_3_reg_1497_reg_n_107;
  wire mul_ln34_3_reg_1497_reg_n_108;
  wire mul_ln34_3_reg_1497_reg_n_109;
  wire mul_ln34_3_reg_1497_reg_n_110;
  wire mul_ln34_3_reg_1497_reg_n_97;
  wire mul_ln34_3_reg_1497_reg_n_98;
  wire mul_ln34_3_reg_1497_reg_n_99;
  wire mul_ln34_4_reg_1512_reg_n_100;
  wire mul_ln34_4_reg_1512_reg_n_101;
  wire mul_ln34_4_reg_1512_reg_n_102;
  wire mul_ln34_4_reg_1512_reg_n_103;
  wire mul_ln34_4_reg_1512_reg_n_104;
  wire mul_ln34_4_reg_1512_reg_n_105;
  wire mul_ln34_4_reg_1512_reg_n_106;
  wire mul_ln34_4_reg_1512_reg_n_107;
  wire mul_ln34_4_reg_1512_reg_n_108;
  wire mul_ln34_4_reg_1512_reg_n_109;
  wire mul_ln34_4_reg_1512_reg_n_110;
  wire mul_ln34_4_reg_1512_reg_n_97;
  wire mul_ln34_4_reg_1512_reg_n_98;
  wire mul_ln34_4_reg_1512_reg_n_99;
  wire mul_ln34_5_reg_1517_reg_n_100;
  wire mul_ln34_5_reg_1517_reg_n_101;
  wire mul_ln34_5_reg_1517_reg_n_102;
  wire mul_ln34_5_reg_1517_reg_n_103;
  wire mul_ln34_5_reg_1517_reg_n_104;
  wire mul_ln34_5_reg_1517_reg_n_105;
  wire mul_ln34_5_reg_1517_reg_n_106;
  wire mul_ln34_5_reg_1517_reg_n_107;
  wire mul_ln34_5_reg_1517_reg_n_108;
  wire mul_ln34_5_reg_1517_reg_n_109;
  wire mul_ln34_5_reg_1517_reg_n_110;
  wire mul_ln34_5_reg_1517_reg_n_97;
  wire mul_ln34_5_reg_1517_reg_n_98;
  wire mul_ln34_5_reg_1517_reg_n_99;
  wire mul_ln34_6_reg_1527_reg_n_100;
  wire mul_ln34_6_reg_1527_reg_n_101;
  wire mul_ln34_6_reg_1527_reg_n_102;
  wire mul_ln34_6_reg_1527_reg_n_103;
  wire mul_ln34_6_reg_1527_reg_n_104;
  wire mul_ln34_6_reg_1527_reg_n_105;
  wire mul_ln34_6_reg_1527_reg_n_106;
  wire mul_ln34_6_reg_1527_reg_n_107;
  wire mul_ln34_6_reg_1527_reg_n_108;
  wire mul_ln34_6_reg_1527_reg_n_109;
  wire mul_ln34_6_reg_1527_reg_n_110;
  wire mul_ln34_6_reg_1527_reg_n_97;
  wire mul_ln34_6_reg_1527_reg_n_98;
  wire mul_ln34_6_reg_1527_reg_n_99;
  wire mul_ln34_7_reg_1532_reg_i_3_n_5;
  wire mul_ln34_7_reg_1532_reg_n_100;
  wire mul_ln34_7_reg_1532_reg_n_101;
  wire mul_ln34_7_reg_1532_reg_n_102;
  wire mul_ln34_7_reg_1532_reg_n_103;
  wire mul_ln34_7_reg_1532_reg_n_104;
  wire mul_ln34_7_reg_1532_reg_n_105;
  wire mul_ln34_7_reg_1532_reg_n_106;
  wire mul_ln34_7_reg_1532_reg_n_107;
  wire mul_ln34_7_reg_1532_reg_n_108;
  wire mul_ln34_7_reg_1532_reg_n_109;
  wire mul_ln34_7_reg_1532_reg_n_110;
  wire mul_ln34_7_reg_1532_reg_n_97;
  wire mul_ln34_7_reg_1532_reg_n_98;
  wire mul_ln34_7_reg_1532_reg_n_99;
  wire mul_ln34_8_reg_15520;
  wire mul_ln34_8_reg_1552_reg_i_1_n_5;
  wire mul_ln34_8_reg_1552_reg_n_100;
  wire mul_ln34_8_reg_1552_reg_n_101;
  wire mul_ln34_8_reg_1552_reg_n_102;
  wire mul_ln34_8_reg_1552_reg_n_103;
  wire mul_ln34_8_reg_1552_reg_n_104;
  wire mul_ln34_8_reg_1552_reg_n_105;
  wire mul_ln34_8_reg_1552_reg_n_106;
  wire mul_ln34_8_reg_1552_reg_n_107;
  wire mul_ln34_8_reg_1552_reg_n_108;
  wire mul_ln34_8_reg_1552_reg_n_109;
  wire mul_ln34_8_reg_1552_reg_n_110;
  wire mul_ln34_8_reg_1552_reg_n_97;
  wire mul_ln34_8_reg_1552_reg_n_98;
  wire mul_ln34_8_reg_1552_reg_n_99;
  wire mul_ln34_reg_1447_reg_n_100;
  wire mul_ln34_reg_1447_reg_n_101;
  wire mul_ln34_reg_1447_reg_n_102;
  wire mul_ln34_reg_1447_reg_n_103;
  wire mul_ln34_reg_1447_reg_n_104;
  wire mul_ln34_reg_1447_reg_n_105;
  wire mul_ln34_reg_1447_reg_n_106;
  wire mul_ln34_reg_1447_reg_n_107;
  wire mul_ln34_reg_1447_reg_n_108;
  wire mul_ln34_reg_1447_reg_n_109;
  wire mul_ln34_reg_1447_reg_n_110;
  wire mul_ln34_reg_1447_reg_n_97;
  wire mul_ln34_reg_1447_reg_n_98;
  wire mul_ln34_reg_1447_reg_n_99;
  wire [15:0]mux_1_0_reg;
  wire network_mux_32_16_3_1_U6_n_10;
  wire network_mux_32_16_3_1_U6_n_11;
  wire network_mux_32_16_3_1_U6_n_12;
  wire network_mux_32_16_3_1_U6_n_13;
  wire network_mux_32_16_3_1_U6_n_14;
  wire network_mux_32_16_3_1_U6_n_15;
  wire network_mux_32_16_3_1_U6_n_16;
  wire network_mux_32_16_3_1_U6_n_17;
  wire network_mux_32_16_3_1_U6_n_18;
  wire network_mux_32_16_3_1_U6_n_19;
  wire network_mux_32_16_3_1_U6_n_8;
  wire network_mux_32_16_3_1_U6_n_9;
  wire network_mux_32_16_3_1_U7_n_5;
  wire network_mux_32_16_3_1_U7_n_6;
  wire \out_d_0_reg_188[0]_i_1_n_5 ;
  wire \out_d_0_reg_188_reg_n_5_[0] ;
  wire \out_d_reg_1148[0]_i_1_n_5 ;
  wire [4:0]out_h_fu_442_p2;
  wire out_w_0_mid2_reg_1226;
  wire out_w_0_mid2_reg_12260;
  wire \out_w_0_mid2_reg_1226_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1226_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1226_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1226_reg_n_5_[3] ;
  wire \out_w_0_mid2_reg_1226_reg_n_5_[4] ;
  wire out_w_0_reg_223;
  wire out_w_0_reg_2230;
  wire \out_w_0_reg_223_reg_n_5_[0] ;
  wire \out_w_0_reg_223_reg_n_5_[1] ;
  wire \out_w_0_reg_223_reg_n_5_[2] ;
  wire \out_w_0_reg_223_reg_n_5_[3] ;
  wire \out_w_0_reg_223_reg_n_5_[4] ;
  wire [4:0]out_w_fu_630_p2;
  wire [4:0]out_w_reg_1289;
  wire out_w_reg_12890;
  wire [13:0]output_r_address0;
  wire [4:4]p_0_in;
  wire p_10_in;
  wire p_15_in;
  wire p_20_in;
  wire [9:5]p_shl10_cast_fu_299_p1;
  wire [9:5]p_shl10_cast_mid1_fu_469_p1;
  wire [9:5]p_shl4_cast_fu_380_p1;
  wire [5:5]p_shl4_cast_mid161_ca_fu_523_p1;
  wire [9:5]p_shl4_cast_mid1_fu_609_p1;
  wire [9:5]p_shl6_fu_349_p3;
  wire [9:5]p_shl6_mid1_fu_578_p3;
  wire [9:5]p_shl8_cast_fu_328_p1;
  wire [9:5]p_shl8_cast_mid1_fu_557_p1;
  wire ram_reg_0;
  wire [1:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire [10:0]ram_reg_0_17;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_100_n_5;
  wire ram_reg_0_i_102__0_n_5;
  wire ram_reg_0_i_104__0_n_5;
  wire ram_reg_0_i_106_n_5;
  wire ram_reg_0_i_108_n_5;
  wire ram_reg_0_i_110_n_5;
  wire ram_reg_0_i_112_n_5;
  wire ram_reg_0_i_114_n_5;
  wire ram_reg_0_i_116_n_5;
  wire ram_reg_0_i_118_n_5;
  wire ram_reg_0_i_134_n_5;
  wire ram_reg_0_i_210_n_5;
  wire ram_reg_0_i_212_n_5;
  wire ram_reg_0_i_214_n_5;
  wire ram_reg_0_i_216_n_5;
  wire ram_reg_0_i_218_n_5;
  wire ram_reg_0_i_220_n_5;
  wire ram_reg_0_i_222_n_5;
  wire ram_reg_0_i_224_n_5;
  wire ram_reg_0_i_226_n_5;
  wire ram_reg_0_i_228_n_5;
  wire ram_reg_0_i_239_n_5;
  wire ram_reg_0_i_254_n_5;
  wire ram_reg_0_i_255_n_5;
  wire ram_reg_0_i_259_n_5;
  wire ram_reg_0_i_260_n_5;
  wire ram_reg_0_i_265_n_5;
  wire ram_reg_0_i_270_n_5;
  wire ram_reg_0_i_275_n_5;
  wire ram_reg_0_i_280_n_5;
  wire ram_reg_0_i_285_n_5;
  wire ram_reg_0_i_290_n_5;
  wire ram_reg_0_i_295_n_5;
  wire ram_reg_0_i_300_n_5;
  wire ram_reg_0_i_331_n_5;
  wire ram_reg_0_i_332_n_5;
  wire ram_reg_0_i_34;
  wire ram_reg_0_i_40_n_5;
  wire ram_reg_0_i_43_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire select_ln22_3_reg_1296;
  wire \select_ln22_3_reg_1296_reg_n_5_[0] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[1] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[2] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[3] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[4] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[5] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[6] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[7] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[8] ;
  wire \select_ln22_3_reg_1296_reg_n_5_[9] ;
  wire [4:0]select_ln22_fu_505_p3;
  wire [4:0]select_ln22_reg_1257;
  wire select_ln22_reg_12570;
  wire select_ln34_13_reg_1194;
  wire \select_ln34_13_reg_1194[0]_i_1_n_5 ;
  wire select_ln34_14_fu_426_p3;
  wire select_ln34_14_reg_1202;
  wire select_ln34_15_reg_1356;
  wire select_ln34_reg_1181;
  wire \select_ln34_reg_1181_reg_n_5_[0] ;
  wire \select_ln34_reg_1181_reg_n_5_[1] ;
  wire \select_ln34_reg_1181_reg_n_5_[2] ;
  wire \select_ln34_reg_1181_reg_n_5_[3] ;
  wire \select_ln34_reg_1181_reg_n_5_[4] ;
  wire [9:2]tmp5_0_0_fu_315_p2;
  wire [9:2]tmp5_0_0_mid1_fu_484_p2;
  wire \tmp5_0_0_mid1_reg_1234[6]_i_1_n_5 ;
  wire \tmp5_0_0_mid1_reg_1234[7]_i_1_n_5 ;
  wire \tmp5_0_0_mid1_reg_1234[8]_i_1_n_5 ;
  wire [8:0]tmp5_0_0_mid1_reg_1234_reg;
  wire [9:1]tmp5_0_0_mid2_fu_544_p3;
  wire \tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ;
  wire [8:0]tmp5_0_0_mid2_reg_1267_reg;
  wire \tmp5_0_0_reg_1156[8]_i_1_n_5 ;
  wire tmp5_0_0_reg_1156_reg0;
  wire \tmp5_0_0_reg_1156_reg_n_5_[1] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[2] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[3] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[4] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[5] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[6] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[7] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[8] ;
  wire \tmp5_0_0_reg_1156_reg_n_5_[9] ;
  wire [5:5]tmp5_1_0_fu_343_p2;
  wire [5:5]tmp5_1_0_mid1_fu_572_p2;
  wire \tmp5_1_0_mid1_reg_1274[2]_i_1_n_5 ;
  wire \tmp5_1_0_mid1_reg_1274[3]_i_1_n_5 ;
  wire \tmp5_1_0_mid1_reg_1274[4]_i_1_n_5 ;
  wire \tmp5_1_0_mid1_reg_1274[6]_i_1_n_5 ;
  wire \tmp5_1_0_mid1_reg_1274[7]_i_1_n_5 ;
  wire \tmp5_1_0_mid1_reg_1274[8]_i_1_n_5 ;
  wire \tmp5_1_0_mid1_reg_1274[9]_i_1_n_5 ;
  wire [8:0]tmp5_1_0_mid1_reg_1274_reg;
  wire tmp5_1_0_mid1_reg_1274_reg0;
  wire [9:1]tmp5_1_0_mid2_fu_662_p3;
  wire [9:0]tmp5_1_0_mid2_reg_1301_reg;
  wire \tmp5_1_0_reg_1161[2]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1161[3]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1161[4]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1161[6]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1161[7]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1161[8]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1161[9]_i_1_n_5 ;
  wire [8:0]tmp5_1_0_reg_1161_reg;
  wire [5:5]tmp5_2_0_mid1_fu_596_p20_out;
  wire \tmp5_2_0_mid1_reg_1279[2]_i_1_n_5 ;
  wire \tmp5_2_0_mid1_reg_1279[3]_i_1_n_5 ;
  wire \tmp5_2_0_mid1_reg_1279[4]_i_1_n_5 ;
  wire \tmp5_2_0_mid1_reg_1279[6]_i_1_n_5 ;
  wire \tmp5_2_0_mid1_reg_1279[7]_i_1_n_5 ;
  wire \tmp5_2_0_mid1_reg_1279[8]_i_1_n_5 ;
  wire \tmp5_2_0_mid1_reg_1279[9]_i_2_n_5 ;
  wire [8:0]tmp5_2_0_mid1_reg_1279_reg;
  wire [9:1]tmp5_2_0_mid2_fu_668_p3;
  wire [9:1]tmp5_2_0_mid2_reg_1308;
  wire \tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1166[2]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1166[3]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1166[4]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1166[6]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1166[7]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1166[8]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1166[9]_i_2_n_5 ;
  wire [8:0]tmp5_2_0_reg_1166_reg;
  wire [4:1]tmp6_fu_261_p2;
  wire [4:0]tmp6_mid1_fu_500_p2;
  wire tmp6_mid1_reg_12510;
  wire \tmp6_reg_1119[0]_i_1_n_5 ;
  wire \tmp6_reg_1119[4]_i_2_n_5 ;
  wire [6:5]tmp7_fu_395_p2;
  wire \tmp7_mid167_reg_1262[4]_i_1_n_5 ;
  wire [2:2]tmp7_mid167_reg_1262_reg;
  wire [6:5]tmp7_mid1_fu_624_p2;
  wire \tmp7_mid1_reg_1284[3]_i_1_n_5 ;
  wire \tmp7_mid1_reg_1284[4]_i_1_n_5 ;
  wire \tmp7_mid1_reg_1284[7]_i_1_n_5 ;
  wire \tmp7_mid1_reg_1284[8]_i_1_n_5 ;
  wire \tmp7_mid1_reg_1284[9]_i_1_n_5 ;
  wire [7:0]tmp7_mid1_reg_1284_reg;
  wire [9:5]tmp7_mid2_fu_674_p3;
  wire \tmp7_reg_1171[3]_i_1_n_5 ;
  wire \tmp7_reg_1171[4]_i_1_n_5 ;
  wire \tmp7_reg_1171[7]_i_1_n_5 ;
  wire \tmp7_reg_1171[8]_i_1_n_5 ;
  wire \tmp7_reg_1171[9]_i_1_n_5 ;
  wire \tmp7_reg_1171_reg_n_5_[2] ;
  wire \tmp7_reg_1171_reg_n_5_[3] ;
  wire \tmp7_reg_1171_reg_n_5_[4] ;
  wire \tmp7_reg_1171_reg_n_5_[5] ;
  wire \tmp7_reg_1171_reg_n_5_[6] ;
  wire \tmp7_reg_1171_reg_n_5_[7] ;
  wire \tmp7_reg_1171_reg_n_5_[8] ;
  wire \tmp7_reg_1171_reg_n_5_[9] ;
  wire [4:0]tmp_1_0_fu_249_p2;
  wire [4:1]tmp_1_0_mid1_fu_490_p2;
  wire \tmp_1_0_reg_1107[3]_i_2_n_5 ;
  wire \tmp_1_0_reg_1107[4]_i_2_n_5 ;
  wire [4:1]tmp_2_0_fu_255_p2;
  wire [4:1]tmp_2_0_mid1_fu_495_p2;
  wire \tmp_2_0_mid1_reg_1245[2]_i_1_n_5 ;
  wire \tmp_2_0_reg_1113[3]_i_2_n_5 ;
  wire \tmp_2_0_reg_1113[4]_i_2_n_5 ;
  wire [15:0]trunc_ln40_1_fu_898_p4;
  wire [15:0]trunc_ln40_2_fu_931_p4;
  wire [15:0]trunc_ln40_3_fu_940_p4;
  wire [15:0]trunc_ln40_4_fu_968_p4;
  wire [15:0]trunc_ln40_5_fu_977_p4;
  wire [15:0]trunc_ln40_6_reg_1542;
  wire [15:0]trunc_ln40_7_reg_1547;
  wire [15:0]trunc_ln40_8_fu_1022_p4;
  wire [15:0]trunc_ln_fu_889_p4;
  wire xlnx_opt_;
  wire [4:1]zext_ln34_15_reg_1315;
  wire [4:1]zext_ln34_17_reg_1325_reg;
  wire [3:1]NLW_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_CARRY4_S_UNCONNECTED;
  wire [0:0]\NLW_add_ln34_10_reg_1431_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_10_reg_1431_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_10_reg_1431_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_11_reg_1436_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_11_reg_1436_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_11_reg_1436_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_3_reg_1330_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_3_reg_1330_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_3_reg_1330_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_5_reg_1371_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_5_reg_1371_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_5_reg_1371_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_6_reg_1376_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_6_reg_1376_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_6_reg_1376_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_7_reg_1381_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_7_reg_1381_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_7_reg_1381_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_8_reg_1386_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_8_reg_1386_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_8_reg_1386_reg[4]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_9_reg_1426_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_9_reg_1426_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_9_reg_1426_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_reg_1320_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_reg_1320_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_reg_1320_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_1_reg_1507_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_3_reg_1522_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_4_reg_1537_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_6_reg_1557_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_8_reg_1562_reg[15]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_reg_1341_reg[5]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_1_reg_1457_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_1457_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_1457_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_1457_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_1457_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_1457_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_1_reg_1457_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_1_reg_1457_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_1_reg_1457_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_1_reg_1457_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_1_reg_1457_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_2_reg_1487_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_2_reg_1487_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_2_reg_1487_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_2_reg_1487_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_2_reg_1487_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_2_reg_1487_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_2_reg_1487_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_2_reg_1487_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_2_reg_1487_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_2_reg_1487_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_2_reg_1487_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1497_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1497_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1497_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1497_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1497_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1497_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_3_reg_1497_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_3_reg_1497_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_3_reg_1497_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_3_reg_1497_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_3_reg_1497_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1512_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1512_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1512_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1512_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1512_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1512_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_4_reg_1512_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_4_reg_1512_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_4_reg_1512_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_4_reg_1512_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_4_reg_1512_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1517_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1517_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1517_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1517_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1517_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1517_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_5_reg_1517_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_5_reg_1517_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_5_reg_1517_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_5_reg_1517_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_5_reg_1517_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1527_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1527_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1527_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1527_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1527_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1527_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_6_reg_1527_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_6_reg_1527_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_6_reg_1527_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_6_reg_1527_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_6_reg_1527_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1532_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1532_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1532_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1532_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1532_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1532_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_7_reg_1532_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_7_reg_1532_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_7_reg_1532_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_7_reg_1532_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_7_reg_1532_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1552_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1552_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1552_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1552_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1552_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1552_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_8_reg_1552_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_8_reg_1552_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_8_reg_1552_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_8_reg_1552_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_8_reg_1552_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_1447_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_1447_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_1447_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_reg_1447_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_1447_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_1447_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_reg_1447_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_reg_1447_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_reg_1447_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_reg_1447_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_reg_1447_reg_PCOUT_UNCONNECTED;

  (* OPT_MODIFIED = "MLO" *) 
  CARRY4 CARRY4
       (.CI(xlnx_opt_),
        .CO({NLW_CARRY4_CO_UNCONNECTED[3:1],add_ln40_fu_701_p2[10]}),
        .CYINIT(1'b0),
        .DI({NLW_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_CARRY4_S_UNCONNECTED[3:1],1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \add_ln22_3_reg_1143[0]_i_1 
       (.I0(indvar_flatten_reg_200[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[0] ),
        .O(add_ln22_3_fu_279_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln22_3_reg_1143[1]_i_1 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_200[0]),
        .I2(\select_ln22_3_reg_1296_reg_n_5_[1] ),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(indvar_flatten_reg_200[1]),
        .O(add_ln22_3_fu_279_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \add_ln22_3_reg_1143[2]_i_1 
       (.I0(indvar_flatten_reg_200[2]),
        .I1(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I2(\select_ln22_3_reg_1296_reg_n_5_[2] ),
        .I3(add_ln22_3_fu_279_p2[0]),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[1] ),
        .I5(indvar_flatten_reg_200[1]),
        .O(add_ln22_3_fu_279_p2[2]));
  LUT6 #(
    .INIT(64'hAEAAA2AA51555D55)) 
    \add_ln22_3_reg_1143[3]_i_1 
       (.I0(indvar_flatten_reg_200[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[3] ),
        .I5(\add_ln22_3_reg_1143[4]_i_2_n_5 ),
        .O(add_ln22_3_fu_279_p2[3]));
  LUT6 #(
    .INIT(64'hA5A5C3CCAAAAC3CC)) 
    \add_ln22_3_reg_1143[4]_i_1 
       (.I0(indvar_flatten_reg_200[4]),
        .I1(\select_ln22_3_reg_1296_reg_n_5_[4] ),
        .I2(\add_ln22_3_reg_1143[4]_i_2_n_5 ),
        .I3(\select_ln22_3_reg_1296_reg_n_5_[3] ),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(indvar_flatten_reg_200[3]),
        .O(add_ln22_3_fu_279_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln22_3_reg_1143[4]_i_2 
       (.I0(indvar_flatten_reg_200[1]),
        .I1(\select_ln22_3_reg_1296_reg_n_5_[1] ),
        .I2(add_ln22_3_fu_279_p2[0]),
        .I3(\select_ln22_3_reg_1296_reg_n_5_[2] ),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(indvar_flatten_reg_200[2]),
        .O(\add_ln22_3_reg_1143[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAAA2AA51555D55)) 
    \add_ln22_3_reg_1143[5]_i_1 
       (.I0(indvar_flatten_reg_200[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[5] ),
        .I5(\add_ln22_3_reg_1143[6]_i_2_n_5 ),
        .O(add_ln22_3_fu_279_p2[5]));
  LUT6 #(
    .INIT(64'hC3C3A5AACCCCA5AA)) 
    \add_ln22_3_reg_1143[6]_i_1 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[6] ),
        .I1(indvar_flatten_reg_200[6]),
        .I2(\add_ln22_3_reg_1143[6]_i_2_n_5 ),
        .I3(\select_ln22_3_reg_1296_reg_n_5_[5] ),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(indvar_flatten_reg_200[5]),
        .O(add_ln22_3_fu_279_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln22_3_reg_1143[6]_i_2 
       (.I0(indvar_flatten_reg_200[4]),
        .I1(\select_ln22_3_reg_1296_reg_n_5_[4] ),
        .I2(\add_ln22_3_reg_1143[4]_i_2_n_5 ),
        .I3(\select_ln22_3_reg_1296_reg_n_5_[3] ),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(indvar_flatten_reg_200[3]),
        .O(\add_ln22_3_reg_1143[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0400F7FFFBFF0800)) 
    \add_ln22_3_reg_1143[7]_i_1 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[7] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_200[7]),
        .I5(\add_ln22_3_reg_1143[8]_i_2_n_5 ),
        .O(add_ln22_3_fu_279_p2[7]));
  LUT6 #(
    .INIT(64'h5AAA3C3C5AAACCCC)) 
    \add_ln22_3_reg_1143[8]_i_1 
       (.I0(indvar_flatten_reg_200[8]),
        .I1(\select_ln22_3_reg_1296_reg_n_5_[8] ),
        .I2(\add_ln22_3_reg_1143[8]_i_2_n_5 ),
        .I3(indvar_flatten_reg_200[7]),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(\select_ln22_3_reg_1296_reg_n_5_[7] ),
        .O(add_ln22_3_fu_279_p2[8]));
  LUT6 #(
    .INIT(64'h0C0C0A0000000A00)) 
    \add_ln22_3_reg_1143[8]_i_2 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[6] ),
        .I1(indvar_flatten_reg_200[6]),
        .I2(\add_ln22_3_reg_1143[6]_i_2_n_5 ),
        .I3(\select_ln22_3_reg_1296_reg_n_5_[5] ),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(indvar_flatten_reg_200[5]),
        .O(\add_ln22_3_reg_1143[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_3_reg_1143[9]_i_1 
       (.I0(\add_ln22_3_reg_1143[9]_i_3_n_5 ),
        .O(add_ln22_3_reg_11430));
  LUT6 #(
    .INIT(64'hA5A5C3CCAAAAC3CC)) 
    \add_ln22_3_reg_1143[9]_i_2 
       (.I0(indvar_flatten_reg_200[9]),
        .I1(\select_ln22_3_reg_1296_reg_n_5_[9] ),
        .I2(\add_ln22_3_reg_1143[9]_i_4_n_5 ),
        .I3(\select_ln22_3_reg_1296_reg_n_5_[8] ),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(indvar_flatten_reg_200[8]),
        .O(add_ln22_3_fu_279_p2[9]));
  LUT6 #(
    .INIT(64'h808F8080FFFFFFFF)) 
    \add_ln22_3_reg_1143[9]_i_3 
       (.I0(\icmp_ln34_reg_1125[0]_i_2_n_5 ),
        .I1(\icmp_ln34_reg_1125[0]_i_3_n_5 ),
        .I2(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I3(\icmp_ln34_reg_1125[0]_i_5_n_5 ),
        .I4(\icmp_ln34_reg_1125[0]_i_6_n_5 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\add_ln22_3_reg_1143[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0400F7FFFFFFFFFF)) 
    \add_ln22_3_reg_1143[9]_i_4 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[7] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_200[7]),
        .I5(\add_ln22_3_reg_1143[8]_i_2_n_5 ),
        .O(\add_ln22_3_reg_1143[9]_i_4_n_5 ));
  FDRE \add_ln22_3_reg_1143_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[0]),
        .Q(add_ln22_3_reg_1143[0]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[1]),
        .Q(add_ln22_3_reg_1143[1]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[2]),
        .Q(add_ln22_3_reg_1143[2]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[3]),
        .Q(add_ln22_3_reg_1143[3]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[4]),
        .Q(add_ln22_3_reg_1143[4]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[5] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[5]),
        .Q(add_ln22_3_reg_1143[5]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[6] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[6]),
        .Q(add_ln22_3_reg_1143[6]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[7] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[7]),
        .Q(add_ln22_3_reg_1143[7]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[8] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[8]),
        .Q(add_ln22_3_reg_1143[8]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_1143_reg[9] 
       (.C(ap_clk),
        .CE(add_ln22_3_reg_11430),
        .D(add_ln22_3_fu_279_p2[9]),
        .Q(add_ln22_3_reg_1143[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_10_reg_1431[1]_i_1 
       (.I0(out_w_reg_1289[1]),
        .I1(tmp5_2_0_mid2_reg_1308[1]),
        .O(add_ln34_10_fu_857_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_10_reg_1431[4]_i_2 
       (.I0(out_w_reg_1289[4]),
        .I1(tmp5_2_0_mid2_reg_1308[4]),
        .O(\add_ln34_10_reg_1431[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_10_reg_1431[4]_i_3 
       (.I0(out_w_reg_1289[3]),
        .I1(tmp5_2_0_mid2_reg_1308[3]),
        .O(\add_ln34_10_reg_1431[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_10_reg_1431[4]_i_4 
       (.I0(out_w_reg_1289[2]),
        .I1(tmp5_2_0_mid2_reg_1308[2]),
        .O(\add_ln34_10_reg_1431[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_10_reg_1431[4]_i_5 
       (.I0(out_w_reg_1289[1]),
        .I1(tmp5_2_0_mid2_reg_1308[1]),
        .O(\add_ln34_10_reg_1431[4]_i_5_n_5 ));
  FDRE \add_ln34_10_reg_1431_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(out_w_reg_1289[0]),
        .Q(add_ln34_10_reg_1431[0]),
        .R(1'b0));
  FDRE \add_ln34_10_reg_1431_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[1]),
        .Q(add_ln34_10_reg_1431[1]),
        .R(1'b0));
  FDRE \add_ln34_10_reg_1431_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[2]),
        .Q(add_ln34_10_reg_1431[2]),
        .R(1'b0));
  FDRE \add_ln34_10_reg_1431_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[3]),
        .Q(add_ln34_10_reg_1431[3]),
        .R(1'b0));
  FDRE \add_ln34_10_reg_1431_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[4]),
        .Q(add_ln34_10_reg_1431[4]),
        .R(1'b0));
  CARRY4 \add_ln34_10_reg_1431_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_10_reg_1431_reg[4]_i_1_n_5 ,\add_ln34_10_reg_1431_reg[4]_i_1_n_6 ,\add_ln34_10_reg_1431_reg[4]_i_1_n_7 ,\add_ln34_10_reg_1431_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(out_w_reg_1289[4:1]),
        .O({add_ln34_10_fu_857_p2[4:2],\NLW_add_ln34_10_reg_1431_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_10_reg_1431[4]_i_2_n_5 ,\add_ln34_10_reg_1431[4]_i_3_n_5 ,\add_ln34_10_reg_1431[4]_i_4_n_5 ,\add_ln34_10_reg_1431[4]_i_5_n_5 }));
  FDRE \add_ln34_10_reg_1431_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[5]),
        .Q(add_ln34_10_reg_1431[5]),
        .R(1'b0));
  FDRE \add_ln34_10_reg_1431_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[6]),
        .Q(add_ln34_10_reg_1431[6]),
        .R(1'b0));
  FDRE \add_ln34_10_reg_1431_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[7]),
        .Q(add_ln34_10_reg_1431[7]),
        .R(1'b0));
  FDRE \add_ln34_10_reg_1431_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[8]),
        .Q(add_ln34_10_reg_1431[8]),
        .R(1'b0));
  CARRY4 \add_ln34_10_reg_1431_reg[8]_i_1 
       (.CI(\add_ln34_10_reg_1431_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_10_reg_1431_reg[8]_i_1_n_5 ,\add_ln34_10_reg_1431_reg[8]_i_1_n_6 ,\add_ln34_10_reg_1431_reg[8]_i_1_n_7 ,\add_ln34_10_reg_1431_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_857_p2[8:5]),
        .S(tmp5_2_0_mid2_reg_1308[8:5]));
  FDRE \add_ln34_10_reg_1431_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_10_fu_857_p2[9]),
        .Q(add_ln34_10_reg_1431[9]),
        .R(1'b0));
  CARRY4 \add_ln34_10_reg_1431_reg[9]_i_1 
       (.CI(\add_ln34_10_reg_1431_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln34_10_reg_1431_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_10_reg_1431_reg[9]_i_1_O_UNCONNECTED [3:1],add_ln34_10_fu_857_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp5_2_0_mid2_reg_1308[9]}));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_11_reg_1436[1]_i_1 
       (.I0(add_ln34_4_reg_1335[1]),
        .I1(tmp5_2_0_mid2_reg_1308[1]),
        .O(add_ln34_11_fu_862_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_11_reg_1436[4]_i_2 
       (.I0(add_ln34_4_reg_1335[4]),
        .I1(tmp5_2_0_mid2_reg_1308[4]),
        .O(\add_ln34_11_reg_1436[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_11_reg_1436[4]_i_3 
       (.I0(add_ln34_4_reg_1335[3]),
        .I1(tmp5_2_0_mid2_reg_1308[3]),
        .O(\add_ln34_11_reg_1436[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_11_reg_1436[4]_i_4 
       (.I0(add_ln34_4_reg_1335[2]),
        .I1(tmp5_2_0_mid2_reg_1308[2]),
        .O(\add_ln34_11_reg_1436[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_11_reg_1436[4]_i_5 
       (.I0(add_ln34_4_reg_1335[1]),
        .I1(tmp5_2_0_mid2_reg_1308[1]),
        .O(\add_ln34_11_reg_1436[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_11_reg_1436[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln34_10_reg_14310));
  FDRE \add_ln34_11_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_reg_1320[0]),
        .Q(add_ln34_11_reg_1436[0]),
        .R(1'b0));
  FDRE \add_ln34_11_reg_1436_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[1]),
        .Q(add_ln34_11_reg_1436[1]),
        .R(1'b0));
  FDRE \add_ln34_11_reg_1436_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[2]),
        .Q(add_ln34_11_reg_1436[2]),
        .R(1'b0));
  FDRE \add_ln34_11_reg_1436_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[3]),
        .Q(add_ln34_11_reg_1436[3]),
        .R(1'b0));
  FDRE \add_ln34_11_reg_1436_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[4]),
        .Q(add_ln34_11_reg_1436[4]),
        .R(1'b0));
  CARRY4 \add_ln34_11_reg_1436_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_11_reg_1436_reg[4]_i_1_n_5 ,\add_ln34_11_reg_1436_reg[4]_i_1_n_6 ,\add_ln34_11_reg_1436_reg[4]_i_1_n_7 ,\add_ln34_11_reg_1436_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_4_reg_1335),
        .O({add_ln34_11_fu_862_p2[4:2],\NLW_add_ln34_11_reg_1436_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_11_reg_1436[4]_i_2_n_5 ,\add_ln34_11_reg_1436[4]_i_3_n_5 ,\add_ln34_11_reg_1436[4]_i_4_n_5 ,\add_ln34_11_reg_1436[4]_i_5_n_5 }));
  FDRE \add_ln34_11_reg_1436_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[5]),
        .Q(add_ln34_11_reg_1436[5]),
        .R(1'b0));
  FDRE \add_ln34_11_reg_1436_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[6]),
        .Q(add_ln34_11_reg_1436[6]),
        .R(1'b0));
  FDRE \add_ln34_11_reg_1436_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[7]),
        .Q(add_ln34_11_reg_1436[7]),
        .R(1'b0));
  FDRE \add_ln34_11_reg_1436_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[8]),
        .Q(add_ln34_11_reg_1436[8]),
        .R(1'b0));
  CARRY4 \add_ln34_11_reg_1436_reg[8]_i_1 
       (.CI(\add_ln34_11_reg_1436_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_11_reg_1436_reg[8]_i_1_n_5 ,\add_ln34_11_reg_1436_reg[8]_i_1_n_6 ,\add_ln34_11_reg_1436_reg[8]_i_1_n_7 ,\add_ln34_11_reg_1436_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_862_p2[8:5]),
        .S(tmp5_2_0_mid2_reg_1308[8:5]));
  FDRE \add_ln34_11_reg_1436_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_11_fu_862_p2[9]),
        .Q(add_ln34_11_reg_1436[9]),
        .R(1'b0));
  CARRY4 \add_ln34_11_reg_1436_reg[9]_i_2 
       (.CI(\add_ln34_11_reg_1436_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln34_11_reg_1436_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_11_reg_1436_reg[9]_i_2_O_UNCONNECTED [3:1],add_ln34_11_fu_862_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp5_2_0_mid2_reg_1308[9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_23_reg_1176[0]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .O(add_ln34_23_fu_401_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_23_reg_1176[1]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .O(add_ln34_23_fu_401_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln34_23_reg_1176[2]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .O(add_ln34_23_fu_401_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln34_23_reg_1176[3]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .O(add_ln34_23_fu_401_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln34_23_reg_1176[4]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .O(add_ln34_23_fu_401_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln34_23_reg_1176[5]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I5(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .O(add_ln34_23_fu_401_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_23_reg_1176[6]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .I1(\add_ln34_23_reg_1176[9]_i_3_n_5 ),
        .O(add_ln34_23_fu_401_p2[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    \add_ln34_23_reg_1176[7]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .I1(\add_ln34_23_reg_1176[9]_i_3_n_5 ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .O(add_ln34_23_fu_401_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \add_ln34_23_reg_1176[8]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .I1(\add_ln34_23_reg_1176[9]_i_3_n_5 ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[8] ),
        .O(add_ln34_23_fu_401_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln34_23_reg_1176[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln34_23_reg_11760));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \add_ln34_23_reg_1176[9]_i_2 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[9] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .I2(\add_ln34_23_reg_1176[9]_i_3_n_5 ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[8] ),
        .O(add_ln34_23_fu_401_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln34_23_reg_1176[9]_i_3 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .I5(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .O(\add_ln34_23_reg_1176[9]_i_3_n_5 ));
  FDRE \add_ln34_23_reg_1176_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[0]),
        .Q(add_ln34_23_reg_1176[0]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[1]),
        .Q(add_ln34_23_reg_1176[1]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[2]),
        .Q(add_ln34_23_reg_1176[2]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[3]),
        .Q(add_ln34_23_reg_1176[3]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[4]),
        .Q(add_ln34_23_reg_1176[4]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[5]),
        .Q(add_ln34_23_reg_1176[5]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[6]),
        .Q(add_ln34_23_reg_1176[6]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[7]),
        .Q(add_ln34_23_reg_1176[7]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[8]),
        .Q(add_ln34_23_reg_1176[8]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1176_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_23_reg_11760),
        .D(add_ln34_23_fu_401_p2[9]),
        .Q(add_ln34_23_reg_1176[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_3_reg_1330[1]_i_1 
       (.I0(out_w_reg_1289[1]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[0]),
        .O(add_ln34_3_fu_691_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_3_reg_1330[4]_i_2 
       (.I0(out_w_reg_1289[4]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[3]),
        .O(\add_ln34_3_reg_1330[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_3_reg_1330[4]_i_3 
       (.I0(out_w_reg_1289[3]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[2]),
        .O(\add_ln34_3_reg_1330[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_3_reg_1330[4]_i_4 
       (.I0(out_w_reg_1289[2]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[1]),
        .O(\add_ln34_3_reg_1330[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_3_reg_1330[4]_i_5 
       (.I0(out_w_reg_1289[1]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[0]),
        .O(\add_ln34_3_reg_1330[4]_i_5_n_5 ));
  FDRE \add_ln34_3_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(out_w_reg_1289[0]),
        .Q(add_ln34_3_reg_1330[0]),
        .R(1'b0));
  FDRE \add_ln34_3_reg_1330_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[10]),
        .Q(add_ln34_3_reg_1330[10]),
        .R(1'b0));
  CARRY4 \add_ln34_3_reg_1330_reg[10]_i_1 
       (.CI(\add_ln34_3_reg_1330_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_3_reg_1330_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln34_3_fu_691_p2[10],\NLW_add_ln34_3_reg_1330_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_3_reg_1330_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln34_3_fu_691_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp5_0_0_mid2_reg_1267_reg[8]}));
  FDRE \add_ln34_3_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[1]),
        .Q(add_ln34_3_reg_1330[1]),
        .R(1'b0));
  FDRE \add_ln34_3_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[2]),
        .Q(add_ln34_3_reg_1330[2]),
        .R(1'b0));
  FDRE \add_ln34_3_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[3]),
        .Q(add_ln34_3_reg_1330[3]),
        .R(1'b0));
  FDRE \add_ln34_3_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[4]),
        .Q(add_ln34_3_reg_1330[4]),
        .R(1'b0));
  CARRY4 \add_ln34_3_reg_1330_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_3_reg_1330_reg[4]_i_1_n_5 ,\add_ln34_3_reg_1330_reg[4]_i_1_n_6 ,\add_ln34_3_reg_1330_reg[4]_i_1_n_7 ,\add_ln34_3_reg_1330_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(out_w_reg_1289[4:1]),
        .O({add_ln34_3_fu_691_p2[4:2],\NLW_add_ln34_3_reg_1330_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_3_reg_1330[4]_i_2_n_5 ,\add_ln34_3_reg_1330[4]_i_3_n_5 ,\add_ln34_3_reg_1330[4]_i_4_n_5 ,\add_ln34_3_reg_1330[4]_i_5_n_5 }));
  FDRE \add_ln34_3_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[5]),
        .Q(add_ln34_3_reg_1330[5]),
        .R(1'b0));
  FDRE \add_ln34_3_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[6]),
        .Q(add_ln34_3_reg_1330[6]),
        .R(1'b0));
  FDRE \add_ln34_3_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[7]),
        .Q(add_ln34_3_reg_1330[7]),
        .R(1'b0));
  FDRE \add_ln34_3_reg_1330_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[8]),
        .Q(add_ln34_3_reg_1330[8]),
        .R(1'b0));
  CARRY4 \add_ln34_3_reg_1330_reg[8]_i_1 
       (.CI(\add_ln34_3_reg_1330_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_3_reg_1330_reg[8]_i_1_n_5 ,\add_ln34_3_reg_1330_reg[8]_i_1_n_6 ,\add_ln34_3_reg_1330_reg[8]_i_1_n_7 ,\add_ln34_3_reg_1330_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_691_p2[8:5]),
        .S(tmp5_0_0_mid2_reg_1267_reg[7:4]));
  FDRE \add_ln34_3_reg_1330_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_3_fu_691_p2[9]),
        .Q(add_ln34_3_reg_1330[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_4_reg_1335[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .O(add_ln34_4_fu_696_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_4_reg_1335[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .O(add_ln34_4_fu_696_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln34_4_reg_1335[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .I1(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .O(add_ln34_4_fu_696_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln34_4_reg_1335[4]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[4] ),
        .I1(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .O(add_ln34_4_fu_696_p2[4]));
  FDRE \add_ln34_4_reg_1335_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_4_fu_696_p2[1]),
        .Q(add_ln34_4_reg_1335[1]),
        .R(1'b0));
  FDRE \add_ln34_4_reg_1335_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_4_fu_696_p2[2]),
        .Q(add_ln34_4_reg_1335[2]),
        .R(1'b0));
  FDRE \add_ln34_4_reg_1335_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_4_fu_696_p2[3]),
        .Q(add_ln34_4_reg_1335[3]),
        .R(1'b0));
  FDRE \add_ln34_4_reg_1335_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_4_fu_696_p2[4]),
        .Q(add_ln34_4_reg_1335[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_5_reg_1371[1]_i_1 
       (.I0(add_ln34_4_reg_1335[1]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[0]),
        .O(add_ln34_5_fu_763_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_5_reg_1371[4]_i_2 
       (.I0(add_ln34_4_reg_1335[4]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[3]),
        .O(\add_ln34_5_reg_1371[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_5_reg_1371[4]_i_3 
       (.I0(add_ln34_4_reg_1335[3]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[2]),
        .O(\add_ln34_5_reg_1371[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_5_reg_1371[4]_i_4 
       (.I0(add_ln34_4_reg_1335[2]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[1]),
        .O(\add_ln34_5_reg_1371[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_5_reg_1371[4]_i_5 
       (.I0(add_ln34_4_reg_1335[1]),
        .I1(tmp5_0_0_mid2_reg_1267_reg[0]),
        .O(\add_ln34_5_reg_1371[4]_i_5_n_5 ));
  FDRE \add_ln34_5_reg_1371_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[10]),
        .Q(add_ln34_5_reg_1371[10]),
        .R(1'b0));
  CARRY4 \add_ln34_5_reg_1371_reg[10]_i_1 
       (.CI(\add_ln34_5_reg_1371_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_5_reg_1371_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln34_5_fu_763_p2[10],\NLW_add_ln34_5_reg_1371_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_5_reg_1371_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln34_5_fu_763_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp5_0_0_mid2_reg_1267_reg[8]}));
  FDRE \add_ln34_5_reg_1371_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[1]),
        .Q(add_ln34_5_reg_1371[1]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1371_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[2]),
        .Q(add_ln34_5_reg_1371[2]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1371_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[3]),
        .Q(add_ln34_5_reg_1371[3]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1371_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[4]),
        .Q(add_ln34_5_reg_1371[4]),
        .R(1'b0));
  CARRY4 \add_ln34_5_reg_1371_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_5_reg_1371_reg[4]_i_1_n_5 ,\add_ln34_5_reg_1371_reg[4]_i_1_n_6 ,\add_ln34_5_reg_1371_reg[4]_i_1_n_7 ,\add_ln34_5_reg_1371_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_4_reg_1335),
        .O({add_ln34_5_fu_763_p2[4:2],\NLW_add_ln34_5_reg_1371_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_5_reg_1371[4]_i_2_n_5 ,\add_ln34_5_reg_1371[4]_i_3_n_5 ,\add_ln34_5_reg_1371[4]_i_4_n_5 ,\add_ln34_5_reg_1371[4]_i_5_n_5 }));
  FDRE \add_ln34_5_reg_1371_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[5]),
        .Q(add_ln34_5_reg_1371[5]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1371_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[6]),
        .Q(add_ln34_5_reg_1371[6]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1371_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[7]),
        .Q(add_ln34_5_reg_1371[7]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1371_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[8]),
        .Q(add_ln34_5_reg_1371[8]),
        .R(1'b0));
  CARRY4 \add_ln34_5_reg_1371_reg[8]_i_1 
       (.CI(\add_ln34_5_reg_1371_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_5_reg_1371_reg[8]_i_1_n_5 ,\add_ln34_5_reg_1371_reg[8]_i_1_n_6 ,\add_ln34_5_reg_1371_reg[8]_i_1_n_7 ,\add_ln34_5_reg_1371_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_763_p2[8:5]),
        .S(tmp5_0_0_mid2_reg_1267_reg[7:4]));
  FDRE \add_ln34_5_reg_1371_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_5_fu_763_p2[9]),
        .Q(add_ln34_5_reg_1371[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_6_reg_1376[1]_i_1 
       (.I0(zext_ln34_15_reg_1315[1]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[0]),
        .O(add_ln34_6_fu_768_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_6_reg_1376[4]_i_2 
       (.I0(zext_ln34_15_reg_1315[4]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[3]),
        .O(\add_ln34_6_reg_1376[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_6_reg_1376[4]_i_3 
       (.I0(zext_ln34_15_reg_1315[3]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[2]),
        .O(\add_ln34_6_reg_1376[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_6_reg_1376[4]_i_4 
       (.I0(zext_ln34_15_reg_1315[2]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[1]),
        .O(\add_ln34_6_reg_1376[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_6_reg_1376[4]_i_5 
       (.I0(zext_ln34_15_reg_1315[1]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[0]),
        .O(\add_ln34_6_reg_1376[4]_i_5_n_5 ));
  FDRE \add_ln34_6_reg_1376_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[10]),
        .Q(add_ln34_6_reg_1376[10]),
        .R(1'b0));
  CARRY4 \add_ln34_6_reg_1376_reg[10]_i_1 
       (.CI(\add_ln34_6_reg_1376_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_6_reg_1376_reg[10]_i_1_CO_UNCONNECTED [3:1],\add_ln34_6_reg_1376_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_6_reg_1376_reg[10]_i_1_O_UNCONNECTED [3:2],add_ln34_6_fu_768_p2[10:9]}),
        .S({1'b0,1'b0,tmp5_1_0_mid2_reg_1301_reg[9:8]}));
  FDRE \add_ln34_6_reg_1376_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[1]),
        .Q(add_ln34_6_reg_1376[1]),
        .R(1'b0));
  FDRE \add_ln34_6_reg_1376_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[2]),
        .Q(add_ln34_6_reg_1376[2]),
        .R(1'b0));
  FDRE \add_ln34_6_reg_1376_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[3]),
        .Q(add_ln34_6_reg_1376[3]),
        .R(1'b0));
  FDRE \add_ln34_6_reg_1376_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[4]),
        .Q(add_ln34_6_reg_1376[4]),
        .R(1'b0));
  CARRY4 \add_ln34_6_reg_1376_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_6_reg_1376_reg[4]_i_1_n_5 ,\add_ln34_6_reg_1376_reg[4]_i_1_n_6 ,\add_ln34_6_reg_1376_reg[4]_i_1_n_7 ,\add_ln34_6_reg_1376_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_15_reg_1315),
        .O({add_ln34_6_fu_768_p2[4:2],\NLW_add_ln34_6_reg_1376_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_6_reg_1376[4]_i_2_n_5 ,\add_ln34_6_reg_1376[4]_i_3_n_5 ,\add_ln34_6_reg_1376[4]_i_4_n_5 ,\add_ln34_6_reg_1376[4]_i_5_n_5 }));
  FDRE \add_ln34_6_reg_1376_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[5]),
        .Q(add_ln34_6_reg_1376[5]),
        .R(1'b0));
  FDRE \add_ln34_6_reg_1376_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[6]),
        .Q(add_ln34_6_reg_1376[6]),
        .R(1'b0));
  FDRE \add_ln34_6_reg_1376_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[7]),
        .Q(add_ln34_6_reg_1376[7]),
        .R(1'b0));
  FDRE \add_ln34_6_reg_1376_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[8]),
        .Q(add_ln34_6_reg_1376[8]),
        .R(1'b0));
  CARRY4 \add_ln34_6_reg_1376_reg[8]_i_1 
       (.CI(\add_ln34_6_reg_1376_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_6_reg_1376_reg[8]_i_1_n_5 ,\add_ln34_6_reg_1376_reg[8]_i_1_n_6 ,\add_ln34_6_reg_1376_reg[8]_i_1_n_7 ,\add_ln34_6_reg_1376_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_768_p2[8:5]),
        .S(tmp5_1_0_mid2_reg_1301_reg[7:4]));
  FDRE \add_ln34_6_reg_1376_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_6_fu_768_p2[9]),
        .Q(add_ln34_6_reg_1376[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_7_reg_1381[1]_i_1 
       (.I0(zext_ln34_17_reg_1325_reg[1]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[0]),
        .O(add_ln34_7_fu_772_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_7_reg_1381[4]_i_2 
       (.I0(zext_ln34_17_reg_1325_reg[4]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[3]),
        .O(\add_ln34_7_reg_1381[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_7_reg_1381[4]_i_3 
       (.I0(zext_ln34_17_reg_1325_reg[3]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[2]),
        .O(\add_ln34_7_reg_1381[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_7_reg_1381[4]_i_4 
       (.I0(zext_ln34_17_reg_1325_reg[2]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[1]),
        .O(\add_ln34_7_reg_1381[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_7_reg_1381[4]_i_5 
       (.I0(zext_ln34_17_reg_1325_reg[1]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[0]),
        .O(\add_ln34_7_reg_1381[4]_i_5_n_5 ));
  FDRE \add_ln34_7_reg_1381_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_3_reg_1330[0]),
        .Q(add_ln34_7_reg_1381[0]),
        .R(1'b0));
  FDRE \add_ln34_7_reg_1381_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[10]),
        .Q(add_ln34_7_reg_1381[10]),
        .R(1'b0));
  CARRY4 \add_ln34_7_reg_1381_reg[10]_i_1 
       (.CI(\add_ln34_7_reg_1381_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_7_reg_1381_reg[10]_i_1_CO_UNCONNECTED [3:1],\add_ln34_7_reg_1381_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_7_reg_1381_reg[10]_i_1_O_UNCONNECTED [3:2],add_ln34_7_fu_772_p2[10:9]}),
        .S({1'b0,1'b0,tmp5_1_0_mid2_reg_1301_reg[9:8]}));
  FDRE \add_ln34_7_reg_1381_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[1]),
        .Q(add_ln34_7_reg_1381[1]),
        .R(1'b0));
  FDRE \add_ln34_7_reg_1381_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[2]),
        .Q(add_ln34_7_reg_1381[2]),
        .R(1'b0));
  FDRE \add_ln34_7_reg_1381_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[3]),
        .Q(add_ln34_7_reg_1381[3]),
        .R(1'b0));
  FDRE \add_ln34_7_reg_1381_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[4]),
        .Q(add_ln34_7_reg_1381[4]),
        .R(1'b0));
  CARRY4 \add_ln34_7_reg_1381_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_7_reg_1381_reg[4]_i_1_n_5 ,\add_ln34_7_reg_1381_reg[4]_i_1_n_6 ,\add_ln34_7_reg_1381_reg[4]_i_1_n_7 ,\add_ln34_7_reg_1381_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_17_reg_1325_reg),
        .O({add_ln34_7_fu_772_p2[4:2],\NLW_add_ln34_7_reg_1381_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_7_reg_1381[4]_i_2_n_5 ,\add_ln34_7_reg_1381[4]_i_3_n_5 ,\add_ln34_7_reg_1381[4]_i_4_n_5 ,\add_ln34_7_reg_1381[4]_i_5_n_5 }));
  FDRE \add_ln34_7_reg_1381_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[5]),
        .Q(add_ln34_7_reg_1381[5]),
        .R(1'b0));
  FDRE \add_ln34_7_reg_1381_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[6]),
        .Q(add_ln34_7_reg_1381[6]),
        .R(1'b0));
  FDRE \add_ln34_7_reg_1381_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[7]),
        .Q(add_ln34_7_reg_1381[7]),
        .R(1'b0));
  FDRE \add_ln34_7_reg_1381_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[8]),
        .Q(add_ln34_7_reg_1381[8]),
        .R(1'b0));
  CARRY4 \add_ln34_7_reg_1381_reg[8]_i_1 
       (.CI(\add_ln34_7_reg_1381_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_7_reg_1381_reg[8]_i_1_n_5 ,\add_ln34_7_reg_1381_reg[8]_i_1_n_6 ,\add_ln34_7_reg_1381_reg[8]_i_1_n_7 ,\add_ln34_7_reg_1381_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_772_p2[8:5]),
        .S(tmp5_1_0_mid2_reg_1301_reg[7:4]));
  FDRE \add_ln34_7_reg_1381_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_7_fu_772_p2[9]),
        .Q(add_ln34_7_reg_1381[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_8_reg_1386[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln34_5_reg_13710));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_8_reg_1386[1]_i_1 
       (.I0(add_ln34_4_reg_1335[1]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[0]),
        .O(add_ln34_8_fu_776_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_8_reg_1386[4]_i_2 
       (.I0(add_ln34_4_reg_1335[4]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[3]),
        .O(\add_ln34_8_reg_1386[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_8_reg_1386[4]_i_3 
       (.I0(add_ln34_4_reg_1335[3]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[2]),
        .O(\add_ln34_8_reg_1386[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_8_reg_1386[4]_i_4 
       (.I0(add_ln34_4_reg_1335[2]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[1]),
        .O(\add_ln34_8_reg_1386[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_8_reg_1386[4]_i_5 
       (.I0(add_ln34_4_reg_1335[1]),
        .I1(tmp5_1_0_mid2_reg_1301_reg[0]),
        .O(\add_ln34_8_reg_1386[4]_i_5_n_5 ));
  FDRE \add_ln34_8_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_reg_1320[0]),
        .Q(add_ln34_8_reg_1386[0]),
        .R(1'b0));
  FDRE \add_ln34_8_reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[10]),
        .Q(add_ln34_8_reg_1386[10]),
        .R(1'b0));
  CARRY4 \add_ln34_8_reg_1386_reg[10]_i_2 
       (.CI(\add_ln34_8_reg_1386_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_8_reg_1386_reg[10]_i_2_CO_UNCONNECTED [3:1],\add_ln34_8_reg_1386_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_8_reg_1386_reg[10]_i_2_O_UNCONNECTED [3:2],add_ln34_8_fu_776_p2[10:9]}),
        .S({1'b0,1'b0,tmp5_1_0_mid2_reg_1301_reg[9:8]}));
  FDRE \add_ln34_8_reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[1]),
        .Q(add_ln34_8_reg_1386[1]),
        .R(1'b0));
  FDRE \add_ln34_8_reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[2]),
        .Q(add_ln34_8_reg_1386[2]),
        .R(1'b0));
  FDRE \add_ln34_8_reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[3]),
        .Q(add_ln34_8_reg_1386[3]),
        .R(1'b0));
  FDRE \add_ln34_8_reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[4]),
        .Q(add_ln34_8_reg_1386[4]),
        .R(1'b0));
  CARRY4 \add_ln34_8_reg_1386_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_8_reg_1386_reg[4]_i_1_n_5 ,\add_ln34_8_reg_1386_reg[4]_i_1_n_6 ,\add_ln34_8_reg_1386_reg[4]_i_1_n_7 ,\add_ln34_8_reg_1386_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_4_reg_1335),
        .O({add_ln34_8_fu_776_p2[4:2],\NLW_add_ln34_8_reg_1386_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_8_reg_1386[4]_i_2_n_5 ,\add_ln34_8_reg_1386[4]_i_3_n_5 ,\add_ln34_8_reg_1386[4]_i_4_n_5 ,\add_ln34_8_reg_1386[4]_i_5_n_5 }));
  FDRE \add_ln34_8_reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[5]),
        .Q(add_ln34_8_reg_1386[5]),
        .R(1'b0));
  FDRE \add_ln34_8_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[6]),
        .Q(add_ln34_8_reg_1386[6]),
        .R(1'b0));
  FDRE \add_ln34_8_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[7]),
        .Q(add_ln34_8_reg_1386[7]),
        .R(1'b0));
  FDRE \add_ln34_8_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[8]),
        .Q(add_ln34_8_reg_1386[8]),
        .R(1'b0));
  CARRY4 \add_ln34_8_reg_1386_reg[8]_i_1 
       (.CI(\add_ln34_8_reg_1386_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_8_reg_1386_reg[8]_i_1_n_5 ,\add_ln34_8_reg_1386_reg[8]_i_1_n_6 ,\add_ln34_8_reg_1386_reg[8]_i_1_n_7 ,\add_ln34_8_reg_1386_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_776_p2[8:5]),
        .S(tmp5_1_0_mid2_reg_1301_reg[7:4]));
  FDRE \add_ln34_8_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(add_ln34_8_fu_776_p2[9]),
        .Q(add_ln34_8_reg_1386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_9_reg_1426[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I1(tmp5_2_0_mid2_reg_1308[1]),
        .O(add_ln34_9_fu_852_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_9_reg_1426[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[4] ),
        .I1(tmp5_2_0_mid2_reg_1308[4]),
        .O(\add_ln34_9_reg_1426[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_9_reg_1426[4]_i_3 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .I1(tmp5_2_0_mid2_reg_1308[3]),
        .O(\add_ln34_9_reg_1426[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_9_reg_1426[4]_i_4 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I1(tmp5_2_0_mid2_reg_1308[2]),
        .O(\add_ln34_9_reg_1426[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_9_reg_1426[4]_i_5 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I1(tmp5_2_0_mid2_reg_1308[1]),
        .O(\add_ln34_9_reg_1426[4]_i_5_n_5 ));
  FDRE \add_ln34_9_reg_1426_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .Q(add_ln34_9_reg_1426[0]),
        .R(1'b0));
  FDRE \add_ln34_9_reg_1426_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[1]),
        .Q(add_ln34_9_reg_1426[1]),
        .R(1'b0));
  FDRE \add_ln34_9_reg_1426_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[2]),
        .Q(add_ln34_9_reg_1426[2]),
        .R(1'b0));
  FDRE \add_ln34_9_reg_1426_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[3]),
        .Q(add_ln34_9_reg_1426[3]),
        .R(1'b0));
  FDRE \add_ln34_9_reg_1426_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[4]),
        .Q(add_ln34_9_reg_1426[4]),
        .R(1'b0));
  CARRY4 \add_ln34_9_reg_1426_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_9_reg_1426_reg[4]_i_1_n_5 ,\add_ln34_9_reg_1426_reg[4]_i_1_n_6 ,\add_ln34_9_reg_1426_reg[4]_i_1_n_7 ,\add_ln34_9_reg_1426_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\out_w_0_mid2_reg_1226_reg_n_5_[4] ,\out_w_0_mid2_reg_1226_reg_n_5_[3] ,\out_w_0_mid2_reg_1226_reg_n_5_[2] ,\out_w_0_mid2_reg_1226_reg_n_5_[1] }),
        .O({add_ln34_9_fu_852_p2[4:2],\NLW_add_ln34_9_reg_1426_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_9_reg_1426[4]_i_2_n_5 ,\add_ln34_9_reg_1426[4]_i_3_n_5 ,\add_ln34_9_reg_1426[4]_i_4_n_5 ,\add_ln34_9_reg_1426[4]_i_5_n_5 }));
  FDRE \add_ln34_9_reg_1426_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[5]),
        .Q(add_ln34_9_reg_1426[5]),
        .R(1'b0));
  FDRE \add_ln34_9_reg_1426_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[6]),
        .Q(add_ln34_9_reg_1426[6]),
        .R(1'b0));
  FDRE \add_ln34_9_reg_1426_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[7]),
        .Q(add_ln34_9_reg_1426[7]),
        .R(1'b0));
  FDRE \add_ln34_9_reg_1426_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[8]),
        .Q(add_ln34_9_reg_1426[8]),
        .R(1'b0));
  CARRY4 \add_ln34_9_reg_1426_reg[8]_i_1 
       (.CI(\add_ln34_9_reg_1426_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_9_reg_1426_reg[8]_i_1_n_5 ,\add_ln34_9_reg_1426_reg[8]_i_1_n_6 ,\add_ln34_9_reg_1426_reg[8]_i_1_n_7 ,\add_ln34_9_reg_1426_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_852_p2[8:5]),
        .S(tmp5_2_0_mid2_reg_1308[8:5]));
  FDRE \add_ln34_9_reg_1426_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_14310),
        .D(add_ln34_9_fu_852_p2[9]),
        .Q(add_ln34_9_reg_1426[9]),
        .R(1'b0));
  CARRY4 \add_ln34_9_reg_1426_reg[9]_i_1 
       (.CI(\add_ln34_9_reg_1426_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln34_9_reg_1426_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_9_reg_1426_reg[9]_i_1_O_UNCONNECTED [3:1],add_ln34_9_fu_852_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp5_2_0_mid2_reg_1308[9]}));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1320[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I1(tmp5_0_0_mid2_reg_1267_reg[0]),
        .O(add_ln34_fu_683_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1320[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[4] ),
        .I1(tmp5_0_0_mid2_reg_1267_reg[3]),
        .O(\add_ln34_reg_1320[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1320[4]_i_3 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .I1(tmp5_0_0_mid2_reg_1267_reg[2]),
        .O(\add_ln34_reg_1320[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1320[4]_i_4 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I1(tmp5_0_0_mid2_reg_1267_reg[1]),
        .O(\add_ln34_reg_1320[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1320[4]_i_5 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I1(tmp5_0_0_mid2_reg_1267_reg[0]),
        .O(\add_ln34_reg_1320[4]_i_5_n_5 ));
  FDRE \add_ln34_reg_1320_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .Q(add_ln34_reg_1320[0]),
        .R(1'b0));
  FDRE \add_ln34_reg_1320_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[10]),
        .Q(add_ln34_reg_1320[10]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1320_reg[10]_i_1 
       (.CI(\add_ln34_reg_1320_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_reg_1320_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln34_fu_683_p2[10],\NLW_add_ln34_reg_1320_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_reg_1320_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln34_fu_683_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp5_0_0_mid2_reg_1267_reg[8]}));
  FDRE \add_ln34_reg_1320_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[1]),
        .Q(add_ln34_reg_1320[1]),
        .R(1'b0));
  FDRE \add_ln34_reg_1320_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[2]),
        .Q(add_ln34_reg_1320[2]),
        .R(1'b0));
  FDRE \add_ln34_reg_1320_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[3]),
        .Q(add_ln34_reg_1320[3]),
        .R(1'b0));
  FDRE \add_ln34_reg_1320_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[4]),
        .Q(add_ln34_reg_1320[4]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1320_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_reg_1320_reg[4]_i_1_n_5 ,\add_ln34_reg_1320_reg[4]_i_1_n_6 ,\add_ln34_reg_1320_reg[4]_i_1_n_7 ,\add_ln34_reg_1320_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\out_w_0_mid2_reg_1226_reg_n_5_[4] ,\out_w_0_mid2_reg_1226_reg_n_5_[3] ,\out_w_0_mid2_reg_1226_reg_n_5_[2] ,\out_w_0_mid2_reg_1226_reg_n_5_[1] }),
        .O({add_ln34_fu_683_p2[4:2],\NLW_add_ln34_reg_1320_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_reg_1320[4]_i_2_n_5 ,\add_ln34_reg_1320[4]_i_3_n_5 ,\add_ln34_reg_1320[4]_i_4_n_5 ,\add_ln34_reg_1320[4]_i_5_n_5 }));
  FDRE \add_ln34_reg_1320_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[5]),
        .Q(add_ln34_reg_1320[5]),
        .R(1'b0));
  FDRE \add_ln34_reg_1320_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[6]),
        .Q(add_ln34_reg_1320[6]),
        .R(1'b0));
  FDRE \add_ln34_reg_1320_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[7]),
        .Q(add_ln34_reg_1320[7]),
        .R(1'b0));
  FDRE \add_ln34_reg_1320_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[8]),
        .Q(add_ln34_reg_1320[8]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1320_reg[8]_i_1 
       (.CI(\add_ln34_reg_1320_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_reg_1320_reg[8]_i_1_n_5 ,\add_ln34_reg_1320_reg[8]_i_1_n_6 ,\add_ln34_reg_1320_reg[8]_i_1_n_7 ,\add_ln34_reg_1320_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_683_p2[8:5]),
        .S(tmp5_0_0_mid2_reg_1267_reg[7:4]));
  FDRE \add_ln34_reg_1320_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln34_fu_683_p2[9]),
        .Q(add_ln34_reg_1320[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[11]_i_2 
       (.I0(trunc_ln40_1_fu_898_p4[11]),
        .I1(trunc_ln_fu_889_p4[11]),
        .O(\add_ln40_1_reg_1507[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[11]_i_3 
       (.I0(trunc_ln40_1_fu_898_p4[10]),
        .I1(trunc_ln_fu_889_p4[10]),
        .O(\add_ln40_1_reg_1507[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[11]_i_4 
       (.I0(trunc_ln40_1_fu_898_p4[9]),
        .I1(trunc_ln_fu_889_p4[9]),
        .O(\add_ln40_1_reg_1507[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[11]_i_5 
       (.I0(trunc_ln40_1_fu_898_p4[8]),
        .I1(trunc_ln_fu_889_p4[8]),
        .O(\add_ln40_1_reg_1507[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[15]_i_2 
       (.I0(trunc_ln40_1_fu_898_p4[15]),
        .I1(trunc_ln_fu_889_p4[15]),
        .O(\add_ln40_1_reg_1507[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[15]_i_3 
       (.I0(trunc_ln40_1_fu_898_p4[14]),
        .I1(trunc_ln_fu_889_p4[14]),
        .O(\add_ln40_1_reg_1507[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[15]_i_4 
       (.I0(trunc_ln40_1_fu_898_p4[13]),
        .I1(trunc_ln_fu_889_p4[13]),
        .O(\add_ln40_1_reg_1507[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[15]_i_5 
       (.I0(trunc_ln40_1_fu_898_p4[12]),
        .I1(trunc_ln_fu_889_p4[12]),
        .O(\add_ln40_1_reg_1507[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[3]_i_2 
       (.I0(trunc_ln40_1_fu_898_p4[3]),
        .I1(trunc_ln_fu_889_p4[3]),
        .O(\add_ln40_1_reg_1507[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[3]_i_3 
       (.I0(trunc_ln40_1_fu_898_p4[2]),
        .I1(trunc_ln_fu_889_p4[2]),
        .O(\add_ln40_1_reg_1507[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[3]_i_4 
       (.I0(trunc_ln40_1_fu_898_p4[1]),
        .I1(trunc_ln_fu_889_p4[1]),
        .O(\add_ln40_1_reg_1507[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[3]_i_5 
       (.I0(trunc_ln40_1_fu_898_p4[0]),
        .I1(trunc_ln_fu_889_p4[0]),
        .O(\add_ln40_1_reg_1507[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[7]_i_2 
       (.I0(trunc_ln40_1_fu_898_p4[7]),
        .I1(trunc_ln_fu_889_p4[7]),
        .O(\add_ln40_1_reg_1507[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[7]_i_3 
       (.I0(trunc_ln40_1_fu_898_p4[6]),
        .I1(trunc_ln_fu_889_p4[6]),
        .O(\add_ln40_1_reg_1507[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[7]_i_4 
       (.I0(trunc_ln40_1_fu_898_p4[5]),
        .I1(trunc_ln_fu_889_p4[5]),
        .O(\add_ln40_1_reg_1507[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_1_reg_1507[7]_i_5 
       (.I0(trunc_ln40_1_fu_898_p4[4]),
        .I1(trunc_ln_fu_889_p4[4]),
        .O(\add_ln40_1_reg_1507[7]_i_5_n_5 ));
  FDRE \add_ln40_1_reg_1507_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[0]),
        .Q(add_ln40_1_reg_1507[0]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[10]),
        .Q(add_ln40_1_reg_1507[10]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[11]),
        .Q(add_ln40_1_reg_1507[11]),
        .R(1'b0));
  CARRY4 \add_ln40_1_reg_1507_reg[11]_i_1 
       (.CI(\add_ln40_1_reg_1507_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_1_reg_1507_reg[11]_i_1_n_5 ,\add_ln40_1_reg_1507_reg[11]_i_1_n_6 ,\add_ln40_1_reg_1507_reg[11]_i_1_n_7 ,\add_ln40_1_reg_1507_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln40_1_fu_898_p4[11:8]),
        .O(add_ln40_1_fu_925_p2[11:8]),
        .S({\add_ln40_1_reg_1507[11]_i_2_n_5 ,\add_ln40_1_reg_1507[11]_i_3_n_5 ,\add_ln40_1_reg_1507[11]_i_4_n_5 ,\add_ln40_1_reg_1507[11]_i_5_n_5 }));
  FDRE \add_ln40_1_reg_1507_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[12]),
        .Q(add_ln40_1_reg_1507[12]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[13]),
        .Q(add_ln40_1_reg_1507[13]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[14]),
        .Q(add_ln40_1_reg_1507[14]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[15]),
        .Q(add_ln40_1_reg_1507[15]),
        .R(1'b0));
  CARRY4 \add_ln40_1_reg_1507_reg[15]_i_1 
       (.CI(\add_ln40_1_reg_1507_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_1_reg_1507_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln40_1_reg_1507_reg[15]_i_1_n_6 ,\add_ln40_1_reg_1507_reg[15]_i_1_n_7 ,\add_ln40_1_reg_1507_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln40_1_fu_898_p4[14:12]}),
        .O(add_ln40_1_fu_925_p2[15:12]),
        .S({\add_ln40_1_reg_1507[15]_i_2_n_5 ,\add_ln40_1_reg_1507[15]_i_3_n_5 ,\add_ln40_1_reg_1507[15]_i_4_n_5 ,\add_ln40_1_reg_1507[15]_i_5_n_5 }));
  FDRE \add_ln40_1_reg_1507_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[1]),
        .Q(add_ln40_1_reg_1507[1]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[2]),
        .Q(add_ln40_1_reg_1507[2]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[3]),
        .Q(add_ln40_1_reg_1507[3]),
        .R(1'b0));
  CARRY4 \add_ln40_1_reg_1507_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_1_reg_1507_reg[3]_i_1_n_5 ,\add_ln40_1_reg_1507_reg[3]_i_1_n_6 ,\add_ln40_1_reg_1507_reg[3]_i_1_n_7 ,\add_ln40_1_reg_1507_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln40_1_fu_898_p4[3:0]),
        .O(add_ln40_1_fu_925_p2[3:0]),
        .S({\add_ln40_1_reg_1507[3]_i_2_n_5 ,\add_ln40_1_reg_1507[3]_i_3_n_5 ,\add_ln40_1_reg_1507[3]_i_4_n_5 ,\add_ln40_1_reg_1507[3]_i_5_n_5 }));
  FDRE \add_ln40_1_reg_1507_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[4]),
        .Q(add_ln40_1_reg_1507[4]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[5]),
        .Q(add_ln40_1_reg_1507[5]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[6]),
        .Q(add_ln40_1_reg_1507[6]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[7]),
        .Q(add_ln40_1_reg_1507[7]),
        .R(1'b0));
  CARRY4 \add_ln40_1_reg_1507_reg[7]_i_1 
       (.CI(\add_ln40_1_reg_1507_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_1_reg_1507_reg[7]_i_1_n_5 ,\add_ln40_1_reg_1507_reg[7]_i_1_n_6 ,\add_ln40_1_reg_1507_reg[7]_i_1_n_7 ,\add_ln40_1_reg_1507_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln40_1_fu_898_p4[7:4]),
        .O(add_ln40_1_fu_925_p2[7:4]),
        .S({\add_ln40_1_reg_1507[7]_i_2_n_5 ,\add_ln40_1_reg_1507[7]_i_3_n_5 ,\add_ln40_1_reg_1507[7]_i_4_n_5 ,\add_ln40_1_reg_1507[7]_i_5_n_5 }));
  FDRE \add_ln40_1_reg_1507_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[8]),
        .Q(add_ln40_1_reg_1507[8]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1507_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15070),
        .D(add_ln40_1_fu_925_p2[9]),
        .Q(add_ln40_1_reg_1507[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[11]_i_2 
       (.I0(trunc_ln40_2_fu_931_p4[10]),
        .I1(trunc_ln40_3_fu_940_p4[10]),
        .I2(add_ln40_1_reg_1507[10]),
        .O(\add_ln40_3_reg_1522[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[11]_i_3 
       (.I0(trunc_ln40_2_fu_931_p4[9]),
        .I1(trunc_ln40_3_fu_940_p4[9]),
        .I2(add_ln40_1_reg_1507[9]),
        .O(\add_ln40_3_reg_1522[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[11]_i_4 
       (.I0(trunc_ln40_2_fu_931_p4[8]),
        .I1(trunc_ln40_3_fu_940_p4[8]),
        .I2(add_ln40_1_reg_1507[8]),
        .O(\add_ln40_3_reg_1522[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[11]_i_5 
       (.I0(trunc_ln40_2_fu_931_p4[7]),
        .I1(trunc_ln40_3_fu_940_p4[7]),
        .I2(add_ln40_1_reg_1507[7]),
        .O(\add_ln40_3_reg_1522[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[11]_i_6 
       (.I0(trunc_ln40_2_fu_931_p4[11]),
        .I1(trunc_ln40_3_fu_940_p4[11]),
        .I2(add_ln40_1_reg_1507[11]),
        .I3(\add_ln40_3_reg_1522[11]_i_2_n_5 ),
        .O(\add_ln40_3_reg_1522[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[11]_i_7 
       (.I0(trunc_ln40_2_fu_931_p4[10]),
        .I1(trunc_ln40_3_fu_940_p4[10]),
        .I2(add_ln40_1_reg_1507[10]),
        .I3(\add_ln40_3_reg_1522[11]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1522[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[11]_i_8 
       (.I0(trunc_ln40_2_fu_931_p4[9]),
        .I1(trunc_ln40_3_fu_940_p4[9]),
        .I2(add_ln40_1_reg_1507[9]),
        .I3(\add_ln40_3_reg_1522[11]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1522[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[11]_i_9 
       (.I0(trunc_ln40_2_fu_931_p4[8]),
        .I1(trunc_ln40_3_fu_940_p4[8]),
        .I2(add_ln40_1_reg_1507[8]),
        .I3(\add_ln40_3_reg_1522[11]_i_5_n_5 ),
        .O(\add_ln40_3_reg_1522[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[15]_i_2 
       (.I0(trunc_ln40_2_fu_931_p4[13]),
        .I1(trunc_ln40_3_fu_940_p4[13]),
        .I2(add_ln40_1_reg_1507[13]),
        .O(\add_ln40_3_reg_1522[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[15]_i_3 
       (.I0(trunc_ln40_2_fu_931_p4[12]),
        .I1(trunc_ln40_3_fu_940_p4[12]),
        .I2(add_ln40_1_reg_1507[12]),
        .O(\add_ln40_3_reg_1522[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[15]_i_4 
       (.I0(trunc_ln40_2_fu_931_p4[11]),
        .I1(trunc_ln40_3_fu_940_p4[11]),
        .I2(add_ln40_1_reg_1507[11]),
        .O(\add_ln40_3_reg_1522[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_3_reg_1522[15]_i_5 
       (.I0(add_ln40_1_reg_1507[14]),
        .I1(trunc_ln40_3_fu_940_p4[14]),
        .I2(trunc_ln40_2_fu_931_p4[14]),
        .I3(trunc_ln40_3_fu_940_p4[15]),
        .I4(trunc_ln40_2_fu_931_p4[15]),
        .I5(add_ln40_1_reg_1507[15]),
        .O(\add_ln40_3_reg_1522[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[15]_i_6 
       (.I0(\add_ln40_3_reg_1522[15]_i_2_n_5 ),
        .I1(trunc_ln40_3_fu_940_p4[14]),
        .I2(trunc_ln40_2_fu_931_p4[14]),
        .I3(add_ln40_1_reg_1507[14]),
        .O(\add_ln40_3_reg_1522[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[15]_i_7 
       (.I0(trunc_ln40_2_fu_931_p4[13]),
        .I1(trunc_ln40_3_fu_940_p4[13]),
        .I2(add_ln40_1_reg_1507[13]),
        .I3(\add_ln40_3_reg_1522[15]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1522[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[15]_i_8 
       (.I0(trunc_ln40_2_fu_931_p4[12]),
        .I1(trunc_ln40_3_fu_940_p4[12]),
        .I2(add_ln40_1_reg_1507[12]),
        .I3(\add_ln40_3_reg_1522[15]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1522[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[3]_i_2 
       (.I0(trunc_ln40_2_fu_931_p4[2]),
        .I1(trunc_ln40_3_fu_940_p4[2]),
        .I2(add_ln40_1_reg_1507[2]),
        .O(\add_ln40_3_reg_1522[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[3]_i_3 
       (.I0(trunc_ln40_2_fu_931_p4[1]),
        .I1(trunc_ln40_3_fu_940_p4[1]),
        .I2(add_ln40_1_reg_1507[1]),
        .O(\add_ln40_3_reg_1522[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[3]_i_4 
       (.I0(trunc_ln40_2_fu_931_p4[0]),
        .I1(trunc_ln40_3_fu_940_p4[0]),
        .I2(add_ln40_1_reg_1507[0]),
        .O(\add_ln40_3_reg_1522[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[3]_i_5 
       (.I0(trunc_ln40_2_fu_931_p4[3]),
        .I1(trunc_ln40_3_fu_940_p4[3]),
        .I2(add_ln40_1_reg_1507[3]),
        .I3(\add_ln40_3_reg_1522[3]_i_2_n_5 ),
        .O(\add_ln40_3_reg_1522[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[3]_i_6 
       (.I0(trunc_ln40_2_fu_931_p4[2]),
        .I1(trunc_ln40_3_fu_940_p4[2]),
        .I2(add_ln40_1_reg_1507[2]),
        .I3(\add_ln40_3_reg_1522[3]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1522[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[3]_i_7 
       (.I0(trunc_ln40_2_fu_931_p4[1]),
        .I1(trunc_ln40_3_fu_940_p4[1]),
        .I2(add_ln40_1_reg_1507[1]),
        .I3(\add_ln40_3_reg_1522[3]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1522[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_3_reg_1522[3]_i_8 
       (.I0(trunc_ln40_2_fu_931_p4[0]),
        .I1(trunc_ln40_3_fu_940_p4[0]),
        .I2(add_ln40_1_reg_1507[0]),
        .O(\add_ln40_3_reg_1522[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[7]_i_2 
       (.I0(trunc_ln40_2_fu_931_p4[6]),
        .I1(trunc_ln40_3_fu_940_p4[6]),
        .I2(add_ln40_1_reg_1507[6]),
        .O(\add_ln40_3_reg_1522[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[7]_i_3 
       (.I0(trunc_ln40_2_fu_931_p4[5]),
        .I1(trunc_ln40_3_fu_940_p4[5]),
        .I2(add_ln40_1_reg_1507[5]),
        .O(\add_ln40_3_reg_1522[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[7]_i_4 
       (.I0(trunc_ln40_2_fu_931_p4[4]),
        .I1(trunc_ln40_3_fu_940_p4[4]),
        .I2(add_ln40_1_reg_1507[4]),
        .O(\add_ln40_3_reg_1522[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1522[7]_i_5 
       (.I0(trunc_ln40_2_fu_931_p4[3]),
        .I1(trunc_ln40_3_fu_940_p4[3]),
        .I2(add_ln40_1_reg_1507[3]),
        .O(\add_ln40_3_reg_1522[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[7]_i_6 
       (.I0(trunc_ln40_2_fu_931_p4[7]),
        .I1(trunc_ln40_3_fu_940_p4[7]),
        .I2(add_ln40_1_reg_1507[7]),
        .I3(\add_ln40_3_reg_1522[7]_i_2_n_5 ),
        .O(\add_ln40_3_reg_1522[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[7]_i_7 
       (.I0(trunc_ln40_2_fu_931_p4[6]),
        .I1(trunc_ln40_3_fu_940_p4[6]),
        .I2(add_ln40_1_reg_1507[6]),
        .I3(\add_ln40_3_reg_1522[7]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1522[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[7]_i_8 
       (.I0(trunc_ln40_2_fu_931_p4[5]),
        .I1(trunc_ln40_3_fu_940_p4[5]),
        .I2(add_ln40_1_reg_1507[5]),
        .I3(\add_ln40_3_reg_1522[7]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1522[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1522[7]_i_9 
       (.I0(trunc_ln40_2_fu_931_p4[4]),
        .I1(trunc_ln40_3_fu_940_p4[4]),
        .I2(add_ln40_1_reg_1507[4]),
        .I3(\add_ln40_3_reg_1522[7]_i_5_n_5 ),
        .O(\add_ln40_3_reg_1522[7]_i_9_n_5 ));
  FDRE \add_ln40_3_reg_1522_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[0]),
        .Q(add_ln40_3_reg_1522[0]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[10]),
        .Q(add_ln40_3_reg_1522[10]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[11]),
        .Q(add_ln40_3_reg_1522[11]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1522_reg[11]_i_1 
       (.CI(\add_ln40_3_reg_1522_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_3_reg_1522_reg[11]_i_1_n_5 ,\add_ln40_3_reg_1522_reg[11]_i_1_n_6 ,\add_ln40_3_reg_1522_reg[11]_i_1_n_7 ,\add_ln40_3_reg_1522_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_3_reg_1522[11]_i_2_n_5 ,\add_ln40_3_reg_1522[11]_i_3_n_5 ,\add_ln40_3_reg_1522[11]_i_4_n_5 ,\add_ln40_3_reg_1522[11]_i_5_n_5 }),
        .O(add_ln40_3_fu_963_p2[11:8]),
        .S({\add_ln40_3_reg_1522[11]_i_6_n_5 ,\add_ln40_3_reg_1522[11]_i_7_n_5 ,\add_ln40_3_reg_1522[11]_i_8_n_5 ,\add_ln40_3_reg_1522[11]_i_9_n_5 }));
  FDRE \add_ln40_3_reg_1522_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[12]),
        .Q(add_ln40_3_reg_1522[12]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[13]),
        .Q(add_ln40_3_reg_1522[13]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[14]),
        .Q(add_ln40_3_reg_1522[14]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[15]),
        .Q(add_ln40_3_reg_1522[15]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1522_reg[15]_i_1 
       (.CI(\add_ln40_3_reg_1522_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_3_reg_1522_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln40_3_reg_1522_reg[15]_i_1_n_6 ,\add_ln40_3_reg_1522_reg[15]_i_1_n_7 ,\add_ln40_3_reg_1522_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_3_reg_1522[15]_i_2_n_5 ,\add_ln40_3_reg_1522[15]_i_3_n_5 ,\add_ln40_3_reg_1522[15]_i_4_n_5 }),
        .O(add_ln40_3_fu_963_p2[15:12]),
        .S({\add_ln40_3_reg_1522[15]_i_5_n_5 ,\add_ln40_3_reg_1522[15]_i_6_n_5 ,\add_ln40_3_reg_1522[15]_i_7_n_5 ,\add_ln40_3_reg_1522[15]_i_8_n_5 }));
  FDRE \add_ln40_3_reg_1522_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[1]),
        .Q(add_ln40_3_reg_1522[1]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[2]),
        .Q(add_ln40_3_reg_1522[2]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[3]),
        .Q(add_ln40_3_reg_1522[3]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1522_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_3_reg_1522_reg[3]_i_1_n_5 ,\add_ln40_3_reg_1522_reg[3]_i_1_n_6 ,\add_ln40_3_reg_1522_reg[3]_i_1_n_7 ,\add_ln40_3_reg_1522_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_3_reg_1522[3]_i_2_n_5 ,\add_ln40_3_reg_1522[3]_i_3_n_5 ,\add_ln40_3_reg_1522[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_3_fu_963_p2[3:0]),
        .S({\add_ln40_3_reg_1522[3]_i_5_n_5 ,\add_ln40_3_reg_1522[3]_i_6_n_5 ,\add_ln40_3_reg_1522[3]_i_7_n_5 ,\add_ln40_3_reg_1522[3]_i_8_n_5 }));
  FDRE \add_ln40_3_reg_1522_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[4]),
        .Q(add_ln40_3_reg_1522[4]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[5]),
        .Q(add_ln40_3_reg_1522[5]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[6]),
        .Q(add_ln40_3_reg_1522[6]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[7]),
        .Q(add_ln40_3_reg_1522[7]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1522_reg[7]_i_1 
       (.CI(\add_ln40_3_reg_1522_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_3_reg_1522_reg[7]_i_1_n_5 ,\add_ln40_3_reg_1522_reg[7]_i_1_n_6 ,\add_ln40_3_reg_1522_reg[7]_i_1_n_7 ,\add_ln40_3_reg_1522_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_3_reg_1522[7]_i_2_n_5 ,\add_ln40_3_reg_1522[7]_i_3_n_5 ,\add_ln40_3_reg_1522[7]_i_4_n_5 ,\add_ln40_3_reg_1522[7]_i_5_n_5 }),
        .O(add_ln40_3_fu_963_p2[7:4]),
        .S({\add_ln40_3_reg_1522[7]_i_6_n_5 ,\add_ln40_3_reg_1522[7]_i_7_n_5 ,\add_ln40_3_reg_1522[7]_i_8_n_5 ,\add_ln40_3_reg_1522[7]_i_9_n_5 }));
  FDRE \add_ln40_3_reg_1522_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[8]),
        .Q(add_ln40_3_reg_1522[8]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1522_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15220),
        .D(add_ln40_3_fu_963_p2[9]),
        .Q(add_ln40_3_reg_1522[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[11]_i_2 
       (.I0(trunc_ln40_5_fu_977_p4[11]),
        .I1(trunc_ln40_4_fu_968_p4[11]),
        .O(\add_ln40_4_reg_1537[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[11]_i_3 
       (.I0(trunc_ln40_5_fu_977_p4[10]),
        .I1(trunc_ln40_4_fu_968_p4[10]),
        .O(\add_ln40_4_reg_1537[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[11]_i_4 
       (.I0(trunc_ln40_5_fu_977_p4[9]),
        .I1(trunc_ln40_4_fu_968_p4[9]),
        .O(\add_ln40_4_reg_1537[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[11]_i_5 
       (.I0(trunc_ln40_5_fu_977_p4[8]),
        .I1(trunc_ln40_4_fu_968_p4[8]),
        .O(\add_ln40_4_reg_1537[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[15]_i_2 
       (.I0(trunc_ln40_5_fu_977_p4[15]),
        .I1(trunc_ln40_4_fu_968_p4[15]),
        .O(\add_ln40_4_reg_1537[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[15]_i_3 
       (.I0(trunc_ln40_5_fu_977_p4[14]),
        .I1(trunc_ln40_4_fu_968_p4[14]),
        .O(\add_ln40_4_reg_1537[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[15]_i_4 
       (.I0(trunc_ln40_5_fu_977_p4[13]),
        .I1(trunc_ln40_4_fu_968_p4[13]),
        .O(\add_ln40_4_reg_1537[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[15]_i_5 
       (.I0(trunc_ln40_5_fu_977_p4[12]),
        .I1(trunc_ln40_4_fu_968_p4[12]),
        .O(\add_ln40_4_reg_1537[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[3]_i_2 
       (.I0(trunc_ln40_5_fu_977_p4[3]),
        .I1(trunc_ln40_4_fu_968_p4[3]),
        .O(\add_ln40_4_reg_1537[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[3]_i_3 
       (.I0(trunc_ln40_5_fu_977_p4[2]),
        .I1(trunc_ln40_4_fu_968_p4[2]),
        .O(\add_ln40_4_reg_1537[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[3]_i_4 
       (.I0(trunc_ln40_5_fu_977_p4[1]),
        .I1(trunc_ln40_4_fu_968_p4[1]),
        .O(\add_ln40_4_reg_1537[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[3]_i_5 
       (.I0(trunc_ln40_5_fu_977_p4[0]),
        .I1(trunc_ln40_4_fu_968_p4[0]),
        .O(\add_ln40_4_reg_1537[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[7]_i_2 
       (.I0(trunc_ln40_5_fu_977_p4[7]),
        .I1(trunc_ln40_4_fu_968_p4[7]),
        .O(\add_ln40_4_reg_1537[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[7]_i_3 
       (.I0(trunc_ln40_5_fu_977_p4[6]),
        .I1(trunc_ln40_4_fu_968_p4[6]),
        .O(\add_ln40_4_reg_1537[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[7]_i_4 
       (.I0(trunc_ln40_5_fu_977_p4[5]),
        .I1(trunc_ln40_4_fu_968_p4[5]),
        .O(\add_ln40_4_reg_1537[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1537[7]_i_5 
       (.I0(trunc_ln40_5_fu_977_p4[4]),
        .I1(trunc_ln40_4_fu_968_p4[4]),
        .O(\add_ln40_4_reg_1537[7]_i_5_n_5 ));
  FDRE \add_ln40_4_reg_1537_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[0]),
        .Q(add_ln40_4_reg_1537[0]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[10]),
        .Q(add_ln40_4_reg_1537[10]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[11]),
        .Q(add_ln40_4_reg_1537[11]),
        .R(1'b0));
  CARRY4 \add_ln40_4_reg_1537_reg[11]_i_1 
       (.CI(\add_ln40_4_reg_1537_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_4_reg_1537_reg[11]_i_1_n_5 ,\add_ln40_4_reg_1537_reg[11]_i_1_n_6 ,\add_ln40_4_reg_1537_reg[11]_i_1_n_7 ,\add_ln40_4_reg_1537_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln40_5_fu_977_p4[11:8]),
        .O(add_ln40_4_fu_994_p2[11:8]),
        .S({\add_ln40_4_reg_1537[11]_i_2_n_5 ,\add_ln40_4_reg_1537[11]_i_3_n_5 ,\add_ln40_4_reg_1537[11]_i_4_n_5 ,\add_ln40_4_reg_1537[11]_i_5_n_5 }));
  FDRE \add_ln40_4_reg_1537_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[12]),
        .Q(add_ln40_4_reg_1537[12]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[13]),
        .Q(add_ln40_4_reg_1537[13]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[14]),
        .Q(add_ln40_4_reg_1537[14]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[15]),
        .Q(add_ln40_4_reg_1537[15]),
        .R(1'b0));
  CARRY4 \add_ln40_4_reg_1537_reg[15]_i_1 
       (.CI(\add_ln40_4_reg_1537_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_4_reg_1537_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln40_4_reg_1537_reg[15]_i_1_n_6 ,\add_ln40_4_reg_1537_reg[15]_i_1_n_7 ,\add_ln40_4_reg_1537_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln40_5_fu_977_p4[14:12]}),
        .O(add_ln40_4_fu_994_p2[15:12]),
        .S({\add_ln40_4_reg_1537[15]_i_2_n_5 ,\add_ln40_4_reg_1537[15]_i_3_n_5 ,\add_ln40_4_reg_1537[15]_i_4_n_5 ,\add_ln40_4_reg_1537[15]_i_5_n_5 }));
  FDRE \add_ln40_4_reg_1537_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[1]),
        .Q(add_ln40_4_reg_1537[1]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[2]),
        .Q(add_ln40_4_reg_1537[2]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[3]),
        .Q(add_ln40_4_reg_1537[3]),
        .R(1'b0));
  CARRY4 \add_ln40_4_reg_1537_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_4_reg_1537_reg[3]_i_1_n_5 ,\add_ln40_4_reg_1537_reg[3]_i_1_n_6 ,\add_ln40_4_reg_1537_reg[3]_i_1_n_7 ,\add_ln40_4_reg_1537_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln40_5_fu_977_p4[3:0]),
        .O(add_ln40_4_fu_994_p2[3:0]),
        .S({\add_ln40_4_reg_1537[3]_i_2_n_5 ,\add_ln40_4_reg_1537[3]_i_3_n_5 ,\add_ln40_4_reg_1537[3]_i_4_n_5 ,\add_ln40_4_reg_1537[3]_i_5_n_5 }));
  FDRE \add_ln40_4_reg_1537_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[4]),
        .Q(add_ln40_4_reg_1537[4]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[5]),
        .Q(add_ln40_4_reg_1537[5]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[6]),
        .Q(add_ln40_4_reg_1537[6]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[7]),
        .Q(add_ln40_4_reg_1537[7]),
        .R(1'b0));
  CARRY4 \add_ln40_4_reg_1537_reg[7]_i_1 
       (.CI(\add_ln40_4_reg_1537_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_4_reg_1537_reg[7]_i_1_n_5 ,\add_ln40_4_reg_1537_reg[7]_i_1_n_6 ,\add_ln40_4_reg_1537_reg[7]_i_1_n_7 ,\add_ln40_4_reg_1537_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln40_5_fu_977_p4[7:4]),
        .O(add_ln40_4_fu_994_p2[7:4]),
        .S({\add_ln40_4_reg_1537[7]_i_2_n_5 ,\add_ln40_4_reg_1537[7]_i_3_n_5 ,\add_ln40_4_reg_1537[7]_i_4_n_5 ,\add_ln40_4_reg_1537[7]_i_5_n_5 }));
  FDRE \add_ln40_4_reg_1537_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[8]),
        .Q(add_ln40_4_reg_1537[8]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1537_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15370),
        .D(add_ln40_4_fu_994_p2[9]),
        .Q(add_ln40_4_reg_1537[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[11]_i_2 
       (.I0(trunc_ln40_7_reg_1547[10]),
        .I1(trunc_ln40_8_fu_1022_p4[10]),
        .I2(trunc_ln40_6_reg_1542[10]),
        .O(\add_ln40_6_reg_1557[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[11]_i_3 
       (.I0(trunc_ln40_7_reg_1547[9]),
        .I1(trunc_ln40_8_fu_1022_p4[9]),
        .I2(trunc_ln40_6_reg_1542[9]),
        .O(\add_ln40_6_reg_1557[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[11]_i_4 
       (.I0(trunc_ln40_7_reg_1547[8]),
        .I1(trunc_ln40_8_fu_1022_p4[8]),
        .I2(trunc_ln40_6_reg_1542[8]),
        .O(\add_ln40_6_reg_1557[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[11]_i_5 
       (.I0(trunc_ln40_7_reg_1547[7]),
        .I1(trunc_ln40_8_fu_1022_p4[7]),
        .I2(trunc_ln40_6_reg_1542[7]),
        .O(\add_ln40_6_reg_1557[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[11]_i_6 
       (.I0(trunc_ln40_7_reg_1547[11]),
        .I1(trunc_ln40_8_fu_1022_p4[11]),
        .I2(trunc_ln40_6_reg_1542[11]),
        .I3(\add_ln40_6_reg_1557[11]_i_2_n_5 ),
        .O(\add_ln40_6_reg_1557[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[11]_i_7 
       (.I0(trunc_ln40_7_reg_1547[10]),
        .I1(trunc_ln40_8_fu_1022_p4[10]),
        .I2(trunc_ln40_6_reg_1542[10]),
        .I3(\add_ln40_6_reg_1557[11]_i_3_n_5 ),
        .O(\add_ln40_6_reg_1557[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[11]_i_8 
       (.I0(trunc_ln40_7_reg_1547[9]),
        .I1(trunc_ln40_8_fu_1022_p4[9]),
        .I2(trunc_ln40_6_reg_1542[9]),
        .I3(\add_ln40_6_reg_1557[11]_i_4_n_5 ),
        .O(\add_ln40_6_reg_1557[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[11]_i_9 
       (.I0(trunc_ln40_7_reg_1547[8]),
        .I1(trunc_ln40_8_fu_1022_p4[8]),
        .I2(trunc_ln40_6_reg_1542[8]),
        .I3(\add_ln40_6_reg_1557[11]_i_5_n_5 ),
        .O(\add_ln40_6_reg_1557[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_6_reg_1557[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln40_6_reg_15570));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[15]_i_3 
       (.I0(trunc_ln40_7_reg_1547[13]),
        .I1(trunc_ln40_8_fu_1022_p4[13]),
        .I2(trunc_ln40_6_reg_1542[13]),
        .O(\add_ln40_6_reg_1557[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[15]_i_4 
       (.I0(trunc_ln40_7_reg_1547[12]),
        .I1(trunc_ln40_8_fu_1022_p4[12]),
        .I2(trunc_ln40_6_reg_1542[12]),
        .O(\add_ln40_6_reg_1557[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[15]_i_5 
       (.I0(trunc_ln40_7_reg_1547[11]),
        .I1(trunc_ln40_8_fu_1022_p4[11]),
        .I2(trunc_ln40_6_reg_1542[11]),
        .O(\add_ln40_6_reg_1557[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_6_reg_1557[15]_i_6 
       (.I0(trunc_ln40_6_reg_1542[14]),
        .I1(trunc_ln40_8_fu_1022_p4[14]),
        .I2(trunc_ln40_7_reg_1547[14]),
        .I3(trunc_ln40_8_fu_1022_p4[15]),
        .I4(trunc_ln40_7_reg_1547[15]),
        .I5(trunc_ln40_6_reg_1542[15]),
        .O(\add_ln40_6_reg_1557[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[15]_i_7 
       (.I0(\add_ln40_6_reg_1557[15]_i_3_n_5 ),
        .I1(trunc_ln40_8_fu_1022_p4[14]),
        .I2(trunc_ln40_7_reg_1547[14]),
        .I3(trunc_ln40_6_reg_1542[14]),
        .O(\add_ln40_6_reg_1557[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[15]_i_8 
       (.I0(trunc_ln40_7_reg_1547[13]),
        .I1(trunc_ln40_8_fu_1022_p4[13]),
        .I2(trunc_ln40_6_reg_1542[13]),
        .I3(\add_ln40_6_reg_1557[15]_i_4_n_5 ),
        .O(\add_ln40_6_reg_1557[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[15]_i_9 
       (.I0(trunc_ln40_7_reg_1547[12]),
        .I1(trunc_ln40_8_fu_1022_p4[12]),
        .I2(trunc_ln40_6_reg_1542[12]),
        .I3(\add_ln40_6_reg_1557[15]_i_5_n_5 ),
        .O(\add_ln40_6_reg_1557[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[3]_i_2 
       (.I0(trunc_ln40_7_reg_1547[2]),
        .I1(trunc_ln40_8_fu_1022_p4[2]),
        .I2(trunc_ln40_6_reg_1542[2]),
        .O(\add_ln40_6_reg_1557[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[3]_i_3 
       (.I0(trunc_ln40_7_reg_1547[1]),
        .I1(trunc_ln40_8_fu_1022_p4[1]),
        .I2(trunc_ln40_6_reg_1542[1]),
        .O(\add_ln40_6_reg_1557[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[3]_i_4 
       (.I0(trunc_ln40_7_reg_1547[0]),
        .I1(trunc_ln40_8_fu_1022_p4[0]),
        .I2(trunc_ln40_6_reg_1542[0]),
        .O(\add_ln40_6_reg_1557[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[3]_i_5 
       (.I0(trunc_ln40_7_reg_1547[3]),
        .I1(trunc_ln40_8_fu_1022_p4[3]),
        .I2(trunc_ln40_6_reg_1542[3]),
        .I3(\add_ln40_6_reg_1557[3]_i_2_n_5 ),
        .O(\add_ln40_6_reg_1557[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[3]_i_6 
       (.I0(trunc_ln40_7_reg_1547[2]),
        .I1(trunc_ln40_8_fu_1022_p4[2]),
        .I2(trunc_ln40_6_reg_1542[2]),
        .I3(\add_ln40_6_reg_1557[3]_i_3_n_5 ),
        .O(\add_ln40_6_reg_1557[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[3]_i_7 
       (.I0(trunc_ln40_7_reg_1547[1]),
        .I1(trunc_ln40_8_fu_1022_p4[1]),
        .I2(trunc_ln40_6_reg_1542[1]),
        .I3(\add_ln40_6_reg_1557[3]_i_4_n_5 ),
        .O(\add_ln40_6_reg_1557[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_6_reg_1557[3]_i_8 
       (.I0(trunc_ln40_7_reg_1547[0]),
        .I1(trunc_ln40_8_fu_1022_p4[0]),
        .I2(trunc_ln40_6_reg_1542[0]),
        .O(\add_ln40_6_reg_1557[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[7]_i_2 
       (.I0(trunc_ln40_7_reg_1547[6]),
        .I1(trunc_ln40_8_fu_1022_p4[6]),
        .I2(trunc_ln40_6_reg_1542[6]),
        .O(\add_ln40_6_reg_1557[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[7]_i_3 
       (.I0(trunc_ln40_7_reg_1547[5]),
        .I1(trunc_ln40_8_fu_1022_p4[5]),
        .I2(trunc_ln40_6_reg_1542[5]),
        .O(\add_ln40_6_reg_1557[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[7]_i_4 
       (.I0(trunc_ln40_7_reg_1547[4]),
        .I1(trunc_ln40_8_fu_1022_p4[4]),
        .I2(trunc_ln40_6_reg_1542[4]),
        .O(\add_ln40_6_reg_1557[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_6_reg_1557[7]_i_5 
       (.I0(trunc_ln40_7_reg_1547[3]),
        .I1(trunc_ln40_8_fu_1022_p4[3]),
        .I2(trunc_ln40_6_reg_1542[3]),
        .O(\add_ln40_6_reg_1557[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[7]_i_6 
       (.I0(trunc_ln40_7_reg_1547[7]),
        .I1(trunc_ln40_8_fu_1022_p4[7]),
        .I2(trunc_ln40_6_reg_1542[7]),
        .I3(\add_ln40_6_reg_1557[7]_i_2_n_5 ),
        .O(\add_ln40_6_reg_1557[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[7]_i_7 
       (.I0(trunc_ln40_7_reg_1547[6]),
        .I1(trunc_ln40_8_fu_1022_p4[6]),
        .I2(trunc_ln40_6_reg_1542[6]),
        .I3(\add_ln40_6_reg_1557[7]_i_3_n_5 ),
        .O(\add_ln40_6_reg_1557[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[7]_i_8 
       (.I0(trunc_ln40_7_reg_1547[5]),
        .I1(trunc_ln40_8_fu_1022_p4[5]),
        .I2(trunc_ln40_6_reg_1542[5]),
        .I3(\add_ln40_6_reg_1557[7]_i_4_n_5 ),
        .O(\add_ln40_6_reg_1557[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_6_reg_1557[7]_i_9 
       (.I0(trunc_ln40_7_reg_1547[4]),
        .I1(trunc_ln40_8_fu_1022_p4[4]),
        .I2(trunc_ln40_6_reg_1542[4]),
        .I3(\add_ln40_6_reg_1557[7]_i_5_n_5 ),
        .O(\add_ln40_6_reg_1557[7]_i_9_n_5 ));
  FDRE \add_ln40_6_reg_1557_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[0]),
        .Q(add_ln40_6_reg_1557[0]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[10]),
        .Q(add_ln40_6_reg_1557[10]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[11]),
        .Q(add_ln40_6_reg_1557[11]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_1557_reg[11]_i_1 
       (.CI(\add_ln40_6_reg_1557_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_6_reg_1557_reg[11]_i_1_n_5 ,\add_ln40_6_reg_1557_reg[11]_i_1_n_6 ,\add_ln40_6_reg_1557_reg[11]_i_1_n_7 ,\add_ln40_6_reg_1557_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_6_reg_1557[11]_i_2_n_5 ,\add_ln40_6_reg_1557[11]_i_3_n_5 ,\add_ln40_6_reg_1557[11]_i_4_n_5 ,\add_ln40_6_reg_1557[11]_i_5_n_5 }),
        .O(add_ln40_6_fu_1036_p2[11:8]),
        .S({\add_ln40_6_reg_1557[11]_i_6_n_5 ,\add_ln40_6_reg_1557[11]_i_7_n_5 ,\add_ln40_6_reg_1557[11]_i_8_n_5 ,\add_ln40_6_reg_1557[11]_i_9_n_5 }));
  FDRE \add_ln40_6_reg_1557_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[12]),
        .Q(add_ln40_6_reg_1557[12]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[13]),
        .Q(add_ln40_6_reg_1557[13]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[14]),
        .Q(add_ln40_6_reg_1557[14]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[15]),
        .Q(add_ln40_6_reg_1557[15]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_1557_reg[15]_i_2 
       (.CI(\add_ln40_6_reg_1557_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_6_reg_1557_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln40_6_reg_1557_reg[15]_i_2_n_6 ,\add_ln40_6_reg_1557_reg[15]_i_2_n_7 ,\add_ln40_6_reg_1557_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_6_reg_1557[15]_i_3_n_5 ,\add_ln40_6_reg_1557[15]_i_4_n_5 ,\add_ln40_6_reg_1557[15]_i_5_n_5 }),
        .O(add_ln40_6_fu_1036_p2[15:12]),
        .S({\add_ln40_6_reg_1557[15]_i_6_n_5 ,\add_ln40_6_reg_1557[15]_i_7_n_5 ,\add_ln40_6_reg_1557[15]_i_8_n_5 ,\add_ln40_6_reg_1557[15]_i_9_n_5 }));
  FDRE \add_ln40_6_reg_1557_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[1]),
        .Q(add_ln40_6_reg_1557[1]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[2]),
        .Q(add_ln40_6_reg_1557[2]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[3]),
        .Q(add_ln40_6_reg_1557[3]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_1557_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_6_reg_1557_reg[3]_i_1_n_5 ,\add_ln40_6_reg_1557_reg[3]_i_1_n_6 ,\add_ln40_6_reg_1557_reg[3]_i_1_n_7 ,\add_ln40_6_reg_1557_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_6_reg_1557[3]_i_2_n_5 ,\add_ln40_6_reg_1557[3]_i_3_n_5 ,\add_ln40_6_reg_1557[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_6_fu_1036_p2[3:0]),
        .S({\add_ln40_6_reg_1557[3]_i_5_n_5 ,\add_ln40_6_reg_1557[3]_i_6_n_5 ,\add_ln40_6_reg_1557[3]_i_7_n_5 ,\add_ln40_6_reg_1557[3]_i_8_n_5 }));
  FDRE \add_ln40_6_reg_1557_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[4]),
        .Q(add_ln40_6_reg_1557[4]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[5]),
        .Q(add_ln40_6_reg_1557[5]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[6]),
        .Q(add_ln40_6_reg_1557[6]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[7]),
        .Q(add_ln40_6_reg_1557[7]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_1557_reg[7]_i_1 
       (.CI(\add_ln40_6_reg_1557_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_6_reg_1557_reg[7]_i_1_n_5 ,\add_ln40_6_reg_1557_reg[7]_i_1_n_6 ,\add_ln40_6_reg_1557_reg[7]_i_1_n_7 ,\add_ln40_6_reg_1557_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_6_reg_1557[7]_i_2_n_5 ,\add_ln40_6_reg_1557[7]_i_3_n_5 ,\add_ln40_6_reg_1557[7]_i_4_n_5 ,\add_ln40_6_reg_1557[7]_i_5_n_5 }),
        .O(add_ln40_6_fu_1036_p2[7:4]),
        .S({\add_ln40_6_reg_1557[7]_i_6_n_5 ,\add_ln40_6_reg_1557[7]_i_7_n_5 ,\add_ln40_6_reg_1557[7]_i_8_n_5 ,\add_ln40_6_reg_1557[7]_i_9_n_5 }));
  FDRE \add_ln40_6_reg_1557_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[8]),
        .Q(add_ln40_6_reg_1557[8]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1557_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_6_reg_15570),
        .D(add_ln40_6_fu_1036_p2[9]),
        .Q(add_ln40_6_reg_1557[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[11]_i_2 
       (.I0(add_ln40_6_reg_1557[10]),
        .I1(add_ln40_4_reg_1537[10]),
        .I2(add_ln40_3_reg_1522[10]),
        .O(\add_ln40_8_reg_1562[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[11]_i_3 
       (.I0(add_ln40_6_reg_1557[9]),
        .I1(add_ln40_4_reg_1537[9]),
        .I2(add_ln40_3_reg_1522[9]),
        .O(\add_ln40_8_reg_1562[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[11]_i_4 
       (.I0(add_ln40_6_reg_1557[8]),
        .I1(add_ln40_4_reg_1537[8]),
        .I2(add_ln40_3_reg_1522[8]),
        .O(\add_ln40_8_reg_1562[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[11]_i_5 
       (.I0(add_ln40_6_reg_1557[7]),
        .I1(add_ln40_4_reg_1537[7]),
        .I2(add_ln40_3_reg_1522[7]),
        .O(\add_ln40_8_reg_1562[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[11]_i_6 
       (.I0(add_ln40_6_reg_1557[11]),
        .I1(add_ln40_4_reg_1537[11]),
        .I2(add_ln40_3_reg_1522[11]),
        .I3(\add_ln40_8_reg_1562[11]_i_2_n_5 ),
        .O(\add_ln40_8_reg_1562[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[11]_i_7 
       (.I0(add_ln40_6_reg_1557[10]),
        .I1(add_ln40_4_reg_1537[10]),
        .I2(add_ln40_3_reg_1522[10]),
        .I3(\add_ln40_8_reg_1562[11]_i_3_n_5 ),
        .O(\add_ln40_8_reg_1562[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[11]_i_8 
       (.I0(add_ln40_6_reg_1557[9]),
        .I1(add_ln40_4_reg_1537[9]),
        .I2(add_ln40_3_reg_1522[9]),
        .I3(\add_ln40_8_reg_1562[11]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1562[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[11]_i_9 
       (.I0(add_ln40_6_reg_1557[8]),
        .I1(add_ln40_4_reg_1537[8]),
        .I2(add_ln40_3_reg_1522[8]),
        .I3(\add_ln40_8_reg_1562[11]_i_5_n_5 ),
        .O(\add_ln40_8_reg_1562[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_8_reg_1562[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln40_8_reg_15620));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[15]_i_3 
       (.I0(add_ln40_6_reg_1557[13]),
        .I1(add_ln40_4_reg_1537[13]),
        .I2(add_ln40_3_reg_1522[13]),
        .O(\add_ln40_8_reg_1562[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[15]_i_4 
       (.I0(add_ln40_6_reg_1557[12]),
        .I1(add_ln40_4_reg_1537[12]),
        .I2(add_ln40_3_reg_1522[12]),
        .O(\add_ln40_8_reg_1562[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[15]_i_5 
       (.I0(add_ln40_6_reg_1557[11]),
        .I1(add_ln40_4_reg_1537[11]),
        .I2(add_ln40_3_reg_1522[11]),
        .O(\add_ln40_8_reg_1562[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_8_reg_1562[15]_i_6 
       (.I0(add_ln40_3_reg_1522[14]),
        .I1(add_ln40_4_reg_1537[14]),
        .I2(add_ln40_6_reg_1557[14]),
        .I3(add_ln40_4_reg_1537[15]),
        .I4(add_ln40_6_reg_1557[15]),
        .I5(add_ln40_3_reg_1522[15]),
        .O(\add_ln40_8_reg_1562[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[15]_i_7 
       (.I0(\add_ln40_8_reg_1562[15]_i_3_n_5 ),
        .I1(add_ln40_4_reg_1537[14]),
        .I2(add_ln40_6_reg_1557[14]),
        .I3(add_ln40_3_reg_1522[14]),
        .O(\add_ln40_8_reg_1562[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[15]_i_8 
       (.I0(add_ln40_6_reg_1557[13]),
        .I1(add_ln40_4_reg_1537[13]),
        .I2(add_ln40_3_reg_1522[13]),
        .I3(\add_ln40_8_reg_1562[15]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1562[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[15]_i_9 
       (.I0(add_ln40_6_reg_1557[12]),
        .I1(add_ln40_4_reg_1537[12]),
        .I2(add_ln40_3_reg_1522[12]),
        .I3(\add_ln40_8_reg_1562[15]_i_5_n_5 ),
        .O(\add_ln40_8_reg_1562[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[3]_i_2 
       (.I0(add_ln40_6_reg_1557[2]),
        .I1(add_ln40_4_reg_1537[2]),
        .I2(add_ln40_3_reg_1522[2]),
        .O(\add_ln40_8_reg_1562[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[3]_i_3 
       (.I0(add_ln40_6_reg_1557[1]),
        .I1(add_ln40_4_reg_1537[1]),
        .I2(add_ln40_3_reg_1522[1]),
        .O(\add_ln40_8_reg_1562[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[3]_i_4 
       (.I0(add_ln40_6_reg_1557[0]),
        .I1(add_ln40_4_reg_1537[0]),
        .I2(add_ln40_3_reg_1522[0]),
        .O(\add_ln40_8_reg_1562[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[3]_i_5 
       (.I0(add_ln40_6_reg_1557[3]),
        .I1(add_ln40_4_reg_1537[3]),
        .I2(add_ln40_3_reg_1522[3]),
        .I3(\add_ln40_8_reg_1562[3]_i_2_n_5 ),
        .O(\add_ln40_8_reg_1562[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[3]_i_6 
       (.I0(add_ln40_6_reg_1557[2]),
        .I1(add_ln40_4_reg_1537[2]),
        .I2(add_ln40_3_reg_1522[2]),
        .I3(\add_ln40_8_reg_1562[3]_i_3_n_5 ),
        .O(\add_ln40_8_reg_1562[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[3]_i_7 
       (.I0(add_ln40_6_reg_1557[1]),
        .I1(add_ln40_4_reg_1537[1]),
        .I2(add_ln40_3_reg_1522[1]),
        .I3(\add_ln40_8_reg_1562[3]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1562[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_8_reg_1562[3]_i_8 
       (.I0(add_ln40_6_reg_1557[0]),
        .I1(add_ln40_4_reg_1537[0]),
        .I2(add_ln40_3_reg_1522[0]),
        .O(\add_ln40_8_reg_1562[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[7]_i_2 
       (.I0(add_ln40_6_reg_1557[6]),
        .I1(add_ln40_4_reg_1537[6]),
        .I2(add_ln40_3_reg_1522[6]),
        .O(\add_ln40_8_reg_1562[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[7]_i_3 
       (.I0(add_ln40_6_reg_1557[5]),
        .I1(add_ln40_4_reg_1537[5]),
        .I2(add_ln40_3_reg_1522[5]),
        .O(\add_ln40_8_reg_1562[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[7]_i_4 
       (.I0(add_ln40_6_reg_1557[4]),
        .I1(add_ln40_4_reg_1537[4]),
        .I2(add_ln40_3_reg_1522[4]),
        .O(\add_ln40_8_reg_1562[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1562[7]_i_5 
       (.I0(add_ln40_6_reg_1557[3]),
        .I1(add_ln40_4_reg_1537[3]),
        .I2(add_ln40_3_reg_1522[3]),
        .O(\add_ln40_8_reg_1562[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[7]_i_6 
       (.I0(add_ln40_6_reg_1557[7]),
        .I1(add_ln40_4_reg_1537[7]),
        .I2(add_ln40_3_reg_1522[7]),
        .I3(\add_ln40_8_reg_1562[7]_i_2_n_5 ),
        .O(\add_ln40_8_reg_1562[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[7]_i_7 
       (.I0(add_ln40_6_reg_1557[6]),
        .I1(add_ln40_4_reg_1537[6]),
        .I2(add_ln40_3_reg_1522[6]),
        .I3(\add_ln40_8_reg_1562[7]_i_3_n_5 ),
        .O(\add_ln40_8_reg_1562[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[7]_i_8 
       (.I0(add_ln40_6_reg_1557[5]),
        .I1(add_ln40_4_reg_1537[5]),
        .I2(add_ln40_3_reg_1522[5]),
        .I3(\add_ln40_8_reg_1562[7]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1562[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1562[7]_i_9 
       (.I0(add_ln40_6_reg_1557[4]),
        .I1(add_ln40_4_reg_1537[4]),
        .I2(add_ln40_3_reg_1522[4]),
        .I3(\add_ln40_8_reg_1562[7]_i_5_n_5 ),
        .O(\add_ln40_8_reg_1562[7]_i_9_n_5 ));
  FDRE \add_ln40_8_reg_1562_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[0]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[10]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[11]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [11]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1562_reg[11]_i_1 
       (.CI(\add_ln40_8_reg_1562_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_8_reg_1562_reg[11]_i_1_n_5 ,\add_ln40_8_reg_1562_reg[11]_i_1_n_6 ,\add_ln40_8_reg_1562_reg[11]_i_1_n_7 ,\add_ln40_8_reg_1562_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_8_reg_1562[11]_i_2_n_5 ,\add_ln40_8_reg_1562[11]_i_3_n_5 ,\add_ln40_8_reg_1562[11]_i_4_n_5 ,\add_ln40_8_reg_1562[11]_i_5_n_5 }),
        .O(add_ln40_8_fu_1045_p2[11:8]),
        .S({\add_ln40_8_reg_1562[11]_i_6_n_5 ,\add_ln40_8_reg_1562[11]_i_7_n_5 ,\add_ln40_8_reg_1562[11]_i_8_n_5 ,\add_ln40_8_reg_1562[11]_i_9_n_5 }));
  FDRE \add_ln40_8_reg_1562_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[12]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[13]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[14]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[15]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [15]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1562_reg[15]_i_2 
       (.CI(\add_ln40_8_reg_1562_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_8_reg_1562_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln40_8_reg_1562_reg[15]_i_2_n_6 ,\add_ln40_8_reg_1562_reg[15]_i_2_n_7 ,\add_ln40_8_reg_1562_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_8_reg_1562[15]_i_3_n_5 ,\add_ln40_8_reg_1562[15]_i_4_n_5 ,\add_ln40_8_reg_1562[15]_i_5_n_5 }),
        .O(add_ln40_8_fu_1045_p2[15:12]),
        .S({\add_ln40_8_reg_1562[15]_i_6_n_5 ,\add_ln40_8_reg_1562[15]_i_7_n_5 ,\add_ln40_8_reg_1562[15]_i_8_n_5 ,\add_ln40_8_reg_1562[15]_i_9_n_5 }));
  FDRE \add_ln40_8_reg_1562_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[1]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[2]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[3]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [3]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1562_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_8_reg_1562_reg[3]_i_1_n_5 ,\add_ln40_8_reg_1562_reg[3]_i_1_n_6 ,\add_ln40_8_reg_1562_reg[3]_i_1_n_7 ,\add_ln40_8_reg_1562_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_8_reg_1562[3]_i_2_n_5 ,\add_ln40_8_reg_1562[3]_i_3_n_5 ,\add_ln40_8_reg_1562[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_8_fu_1045_p2[3:0]),
        .S({\add_ln40_8_reg_1562[3]_i_5_n_5 ,\add_ln40_8_reg_1562[3]_i_6_n_5 ,\add_ln40_8_reg_1562[3]_i_7_n_5 ,\add_ln40_8_reg_1562[3]_i_8_n_5 }));
  FDRE \add_ln40_8_reg_1562_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[4]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[5]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[6]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[7]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [7]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1562_reg[7]_i_1 
       (.CI(\add_ln40_8_reg_1562_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_8_reg_1562_reg[7]_i_1_n_5 ,\add_ln40_8_reg_1562_reg[7]_i_1_n_6 ,\add_ln40_8_reg_1562_reg[7]_i_1_n_7 ,\add_ln40_8_reg_1562_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_8_reg_1562[7]_i_2_n_5 ,\add_ln40_8_reg_1562[7]_i_3_n_5 ,\add_ln40_8_reg_1562[7]_i_4_n_5 ,\add_ln40_8_reg_1562[7]_i_5_n_5 }),
        .O(add_ln40_8_fu_1045_p2[7:4]),
        .S({\add_ln40_8_reg_1562[7]_i_6_n_5 ,\add_ln40_8_reg_1562[7]_i_7_n_5 ,\add_ln40_8_reg_1562[7]_i_8_n_5 ,\add_ln40_8_reg_1562[7]_i_9_n_5 }));
  FDRE \add_ln40_8_reg_1562_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[8]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1562_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15620),
        .D(add_ln40_8_fu_1045_p2[9]),
        .Q(\add_ln40_8_reg_1562_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln40_reg_1341[10]_i_2 
       (.I0(tmp7_mid1_reg_1284_reg[7]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp7_reg_1171_reg_n_5_[9] ),
        .I3(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(tmp7_mid2_fu_674_p3[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln40_reg_1341[10]_i_3 
       (.I0(tmp7_mid1_reg_1284_reg[6]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp7_reg_1171_reg_n_5_[8] ),
        .I3(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(tmp7_mid2_fu_674_p3[8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln40_reg_1341[10]_i_4 
       (.I0(tmp7_mid1_reg_1284_reg[5]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp7_reg_1171_reg_n_5_[7] ),
        .I3(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(tmp7_mid2_fu_674_p3[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln40_reg_1341[10]_i_5 
       (.I0(tmp7_mid1_reg_1284_reg[4]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp7_reg_1171_reg_n_5_[6] ),
        .I3(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(tmp7_mid2_fu_674_p3[6]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \add_ln40_reg_1341[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I1(\tmp7_reg_1171_reg_n_5_[2] ),
        .I2(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I3(tmp7_mid167_reg_1262_reg),
        .I4(and_ln34_reg_1208),
        .I5(tmp7_mid1_reg_1284_reg[0]),
        .O(add_ln40_fu_701_p2[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln40_reg_1341[5]_i_2 
       (.I0(tmp7_mid1_reg_1284_reg[3]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp7_reg_1171_reg_n_5_[5] ),
        .I3(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(tmp7_mid2_fu_674_p3[5]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \add_ln40_reg_1341[5]_i_3 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[4] ),
        .I1(\tmp7_reg_1171_reg_n_5_[4] ),
        .I2(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I3(tmp7_mid167_reg_1262_reg),
        .I4(and_ln34_reg_1208),
        .I5(tmp7_mid1_reg_1284_reg[2]),
        .O(\add_ln40_reg_1341[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \add_ln40_reg_1341[5]_i_4 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .I1(\tmp7_reg_1171_reg_n_5_[3] ),
        .I2(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I3(tmp7_mid167_reg_1262_reg),
        .I4(and_ln34_reg_1208),
        .I5(tmp7_mid1_reg_1284_reg[1]),
        .O(\add_ln40_reg_1341[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \add_ln40_reg_1341[5]_i_5 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I1(\tmp7_reg_1171_reg_n_5_[2] ),
        .I2(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I3(tmp7_mid167_reg_1262_reg),
        .I4(and_ln34_reg_1208),
        .I5(tmp7_mid1_reg_1284_reg[0]),
        .O(\add_ln40_reg_1341[5]_i_5_n_5 ));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln34_reg_1320[0]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[10]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln34_15_reg_1315[1]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[2]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[3]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[4]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[5]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[6]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[7]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[8]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341[9]),
        .Q(add_ln40_reg_1341_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[0]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[10]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[13]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[1]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[2]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[3]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[4]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[5]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[6]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[7]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[8]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln40_reg_1341_pp0_iter2_reg[9]),
        .Q(grp_depthwise_conv2d_fix_fu_509_output_r_address0[9]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[10]),
        .Q(add_ln40_reg_1341[10]),
        .R(1'b0));
  (* OPT_MODIFIED = "MLO" *) 
  CARRY4 \add_ln40_reg_1341_reg[10]_i_1 
       (.CI(\add_ln40_reg_1341_reg[5]_i_1_n_5 ),
        .CO({xlnx_opt_,\add_ln40_reg_1341_reg[10]_i_1_n_6 ,\add_ln40_reg_1341_reg[10]_i_1_n_7 ,\add_ln40_reg_1341_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_701_p2[9:6]),
        .S(tmp7_mid2_fu_674_p3[9:6]));
  FDRE \add_ln40_reg_1341_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[2]),
        .Q(add_ln40_reg_1341[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[3]),
        .Q(add_ln40_reg_1341[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[4]),
        .Q(add_ln40_reg_1341[4]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[5]),
        .Q(add_ln40_reg_1341[5]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_1341_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_reg_1341_reg[5]_i_1_n_5 ,\add_ln40_reg_1341_reg[5]_i_1_n_6 ,\add_ln40_reg_1341_reg[5]_i_1_n_7 ,\add_ln40_reg_1341_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\out_w_0_mid2_reg_1226_reg_n_5_[4] ,\out_w_0_mid2_reg_1226_reg_n_5_[3] ,\out_w_0_mid2_reg_1226_reg_n_5_[2] }),
        .O({add_ln40_fu_701_p2[5:3],\NLW_add_ln40_reg_1341_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({tmp7_mid2_fu_674_p3[5],\add_ln40_reg_1341[5]_i_3_n_5 ,\add_ln40_reg_1341[5]_i_4_n_5 ,\add_ln40_reg_1341[5]_i_5_n_5 }));
  FDRE \add_ln40_reg_1341_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[6]),
        .Q(add_ln40_reg_1341[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[7]),
        .Q(add_ln40_reg_1341[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[8]),
        .Q(add_ln40_reg_1341[8]),
        .R(1'b0));
  FDRE \add_ln40_reg_1341_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(add_ln40_fu_701_p2[9]),
        .Q(add_ln40_reg_1341[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln34_reg_1208[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .O(and_ln34_reg_12080));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln34_reg_1208[0]_i_2 
       (.I0(\icmp_ln23_reg_1189_reg_n_5_[0] ),
        .I1(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(and_ln34_fu_437_p2));
  FDRE \and_ln34_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_reg_12080),
        .D(and_ln34_fu_437_p2),
        .Q(and_ln34_reg_1208),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_fu_509_ap_done));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hBFBF000000BF0000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h40400000FF400000)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[6]_i_1__7 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I3(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[7]_i_1__3 
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I2(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_509_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_depthwise_conv2d_fix_fu_509_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I1(Q[0]),
        .I2(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_11 ));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    \icmp_ln22_reg_1129[0]_i_1 
       (.I0(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I1(\add_ln22_3_reg_1143[9]_i_3_n_5 ),
        .I2(\icmp_ln22_reg_1129[0]_i_2_n_5 ),
        .I3(\icmp_ln22_reg_1129[0]_i_3_n_5 ),
        .I4(\icmp_ln22_reg_1129[0]_i_4_n_5 ),
        .I5(\icmp_ln22_reg_1129[0]_i_5_n_5 ),
        .O(\icmp_ln22_reg_1129[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln22_reg_1129[0]_i_10 
       (.I0(indvar_flatten_reg_200[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[6] ),
        .O(\icmp_ln22_reg_1129[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABFBFFFF)) 
    \icmp_ln22_reg_1129[0]_i_2 
       (.I0(\icmp_ln22_reg_1129[0]_i_6_n_5 ),
        .I1(\select_ln22_3_reg_1296_reg_n_5_[4] ),
        .I2(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I3(indvar_flatten_reg_200[4]),
        .I4(\icmp_ln22_reg_1129[0]_i_7_n_5 ),
        .I5(\icmp_ln22_reg_1129[0]_i_8_n_5 ),
        .O(\icmp_ln22_reg_1129[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \icmp_ln22_reg_1129[0]_i_3 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_200[3]),
        .O(\icmp_ln22_reg_1129[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \icmp_ln22_reg_1129[0]_i_4 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[5] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_200[5]),
        .O(\icmp_ln22_reg_1129[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFFFDF)) 
    \icmp_ln22_reg_1129[0]_i_5 
       (.I0(add_ln22_3_fu_279_p2[0]),
        .I1(\icmp_ln22_reg_1129[0]_i_9_n_5 ),
        .I2(\select_ln22_3_reg_1296_reg_n_5_[9] ),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(indvar_flatten_reg_200[9]),
        .I5(\icmp_ln22_reg_1129[0]_i_10_n_5 ),
        .O(\icmp_ln22_reg_1129[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln22_reg_1129[0]_i_6 
       (.I0(indvar_flatten_reg_200[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[7] ),
        .O(\icmp_ln22_reg_1129[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln22_reg_1129[0]_i_7 
       (.I0(indvar_flatten_reg_200[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[1] ),
        .O(\icmp_ln22_reg_1129[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln22_reg_1129[0]_i_8 
       (.I0(indvar_flatten_reg_200[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_3_reg_1296_reg_n_5_[2] ),
        .O(\icmp_ln22_reg_1129[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \icmp_ln22_reg_1129[0]_i_9 
       (.I0(\select_ln22_3_reg_1296_reg_n_5_[8] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_200[8]),
        .O(\icmp_ln22_reg_1129[0]_i_9_n_5 ));
  FDRE \icmp_ln22_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln22_reg_1129[0]_i_1_n_5 ),
        .Q(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA303FAAAA)) 
    \icmp_ln23_reg_1189[0]_i_1 
       (.I0(\icmp_ln23_reg_1189_reg_n_5_[0] ),
        .I1(\icmp_ln23_reg_1189[0]_i_2_n_5 ),
        .I2(out_w_0_reg_2230),
        .I3(\icmp_ln23_reg_1189[0]_i_3_n_5 ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .O(\icmp_ln23_reg_1189[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \icmp_ln23_reg_1189[0]_i_2 
       (.I0(out_w_reg_1289[3]),
        .I1(out_w_reg_1289[1]),
        .I2(out_w_reg_1289[4]),
        .I3(out_w_reg_1289[0]),
        .I4(out_w_reg_1289[2]),
        .O(\icmp_ln23_reg_1189[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \icmp_ln23_reg_1189[0]_i_3 
       (.I0(\out_w_0_reg_223_reg_n_5_[3] ),
        .I1(\out_w_0_reg_223_reg_n_5_[1] ),
        .I2(\out_w_0_reg_223_reg_n_5_[4] ),
        .I3(\out_w_0_reg_223_reg_n_5_[0] ),
        .I4(\out_w_0_reg_223_reg_n_5_[2] ),
        .O(\icmp_ln23_reg_1189[0]_i_3_n_5 ));
  FDRE \icmp_ln23_reg_1189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_reg_1189[0]_i_1_n_5 ),
        .Q(\icmp_ln23_reg_1189_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \icmp_ln34_reg_1125[0]_i_1 
       (.I0(\icmp_ln34_reg_1125[0]_i_2_n_5 ),
        .I1(\icmp_ln34_reg_1125[0]_i_3_n_5 ),
        .I2(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I3(\icmp_ln34_reg_1125[0]_i_5_n_5 ),
        .I4(\icmp_ln34_reg_1125[0]_i_6_n_5 ),
        .O(icmp_ln34_fu_267_p2));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \icmp_ln34_reg_1125[0]_i_2 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[9] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .O(\icmp_ln34_reg_1125[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \icmp_ln34_reg_1125[0]_i_3 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[8] ),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I5(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .O(\icmp_ln34_reg_1125[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \icmp_ln34_reg_1125[0]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln34_reg_1125[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln34_reg_1125[0]_i_5 
       (.I0(add_ln34_23_reg_1176[7]),
        .I1(add_ln34_23_reg_1176[2]),
        .I2(add_ln34_23_reg_1176[8]),
        .I3(add_ln34_23_reg_1176[1]),
        .O(\icmp_ln34_reg_1125[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \icmp_ln34_reg_1125[0]_i_6 
       (.I0(add_ln34_23_reg_1176[3]),
        .I1(add_ln34_23_reg_1176[9]),
        .I2(add_ln34_23_reg_1176[6]),
        .I3(add_ln34_23_reg_1176[4]),
        .I4(add_ln34_23_reg_1176[0]),
        .I5(add_ln34_23_reg_1176[5]),
        .O(\icmp_ln34_reg_1125[0]_i_6_n_5 ));
  FDRE \icmp_ln34_reg_1125_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .Q(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln34_reg_1125_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln34_reg_1125_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(icmp_ln34_reg_1125_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln34_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln34_fu_267_p2),
        .Q(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88088888)) 
    \indvar_flatten71_reg_176[9]_i_1 
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten71_reg_176));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten71_reg_176[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten71_reg_1760));
  FDRE \indvar_flatten71_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[0]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[1]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[2]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[3]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[4]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[5]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[6]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[7]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[8]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[8] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(add_ln34_23_reg_1176[9]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[9] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_200[0]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_200[1]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_200[2]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_200[3]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_200[4]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_200[5]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_200[6]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_200[7]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_200[8]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_200_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(\select_ln22_3_reg_1296_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_200[9]),
        .R(indvar_flatten71_reg_176));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_1_reg_1457_reg
       (.A({network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_9,1'b0,1'b0,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U6_n_11,1'b0,network_mux_32_16_3_1_U7_n_5,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U6_n_11,1'b0,network_mux_32_16_3_1_U7_n_5,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U7_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_1_reg_1457_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_1_reg_1457_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_1_reg_1457_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_1_reg_1457_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln34_10_reg_14310),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_7_reg_1532_reg_i_3_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_15_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_1_reg_1457_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_1_reg_1457_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_1_reg_1457_reg_P_UNCONNECTED[47:30],trunc_ln40_1_fu_898_p4,mul_ln34_1_reg_1457_reg_n_97,mul_ln34_1_reg_1457_reg_n_98,mul_ln34_1_reg_1457_reg_n_99,mul_ln34_1_reg_1457_reg_n_100,mul_ln34_1_reg_1457_reg_n_101,mul_ln34_1_reg_1457_reg_n_102,mul_ln34_1_reg_1457_reg_n_103,mul_ln34_1_reg_1457_reg_n_104,mul_ln34_1_reg_1457_reg_n_105,mul_ln34_1_reg_1457_reg_n_106,mul_ln34_1_reg_1457_reg_n_107,mul_ln34_1_reg_1457_reg_n_108,mul_ln34_1_reg_1457_reg_n_109,mul_ln34_1_reg_1457_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_1_reg_1457_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_1_reg_1457_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_1_reg_1457_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_1_reg_1457_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_2_reg_1487_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_18,1'b0,1'b0,1'b0,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_18,1'b0,network_mux_32_16_3_1_U6_n_19}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_2_reg_1487_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_2_reg_1487_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_2_reg_1487_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_2_reg_1487_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_15_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_8_reg_1552_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_1_reg_15070),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_2_reg_1487_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_2_reg_1487_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_2_reg_1487_reg_P_UNCONNECTED[47:30],trunc_ln40_2_fu_931_p4,mul_ln34_2_reg_1487_reg_n_97,mul_ln34_2_reg_1487_reg_n_98,mul_ln34_2_reg_1487_reg_n_99,mul_ln34_2_reg_1487_reg_n_100,mul_ln34_2_reg_1487_reg_n_101,mul_ln34_2_reg_1487_reg_n_102,mul_ln34_2_reg_1487_reg_n_103,mul_ln34_2_reg_1487_reg_n_104,mul_ln34_2_reg_1487_reg_n_105,mul_ln34_2_reg_1487_reg_n_106,mul_ln34_2_reg_1487_reg_n_107,mul_ln34_2_reg_1487_reg_n_108,mul_ln34_2_reg_1487_reg_n_109,mul_ln34_2_reg_1487_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_2_reg_1487_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_2_reg_1487_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_2_reg_1487_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_2_reg_1487_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_3_reg_1497_reg
       (.A({grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],1'b0,1'b0,grp_fu_816_p5[15],network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_10,grp_fu_816_p5[8:7],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[8:7],grp_fu_816_p5[15],grp_fu_816_p5[8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_3_reg_1497_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_3_reg_1497_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_3_reg_1497_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_3_reg_1497_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_15_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_7_reg_1532_reg_i_3_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_1_reg_15070),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_3_reg_1497_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_3_reg_1497_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_3_reg_1497_reg_P_UNCONNECTED[47:30],trunc_ln40_3_fu_940_p4,mul_ln34_3_reg_1497_reg_n_97,mul_ln34_3_reg_1497_reg_n_98,mul_ln34_3_reg_1497_reg_n_99,mul_ln34_3_reg_1497_reg_n_100,mul_ln34_3_reg_1497_reg_n_101,mul_ln34_3_reg_1497_reg_n_102,mul_ln34_3_reg_1497_reg_n_103,mul_ln34_3_reg_1497_reg_n_104,mul_ln34_3_reg_1497_reg_n_105,mul_ln34_3_reg_1497_reg_n_106,mul_ln34_3_reg_1497_reg_n_107,mul_ln34_3_reg_1497_reg_n_108,mul_ln34_3_reg_1497_reg_n_109,mul_ln34_3_reg_1497_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_3_reg_1497_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_3_reg_1497_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_3_reg_1497_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_3_reg_1497_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_4_reg_1512_reg
       (.A({network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,1'b0,1'b0,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,1'b0,mux_1_0_reg[7],network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,1'b0,mux_1_0_reg[7],network_mux_32_16_3_1_U6_n_8,mux_1_0_reg[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_4_reg_1512_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_4_reg_1512_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_4_reg_1512_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_4_reg_1512_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln34_10_reg_14310),
        .CEA2(p_15_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_8_reg_1552_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_3_reg_15220),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_4_reg_1512_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_4_reg_1512_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_4_reg_1512_reg_P_UNCONNECTED[47:30],trunc_ln40_4_fu_968_p4,mul_ln34_4_reg_1512_reg_n_97,mul_ln34_4_reg_1512_reg_n_98,mul_ln34_4_reg_1512_reg_n_99,mul_ln34_4_reg_1512_reg_n_100,mul_ln34_4_reg_1512_reg_n_101,mul_ln34_4_reg_1512_reg_n_102,mul_ln34_4_reg_1512_reg_n_103,mul_ln34_4_reg_1512_reg_n_104,mul_ln34_4_reg_1512_reg_n_105,mul_ln34_4_reg_1512_reg_n_106,mul_ln34_4_reg_1512_reg_n_107,mul_ln34_4_reg_1512_reg_n_108,mul_ln34_4_reg_1512_reg_n_109,mul_ln34_4_reg_1512_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_4_reg_1512_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_4_reg_1512_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_4_reg_1512_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_4_reg_1512_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_4_reg_1512_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln40_3_reg_15220));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_5_reg_1517_reg
       (.A({network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,1'b0,1'b0,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,1'b0,network_mux_32_16_3_1_U7_n_5,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U6_n_8,1'b0,network_mux_32_16_3_1_U7_n_5,network_mux_32_16_3_1_U6_n_8,network_mux_32_16_3_1_U7_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_5_reg_1517_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_5_reg_1517_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_5_reg_1517_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_5_reg_1517_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln34_10_reg_14310),
        .CEA2(p_15_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_7_reg_1532_reg_i_3_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_3_reg_15220),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_5_reg_1517_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_5_reg_1517_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_5_reg_1517_reg_P_UNCONNECTED[47:30],trunc_ln40_5_fu_977_p4,mul_ln34_5_reg_1517_reg_n_97,mul_ln34_5_reg_1517_reg_n_98,mul_ln34_5_reg_1517_reg_n_99,mul_ln34_5_reg_1517_reg_n_100,mul_ln34_5_reg_1517_reg_n_101,mul_ln34_5_reg_1517_reg_n_102,mul_ln34_5_reg_1517_reg_n_103,mul_ln34_5_reg_1517_reg_n_104,mul_ln34_5_reg_1517_reg_n_105,mul_ln34_5_reg_1517_reg_n_106,mul_ln34_5_reg_1517_reg_n_107,mul_ln34_5_reg_1517_reg_n_108,mul_ln34_5_reg_1517_reg_n_109,mul_ln34_5_reg_1517_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_5_reg_1517_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_5_reg_1517_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_5_reg_1517_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_5_reg_1517_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_6_reg_1527_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_18,1'b0,1'b0,1'b0,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_18,1'b0,network_mux_32_16_3_1_U6_n_19}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_6_reg_1527_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_6_reg_1527_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_6_reg_1527_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_6_reg_1527_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_15_in),
        .CEA2(add_ln40_1_reg_15070),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_8_reg_1552_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln40_4_reg_15370),
        .CEP(mul_ln34_8_reg_15520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_6_reg_1527_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_6_reg_1527_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_6_reg_1527_reg_P_UNCONNECTED[47:30],trunc_ln40_6_reg_1542,mul_ln34_6_reg_1527_reg_n_97,mul_ln34_6_reg_1527_reg_n_98,mul_ln34_6_reg_1527_reg_n_99,mul_ln34_6_reg_1527_reg_n_100,mul_ln34_6_reg_1527_reg_n_101,mul_ln34_6_reg_1527_reg_n_102,mul_ln34_6_reg_1527_reg_n_103,mul_ln34_6_reg_1527_reg_n_104,mul_ln34_6_reg_1527_reg_n_105,mul_ln34_6_reg_1527_reg_n_106,mul_ln34_6_reg_1527_reg_n_107,mul_ln34_6_reg_1527_reg_n_108,mul_ln34_6_reg_1527_reg_n_109,mul_ln34_6_reg_1527_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_6_reg_1527_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_6_reg_1527_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_6_reg_1527_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_6_reg_1527_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_7_reg_1532_reg
       (.A({grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],1'b0,1'b0,grp_fu_816_p5[15],network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_10,grp_fu_816_p5[8:7],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[15],grp_fu_816_p5[8:7],grp_fu_816_p5[15],grp_fu_816_p5[8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_7_reg_1532_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0[15],mul_ln34_3_reg_1497_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_7_reg_1532_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_7_reg_1532_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_7_reg_1532_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_15_in),
        .CEA2(add_ln40_1_reg_15070),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_7_reg_1532_reg_i_3_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln40_4_reg_15370),
        .CEP(mul_ln34_8_reg_15520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_7_reg_1532_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_7_reg_1532_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_7_reg_1532_reg_P_UNCONNECTED[47:30],trunc_ln40_7_reg_1547,mul_ln34_7_reg_1532_reg_n_97,mul_ln34_7_reg_1532_reg_n_98,mul_ln34_7_reg_1532_reg_n_99,mul_ln34_7_reg_1532_reg_n_100,mul_ln34_7_reg_1532_reg_n_101,mul_ln34_7_reg_1532_reg_n_102,mul_ln34_7_reg_1532_reg_n_103,mul_ln34_7_reg_1532_reg_n_104,mul_ln34_7_reg_1532_reg_n_105,mul_ln34_7_reg_1532_reg_n_106,mul_ln34_7_reg_1532_reg_n_107,mul_ln34_7_reg_1532_reg_n_108,mul_ln34_7_reg_1532_reg_n_109,mul_ln34_7_reg_1532_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_7_reg_1532_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_7_reg_1532_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_7_reg_1532_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_7_reg_1532_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_7_reg_1532_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .O(p_15_in));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_7_reg_1532_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln40_1_reg_15070));
  LUT6 #(
    .INIT(64'h5F5F5F5F001F1F1F)) 
    mul_ln34_7_reg_1532_reg_i_25
       (.I0(add_ln40_3_reg_15220),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    mul_ln34_7_reg_1532_reg_i_3
       (.I0(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(mul_ln34_7_reg_1532_reg_i_3_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_7_reg_1532_reg_i_4
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln40_4_reg_15370));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_7_reg_1532_reg_i_5
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_1125_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_8_reg_15520));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_8_reg_1552_reg
       (.A({network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_14,1'b0,1'b0,network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_14,1'b0,mux_1_0_reg[7],network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_14,1'b0,mux_1_0_reg[7],network_mux_32_16_3_1_U6_n_17,mux_1_0_reg[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_8_reg_1552_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_8_reg_1552_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_8_reg_1552_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_8_reg_1552_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln34_10_reg_14310),
        .CEA2(p_15_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_8_reg_1552_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln34_8_reg_15520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_8_reg_1552_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_8_reg_1552_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_8_reg_1552_reg_P_UNCONNECTED[47:30],trunc_ln40_8_fu_1022_p4,mul_ln34_8_reg_1552_reg_n_97,mul_ln34_8_reg_1552_reg_n_98,mul_ln34_8_reg_1552_reg_n_99,mul_ln34_8_reg_1552_reg_n_100,mul_ln34_8_reg_1552_reg_n_101,mul_ln34_8_reg_1552_reg_n_102,mul_ln34_8_reg_1552_reg_n_103,mul_ln34_8_reg_1552_reg_n_104,mul_ln34_8_reg_1552_reg_n_105,mul_ln34_8_reg_1552_reg_n_106,mul_ln34_8_reg_1552_reg_n_107,mul_ln34_8_reg_1552_reg_n_108,mul_ln34_8_reg_1552_reg_n_109,mul_ln34_8_reg_1552_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_8_reg_1552_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_8_reg_1552_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_8_reg_1552_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_8_reg_1552_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFF55D555D555D5)) 
    mul_ln34_8_reg_1552_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(add_ln40_4_reg_15370),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_8_reg_1552_reg_i_1_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_reg_1447_reg
       (.A({network_mux_32_16_3_1_U6_n_12,network_mux_32_16_3_1_U6_n_12,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_13,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U6_n_11,network_mux_32_16_3_1_U6_n_12,1'b0,1'b0,network_mux_32_16_3_1_U6_n_12,network_mux_32_16_3_1_U6_n_12,network_mux_32_16_3_1_U6_n_12,1'b0,mux_1_0_reg[7],network_mux_32_16_3_1_U6_n_12,network_mux_32_16_3_1_U6_n_12,network_mux_32_16_3_1_U6_n_12,1'b0,mux_1_0_reg[7],network_mux_32_16_3_1_U6_n_12,mux_1_0_reg[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_reg_1447_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_reg_1447_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_reg_1447_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_reg_1447_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln34_10_reg_14310),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln34_8_reg_1552_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_15_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_reg_1447_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_reg_1447_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_reg_1447_reg_P_UNCONNECTED[47:30],trunc_ln_fu_889_p4,mul_ln34_reg_1447_reg_n_97,mul_ln34_reg_1447_reg_n_98,mul_ln34_reg_1447_reg_n_99,mul_ln34_reg_1447_reg_n_100,mul_ln34_reg_1447_reg_n_101,mul_ln34_reg_1447_reg_n_102,mul_ln34_reg_1447_reg_n_103,mul_ln34_reg_1447_reg_n_104,mul_ln34_reg_1447_reg_n_105,mul_ln34_reg_1447_reg_n_106,mul_ln34_reg_1447_reg_n_107,mul_ln34_reg_1447_reg_n_108,mul_ln34_reg_1447_reg_n_109,mul_ln34_reg_1447_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_reg_1447_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_reg_1447_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_reg_1447_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_reg_1447_reg_UNDERFLOW_UNCONNECTED));
  bd_0_hls_inst_0_network_mux_32_16_3_1 network_mux_32_16_3_1_U6
       (.A(network_mux_32_16_3_1_U6_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mux_1_0_reg({mux_1_0_reg[15],mux_1_0_reg[7],mux_1_0_reg[0]}),
        .\mux_1_0_reg_reg[15]_rep__1_0 ({network_mux_32_16_3_1_U6_n_9,network_mux_32_16_3_1_U6_n_10,network_mux_32_16_3_1_U6_n_11}),
        .\mux_1_0_reg_reg[15]_rep__4_0 ({network_mux_32_16_3_1_U6_n_12,network_mux_32_16_3_1_U6_n_13}),
        .\mux_1_0_reg_reg[15]_rep__7_0 ({network_mux_32_16_3_1_U6_n_14,network_mux_32_16_3_1_U6_n_15,network_mux_32_16_3_1_U6_n_16,network_mux_32_16_3_1_U6_n_17}),
        .\mux_1_0_reg_reg[7]_0 ({network_mux_32_16_3_1_U6_n_18,network_mux_32_16_3_1_U6_n_19}),
        .select_ln34_13_reg_1194(select_ln34_13_reg_1194));
  bd_0_hls_inst_0_network_mux_32_16_3_1_13 network_mux_32_16_3_1_U7
       (.D(select_ln34_14_reg_1202),
        .Q({network_mux_32_16_3_1_U7_n_5,network_mux_32_16_3_1_U7_n_6}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
  bd_0_hls_inst_0_network_mux_32_16_3_1_14 network_mux_32_16_3_1_U9
       (.A({grp_fu_816_p5[15],grp_fu_816_p5[8:7]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mux_1_0_reg(mux_1_0_reg[15]),
        .select_ln34_15_reg_1356(select_ln34_15_reg_1356));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h0ACACACA)) 
    \out_d_0_reg_188[0]_i_1 
       (.I0(select_ln34_13_reg_1194),
        .I1(\out_d_0_reg_188_reg_n_5_[0] ),
        .I2(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .O(\out_d_0_reg_188[0]_i_1_n_5 ));
  FDRE \out_d_0_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_0_reg_188[0]_i_1_n_5 ),
        .Q(\out_d_0_reg_188_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \out_d_reg_1148[0]_i_1 
       (.I0(\out_d_0_reg_188_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(p_shl4_cast_mid161_ca_fu_523_p1),
        .O(\out_d_reg_1148[0]_i_1_n_5 ));
  FDRE \out_d_reg_1148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_reg_1148[0]_i_1_n_5 ),
        .Q(p_shl4_cast_mid161_ca_fu_523_p1),
        .R(1'b0));
  FDRE \out_h_0_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(select_ln22_reg_1257[0]),
        .Q(p_shl10_cast_fu_299_p1[5]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(select_ln22_reg_1257[1]),
        .Q(p_shl10_cast_fu_299_p1[6]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(select_ln22_reg_1257[2]),
        .Q(p_shl10_cast_fu_299_p1[7]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(select_ln22_reg_1257[3]),
        .Q(p_shl10_cast_fu_299_p1[8]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten71_reg_1760),
        .D(select_ln22_reg_1257[4]),
        .Q(p_shl10_cast_fu_299_p1[9]),
        .R(indvar_flatten71_reg_176));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_1218[0]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[0] ),
        .O(out_h_fu_442_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_1218[1]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[1] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[0] ),
        .O(out_h_fu_442_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_reg_1218[2]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[2] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[0] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[1] ),
        .O(out_h_fu_442_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_reg_1218[3]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[3] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[2] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[1] ),
        .I3(\select_ln34_reg_1181_reg_n_5_[0] ),
        .O(out_h_fu_442_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_h_reg_1218[4]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[4] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[0] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[1] ),
        .I3(\select_ln34_reg_1181_reg_n_5_[2] ),
        .I4(\select_ln34_reg_1181_reg_n_5_[3] ),
        .O(out_h_fu_442_p2[4]));
  FDRE \out_h_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_reg_12080),
        .D(out_h_fu_442_p2[0]),
        .Q(p_shl10_cast_mid1_fu_469_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(and_ln34_reg_12080),
        .D(out_h_fu_442_p2[1]),
        .Q(p_shl10_cast_mid1_fu_469_p1[6]),
        .R(1'b0));
  FDRE \out_h_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(and_ln34_reg_12080),
        .D(out_h_fu_442_p2[2]),
        .Q(p_shl10_cast_mid1_fu_469_p1[7]),
        .R(1'b0));
  FDRE \out_h_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(and_ln34_reg_12080),
        .D(out_h_fu_442_p2[3]),
        .Q(p_shl10_cast_mid1_fu_469_p1[8]),
        .R(1'b0));
  FDRE \out_h_reg_1218_reg[4] 
       (.C(ap_clk),
        .CE(and_ln34_reg_12080),
        .D(out_h_fu_442_p2[4]),
        .Q(p_shl10_cast_mid1_fu_469_p1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1226[4]_i_1 
       (.I0(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(and_ln34_reg_1208),
        .I3(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(out_w_0_mid2_reg_1226));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_mid2_reg_1226[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .O(out_w_0_mid2_reg_12260));
  FDRE \out_w_0_mid2_reg_1226_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_12260),
        .D(\out_w_0_reg_223_reg_n_5_[0] ),
        .Q(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1226));
  FDRE \out_w_0_mid2_reg_1226_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_12260),
        .D(\out_w_0_reg_223_reg_n_5_[1] ),
        .Q(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1226));
  FDRE \out_w_0_mid2_reg_1226_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_12260),
        .D(\out_w_0_reg_223_reg_n_5_[2] ),
        .Q(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1226));
  FDRE \out_w_0_mid2_reg_1226_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_12260),
        .D(\out_w_0_reg_223_reg_n_5_[3] ),
        .Q(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1226));
  FDRE \out_w_0_mid2_reg_1226_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_12260),
        .D(\out_w_0_reg_223_reg_n_5_[4] ),
        .Q(\out_w_0_mid2_reg_1226_reg_n_5_[4] ),
        .R(out_w_0_mid2_reg_1226));
  LUT5 #(
    .INIT(32'h80888888)) 
    \out_w_0_reg_223[4]_i_1 
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(out_w_0_reg_223));
  LUT3 #(
    .INIT(8'h08)) 
    \out_w_0_reg_223[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln34_reg_1125_pp0_iter1_reg_reg_n_5_[0] ),
        .O(out_w_0_reg_2230));
  FDRE \out_w_0_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2230),
        .D(out_w_reg_1289[0]),
        .Q(\out_w_0_reg_223_reg_n_5_[0] ),
        .R(out_w_0_reg_223));
  FDRE \out_w_0_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2230),
        .D(out_w_reg_1289[1]),
        .Q(\out_w_0_reg_223_reg_n_5_[1] ),
        .R(out_w_0_reg_223));
  FDRE \out_w_0_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2230),
        .D(out_w_reg_1289[2]),
        .Q(\out_w_0_reg_223_reg_n_5_[2] ),
        .R(out_w_0_reg_223));
  FDRE \out_w_0_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2230),
        .D(out_w_reg_1289[3]),
        .Q(\out_w_0_reg_223_reg_n_5_[3] ),
        .R(out_w_0_reg_223));
  FDRE \out_w_0_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2230),
        .D(out_w_reg_1289[4]),
        .Q(\out_w_0_reg_223_reg_n_5_[4] ),
        .R(out_w_0_reg_223));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1289[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .O(out_w_fu_630_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1289[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .O(out_w_fu_630_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_1289[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .O(out_w_fu_630_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_1289[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .I1(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .O(out_w_fu_630_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_w_reg_1289[4]_i_1 
       (.I0(\out_w_0_mid2_reg_1226_reg_n_5_[4] ),
        .I1(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1226_reg_n_5_[0] ),
        .I4(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .O(out_w_fu_630_p2[4]));
  FDRE \out_w_reg_1289_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(out_w_fu_630_p2[0]),
        .Q(out_w_reg_1289[0]),
        .R(1'b0));
  FDRE \out_w_reg_1289_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(out_w_fu_630_p2[1]),
        .Q(out_w_reg_1289[1]),
        .R(1'b0));
  FDRE \out_w_reg_1289_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(out_w_fu_630_p2[2]),
        .Q(out_w_reg_1289[2]),
        .R(1'b0));
  FDRE \out_w_reg_1289_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(out_w_fu_630_p2[3]),
        .Q(out_w_reg_1289[3]),
        .R(1'b0));
  FDRE \out_w_reg_1289_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(out_w_fu_630_p2[4]),
        .Q(out_w_reg_1289[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_100
       (.I0(add_ln34_9_reg_1426[9]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_210_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_16),
        .O(ram_reg_0_i_100_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_102__0
       (.I0(add_ln34_9_reg_1426[8]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_212_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_15),
        .O(ram_reg_0_i_102__0_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_104__0
       (.I0(add_ln34_9_reg_1426[7]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_214_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_14),
        .O(ram_reg_0_i_104__0_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_106
       (.I0(add_ln34_9_reg_1426[6]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_216_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_13),
        .O(ram_reg_0_i_106_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_108
       (.I0(add_ln34_9_reg_1426[5]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_218_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_12),
        .O(ram_reg_0_i_108_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_110
       (.I0(add_ln34_9_reg_1426[4]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_220_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_11),
        .O(ram_reg_0_i_110_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_112
       (.I0(add_ln34_9_reg_1426[3]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_222_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_10),
        .O(ram_reg_0_i_112_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_114
       (.I0(add_ln34_9_reg_1426[2]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_224_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_9),
        .O(ram_reg_0_i_114_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_116
       (.I0(add_ln34_9_reg_1426[1]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_226_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_8),
        .O(ram_reg_0_i_116_n_5));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_118
       (.I0(add_ln34_9_reg_1426[0]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_228_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_7),
        .O(ram_reg_0_i_118_n_5));
  LUT6 #(
    .INIT(64'h00000000FFFFF800)) 
    ram_reg_0_i_130
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(grp_depthwise_conv2d_fix_fu_509_input_r_ce1),
        .I3(Q[1]),
        .I4(ram_reg_0_i_34),
        .I5(ram_reg_0_3),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_0_i_134
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_134_n_5));
  LUT6 #(
    .INIT(64'hBF00000000000000)) 
    ram_reg_0_i_138
       (.I0(add_ln34_8_reg_1386[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ram_reg_0_i_134_n_5),
        .I4(ram_reg_0_i_239_n_5),
        .I5(Q[1]),
        .O(\add_ln34_8_reg_1386_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAEAAA)) 
    ram_reg_0_i_153
       (.I0(ram_reg_0_i_254_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1431[9]),
        .I4(ram_reg_0_i_255_n_5),
        .I5(add_ln34_11_reg_1436[9]),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[9]));
  LUT6 #(
    .INIT(64'hCCAAAAAACC0F0F0F)) 
    ram_reg_0_i_158
       (.I0(add_ln34_10_reg_1431[8]),
        .I1(add_ln34_11_reg_1436[8]),
        .I2(ram_reg_0_i_259_n_5),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_260_n_5),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[8]));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAEAAA)) 
    ram_reg_0_i_163
       (.I0(ram_reg_0_i_265_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1431[7]),
        .I4(ram_reg_0_i_255_n_5),
        .I5(add_ln34_11_reg_1436[7]),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800080)) 
    ram_reg_0_i_168
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(add_ln34_10_reg_1431[6]),
        .I3(ram_reg_0_i_255_n_5),
        .I4(add_ln34_11_reg_1436[6]),
        .I5(ram_reg_0_i_270_n_5),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[6]));
  LUT6 #(
    .INIT(64'hFFFFD5150000D515)) 
    ram_reg_0_i_173
       (.I0(ram_reg_0_i_275_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1431[5]),
        .I4(ram_reg_0_i_255_n_5),
        .I5(add_ln34_11_reg_1436[5]),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[5]));
  LUT6 #(
    .INIT(64'hFFFFD5150000D515)) 
    ram_reg_0_i_178
       (.I0(ram_reg_0_i_280_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1431[4]),
        .I4(ram_reg_0_i_255_n_5),
        .I5(add_ln34_11_reg_1436[4]),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[4]));
  LUT6 #(
    .INIT(64'hCCAAAAAACC0F0F0F)) 
    ram_reg_0_i_183
       (.I0(add_ln34_10_reg_1431[3]),
        .I1(add_ln34_11_reg_1436[3]),
        .I2(ram_reg_0_i_285_n_5),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_260_n_5),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAEAAA)) 
    ram_reg_0_i_188
       (.I0(ram_reg_0_i_290_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1431[2]),
        .I4(ram_reg_0_i_255_n_5),
        .I5(add_ln34_11_reg_1436[2]),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AAEA)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_2),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_509_output_r_ce0),
        .I3(icmp_ln34_reg_1125_pp0_iter3_reg),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(WEA[0]));
  LUT6 #(
    .INIT(64'hCCAAAAAACC0F0F0F)) 
    ram_reg_0_i_193
       (.I0(add_ln34_10_reg_1431[1]),
        .I1(add_ln34_11_reg_1436[1]),
        .I2(ram_reg_0_i_295_n_5),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_260_n_5),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800080)) 
    ram_reg_0_i_198
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(add_ln34_10_reg_1431[0]),
        .I3(ram_reg_0_i_255_n_5),
        .I4(add_ln34_11_reg_1436[0]),
        .I5(ram_reg_0_i_300_n_5),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address0[0]));
  MUXF7 ram_reg_0_i_21
       (.I0(ram_reg_0_i_100_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[9]),
        .O(ADDRBWRADDR[9]),
        .S(MemBank_B_address015_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_210
       (.I0(add_ln34_7_reg_1381[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[9]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[9]),
        .O(ram_reg_0_i_210_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_212
       (.I0(add_ln34_7_reg_1381[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[8]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[8]),
        .O(ram_reg_0_i_212_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_214
       (.I0(add_ln34_7_reg_1381[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[7]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[7]),
        .O(ram_reg_0_i_214_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_216
       (.I0(add_ln34_7_reg_1381[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[6]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[6]),
        .O(ram_reg_0_i_216_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_218
       (.I0(add_ln34_7_reg_1381[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[5]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[5]),
        .O(ram_reg_0_i_218_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_220
       (.I0(add_ln34_7_reg_1381[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[4]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[4]),
        .O(ram_reg_0_i_220_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_222
       (.I0(add_ln34_7_reg_1381[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[3]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[3]),
        .O(ram_reg_0_i_222_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_224
       (.I0(add_ln34_7_reg_1381[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[2]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[2]),
        .O(ram_reg_0_i_224_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_226
       (.I0(add_ln34_7_reg_1381[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_5_reg_1371[1]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[1]),
        .O(ram_reg_0_i_226_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_228
       (.I0(add_ln34_7_reg_1381[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_8_reg_1386[0]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_3_reg_1330[0]),
        .O(ram_reg_0_i_228_n_5));
  MUXF7 ram_reg_0_i_22__0
       (.I0(ram_reg_0_i_102__0_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[8]),
        .O(ADDRBWRADDR[8]),
        .S(MemBank_B_address015_out));
  MUXF7 ram_reg_0_i_23
       (.I0(ram_reg_0_i_104__0_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[7]),
        .O(ADDRBWRADDR[7]),
        .S(MemBank_B_address015_out));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFCCACCC)) 
    ram_reg_0_i_239
       (.I0(add_ln34_6_reg_1376[10]),
        .I1(add_ln34_reg_1320[10]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_239_n_5));
  MUXF7 ram_reg_0_i_24
       (.I0(ram_reg_0_i_106_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[6]),
        .O(ADDRBWRADDR[6]),
        .S(MemBank_B_address015_out));
  MUXF7 ram_reg_0_i_25
       (.I0(ram_reg_0_i_108_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[5]),
        .O(ADDRBWRADDR[5]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    ram_reg_0_i_254
       (.I0(add_ln34_6_reg_1376[9]),
        .I1(ram_reg_0_i_331_n_5),
        .I2(add_ln34_reg_1320[9]),
        .I3(ram_reg_0_i_134_n_5),
        .I4(ram_reg_0_i_332_n_5),
        .I5(add_ln34_8_reg_1386[9]),
        .O(ram_reg_0_i_254_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_255
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_0_i_255_n_5));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    ram_reg_0_i_259
       (.I0(add_ln34_6_reg_1376[8]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln34_reg_1320[8]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_8_reg_1386[8]),
        .O(ram_reg_0_i_259_n_5));
  MUXF7 ram_reg_0_i_26
       (.I0(ram_reg_0_i_110_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[4]),
        .O(ADDRBWRADDR[4]),
        .S(MemBank_B_address015_out));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_260
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(ram_reg_0_i_260_n_5));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    ram_reg_0_i_265
       (.I0(add_ln34_6_reg_1376[7]),
        .I1(ram_reg_0_i_331_n_5),
        .I2(add_ln34_reg_1320[7]),
        .I3(ram_reg_0_i_134_n_5),
        .I4(ram_reg_0_i_332_n_5),
        .I5(add_ln34_8_reg_1386[7]),
        .O(ram_reg_0_i_265_n_5));
  LUT6 #(
    .INIT(64'h00000000888B8888)) 
    ram_reg_0_i_26__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[13]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(output_r_address0[13]),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_0 ));
  MUXF7 ram_reg_0_i_27
       (.I0(ram_reg_0_i_112_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[3]),
        .O(ADDRBWRADDR[3]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    ram_reg_0_i_270
       (.I0(add_ln34_6_reg_1376[6]),
        .I1(ram_reg_0_i_331_n_5),
        .I2(add_ln34_reg_1320[6]),
        .I3(ram_reg_0_i_134_n_5),
        .I4(ram_reg_0_i_332_n_5),
        .I5(add_ln34_8_reg_1386[6]),
        .O(ram_reg_0_i_270_n_5));
  LUT6 #(
    .INIT(64'h00331B33FF331B33)) 
    ram_reg_0_i_275
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(add_ln34_reg_1320[5]),
        .I2(add_ln34_6_reg_1376[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_8_reg_1386[5]),
        .O(ram_reg_0_i_275_n_5));
  MUXF7 ram_reg_0_i_28
       (.I0(ram_reg_0_i_114_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[2]),
        .O(ADDRBWRADDR[2]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'h4700440047FF77FF)) 
    ram_reg_0_i_280
       (.I0(add_ln34_8_reg_1386[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln34_6_reg_1376[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(add_ln34_reg_1320[4]),
        .O(ram_reg_0_i_280_n_5));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    ram_reg_0_i_285
       (.I0(add_ln34_6_reg_1376[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln34_reg_1320[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_8_reg_1386[3]),
        .O(ram_reg_0_i_285_n_5));
  MUXF7 ram_reg_0_i_29
       (.I0(ram_reg_0_i_116_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[1]),
        .O(ADDRBWRADDR[1]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    ram_reg_0_i_290
       (.I0(add_ln34_6_reg_1376[2]),
        .I1(ram_reg_0_i_331_n_5),
        .I2(add_ln34_reg_1320[2]),
        .I3(ram_reg_0_i_134_n_5),
        .I4(ram_reg_0_i_332_n_5),
        .I5(add_ln34_8_reg_1386[2]),
        .O(ram_reg_0_i_290_n_5));
  LUT6 #(
    .INIT(64'h40404F7F70407F7F)) 
    ram_reg_0_i_295
       (.I0(add_ln34_8_reg_1386[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln34_reg_1320[1]),
        .I5(add_ln34_6_reg_1376[1]),
        .O(ram_reg_0_i_295_n_5));
  LUT6 #(
    .INIT(64'h00000F0E0000000E)) 
    ram_reg_0_i_3
       (.I0(ram_reg_0_i_40_n_5),
        .I1(ram_reg_0_5),
        .I2(MemBank_A_address01),
        .I3(Q[2]),
        .I4(MemBank_B_address01),
        .I5(ram_reg_0_0[1]),
        .O(ADDRARDADDR[1]));
  MUXF7 ram_reg_0_i_30
       (.I0(ram_reg_0_i_118_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[0]),
        .O(ADDRBWRADDR[0]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'h8C8C8CCC80808000)) 
    ram_reg_0_i_300
       (.I0(add_ln34_8_reg_1386[0]),
        .I1(ram_reg_0_i_134_n_5),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(add_ln34_reg_1320[0]),
        .O(ram_reg_0_i_300_n_5));
  LUT6 #(
    .INIT(64'h00000000888B8888)) 
    ram_reg_0_i_30__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[13]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(output_r_address0[12]),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_331
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_331_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_332
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_332_n_5));
  LUT6 #(
    .INIT(64'h00000000888B8888)) 
    ram_reg_0_i_34__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[13]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(output_r_address0[11]),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FEFEF0F0F)) 
    ram_reg_0_i_38
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ram_reg_0_i_134_n_5),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_ce1));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_38__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[13]),
        .I1(Q[1]),
        .I2(output_r_address0[10]),
        .I3(ram_reg_0_17[10]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_3 ));
  LUT6 #(
    .INIT(64'h00000F0E0000000E)) 
    ram_reg_0_i_4
       (.I0(ram_reg_0_i_43_n_5),
        .I1(ram_reg_0),
        .I2(MemBank_A_address01),
        .I3(Q[2]),
        .I4(MemBank_B_address01),
        .I5(ram_reg_0_0[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004454)) 
    ram_reg_0_i_40
       (.I0(ram_reg_0_1),
        .I1(\add_ln34_8_reg_1386_reg[10]_0 ),
        .I2(ram_reg_0_6),
        .I3(Q[1]),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(ram_reg_0_i_40_n_5));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_42__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[9]),
        .I1(Q[1]),
        .I2(output_r_address0[9]),
        .I3(ram_reg_0_17[9]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004454)) 
    ram_reg_0_i_43
       (.I0(ram_reg_0_1),
        .I1(\add_ln34_8_reg_1386_reg[10]_0 ),
        .I2(ram_reg_0_2),
        .I3(Q[1]),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(ram_reg_0_i_43_n_5));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_46__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[8]),
        .I1(Q[1]),
        .I2(output_r_address0[8]),
        .I3(ram_reg_0_17[8]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABAA)) 
    ram_reg_0_i_47__0
       (.I0(\add_ln34_8_reg_1386_reg[10]_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[10]),
        .I4(Q[1]),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_50__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[7]),
        .I1(Q[1]),
        .I2(output_r_address0[7]),
        .I3(ram_reg_0_17[7]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_52__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[9]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[9]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[9]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_10 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_54__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[6]),
        .I1(Q[1]),
        .I2(output_r_address0[6]),
        .I3(ram_reg_0_17[6]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_56__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[8]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[8]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[8]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_9 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_58__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[5]),
        .I1(Q[1]),
        .I2(output_r_address0[5]),
        .I3(ram_reg_0_17[5]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_60__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[7]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[7]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[7]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_8 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_62__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[4]),
        .I1(Q[1]),
        .I2(output_r_address0[4]),
        .I3(ram_reg_0_17[4]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_64__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[6]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[6]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[6]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_7 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_66__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[3]),
        .I1(Q[1]),
        .I2(output_r_address0[3]),
        .I3(ram_reg_0_17[3]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_68__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[5]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[5]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[5]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_6 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_70__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[2]),
        .I1(Q[1]),
        .I2(output_r_address0[2]),
        .I3(ram_reg_0_17[2]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_72__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[4]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[4]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[4]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_74__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[1]),
        .I1(Q[1]),
        .I2(output_r_address0[1]),
        .I3(ram_reg_0_17[1]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_76__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[3]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[3]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[3]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_78__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[0]),
        .I1(Q[1]),
        .I2(output_r_address0[0]),
        .I3(ram_reg_0_17[0]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\add_ln40_reg_1341_pp0_iter3_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_80__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[2]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[2]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[2]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_84__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[1]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[1]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[1]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_87
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(grp_depthwise_conv2d_fix_fu_509_output_r_ce0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_88__0
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address0[0]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[0]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[0]),
        .I4(MemBank_B_address013_out),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_0_i_98
       (.I0(add_ln34_3_reg_1330[10]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln34_5_reg_1371[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln34_7_reg_1381[10]),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address1));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AAEA)) 
    ram_reg_2_i_3__0
       (.I0(ram_reg_2),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_509_output_r_ce0),
        .I3(icmp_ln34_reg_1125_pp0_iter3_reg),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AAEA)) 
    ram_reg_5_i_3__0
       (.I0(ram_reg_2),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_509_output_r_ce0),
        .I3(icmp_ln34_reg_1125_pp0_iter3_reg),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(\ap_CS_fsm_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AAEA)) 
    ram_reg_7_i_3__0
       (.I0(ram_reg_2),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_509_output_r_ce0),
        .I3(icmp_ln34_reg_1125_pp0_iter3_reg),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(\ap_CS_fsm_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln22_3_reg_1296[9]_i_1 
       (.I0(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(select_ln22_3_reg_1296));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln22_3_reg_1296[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(out_w_reg_12890));
  FDSE \select_ln22_3_reg_1296_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[0]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[0] ),
        .S(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[1]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[1] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[2]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[2] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[3]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[3] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[4]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[4] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[5]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[5] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[6]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[6] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[7]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[7] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[8] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[8]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[8] ),
        .R(select_ln22_3_reg_1296));
  FDRE \select_ln22_3_reg_1296_reg[9] 
       (.C(ap_clk),
        .CE(out_w_reg_12890),
        .D(add_ln22_3_reg_1143[9]),
        .Q(\select_ln22_3_reg_1296_reg_n_5_[9] ),
        .R(select_ln22_3_reg_1296));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1257[0]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[5]),
        .I1(and_ln34_reg_1208),
        .I2(\select_ln34_reg_1181_reg_n_5_[0] ),
        .O(select_ln22_fu_505_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1257[1]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[6]),
        .I1(and_ln34_reg_1208),
        .I2(\select_ln34_reg_1181_reg_n_5_[1] ),
        .O(select_ln22_fu_505_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1257[2]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[7]),
        .I1(and_ln34_reg_1208),
        .I2(\select_ln34_reg_1181_reg_n_5_[2] ),
        .O(select_ln22_fu_505_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1257[3]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[8]),
        .I1(and_ln34_reg_1208),
        .I2(\select_ln34_reg_1181_reg_n_5_[3] ),
        .O(select_ln22_fu_505_p3[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln22_reg_1257[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(select_ln22_reg_12570));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1257[4]_i_2 
       (.I0(p_shl10_cast_mid1_fu_469_p1[9]),
        .I1(and_ln34_reg_1208),
        .I2(\select_ln34_reg_1181_reg_n_5_[4] ),
        .O(select_ln22_fu_505_p3[4]));
  FDRE \select_ln22_reg_1257_reg[0] 
       (.C(ap_clk),
        .CE(select_ln22_reg_12570),
        .D(select_ln22_fu_505_p3[0]),
        .Q(select_ln22_reg_1257[0]),
        .R(1'b0));
  FDRE \select_ln22_reg_1257_reg[1] 
       (.C(ap_clk),
        .CE(select_ln22_reg_12570),
        .D(select_ln22_fu_505_p3[1]),
        .Q(select_ln22_reg_1257[1]),
        .R(1'b0));
  FDRE \select_ln22_reg_1257_reg[2] 
       (.C(ap_clk),
        .CE(select_ln22_reg_12570),
        .D(select_ln22_fu_505_p3[2]),
        .Q(select_ln22_reg_1257[2]),
        .R(1'b0));
  FDRE \select_ln22_reg_1257_reg[3] 
       (.C(ap_clk),
        .CE(select_ln22_reg_12570),
        .D(select_ln22_fu_505_p3[3]),
        .Q(select_ln22_reg_1257[3]),
        .R(1'b0));
  FDRE \select_ln22_reg_1257_reg[4] 
       (.C(ap_clk),
        .CE(select_ln22_reg_12570),
        .D(select_ln22_fu_505_p3[4]),
        .Q(select_ln22_reg_1257[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \select_ln34_13_reg_1194[0]_i_1 
       (.I0(p_shl4_cast_mid161_ca_fu_523_p1),
        .I1(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I2(\out_d_0_reg_188_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(and_ln34_reg_12080),
        .I5(select_ln34_13_reg_1194),
        .O(\select_ln34_13_reg_1194[0]_i_1_n_5 ));
  FDRE \select_ln34_13_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln34_13_reg_1194[0]_i_1_n_5 ),
        .Q(select_ln34_13_reg_1194),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln34_14_reg_1202[0]_i_1 
       (.I0(\out_d_0_reg_188_reg_n_5_[0] ),
        .I1(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I2(p_shl4_cast_mid161_ca_fu_523_p1),
        .O(select_ln34_14_fu_426_p3));
  FDRE \select_ln34_14_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_reg_12080),
        .D(select_ln34_14_fu_426_p3),
        .Q(select_ln34_14_reg_1202),
        .R(1'b0));
  FDRE \select_ln34_15_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_5_reg_13710),
        .D(select_ln34_14_reg_1202),
        .Q(select_ln34_15_reg_1356),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln34_reg_1181[4]_i_1 
       (.I0(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(select_ln34_reg_1181));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln34_reg_1181[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .O(icmp_ln23_reg_11890));
  FDRE \select_ln34_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln23_reg_11890),
        .D(p_shl10_cast_fu_299_p1[5]),
        .Q(\select_ln34_reg_1181_reg_n_5_[0] ),
        .R(select_ln34_reg_1181));
  FDRE \select_ln34_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln23_reg_11890),
        .D(p_shl10_cast_fu_299_p1[6]),
        .Q(\select_ln34_reg_1181_reg_n_5_[1] ),
        .R(select_ln34_reg_1181));
  FDRE \select_ln34_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln23_reg_11890),
        .D(p_shl10_cast_fu_299_p1[7]),
        .Q(\select_ln34_reg_1181_reg_n_5_[2] ),
        .R(select_ln34_reg_1181));
  FDRE \select_ln34_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln23_reg_11890),
        .D(p_shl10_cast_fu_299_p1[8]),
        .Q(\select_ln34_reg_1181_reg_n_5_[3] ),
        .R(select_ln34_reg_1181));
  FDRE \select_ln34_reg_1181_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln23_reg_11890),
        .D(p_shl10_cast_fu_299_p1[9]),
        .Q(\select_ln34_reg_1181_reg_n_5_[4] ),
        .R(select_ln34_reg_1181));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_0_0_mid1_reg_1234[2]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[5]),
        .I1(p_shl10_cast_mid1_fu_469_p1[6]),
        .O(tmp5_0_0_mid1_fu_484_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp5_0_0_mid1_reg_1234[3]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[7]),
        .I1(p_shl10_cast_mid1_fu_469_p1[6]),
        .I2(p_shl10_cast_mid1_fu_469_p1[5]),
        .O(tmp5_0_0_mid1_fu_484_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \tmp5_0_0_mid1_reg_1234[4]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[8]),
        .I1(p_shl10_cast_mid1_fu_469_p1[5]),
        .I2(p_shl10_cast_mid1_fu_469_p1[6]),
        .I3(p_shl10_cast_mid1_fu_469_p1[7]),
        .O(tmp5_0_0_mid1_fu_484_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h9999999A)) 
    \tmp5_0_0_mid1_reg_1234[5]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[9]),
        .I1(p_shl10_cast_mid1_fu_469_p1[5]),
        .I2(p_shl10_cast_mid1_fu_469_p1[8]),
        .I3(p_shl10_cast_mid1_fu_469_p1[6]),
        .I4(p_shl10_cast_mid1_fu_469_p1[7]),
        .O(tmp5_0_0_mid1_fu_484_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h3333CC32)) 
    \tmp5_0_0_mid1_reg_1234[6]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[7]),
        .I1(p_shl10_cast_mid1_fu_469_p1[6]),
        .I2(p_shl10_cast_mid1_fu_469_p1[8]),
        .I3(p_shl10_cast_mid1_fu_469_p1[5]),
        .I4(p_shl10_cast_mid1_fu_469_p1[9]),
        .O(\tmp5_0_0_mid1_reg_1234[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFF4400BA)) 
    \tmp5_0_0_mid1_reg_1234[7]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[9]),
        .I1(p_shl10_cast_mid1_fu_469_p1[5]),
        .I2(p_shl10_cast_mid1_fu_469_p1[8]),
        .I3(p_shl10_cast_mid1_fu_469_p1[6]),
        .I4(p_shl10_cast_mid1_fu_469_p1[7]),
        .O(\tmp5_0_0_mid1_reg_1234[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hE1E1F0E0)) 
    \tmp5_0_0_mid1_reg_1234[8]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[7]),
        .I1(p_shl10_cast_mid1_fu_469_p1[6]),
        .I2(p_shl10_cast_mid1_fu_469_p1[8]),
        .I3(p_shl10_cast_mid1_fu_469_p1[5]),
        .I4(p_shl10_cast_mid1_fu_469_p1[9]),
        .O(\tmp5_0_0_mid1_reg_1234[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \tmp5_0_0_mid1_reg_1234[9]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[9]),
        .I1(p_shl10_cast_mid1_fu_469_p1[8]),
        .I2(p_shl10_cast_mid1_fu_469_p1[6]),
        .I3(p_shl10_cast_mid1_fu_469_p1[7]),
        .O(tmp5_0_0_mid1_fu_484_p2[9]));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(p_shl10_cast_mid1_fu_469_p1[5]),
        .Q(tmp5_0_0_mid1_reg_1234_reg[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp5_0_0_mid1_fu_484_p2[2]),
        .Q(tmp5_0_0_mid1_reg_1234_reg[1]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp5_0_0_mid1_fu_484_p2[3]),
        .Q(tmp5_0_0_mid1_reg_1234_reg[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp5_0_0_mid1_fu_484_p2[4]),
        .Q(tmp5_0_0_mid1_reg_1234_reg[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp5_0_0_mid1_fu_484_p2[5]),
        .Q(tmp5_0_0_mid1_reg_1234_reg[4]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(\tmp5_0_0_mid1_reg_1234[6]_i_1_n_5 ),
        .Q(tmp5_0_0_mid1_reg_1234_reg[5]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[7] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(\tmp5_0_0_mid1_reg_1234[7]_i_1_n_5 ),
        .Q(tmp5_0_0_mid1_reg_1234_reg[6]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[8] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(\tmp5_0_0_mid1_reg_1234[8]_i_1_n_5 ),
        .Q(tmp5_0_0_mid1_reg_1234_reg[7]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid1_reg_1234_reg[9] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp5_0_0_mid1_fu_484_p2[9]),
        .Q(tmp5_0_0_mid1_reg_1234_reg[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[1]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[0]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[1] ),
        .O(tmp5_0_0_mid2_fu_544_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[2]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[1]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[2] ),
        .O(tmp5_0_0_mid2_fu_544_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[3]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[2]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[3] ),
        .O(tmp5_0_0_mid2_fu_544_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[4]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[3]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[4] ),
        .O(tmp5_0_0_mid2_fu_544_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[5]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[4]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[5] ),
        .O(tmp5_0_0_mid2_fu_544_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[6]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[5]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[6] ),
        .O(tmp5_0_0_mid2_fu_544_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[7]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[6]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[7] ),
        .O(tmp5_0_0_mid2_fu_544_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[8]_i_1 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[7]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[8] ),
        .O(tmp5_0_0_mid2_fu_544_p3[8]));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp5_0_0_mid2_reg_1267[9]_i_1 
       (.I0(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I3(and_ln34_reg_1208),
        .O(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_0_0_mid2_reg_1267[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_reg_1267[9]_i_3 
       (.I0(tmp5_0_0_mid1_reg_1234_reg[8]),
        .I1(and_ln34_reg_1208),
        .I2(\tmp5_0_0_reg_1156_reg_n_5_[9] ),
        .O(tmp5_0_0_mid2_fu_544_p3[9]));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[1]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[0]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[2]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[1]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[3]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[2]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[4]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[3]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[5]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[4]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[6]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[5]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[7]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[6]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[8]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[7]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1267_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(tmp5_0_0_mid2_fu_544_p3[9]),
        .Q(tmp5_0_0_mid2_reg_1267_reg[8]),
        .R(\tmp5_0_0_mid2_reg_1267[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_0_0_reg_1156[2]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[5]),
        .I1(p_shl10_cast_fu_299_p1[6]),
        .O(tmp5_0_0_fu_315_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp5_0_0_reg_1156[3]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[7]),
        .I1(p_shl10_cast_fu_299_p1[6]),
        .I2(p_shl10_cast_fu_299_p1[5]),
        .O(tmp5_0_0_fu_315_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \tmp5_0_0_reg_1156[4]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[8]),
        .I1(p_shl10_cast_fu_299_p1[5]),
        .I2(p_shl10_cast_fu_299_p1[6]),
        .I3(p_shl10_cast_fu_299_p1[7]),
        .O(tmp5_0_0_fu_315_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h9999999A)) 
    \tmp5_0_0_reg_1156[5]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[9]),
        .I1(p_shl10_cast_fu_299_p1[5]),
        .I2(p_shl10_cast_fu_299_p1[8]),
        .I3(p_shl10_cast_fu_299_p1[6]),
        .I4(p_shl10_cast_fu_299_p1[7]),
        .O(tmp5_0_0_fu_315_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h44BB44BA)) 
    \tmp5_0_0_reg_1156[6]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[9]),
        .I1(p_shl10_cast_fu_299_p1[5]),
        .I2(p_shl10_cast_fu_299_p1[8]),
        .I3(p_shl10_cast_fu_299_p1[6]),
        .I4(p_shl10_cast_fu_299_p1[7]),
        .O(tmp5_0_0_fu_315_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h9999AA98)) 
    \tmp5_0_0_reg_1156[7]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[7]),
        .I1(p_shl10_cast_fu_299_p1[6]),
        .I2(p_shl10_cast_fu_299_p1[8]),
        .I3(p_shl10_cast_fu_299_p1[5]),
        .I4(p_shl10_cast_fu_299_p1[9]),
        .O(tmp5_0_0_fu_315_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hE1E1F0E0)) 
    \tmp5_0_0_reg_1156[8]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[7]),
        .I1(p_shl10_cast_fu_299_p1[6]),
        .I2(p_shl10_cast_fu_299_p1[8]),
        .I3(p_shl10_cast_fu_299_p1[5]),
        .I4(p_shl10_cast_fu_299_p1[9]),
        .O(\tmp5_0_0_reg_1156[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \tmp5_0_0_reg_1156[9]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[9]),
        .I1(p_shl10_cast_fu_299_p1[8]),
        .I2(p_shl10_cast_fu_299_p1[6]),
        .I3(p_shl10_cast_fu_299_p1[7]),
        .O(tmp5_0_0_fu_315_p2[9]));
  FDRE \tmp5_0_0_reg_1156_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(p_shl10_cast_fu_299_p1[5]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_0_0_fu_315_p2[2]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_0_0_fu_315_p2[3]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_0_0_fu_315_p2[4]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_0_0_fu_315_p2[5]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_0_0_fu_315_p2[6]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_0_0_fu_315_p2[7]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_0_0_reg_1156[8]_i_1_n_5 ),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1156_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_0_0_fu_315_p2[9]),
        .Q(\tmp5_0_0_reg_1156_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_1_0_mid1_reg_1274[2]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[5]),
        .I1(p_shl8_cast_mid1_fu_557_p1[6]),
        .O(\tmp5_1_0_mid1_reg_1274[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp5_1_0_mid1_reg_1274[3]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[5]),
        .I1(p_shl8_cast_mid1_fu_557_p1[6]),
        .I2(p_shl8_cast_mid1_fu_557_p1[7]),
        .O(\tmp5_1_0_mid1_reg_1274[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp5_1_0_mid1_reg_1274[4]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[7]),
        .I1(p_shl8_cast_mid1_fu_557_p1[6]),
        .I2(p_shl8_cast_mid1_fu_557_p1[5]),
        .I3(p_shl8_cast_mid1_fu_557_p1[8]),
        .O(\tmp5_1_0_mid1_reg_1274[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFF0001FE)) 
    \tmp5_1_0_mid1_reg_1274[5]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[8]),
        .I1(p_shl8_cast_mid1_fu_557_p1[6]),
        .I2(p_shl8_cast_mid1_fu_557_p1[7]),
        .I3(p_shl8_cast_mid1_fu_557_p1[9]),
        .I4(p_shl8_cast_mid1_fu_557_p1[5]),
        .O(tmp5_1_0_mid1_fu_572_p2));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h00F0FF0E)) 
    \tmp5_1_0_mid1_reg_1274[6]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[7]),
        .I1(p_shl8_cast_mid1_fu_557_p1[8]),
        .I2(p_shl8_cast_mid1_fu_557_p1[5]),
        .I3(p_shl8_cast_mid1_fu_557_p1[9]),
        .I4(p_shl8_cast_mid1_fu_557_p1[6]),
        .O(\tmp5_1_0_mid1_reg_1274[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hBABA4544)) 
    \tmp5_1_0_mid1_reg_1274[7]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[6]),
        .I1(p_shl8_cast_mid1_fu_557_p1[9]),
        .I2(p_shl8_cast_mid1_fu_557_p1[5]),
        .I3(p_shl8_cast_mid1_fu_557_p1[8]),
        .I4(p_shl8_cast_mid1_fu_557_p1[7]),
        .O(\tmp5_1_0_mid1_reg_1274[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFAE0050)) 
    \tmp5_1_0_mid1_reg_1274[8]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[7]),
        .I1(p_shl8_cast_mid1_fu_557_p1[5]),
        .I2(p_shl8_cast_mid1_fu_557_p1[9]),
        .I3(p_shl8_cast_mid1_fu_557_p1[6]),
        .I4(p_shl8_cast_mid1_fu_557_p1[8]),
        .O(\tmp5_1_0_mid1_reg_1274[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \tmp5_1_0_mid1_reg_1274[9]_i_1 
       (.I0(p_shl8_cast_mid1_fu_557_p1[8]),
        .I1(p_shl8_cast_mid1_fu_557_p1[6]),
        .I2(p_shl8_cast_mid1_fu_557_p1[7]),
        .I3(p_shl8_cast_mid1_fu_557_p1[9]),
        .O(\tmp5_1_0_mid1_reg_1274[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(p_shl8_cast_mid1_fu_557_p1[5]),
        .Q(tmp5_1_0_mid1_reg_1274_reg[0]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_1_0_mid1_reg_1274[2]_i_1_n_5 ),
        .Q(tmp5_1_0_mid1_reg_1274_reg[1]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_1_0_mid1_reg_1274[3]_i_1_n_5 ),
        .Q(tmp5_1_0_mid1_reg_1274_reg[2]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_1_0_mid1_reg_1274[4]_i_1_n_5 ),
        .Q(tmp5_1_0_mid1_reg_1274_reg[3]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(tmp5_1_0_mid1_fu_572_p2),
        .Q(tmp5_1_0_mid1_reg_1274_reg[4]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_1_0_mid1_reg_1274[6]_i_1_n_5 ),
        .Q(tmp5_1_0_mid1_reg_1274_reg[5]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_1_0_mid1_reg_1274[7]_i_1_n_5 ),
        .Q(tmp5_1_0_mid1_reg_1274_reg[6]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_1_0_mid1_reg_1274[8]_i_1_n_5 ),
        .Q(tmp5_1_0_mid1_reg_1274_reg[7]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid1_reg_1274_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_1_0_mid1_reg_1274[9]_i_1_n_5 ),
        .Q(tmp5_1_0_mid1_reg_1274_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[1]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[0]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[0]),
        .O(tmp5_1_0_mid2_fu_662_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[2]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[1]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[1]),
        .O(tmp5_1_0_mid2_fu_662_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[3]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[2]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[2]),
        .O(tmp5_1_0_mid2_fu_662_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[4]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[3]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[3]),
        .O(tmp5_1_0_mid2_fu_662_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[5]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[4]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[4]),
        .O(tmp5_1_0_mid2_fu_662_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[6]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[5]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[5]),
        .O(tmp5_1_0_mid2_fu_662_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[7]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[6]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[6]),
        .O(tmp5_1_0_mid2_fu_662_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[8]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[7]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[7]),
        .O(tmp5_1_0_mid2_fu_662_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1301[9]_i_1 
       (.I0(tmp5_1_0_mid1_reg_1274_reg[8]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_1_0_reg_1161_reg[8]),
        .O(tmp5_1_0_mid2_fu_662_p3[9]));
  FDRE \tmp5_1_0_mid2_reg_1301_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(1'b0),
        .Q(tmp5_1_0_mid2_reg_1301_reg[9]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_1_0_mid2_reg_1301_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[1]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[0]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_1_0_mid2_reg_1301_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[2]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[1]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_1_0_mid2_reg_1301_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[3]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[2]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_1_0_mid2_reg_1301_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[4]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[3]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1301_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[5]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[4]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1301_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[6]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[5]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1301_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[7]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[6]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1301_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[8]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[7]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1301_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_1_0_mid2_fu_662_p3[9]),
        .Q(tmp5_1_0_mid2_reg_1301_reg[8]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_1_0_reg_1161[2]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[5]),
        .I1(p_shl8_cast_fu_328_p1[6]),
        .O(\tmp5_1_0_reg_1161[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp5_1_0_reg_1161[3]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[5]),
        .I1(p_shl8_cast_fu_328_p1[6]),
        .I2(p_shl8_cast_fu_328_p1[7]),
        .O(\tmp5_1_0_reg_1161[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp5_1_0_reg_1161[4]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[7]),
        .I1(p_shl8_cast_fu_328_p1[6]),
        .I2(p_shl8_cast_fu_328_p1[5]),
        .I3(p_shl8_cast_fu_328_p1[8]),
        .O(\tmp5_1_0_reg_1161[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFF0001FE)) 
    \tmp5_1_0_reg_1161[5]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[8]),
        .I1(p_shl8_cast_fu_328_p1[6]),
        .I2(p_shl8_cast_fu_328_p1[7]),
        .I3(p_shl8_cast_fu_328_p1[9]),
        .I4(p_shl8_cast_fu_328_p1[5]),
        .O(tmp5_1_0_fu_343_p2));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00F0FF0E)) 
    \tmp5_1_0_reg_1161[6]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[7]),
        .I1(p_shl8_cast_fu_328_p1[8]),
        .I2(p_shl8_cast_fu_328_p1[5]),
        .I3(p_shl8_cast_fu_328_p1[9]),
        .I4(p_shl8_cast_fu_328_p1[6]),
        .O(\tmp5_1_0_reg_1161[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hBABA4544)) 
    \tmp5_1_0_reg_1161[7]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[6]),
        .I1(p_shl8_cast_fu_328_p1[9]),
        .I2(p_shl8_cast_fu_328_p1[5]),
        .I3(p_shl8_cast_fu_328_p1[8]),
        .I4(p_shl8_cast_fu_328_p1[7]),
        .O(\tmp5_1_0_reg_1161[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFAE0050)) 
    \tmp5_1_0_reg_1161[8]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[7]),
        .I1(p_shl8_cast_fu_328_p1[5]),
        .I2(p_shl8_cast_fu_328_p1[9]),
        .I3(p_shl8_cast_fu_328_p1[6]),
        .I4(p_shl8_cast_fu_328_p1[8]),
        .O(\tmp5_1_0_reg_1161[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \tmp5_1_0_reg_1161[9]_i_1 
       (.I0(p_shl8_cast_fu_328_p1[8]),
        .I1(p_shl8_cast_fu_328_p1[6]),
        .I2(p_shl8_cast_fu_328_p1[7]),
        .I3(p_shl8_cast_fu_328_p1[9]),
        .O(\tmp5_1_0_reg_1161[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(p_shl8_cast_fu_328_p1[5]),
        .Q(tmp5_1_0_reg_1161_reg[0]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_1_0_reg_1161[2]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1161_reg[1]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_1_0_reg_1161[3]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1161_reg[2]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_1_0_reg_1161[4]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1161_reg[3]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp5_1_0_fu_343_p2),
        .Q(tmp5_1_0_reg_1161_reg[4]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_1_0_reg_1161[6]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1161_reg[5]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_1_0_reg_1161[7]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1161_reg[6]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_1_0_reg_1161[8]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1161_reg[7]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1161_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_1_0_reg_1161[9]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1161_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_2_0_mid1_reg_1279[2]_i_1 
       (.I0(p_shl6_mid1_fu_578_p3[5]),
        .I1(p_shl6_mid1_fu_578_p3[6]),
        .O(\tmp5_2_0_mid1_reg_1279[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp5_2_0_mid1_reg_1279[3]_i_1 
       (.I0(p_shl6_mid1_fu_578_p3[5]),
        .I1(p_shl6_mid1_fu_578_p3[6]),
        .I2(p_shl6_mid1_fu_578_p3[7]),
        .O(\tmp5_2_0_mid1_reg_1279[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp5_2_0_mid1_reg_1279[4]_i_1 
       (.I0(p_shl6_mid1_fu_578_p3[7]),
        .I1(p_shl6_mid1_fu_578_p3[6]),
        .I2(p_shl6_mid1_fu_578_p3[5]),
        .I3(p_shl6_mid1_fu_578_p3[8]),
        .O(\tmp5_2_0_mid1_reg_1279[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFF0001FE)) 
    \tmp5_2_0_mid1_reg_1279[5]_i_1 
       (.I0(p_shl6_mid1_fu_578_p3[8]),
        .I1(p_shl6_mid1_fu_578_p3[6]),
        .I2(p_shl6_mid1_fu_578_p3[7]),
        .I3(p_shl6_mid1_fu_578_p3[9]),
        .I4(p_shl6_mid1_fu_578_p3[5]),
        .O(tmp5_2_0_mid1_fu_596_p20_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h00F0FF0E)) 
    \tmp5_2_0_mid1_reg_1279[6]_i_1 
       (.I0(p_shl6_mid1_fu_578_p3[7]),
        .I1(p_shl6_mid1_fu_578_p3[8]),
        .I2(p_shl6_mid1_fu_578_p3[5]),
        .I3(p_shl6_mid1_fu_578_p3[9]),
        .I4(p_shl6_mid1_fu_578_p3[6]),
        .O(\tmp5_2_0_mid1_reg_1279[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hBABA4544)) 
    \tmp5_2_0_mid1_reg_1279[7]_i_1 
       (.I0(p_shl6_mid1_fu_578_p3[6]),
        .I1(p_shl6_mid1_fu_578_p3[9]),
        .I2(p_shl6_mid1_fu_578_p3[5]),
        .I3(p_shl6_mid1_fu_578_p3[8]),
        .I4(p_shl6_mid1_fu_578_p3[7]),
        .O(\tmp5_2_0_mid1_reg_1279[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFAE0050)) 
    \tmp5_2_0_mid1_reg_1279[8]_i_1 
       (.I0(p_shl6_mid1_fu_578_p3[7]),
        .I1(p_shl6_mid1_fu_578_p3[5]),
        .I2(p_shl6_mid1_fu_578_p3[9]),
        .I3(p_shl6_mid1_fu_578_p3[6]),
        .I4(p_shl6_mid1_fu_578_p3[8]),
        .O(\tmp5_2_0_mid1_reg_1279[8]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp5_2_0_mid1_reg_1279[9]_i_1 
       (.I0(and_ln34_reg_1208),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(tmp5_1_0_mid1_reg_1274_reg0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \tmp5_2_0_mid1_reg_1279[9]_i_2 
       (.I0(p_shl6_mid1_fu_578_p3[8]),
        .I1(p_shl6_mid1_fu_578_p3[6]),
        .I2(p_shl6_mid1_fu_578_p3[7]),
        .I3(p_shl6_mid1_fu_578_p3[9]),
        .O(\tmp5_2_0_mid1_reg_1279[9]_i_2_n_5 ));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(p_shl6_mid1_fu_578_p3[5]),
        .Q(tmp5_2_0_mid1_reg_1279_reg[0]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_2_0_mid1_reg_1279[2]_i_1_n_5 ),
        .Q(tmp5_2_0_mid1_reg_1279_reg[1]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_2_0_mid1_reg_1279[3]_i_1_n_5 ),
        .Q(tmp5_2_0_mid1_reg_1279_reg[2]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_2_0_mid1_reg_1279[4]_i_1_n_5 ),
        .Q(tmp5_2_0_mid1_reg_1279_reg[3]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(tmp5_2_0_mid1_fu_596_p20_out),
        .Q(tmp5_2_0_mid1_reg_1279_reg[4]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_2_0_mid1_reg_1279[6]_i_1_n_5 ),
        .Q(tmp5_2_0_mid1_reg_1279_reg[5]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_2_0_mid1_reg_1279[7]_i_1_n_5 ),
        .Q(tmp5_2_0_mid1_reg_1279_reg[6]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_2_0_mid1_reg_1279[8]_i_1_n_5 ),
        .Q(tmp5_2_0_mid1_reg_1279_reg[7]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid1_reg_1279_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp5_2_0_mid1_reg_1279[9]_i_2_n_5 ),
        .Q(tmp5_2_0_mid1_reg_1279_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[1]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[0]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[0]),
        .O(tmp5_2_0_mid2_fu_668_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[2]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[1]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[1]),
        .O(tmp5_2_0_mid2_fu_668_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[3]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[2]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[2]),
        .O(tmp5_2_0_mid2_fu_668_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[4]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[3]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[3]),
        .O(tmp5_2_0_mid2_fu_668_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[5]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[4]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[4]),
        .O(tmp5_2_0_mid2_fu_668_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[6]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[5]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[5]),
        .O(tmp5_2_0_mid2_fu_668_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[7]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[6]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[6]),
        .O(tmp5_2_0_mid2_fu_668_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[8]_i_1 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[7]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[7]),
        .O(tmp5_2_0_mid2_fu_668_p3[8]));
  LUT4 #(
    .INIT(16'h0020)) 
    \tmp5_2_0_mid2_reg_1308[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I3(and_ln34_reg_1208),
        .O(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_2_0_mid2_reg_1308[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .O(p_20_in));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1308[9]_i_3 
       (.I0(tmp5_2_0_mid1_reg_1279_reg[8]),
        .I1(and_ln34_reg_1208),
        .I2(tmp5_2_0_reg_1166_reg[8]),
        .O(tmp5_2_0_mid2_fu_668_p3[9]));
  FDRE \tmp5_2_0_mid2_reg_1308_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[1]),
        .Q(tmp5_2_0_mid2_reg_1308[1]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1308_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[2]),
        .Q(tmp5_2_0_mid2_reg_1308[2]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1308_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[3]),
        .Q(tmp5_2_0_mid2_reg_1308[3]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1308_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[4]),
        .Q(tmp5_2_0_mid2_reg_1308[4]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1308_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[5]),
        .Q(tmp5_2_0_mid2_reg_1308[5]),
        .S(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1308_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[6]),
        .Q(tmp5_2_0_mid2_reg_1308[6]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1308_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[7]),
        .Q(tmp5_2_0_mid2_reg_1308[7]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1308_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[8]),
        .Q(tmp5_2_0_mid2_reg_1308[8]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1308_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp5_2_0_mid2_fu_668_p3[9]),
        .Q(tmp5_2_0_mid2_reg_1308[9]),
        .R(\tmp5_2_0_mid2_reg_1308[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_2_0_reg_1166[2]_i_1 
       (.I0(p_shl6_fu_349_p3[5]),
        .I1(p_shl6_fu_349_p3[6]),
        .O(\tmp5_2_0_reg_1166[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp5_2_0_reg_1166[3]_i_1 
       (.I0(p_shl6_fu_349_p3[5]),
        .I1(p_shl6_fu_349_p3[6]),
        .I2(p_shl6_fu_349_p3[7]),
        .O(\tmp5_2_0_reg_1166[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp5_2_0_reg_1166[4]_i_1 
       (.I0(p_shl6_fu_349_p3[7]),
        .I1(p_shl6_fu_349_p3[6]),
        .I2(p_shl6_fu_349_p3[5]),
        .I3(p_shl6_fu_349_p3[8]),
        .O(\tmp5_2_0_reg_1166[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFF0001FE)) 
    \tmp5_2_0_reg_1166[5]_i_1 
       (.I0(p_shl6_fu_349_p3[8]),
        .I1(p_shl6_fu_349_p3[6]),
        .I2(p_shl6_fu_349_p3[7]),
        .I3(p_shl6_fu_349_p3[9]),
        .I4(p_shl6_fu_349_p3[5]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00F0FF0E)) 
    \tmp5_2_0_reg_1166[6]_i_1 
       (.I0(p_shl6_fu_349_p3[7]),
        .I1(p_shl6_fu_349_p3[8]),
        .I2(p_shl6_fu_349_p3[5]),
        .I3(p_shl6_fu_349_p3[9]),
        .I4(p_shl6_fu_349_p3[6]),
        .O(\tmp5_2_0_reg_1166[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hBABA4544)) 
    \tmp5_2_0_reg_1166[7]_i_1 
       (.I0(p_shl6_fu_349_p3[6]),
        .I1(p_shl6_fu_349_p3[9]),
        .I2(p_shl6_fu_349_p3[5]),
        .I3(p_shl6_fu_349_p3[8]),
        .I4(p_shl6_fu_349_p3[7]),
        .O(\tmp5_2_0_reg_1166[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFFAE0050)) 
    \tmp5_2_0_reg_1166[8]_i_1 
       (.I0(p_shl6_fu_349_p3[7]),
        .I1(p_shl6_fu_349_p3[5]),
        .I2(p_shl6_fu_349_p3[9]),
        .I3(p_shl6_fu_349_p3[6]),
        .I4(p_shl6_fu_349_p3[8]),
        .O(\tmp5_2_0_reg_1166[8]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_2_0_reg_1166[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .O(tmp5_0_0_reg_1156_reg0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \tmp5_2_0_reg_1166[9]_i_2 
       (.I0(p_shl6_fu_349_p3[8]),
        .I1(p_shl6_fu_349_p3[6]),
        .I2(p_shl6_fu_349_p3[7]),
        .I3(p_shl6_fu_349_p3[9]),
        .O(\tmp5_2_0_reg_1166[9]_i_2_n_5 ));
  FDRE \tmp5_2_0_reg_1166_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(p_shl6_fu_349_p3[5]),
        .Q(tmp5_2_0_reg_1166_reg[0]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_2_0_reg_1166[2]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1166_reg[1]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_2_0_reg_1166[3]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1166_reg[2]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_2_0_reg_1166[4]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1166_reg[3]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(p_0_in),
        .Q(tmp5_2_0_reg_1166_reg[4]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_2_0_reg_1166[6]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1166_reg[5]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_2_0_reg_1166[7]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1166_reg[6]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_2_0_reg_1166[8]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1166_reg[7]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1166_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp5_2_0_reg_1166[9]_i_2_n_5 ),
        .Q(tmp5_2_0_reg_1166_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_mid1_reg_1251[0]_i_1 
       (.I0(select_ln34_13_reg_1194),
        .I1(p_shl10_cast_mid1_fu_469_p1[5]),
        .O(tmp6_mid1_fu_500_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp6_mid1_reg_1251[1]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[6]),
        .I1(p_shl10_cast_mid1_fu_469_p1[5]),
        .I2(select_ln34_13_reg_1194),
        .O(tmp6_mid1_fu_500_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tmp6_mid1_reg_1251[2]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[7]),
        .I1(p_shl10_cast_mid1_fu_469_p1[6]),
        .I2(select_ln34_13_reg_1194),
        .I3(p_shl10_cast_mid1_fu_469_p1[5]),
        .O(tmp6_mid1_fu_500_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tmp6_mid1_reg_1251[3]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[8]),
        .I1(p_shl10_cast_mid1_fu_469_p1[7]),
        .I2(p_shl10_cast_mid1_fu_469_p1[5]),
        .I3(select_ln34_13_reg_1194),
        .I4(p_shl10_cast_mid1_fu_469_p1[6]),
        .O(tmp6_mid1_fu_500_p2[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tmp6_mid1_reg_1251[4]_i_1 
       (.I0(p_shl10_cast_mid1_fu_469_p1[9]),
        .I1(p_shl10_cast_mid1_fu_469_p1[8]),
        .I2(p_shl10_cast_mid1_fu_469_p1[6]),
        .I3(select_ln34_13_reg_1194),
        .I4(p_shl10_cast_mid1_fu_469_p1[5]),
        .I5(p_shl10_cast_mid1_fu_469_p1[7]),
        .O(tmp6_mid1_fu_500_p2[4]));
  FDRE \tmp6_mid1_reg_1251_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp6_mid1_fu_500_p2[0]),
        .Q(p_shl4_cast_mid1_fu_609_p1[5]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1251_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp6_mid1_fu_500_p2[1]),
        .Q(p_shl4_cast_mid1_fu_609_p1[6]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1251_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp6_mid1_fu_500_p2[2]),
        .Q(p_shl4_cast_mid1_fu_609_p1[7]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1251_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp6_mid1_fu_500_p2[3]),
        .Q(p_shl4_cast_mid1_fu_609_p1[8]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1251_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp6_mid1_fu_500_p2[4]),
        .Q(p_shl4_cast_mid1_fu_609_p1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \tmp6_reg_1119[0]_i_1 
       (.I0(select_ln22_reg_1257[0]),
        .I1(p_shl10_cast_fu_299_p1[5]),
        .I2(select_ln34_13_reg_1194),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(\out_d_0_reg_188_reg_n_5_[0] ),
        .O(\tmp6_reg_1119[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \tmp6_reg_1119[1]_i_1 
       (.I0(select_ln22_reg_1257[1]),
        .I1(p_shl10_cast_fu_299_p1[6]),
        .I2(\out_d_0_reg_188_reg_n_5_[0] ),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(select_ln34_13_reg_1194),
        .I5(ap_phi_mux_out_h_0_phi_fu_215_p4),
        .O(tmp6_fu_261_p2[1]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \tmp6_reg_1119[2]_i_1 
       (.I0(select_ln22_reg_1257[2]),
        .I1(p_shl10_cast_fu_299_p1[7]),
        .I2(p_shl10_cast_fu_299_p1[6]),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(select_ln22_reg_1257[1]),
        .I5(\tmp6_reg_1119[4]_i_2_n_5 ),
        .O(tmp6_fu_261_p2[2]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \tmp6_reg_1119[3]_i_1 
       (.I0(select_ln22_reg_1257[3]),
        .I1(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I2(p_shl10_cast_fu_299_p1[8]),
        .I3(\tmp6_reg_1119[4]_i_2_n_5 ),
        .I4(\tmp_2_0_reg_1113[3]_i_2_n_5 ),
        .I5(\tmp_1_0_reg_1107[3]_i_2_n_5 ),
        .O(tmp6_fu_261_p2[3]));
  LUT5 #(
    .INIT(32'h1DE2E2E2)) 
    \tmp6_reg_1119[4]_i_1 
       (.I0(select_ln22_reg_1257[4]),
        .I1(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I2(p_shl10_cast_fu_299_p1[9]),
        .I3(\tmp6_reg_1119[4]_i_2_n_5 ),
        .I4(\tmp_1_0_reg_1107[4]_i_2_n_5 ),
        .O(tmp6_fu_261_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \tmp6_reg_1119[4]_i_2 
       (.I0(select_ln22_reg_1257[0]),
        .I1(p_shl10_cast_fu_299_p1[5]),
        .I2(select_ln34_13_reg_1194),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(\out_d_0_reg_188_reg_n_5_[0] ),
        .O(\tmp6_reg_1119[4]_i_2_n_5 ));
  FDRE \tmp6_reg_1119_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp6_reg_1119[0]_i_1_n_5 ),
        .Q(p_shl4_cast_fu_380_p1[5]),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp6_fu_261_p2[1]),
        .Q(p_shl4_cast_fu_380_p1[6]),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp6_fu_261_p2[2]),
        .Q(p_shl4_cast_fu_380_p1[7]),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp6_fu_261_p2[3]),
        .Q(p_shl4_cast_fu_380_p1[8]),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp6_fu_261_p2[4]),
        .Q(p_shl4_cast_fu_380_p1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \tmp7_mid167_reg_1262[4]_i_1 
       (.I0(p_shl4_cast_mid161_ca_fu_523_p1),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(\icmp_ln22_reg_1129_reg_n_5_[0] ),
        .I4(and_ln34_reg_1208),
        .I5(tmp7_mid167_reg_1262_reg),
        .O(\tmp7_mid167_reg_1262[4]_i_1_n_5 ));
  FDRE \tmp7_mid167_reg_1262_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp7_mid167_reg_1262[4]_i_1_n_5 ),
        .Q(tmp7_mid167_reg_1262_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp7_mid1_reg_1284[3]_i_1 
       (.I0(p_shl4_cast_mid1_fu_609_p1[5]),
        .I1(p_shl4_cast_mid1_fu_609_p1[6]),
        .O(\tmp7_mid1_reg_1284[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp7_mid1_reg_1284[4]_i_1 
       (.I0(p_shl4_cast_mid1_fu_609_p1[5]),
        .I1(p_shl4_cast_mid1_fu_609_p1[6]),
        .I2(p_shl4_cast_mid1_fu_609_p1[7]),
        .O(\tmp7_mid1_reg_1284[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \tmp7_mid1_reg_1284[5]_i_1 
       (.I0(p_shl4_cast_mid1_fu_609_p1[7]),
        .I1(p_shl4_cast_mid1_fu_609_p1[6]),
        .I2(p_shl4_cast_mid1_fu_609_p1[8]),
        .I3(p_shl4_cast_mid1_fu_609_p1[5]),
        .O(tmp7_mid1_fu_624_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \tmp7_mid1_reg_1284[6]_i_1 
       (.I0(p_shl4_cast_mid1_fu_609_p1[7]),
        .I1(p_shl4_cast_mid1_fu_609_p1[5]),
        .I2(p_shl4_cast_mid1_fu_609_p1[8]),
        .I3(p_shl4_cast_mid1_fu_609_p1[9]),
        .I4(p_shl4_cast_mid1_fu_609_p1[6]),
        .O(tmp7_mid1_fu_624_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h40F4BF0A)) 
    \tmp7_mid1_reg_1284[7]_i_1 
       (.I0(p_shl4_cast_mid1_fu_609_p1[8]),
        .I1(p_shl4_cast_mid1_fu_609_p1[5]),
        .I2(p_shl4_cast_mid1_fu_609_p1[6]),
        .I3(p_shl4_cast_mid1_fu_609_p1[9]),
        .I4(p_shl4_cast_mid1_fu_609_p1[7]),
        .O(\tmp7_mid1_reg_1284[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hBABA0444)) 
    \tmp7_mid1_reg_1284[8]_i_1 
       (.I0(p_shl4_cast_mid1_fu_609_p1[7]),
        .I1(p_shl4_cast_mid1_fu_609_p1[9]),
        .I2(p_shl4_cast_mid1_fu_609_p1[6]),
        .I3(p_shl4_cast_mid1_fu_609_p1[5]),
        .I4(p_shl4_cast_mid1_fu_609_p1[8]),
        .O(\tmp7_mid1_reg_1284[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFEA0000)) 
    \tmp7_mid1_reg_1284[9]_i_1 
       (.I0(p_shl4_cast_mid1_fu_609_p1[8]),
        .I1(p_shl4_cast_mid1_fu_609_p1[5]),
        .I2(p_shl4_cast_mid1_fu_609_p1[6]),
        .I3(p_shl4_cast_mid1_fu_609_p1[7]),
        .I4(p_shl4_cast_mid1_fu_609_p1[9]),
        .O(\tmp7_mid1_reg_1284[9]_i_1_n_5 ));
  FDRE \tmp7_mid1_reg_1284_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(p_shl4_cast_mid1_fu_609_p1[5]),
        .Q(tmp7_mid1_reg_1284_reg[0]),
        .R(1'b0));
  FDRE \tmp7_mid1_reg_1284_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp7_mid1_reg_1284[3]_i_1_n_5 ),
        .Q(tmp7_mid1_reg_1284_reg[1]),
        .R(1'b0));
  FDRE \tmp7_mid1_reg_1284_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp7_mid1_reg_1284[4]_i_1_n_5 ),
        .Q(tmp7_mid1_reg_1284_reg[2]),
        .R(1'b0));
  FDRE \tmp7_mid1_reg_1284_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(tmp7_mid1_fu_624_p2[5]),
        .Q(tmp7_mid1_reg_1284_reg[3]),
        .R(1'b0));
  FDRE \tmp7_mid1_reg_1284_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(tmp7_mid1_fu_624_p2[6]),
        .Q(tmp7_mid1_reg_1284_reg[4]),
        .R(1'b0));
  FDRE \tmp7_mid1_reg_1284_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp7_mid1_reg_1284[7]_i_1_n_5 ),
        .Q(tmp7_mid1_reg_1284_reg[5]),
        .R(1'b0));
  FDRE \tmp7_mid1_reg_1284_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp7_mid1_reg_1284[8]_i_1_n_5 ),
        .Q(tmp7_mid1_reg_1284_reg[6]),
        .R(1'b0));
  FDRE \tmp7_mid1_reg_1284_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_1_0_mid1_reg_1274_reg0),
        .D(\tmp7_mid1_reg_1284[9]_i_1_n_5 ),
        .Q(tmp7_mid1_reg_1284_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp7_reg_1171[3]_i_1 
       (.I0(p_shl4_cast_fu_380_p1[5]),
        .I1(p_shl4_cast_fu_380_p1[6]),
        .O(\tmp7_reg_1171[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp7_reg_1171[4]_i_1 
       (.I0(p_shl4_cast_fu_380_p1[5]),
        .I1(p_shl4_cast_fu_380_p1[6]),
        .I2(p_shl4_cast_fu_380_p1[7]),
        .O(\tmp7_reg_1171[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \tmp7_reg_1171[5]_i_1 
       (.I0(p_shl4_cast_fu_380_p1[7]),
        .I1(p_shl4_cast_fu_380_p1[6]),
        .I2(p_shl4_cast_fu_380_p1[8]),
        .I3(p_shl4_cast_fu_380_p1[5]),
        .O(tmp7_fu_395_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \tmp7_reg_1171[6]_i_1 
       (.I0(p_shl4_cast_fu_380_p1[7]),
        .I1(p_shl4_cast_fu_380_p1[5]),
        .I2(p_shl4_cast_fu_380_p1[8]),
        .I3(p_shl4_cast_fu_380_p1[9]),
        .I4(p_shl4_cast_fu_380_p1[6]),
        .O(tmp7_fu_395_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h40F4BF0A)) 
    \tmp7_reg_1171[7]_i_1 
       (.I0(p_shl4_cast_fu_380_p1[8]),
        .I1(p_shl4_cast_fu_380_p1[5]),
        .I2(p_shl4_cast_fu_380_p1[6]),
        .I3(p_shl4_cast_fu_380_p1[9]),
        .I4(p_shl4_cast_fu_380_p1[7]),
        .O(\tmp7_reg_1171[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hBABA0444)) 
    \tmp7_reg_1171[8]_i_1 
       (.I0(p_shl4_cast_fu_380_p1[7]),
        .I1(p_shl4_cast_fu_380_p1[9]),
        .I2(p_shl4_cast_fu_380_p1[6]),
        .I3(p_shl4_cast_fu_380_p1[5]),
        .I4(p_shl4_cast_fu_380_p1[8]),
        .O(\tmp7_reg_1171[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFEA0000)) 
    \tmp7_reg_1171[9]_i_1 
       (.I0(p_shl4_cast_fu_380_p1[8]),
        .I1(p_shl4_cast_fu_380_p1[5]),
        .I2(p_shl4_cast_fu_380_p1[6]),
        .I3(p_shl4_cast_fu_380_p1[7]),
        .I4(p_shl4_cast_fu_380_p1[9]),
        .O(\tmp7_reg_1171[9]_i_1_n_5 ));
  FDRE \tmp7_reg_1171_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(p_shl4_cast_fu_380_p1[5]),
        .Q(\tmp7_reg_1171_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp7_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp7_reg_1171[3]_i_1_n_5 ),
        .Q(\tmp7_reg_1171_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp7_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp7_reg_1171[4]_i_1_n_5 ),
        .Q(\tmp7_reg_1171_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp7_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp7_fu_395_p2[5]),
        .Q(\tmp7_reg_1171_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp7_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(tmp7_fu_395_p2[6]),
        .Q(\tmp7_reg_1171_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp7_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp7_reg_1171[7]_i_1_n_5 ),
        .Q(\tmp7_reg_1171_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp7_reg_1171_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp7_reg_1171[8]_i_1_n_5 ),
        .Q(\tmp7_reg_1171_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp7_reg_1171_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_0_0_reg_1156_reg0),
        .D(\tmp7_reg_1171[9]_i_1_n_5 ),
        .Q(\tmp7_reg_1171_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_0_mid1_reg_1239[1]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[1] ),
        .O(tmp_1_0_mid1_fu_490_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_0_mid1_reg_1239[2]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[1] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[2] ),
        .O(tmp_1_0_mid1_fu_490_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp_1_0_mid1_reg_1239[3]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[3] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[2] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[1] ),
        .O(tmp_1_0_mid1_fu_490_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tmp_1_0_mid1_reg_1239[4]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[4] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[1] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[2] ),
        .I3(\select_ln34_reg_1181_reg_n_5_[3] ),
        .O(tmp_1_0_mid1_fu_490_p2[4]));
  FDRE \tmp_1_0_mid1_reg_1239_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(\select_ln34_reg_1181_reg_n_5_[0] ),
        .Q(p_shl8_cast_mid1_fu_557_p1[5]),
        .R(1'b0));
  FDRE \tmp_1_0_mid1_reg_1239_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp_1_0_mid1_fu_490_p2[1]),
        .Q(p_shl8_cast_mid1_fu_557_p1[6]),
        .R(1'b0));
  FDRE \tmp_1_0_mid1_reg_1239_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp_1_0_mid1_fu_490_p2[2]),
        .Q(p_shl8_cast_mid1_fu_557_p1[7]),
        .R(1'b0));
  FDRE \tmp_1_0_mid1_reg_1239_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp_1_0_mid1_fu_490_p2[3]),
        .Q(p_shl8_cast_mid1_fu_557_p1[8]),
        .R(1'b0));
  FDRE \tmp_1_0_mid1_reg_1239_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp_1_0_mid1_fu_490_p2[4]),
        .Q(p_shl8_cast_mid1_fu_557_p1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \tmp_1_0_reg_1107[0]_i_1 
       (.I0(select_ln22_reg_1257[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(p_shl10_cast_fu_299_p1[5]),
        .O(tmp_1_0_fu_249_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \tmp_1_0_reg_1107[1]_i_1 
       (.I0(select_ln22_reg_1257[0]),
        .I1(p_shl10_cast_fu_299_p1[5]),
        .I2(select_ln22_reg_1257[1]),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(p_shl10_cast_fu_299_p1[6]),
        .O(tmp_1_0_fu_249_p2[1]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \tmp_1_0_reg_1107[2]_i_1 
       (.I0(select_ln22_reg_1257[2]),
        .I1(p_shl10_cast_fu_299_p1[7]),
        .I2(\tmp_2_0_reg_1113[3]_i_2_n_5 ),
        .I3(p_shl10_cast_fu_299_p1[5]),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(select_ln22_reg_1257[0]),
        .O(tmp_1_0_fu_249_p2[2]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \tmp_1_0_reg_1107[3]_i_1 
       (.I0(select_ln22_reg_1257[3]),
        .I1(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I2(p_shl10_cast_fu_299_p1[8]),
        .I3(ap_phi_mux_out_h_0_phi_fu_215_p4),
        .I4(\tmp_2_0_reg_1113[3]_i_2_n_5 ),
        .I5(\tmp_1_0_reg_1107[3]_i_2_n_5 ),
        .O(tmp_1_0_fu_249_p2[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \tmp_1_0_reg_1107[3]_i_2 
       (.I0(p_shl10_cast_fu_299_p1[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln22_reg_1257[2]),
        .O(\tmp_1_0_reg_1107[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \tmp_1_0_reg_1107[4]_i_1 
       (.I0(select_ln22_reg_1257[4]),
        .I1(p_shl10_cast_fu_299_p1[9]),
        .I2(p_shl10_cast_fu_299_p1[5]),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(select_ln22_reg_1257[0]),
        .I5(\tmp_1_0_reg_1107[4]_i_2_n_5 ),
        .O(tmp_1_0_fu_249_p2[4]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \tmp_1_0_reg_1107[4]_i_2 
       (.I0(p_shl10_cast_fu_299_p1[7]),
        .I1(select_ln22_reg_1257[2]),
        .I2(\tmp_2_0_reg_1113[3]_i_2_n_5 ),
        .I3(select_ln22_reg_1257[3]),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(p_shl10_cast_fu_299_p1[8]),
        .O(\tmp_1_0_reg_1107[4]_i_2_n_5 ));
  FDRE \tmp_1_0_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_1_0_fu_249_p2[0]),
        .Q(p_shl8_cast_fu_328_p1[5]),
        .R(1'b0));
  FDRE \tmp_1_0_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_1_0_fu_249_p2[1]),
        .Q(p_shl8_cast_fu_328_p1[6]),
        .R(1'b0));
  FDRE \tmp_1_0_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_1_0_fu_249_p2[2]),
        .Q(p_shl8_cast_fu_328_p1[7]),
        .R(1'b0));
  FDRE \tmp_1_0_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_1_0_fu_249_p2[3]),
        .Q(p_shl8_cast_fu_328_p1[8]),
        .R(1'b0));
  FDRE \tmp_1_0_reg_1107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_1_0_fu_249_p2[4]),
        .Q(p_shl8_cast_fu_328_p1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_0_mid1_reg_1245[1]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[0] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[1] ),
        .O(tmp_2_0_mid1_fu_495_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_2_0_mid1_reg_1245[2]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[2] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[0] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[1] ),
        .O(\tmp_2_0_mid1_reg_1245[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \tmp_2_0_mid1_reg_1245[3]_i_1 
       (.I0(\select_ln34_reg_1181_reg_n_5_[3] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[1] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[0] ),
        .I3(\select_ln34_reg_1181_reg_n_5_[2] ),
        .O(tmp_2_0_mid1_fu_495_p2[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_2_0_mid1_reg_1245[4]_i_1 
       (.I0(and_ln34_reg_1208),
        .I1(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(tmp6_mid1_reg_12510));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \tmp_2_0_mid1_reg_1245[4]_i_2 
       (.I0(\select_ln34_reg_1181_reg_n_5_[4] ),
        .I1(\select_ln34_reg_1181_reg_n_5_[2] ),
        .I2(\select_ln34_reg_1181_reg_n_5_[0] ),
        .I3(\select_ln34_reg_1181_reg_n_5_[1] ),
        .I4(\select_ln34_reg_1181_reg_n_5_[3] ),
        .O(tmp_2_0_mid1_fu_495_p2[4]));
  FDRE \tmp_2_0_mid1_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(out_h_fu_442_p2[0]),
        .Q(p_shl6_mid1_fu_578_p3[5]),
        .R(1'b0));
  FDRE \tmp_2_0_mid1_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp_2_0_mid1_fu_495_p2[1]),
        .Q(p_shl6_mid1_fu_578_p3[6]),
        .R(1'b0));
  FDRE \tmp_2_0_mid1_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(\tmp_2_0_mid1_reg_1245[2]_i_1_n_5 ),
        .Q(p_shl6_mid1_fu_578_p3[7]),
        .R(1'b0));
  FDRE \tmp_2_0_mid1_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp_2_0_mid1_fu_495_p2[3]),
        .Q(p_shl6_mid1_fu_578_p3[8]),
        .R(1'b0));
  FDRE \tmp_2_0_mid1_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_12510),
        .D(tmp_2_0_mid1_fu_495_p2[4]),
        .Q(p_shl6_mid1_fu_578_p3[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \tmp_2_0_reg_1113[0]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln22_reg_1257[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \tmp_2_0_reg_1113[1]_i_1 
       (.I0(select_ln22_reg_1257[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(p_shl10_cast_fu_299_p1[6]),
        .O(tmp_2_0_fu_255_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \tmp_2_0_reg_1113[2]_i_1 
       (.I0(select_ln22_reg_1257[1]),
        .I1(p_shl10_cast_fu_299_p1[6]),
        .I2(select_ln22_reg_1257[2]),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(p_shl10_cast_fu_299_p1[7]),
        .O(tmp_2_0_fu_255_p2[2]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \tmp_2_0_reg_1113[3]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[7]),
        .I1(select_ln22_reg_1257[2]),
        .I2(\tmp_2_0_reg_1113[3]_i_2_n_5 ),
        .I3(select_ln22_reg_1257[3]),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(p_shl10_cast_fu_299_p1[8]),
        .O(tmp_2_0_fu_255_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \tmp_2_0_reg_1113[3]_i_2 
       (.I0(p_shl10_cast_fu_299_p1[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_1125_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln22_reg_1257[1]),
        .O(\tmp_2_0_reg_1113[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \tmp_2_0_reg_1113[4]_i_1 
       (.I0(p_shl10_cast_fu_299_p1[8]),
        .I1(select_ln22_reg_1257[3]),
        .I2(\tmp_2_0_reg_1113[4]_i_2_n_5 ),
        .I3(select_ln22_reg_1257[4]),
        .I4(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I5(p_shl10_cast_fu_299_p1[9]),
        .O(tmp_2_0_fu_255_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \tmp_2_0_reg_1113[4]_i_2 
       (.I0(select_ln22_reg_1257[1]),
        .I1(p_shl10_cast_fu_299_p1[6]),
        .I2(select_ln22_reg_1257[2]),
        .I3(\icmp_ln34_reg_1125[0]_i_4_n_5 ),
        .I4(p_shl10_cast_fu_299_p1[7]),
        .O(\tmp_2_0_reg_1113[4]_i_2_n_5 ));
  FDRE \tmp_2_0_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_215_p4),
        .Q(p_shl6_fu_349_p3[5]),
        .R(1'b0));
  FDRE \tmp_2_0_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_0_fu_255_p2[1]),
        .Q(p_shl6_fu_349_p3[6]),
        .R(1'b0));
  FDRE \tmp_2_0_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_0_fu_255_p2[2]),
        .Q(p_shl6_fu_349_p3[7]),
        .R(1'b0));
  FDRE \tmp_2_0_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_0_fu_255_p2[3]),
        .Q(p_shl6_fu_349_p3[8]),
        .R(1'b0));
  FDRE \tmp_2_0_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_0_fu_255_p2[4]),
        .Q(p_shl6_fu_349_p3[9]),
        .R(1'b0));
  FDRE \zext_ln34_15_reg_1315_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\out_w_0_mid2_reg_1226_reg_n_5_[1] ),
        .Q(zext_ln34_15_reg_1315[1]),
        .R(1'b0));
  FDRE \zext_ln34_15_reg_1315_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\out_w_0_mid2_reg_1226_reg_n_5_[2] ),
        .Q(zext_ln34_15_reg_1315[2]),
        .R(1'b0));
  FDRE \zext_ln34_15_reg_1315_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\out_w_0_mid2_reg_1226_reg_n_5_[3] ),
        .Q(zext_ln34_15_reg_1315[3]),
        .R(1'b0));
  FDRE \zext_ln34_15_reg_1315_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\out_w_0_mid2_reg_1226_reg_n_5_[4] ),
        .Q(zext_ln34_15_reg_1315[4]),
        .R(1'b0));
  FDRE \zext_ln34_17_reg_1325_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(out_w_reg_1289[1]),
        .Q(zext_ln34_17_reg_1325_reg[1]),
        .R(1'b0));
  FDRE \zext_ln34_17_reg_1325_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(out_w_reg_1289[2]),
        .Q(zext_ln34_17_reg_1325_reg[2]),
        .R(1'b0));
  FDRE \zext_ln34_17_reg_1325_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(out_w_reg_1289[3]),
        .Q(zext_ln34_17_reg_1325_reg[3]),
        .R(1'b0));
  FDRE \zext_ln34_17_reg_1325_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(out_w_reg_1289[4]),
        .Q(zext_ln34_17_reg_1325_reg[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_1" *) 
module bd_0_hls_inst_0_depthwise_conv2d_fix_1
   (\ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    D,
    d0,
    \ap_CS_fsm_reg[6]_2 ,
    output_r_address0,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_address0,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_address1,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0,
    MemBank_B_address013_out,
    Q,
    grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1,
    data4,
    grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
    MemBank_B_ce01,
    grp_depthwise_conv2d_fix_fu_509_output_r_ce0,
    grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg,
    MemBank_B_address015_out,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    q0_t0,
    q1_t0);
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output [3:0]D;
  output [15:0]d0;
  output \ap_CS_fsm_reg[6]_2 ;
  output [10:0]output_r_address0;
  output [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  output [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address1;
  output grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0;
  input MemBank_B_address013_out;
  input [9:0]Q;
  input grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1;
  input data4;
  input grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0;
  input MemBank_B_ce01;
  input grp_depthwise_conv2d_fix_fu_509_output_r_ce0;
  input grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg;
  input MemBank_B_address015_out;
  input ram_reg_7;
  input [15:0]ram_reg_7_0;
  input [15:0]ram_reg_7_1;
  input ram_reg_7_2;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [15:0]q0_t0;
  input [15:0]q1_t0;

  wire [6:0]A;
  wire [3:0]B;
  wire [3:0]C;
  wire [3:0]D;
  wire MemBank_B_address013_out;
  wire MemBank_B_address015_out;
  wire MemBank_B_ce01;
  wire [9:0]Q;
  wire [10:0]add_ln21_fu_461_p2;
  wire [10:0]add_ln21_reg_1124;
  wire add_ln21_reg_11240;
  wire \add_ln21_reg_1124[10]_i_3_n_5 ;
  wire [7:0]add_ln22_2_fu_399_p2;
  wire [7:0]add_ln22_2_reg_1047;
  wire add_ln22_2_reg_10470;
  wire \add_ln22_2_reg_1047[3]_i_2_n_5 ;
  wire \add_ln22_2_reg_1047[4]_i_2_n_5 ;
  wire \add_ln22_2_reg_1047[5]_i_2_n_5 ;
  wire \add_ln22_2_reg_1047[6]_i_2_n_5 ;
  wire \add_ln22_2_reg_1047[7]_i_3_n_5 ;
  wire [1:0]add_ln28_6_fu_568_p2;
  wire [1:0]add_ln28_6_reg_1207;
  wire [1:1]add_ln28_fu_558_p2;
  wire [1:1]add_ln28_reg_1197;
  wire [10:0]add_ln34_14_fu_597_p2;
  wire [10:0]add_ln34_14_reg_1266;
  wire \add_ln34_14_reg_1266[3]_i_2_n_5 ;
  wire \add_ln34_14_reg_1266[3]_i_3_n_5 ;
  wire \add_ln34_14_reg_1266[3]_i_4_n_5 ;
  wire \add_ln34_14_reg_1266[3]_i_5_n_5 ;
  wire \add_ln34_14_reg_1266_reg[10]_i_1_n_7 ;
  wire \add_ln34_14_reg_1266_reg[10]_i_1_n_8 ;
  wire \add_ln34_14_reg_1266_reg[3]_i_1_n_5 ;
  wire \add_ln34_14_reg_1266_reg[3]_i_1_n_6 ;
  wire \add_ln34_14_reg_1266_reg[3]_i_1_n_7 ;
  wire \add_ln34_14_reg_1266_reg[3]_i_1_n_8 ;
  wire \add_ln34_14_reg_1266_reg[7]_i_1_n_5 ;
  wire \add_ln34_14_reg_1266_reg[7]_i_1_n_6 ;
  wire \add_ln34_14_reg_1266_reg[7]_i_1_n_7 ;
  wire \add_ln34_14_reg_1266_reg[7]_i_1_n_8 ;
  wire [3:0]add_ln34_15_reg_1288;
  wire \add_ln34_15_reg_1288[1]_i_1_n_5 ;
  wire \add_ln34_15_reg_1288[2]_i_1_n_5 ;
  wire \add_ln34_15_reg_1288[3]_i_1_n_5 ;
  wire \add_ln34_15_reg_1288[3]_i_2_n_5 ;
  wire [10:0]add_ln34_16_fu_666_p2;
  wire [10:0]add_ln34_16_reg_1308;
  wire \add_ln34_16_reg_1308[3]_i_2_n_5 ;
  wire \add_ln34_16_reg_1308[3]_i_3_n_5 ;
  wire \add_ln34_16_reg_1308[3]_i_4_n_5 ;
  wire \add_ln34_16_reg_1308[3]_i_5_n_5 ;
  wire \add_ln34_16_reg_1308_reg[10]_i_1_n_7 ;
  wire \add_ln34_16_reg_1308_reg[10]_i_1_n_8 ;
  wire \add_ln34_16_reg_1308_reg[3]_i_1_n_5 ;
  wire \add_ln34_16_reg_1308_reg[3]_i_1_n_6 ;
  wire \add_ln34_16_reg_1308_reg[3]_i_1_n_7 ;
  wire \add_ln34_16_reg_1308_reg[3]_i_1_n_8 ;
  wire \add_ln34_16_reg_1308_reg[7]_i_1_n_5 ;
  wire \add_ln34_16_reg_1308_reg[7]_i_1_n_6 ;
  wire \add_ln34_16_reg_1308_reg[7]_i_1_n_7 ;
  wire \add_ln34_16_reg_1308_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln34_17_fu_691_p2;
  wire [10:0]add_ln34_17_reg_1348;
  wire \add_ln34_17_reg_1348[3]_i_2_n_5 ;
  wire \add_ln34_17_reg_1348[3]_i_3_n_5 ;
  wire \add_ln34_17_reg_1348[3]_i_4_n_5 ;
  wire \add_ln34_17_reg_1348[3]_i_5_n_5 ;
  wire \add_ln34_17_reg_1348_reg[10]_i_1_n_7 ;
  wire \add_ln34_17_reg_1348_reg[10]_i_1_n_8 ;
  wire \add_ln34_17_reg_1348_reg[3]_i_1_n_5 ;
  wire \add_ln34_17_reg_1348_reg[3]_i_1_n_6 ;
  wire \add_ln34_17_reg_1348_reg[3]_i_1_n_7 ;
  wire \add_ln34_17_reg_1348_reg[3]_i_1_n_8 ;
  wire \add_ln34_17_reg_1348_reg[7]_i_1_n_5 ;
  wire \add_ln34_17_reg_1348_reg[7]_i_1_n_6 ;
  wire \add_ln34_17_reg_1348_reg[7]_i_1_n_7 ;
  wire \add_ln34_17_reg_1348_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln34_18_fu_695_p2;
  wire [10:0]add_ln34_18_reg_1358;
  wire \add_ln34_18_reg_1358[3]_i_2_n_5 ;
  wire \add_ln34_18_reg_1358[3]_i_3_n_5 ;
  wire \add_ln34_18_reg_1358[3]_i_4_n_5 ;
  wire \add_ln34_18_reg_1358[3]_i_5_n_5 ;
  wire \add_ln34_18_reg_1358_reg[10]_i_1_n_7 ;
  wire \add_ln34_18_reg_1358_reg[10]_i_1_n_8 ;
  wire \add_ln34_18_reg_1358_reg[3]_i_1_n_5 ;
  wire \add_ln34_18_reg_1358_reg[3]_i_1_n_6 ;
  wire \add_ln34_18_reg_1358_reg[3]_i_1_n_7 ;
  wire \add_ln34_18_reg_1358_reg[3]_i_1_n_8 ;
  wire \add_ln34_18_reg_1358_reg[7]_i_1_n_5 ;
  wire \add_ln34_18_reg_1358_reg[7]_i_1_n_6 ;
  wire \add_ln34_18_reg_1358_reg[7]_i_1_n_7 ;
  wire \add_ln34_18_reg_1358_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln34_19_fu_699_p2;
  wire [10:0]add_ln34_19_reg_1363;
  wire \add_ln34_19_reg_1363[10]_i_1_n_5 ;
  wire \add_ln34_19_reg_1363[3]_i_2_n_5 ;
  wire \add_ln34_19_reg_1363[3]_i_3_n_5 ;
  wire \add_ln34_19_reg_1363[3]_i_4_n_5 ;
  wire \add_ln34_19_reg_1363[3]_i_5_n_5 ;
  wire \add_ln34_19_reg_1363_reg[10]_i_2_n_7 ;
  wire \add_ln34_19_reg_1363_reg[10]_i_2_n_8 ;
  wire \add_ln34_19_reg_1363_reg[3]_i_1_n_5 ;
  wire \add_ln34_19_reg_1363_reg[3]_i_1_n_6 ;
  wire \add_ln34_19_reg_1363_reg[3]_i_1_n_7 ;
  wire \add_ln34_19_reg_1363_reg[3]_i_1_n_8 ;
  wire \add_ln34_19_reg_1363_reg[7]_i_1_n_5 ;
  wire \add_ln34_19_reg_1363_reg[7]_i_1_n_6 ;
  wire \add_ln34_19_reg_1363_reg[7]_i_1_n_7 ;
  wire \add_ln34_19_reg_1363_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln34_20_fu_655_p2;
  wire [10:0]add_ln34_20_reg_1293;
  wire \add_ln34_20_reg_1293[3]_i_2_n_5 ;
  wire \add_ln34_20_reg_1293[3]_i_3_n_5 ;
  wire \add_ln34_20_reg_1293[3]_i_4_n_5 ;
  wire \add_ln34_20_reg_1293[3]_i_5_n_5 ;
  wire \add_ln34_20_reg_1293_reg[10]_i_1_n_7 ;
  wire \add_ln34_20_reg_1293_reg[10]_i_1_n_8 ;
  wire \add_ln34_20_reg_1293_reg[3]_i_1_n_5 ;
  wire \add_ln34_20_reg_1293_reg[3]_i_1_n_6 ;
  wire \add_ln34_20_reg_1293_reg[3]_i_1_n_7 ;
  wire \add_ln34_20_reg_1293_reg[3]_i_1_n_8 ;
  wire \add_ln34_20_reg_1293_reg[7]_i_1_n_5 ;
  wire \add_ln34_20_reg_1293_reg[7]_i_1_n_6 ;
  wire \add_ln34_20_reg_1293_reg[7]_i_1_n_7 ;
  wire \add_ln34_20_reg_1293_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln34_21_fu_659_p2;
  wire [10:0]add_ln34_21_reg_1298;
  wire \add_ln34_21_reg_1298[3]_i_2_n_5 ;
  wire \add_ln34_21_reg_1298[3]_i_3_n_5 ;
  wire \add_ln34_21_reg_1298[3]_i_4_n_5 ;
  wire \add_ln34_21_reg_1298[3]_i_5_n_5 ;
  wire \add_ln34_21_reg_1298_reg[10]_i_1_n_7 ;
  wire \add_ln34_21_reg_1298_reg[10]_i_1_n_8 ;
  wire \add_ln34_21_reg_1298_reg[3]_i_1_n_5 ;
  wire \add_ln34_21_reg_1298_reg[3]_i_1_n_6 ;
  wire \add_ln34_21_reg_1298_reg[3]_i_1_n_7 ;
  wire \add_ln34_21_reg_1298_reg[3]_i_1_n_8 ;
  wire \add_ln34_21_reg_1298_reg[7]_i_1_n_5 ;
  wire \add_ln34_21_reg_1298_reg[7]_i_1_n_6 ;
  wire \add_ln34_21_reg_1298_reg[7]_i_1_n_7 ;
  wire \add_ln34_21_reg_1298_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln34_22_fu_679_p2;
  wire [10:0]add_ln34_22_reg_1323;
  wire \add_ln34_22_reg_1323[3]_i_2_n_5 ;
  wire \add_ln34_22_reg_1323[3]_i_3_n_5 ;
  wire \add_ln34_22_reg_1323[3]_i_4_n_5 ;
  wire \add_ln34_22_reg_1323[3]_i_5_n_5 ;
  wire \add_ln34_22_reg_1323_reg[10]_i_1_n_7 ;
  wire \add_ln34_22_reg_1323_reg[10]_i_1_n_8 ;
  wire \add_ln34_22_reg_1323_reg[3]_i_1_n_5 ;
  wire \add_ln34_22_reg_1323_reg[3]_i_1_n_6 ;
  wire \add_ln34_22_reg_1323_reg[3]_i_1_n_7 ;
  wire \add_ln34_22_reg_1323_reg[3]_i_1_n_8 ;
  wire \add_ln34_22_reg_1323_reg[7]_i_1_n_5 ;
  wire \add_ln34_22_reg_1323_reg[7]_i_1_n_6 ;
  wire \add_ln34_22_reg_1323_reg[7]_i_1_n_7 ;
  wire \add_ln34_22_reg_1323_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln34_fu_589_p2;
  wire [10:0]add_ln34_reg_1231;
  wire \add_ln34_reg_1231[3]_i_2_n_5 ;
  wire \add_ln34_reg_1231[3]_i_3_n_5 ;
  wire \add_ln34_reg_1231[3]_i_4_n_5 ;
  wire \add_ln34_reg_1231[3]_i_5_n_5 ;
  wire \add_ln34_reg_1231_reg[10]_i_1_n_7 ;
  wire \add_ln34_reg_1231_reg[10]_i_1_n_8 ;
  wire \add_ln34_reg_1231_reg[3]_i_1_n_5 ;
  wire \add_ln34_reg_1231_reg[3]_i_1_n_6 ;
  wire \add_ln34_reg_1231_reg[3]_i_1_n_7 ;
  wire \add_ln34_reg_1231_reg[3]_i_1_n_8 ;
  wire \add_ln34_reg_1231_reg[7]_i_1_n_5 ;
  wire \add_ln34_reg_1231_reg[7]_i_1_n_6 ;
  wire \add_ln34_reg_1231_reg[7]_i_1_n_7 ;
  wire \add_ln34_reg_1231_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_11_fu_862_p2;
  wire [15:0]add_ln40_11_reg_1509;
  wire \add_ln40_11_reg_1509[11]_i_2_n_5 ;
  wire \add_ln40_11_reg_1509[11]_i_3_n_5 ;
  wire \add_ln40_11_reg_1509[11]_i_4_n_5 ;
  wire \add_ln40_11_reg_1509[11]_i_5_n_5 ;
  wire \add_ln40_11_reg_1509[11]_i_6_n_5 ;
  wire \add_ln40_11_reg_1509[11]_i_7_n_5 ;
  wire \add_ln40_11_reg_1509[11]_i_8_n_5 ;
  wire \add_ln40_11_reg_1509[11]_i_9_n_5 ;
  wire \add_ln40_11_reg_1509[15]_i_2_n_5 ;
  wire \add_ln40_11_reg_1509[15]_i_3_n_5 ;
  wire \add_ln40_11_reg_1509[15]_i_4_n_5 ;
  wire \add_ln40_11_reg_1509[15]_i_5_n_5 ;
  wire \add_ln40_11_reg_1509[15]_i_6_n_5 ;
  wire \add_ln40_11_reg_1509[15]_i_7_n_5 ;
  wire \add_ln40_11_reg_1509[15]_i_8_n_5 ;
  wire \add_ln40_11_reg_1509[3]_i_2_n_5 ;
  wire \add_ln40_11_reg_1509[3]_i_3_n_5 ;
  wire \add_ln40_11_reg_1509[3]_i_4_n_5 ;
  wire \add_ln40_11_reg_1509[3]_i_5_n_5 ;
  wire \add_ln40_11_reg_1509[3]_i_6_n_5 ;
  wire \add_ln40_11_reg_1509[3]_i_7_n_5 ;
  wire \add_ln40_11_reg_1509[3]_i_8_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_2_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_3_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_4_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_5_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_6_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_7_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_8_n_5 ;
  wire \add_ln40_11_reg_1509[7]_i_9_n_5 ;
  wire \add_ln40_11_reg_1509_reg[11]_i_1_n_5 ;
  wire \add_ln40_11_reg_1509_reg[11]_i_1_n_6 ;
  wire \add_ln40_11_reg_1509_reg[11]_i_1_n_7 ;
  wire \add_ln40_11_reg_1509_reg[11]_i_1_n_8 ;
  wire \add_ln40_11_reg_1509_reg[15]_i_1_n_6 ;
  wire \add_ln40_11_reg_1509_reg[15]_i_1_n_7 ;
  wire \add_ln40_11_reg_1509_reg[15]_i_1_n_8 ;
  wire \add_ln40_11_reg_1509_reg[3]_i_1_n_5 ;
  wire \add_ln40_11_reg_1509_reg[3]_i_1_n_6 ;
  wire \add_ln40_11_reg_1509_reg[3]_i_1_n_7 ;
  wire \add_ln40_11_reg_1509_reg[3]_i_1_n_8 ;
  wire \add_ln40_11_reg_1509_reg[7]_i_1_n_5 ;
  wire \add_ln40_11_reg_1509_reg[7]_i_1_n_6 ;
  wire \add_ln40_11_reg_1509_reg[7]_i_1_n_7 ;
  wire \add_ln40_11_reg_1509_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_15_fu_826_p2;
  wire [15:0]add_ln40_15_reg_1489;
  wire \add_ln40_15_reg_1489[11]_i_2_n_5 ;
  wire \add_ln40_15_reg_1489[11]_i_3_n_5 ;
  wire \add_ln40_15_reg_1489[11]_i_4_n_5 ;
  wire \add_ln40_15_reg_1489[11]_i_5_n_5 ;
  wire \add_ln40_15_reg_1489[11]_i_6_n_5 ;
  wire \add_ln40_15_reg_1489[11]_i_7_n_5 ;
  wire \add_ln40_15_reg_1489[11]_i_8_n_5 ;
  wire \add_ln40_15_reg_1489[11]_i_9_n_5 ;
  wire \add_ln40_15_reg_1489[15]_i_2_n_5 ;
  wire \add_ln40_15_reg_1489[15]_i_3_n_5 ;
  wire \add_ln40_15_reg_1489[15]_i_4_n_5 ;
  wire \add_ln40_15_reg_1489[15]_i_5_n_5 ;
  wire \add_ln40_15_reg_1489[15]_i_6_n_5 ;
  wire \add_ln40_15_reg_1489[15]_i_7_n_5 ;
  wire \add_ln40_15_reg_1489[15]_i_8_n_5 ;
  wire \add_ln40_15_reg_1489[3]_i_2_n_5 ;
  wire \add_ln40_15_reg_1489[3]_i_3_n_5 ;
  wire \add_ln40_15_reg_1489[3]_i_4_n_5 ;
  wire \add_ln40_15_reg_1489[3]_i_5_n_5 ;
  wire \add_ln40_15_reg_1489[3]_i_6_n_5 ;
  wire \add_ln40_15_reg_1489[3]_i_7_n_5 ;
  wire \add_ln40_15_reg_1489[3]_i_8_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_2_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_3_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_4_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_5_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_6_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_7_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_8_n_5 ;
  wire \add_ln40_15_reg_1489[7]_i_9_n_5 ;
  wire \add_ln40_15_reg_1489_reg[11]_i_1_n_5 ;
  wire \add_ln40_15_reg_1489_reg[11]_i_1_n_6 ;
  wire \add_ln40_15_reg_1489_reg[11]_i_1_n_7 ;
  wire \add_ln40_15_reg_1489_reg[11]_i_1_n_8 ;
  wire \add_ln40_15_reg_1489_reg[15]_i_1_n_6 ;
  wire \add_ln40_15_reg_1489_reg[15]_i_1_n_7 ;
  wire \add_ln40_15_reg_1489_reg[15]_i_1_n_8 ;
  wire \add_ln40_15_reg_1489_reg[3]_i_1_n_5 ;
  wire \add_ln40_15_reg_1489_reg[3]_i_1_n_6 ;
  wire \add_ln40_15_reg_1489_reg[3]_i_1_n_7 ;
  wire \add_ln40_15_reg_1489_reg[3]_i_1_n_8 ;
  wire \add_ln40_15_reg_1489_reg[7]_i_1_n_5 ;
  wire \add_ln40_15_reg_1489_reg[7]_i_1_n_6 ;
  wire \add_ln40_15_reg_1489_reg[7]_i_1_n_7 ;
  wire \add_ln40_15_reg_1489_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_16_fu_881_p2;
  wire [15:0]add_ln40_16_reg_1514;
  wire \add_ln40_16_reg_1514[11]_i_2_n_5 ;
  wire \add_ln40_16_reg_1514[11]_i_3_n_5 ;
  wire \add_ln40_16_reg_1514[11]_i_4_n_5 ;
  wire \add_ln40_16_reg_1514[11]_i_5_n_5 ;
  wire \add_ln40_16_reg_1514[11]_i_6_n_5 ;
  wire \add_ln40_16_reg_1514[11]_i_7_n_5 ;
  wire \add_ln40_16_reg_1514[11]_i_8_n_5 ;
  wire \add_ln40_16_reg_1514[11]_i_9_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_1_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_3_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_4_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_5_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_6_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_7_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_8_n_5 ;
  wire \add_ln40_16_reg_1514[15]_i_9_n_5 ;
  wire \add_ln40_16_reg_1514[3]_i_2_n_5 ;
  wire \add_ln40_16_reg_1514[3]_i_3_n_5 ;
  wire \add_ln40_16_reg_1514[3]_i_4_n_5 ;
  wire \add_ln40_16_reg_1514[3]_i_5_n_5 ;
  wire \add_ln40_16_reg_1514[3]_i_6_n_5 ;
  wire \add_ln40_16_reg_1514[3]_i_7_n_5 ;
  wire \add_ln40_16_reg_1514[3]_i_8_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_2_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_3_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_4_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_5_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_6_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_7_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_8_n_5 ;
  wire \add_ln40_16_reg_1514[7]_i_9_n_5 ;
  wire \add_ln40_16_reg_1514_reg[11]_i_1_n_5 ;
  wire \add_ln40_16_reg_1514_reg[11]_i_1_n_6 ;
  wire \add_ln40_16_reg_1514_reg[11]_i_1_n_7 ;
  wire \add_ln40_16_reg_1514_reg[11]_i_1_n_8 ;
  wire \add_ln40_16_reg_1514_reg[15]_i_2_n_6 ;
  wire \add_ln40_16_reg_1514_reg[15]_i_2_n_7 ;
  wire \add_ln40_16_reg_1514_reg[15]_i_2_n_8 ;
  wire \add_ln40_16_reg_1514_reg[3]_i_1_n_5 ;
  wire \add_ln40_16_reg_1514_reg[3]_i_1_n_6 ;
  wire \add_ln40_16_reg_1514_reg[3]_i_1_n_7 ;
  wire \add_ln40_16_reg_1514_reg[3]_i_1_n_8 ;
  wire \add_ln40_16_reg_1514_reg[7]_i_1_n_5 ;
  wire \add_ln40_16_reg_1514_reg[7]_i_1_n_6 ;
  wire \add_ln40_16_reg_1514_reg[7]_i_1_n_7 ;
  wire \add_ln40_16_reg_1514_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_17_fu_890_p2;
  wire \add_ln40_17_reg_1519[11]_i_2_n_5 ;
  wire \add_ln40_17_reg_1519[11]_i_3_n_5 ;
  wire \add_ln40_17_reg_1519[11]_i_4_n_5 ;
  wire \add_ln40_17_reg_1519[11]_i_5_n_5 ;
  wire \add_ln40_17_reg_1519[11]_i_6_n_5 ;
  wire \add_ln40_17_reg_1519[11]_i_7_n_5 ;
  wire \add_ln40_17_reg_1519[11]_i_8_n_5 ;
  wire \add_ln40_17_reg_1519[11]_i_9_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_1_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_3_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_4_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_5_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_6_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_7_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_8_n_5 ;
  wire \add_ln40_17_reg_1519[15]_i_9_n_5 ;
  wire \add_ln40_17_reg_1519[3]_i_2_n_5 ;
  wire \add_ln40_17_reg_1519[3]_i_3_n_5 ;
  wire \add_ln40_17_reg_1519[3]_i_4_n_5 ;
  wire \add_ln40_17_reg_1519[3]_i_5_n_5 ;
  wire \add_ln40_17_reg_1519[3]_i_6_n_5 ;
  wire \add_ln40_17_reg_1519[3]_i_7_n_5 ;
  wire \add_ln40_17_reg_1519[3]_i_8_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_2_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_3_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_4_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_5_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_6_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_7_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_8_n_5 ;
  wire \add_ln40_17_reg_1519[7]_i_9_n_5 ;
  wire \add_ln40_17_reg_1519_reg[11]_i_1_n_5 ;
  wire \add_ln40_17_reg_1519_reg[11]_i_1_n_6 ;
  wire \add_ln40_17_reg_1519_reg[11]_i_1_n_7 ;
  wire \add_ln40_17_reg_1519_reg[11]_i_1_n_8 ;
  wire \add_ln40_17_reg_1519_reg[15]_i_2_n_6 ;
  wire \add_ln40_17_reg_1519_reg[15]_i_2_n_7 ;
  wire \add_ln40_17_reg_1519_reg[15]_i_2_n_8 ;
  wire \add_ln40_17_reg_1519_reg[3]_i_1_n_5 ;
  wire \add_ln40_17_reg_1519_reg[3]_i_1_n_6 ;
  wire \add_ln40_17_reg_1519_reg[3]_i_1_n_7 ;
  wire \add_ln40_17_reg_1519_reg[3]_i_1_n_8 ;
  wire \add_ln40_17_reg_1519_reg[7]_i_1_n_5 ;
  wire \add_ln40_17_reg_1519_reg[7]_i_1_n_6 ;
  wire \add_ln40_17_reg_1519_reg[7]_i_1_n_7 ;
  wire \add_ln40_17_reg_1519_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_9_reg_1504;
  wire \add_ln40_9_reg_1504[15]_i_1_n_5 ;
  wire add_ln40_reg_1373_reg_n_100;
  wire add_ln40_reg_1373_reg_n_101;
  wire add_ln40_reg_1373_reg_n_102;
  wire add_ln40_reg_1373_reg_n_103;
  wire add_ln40_reg_1373_reg_n_104;
  wire add_ln40_reg_1373_reg_n_105;
  wire add_ln40_reg_1373_reg_n_106;
  wire add_ln40_reg_1373_reg_n_107;
  wire add_ln40_reg_1373_reg_n_108;
  wire add_ln40_reg_1373_reg_n_109;
  wire add_ln40_reg_1373_reg_n_110;
  wire \ap_CS_fsm[4]_i_1__5_n_5 ;
  wire \ap_CS_fsm[5]_i_1__3_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm121_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire [0:0]ap_phi_mux_indvar_flatten39_phi_fu_258_p4;
  wire [6:0]ap_phi_mux_indvar_flatten_phi_fu_282_p4;
  wire [3:0]ap_phi_mux_out_h_0_phi_fu_293_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire data4;
  wire grp_depthwise_conv2d_fix_1_fu_479_ap_ready;
  wire grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address1;
  wire grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0;
  wire [0:0]grp_depthwise_conv2d_fix_1_fu_479_output_height;
  wire grp_depthwise_conv2d_fix_1_fu_479_output_r_ce0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_479_output_r_d0;
  wire grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1;
  wire grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0;
  wire grp_depthwise_conv2d_fix_fu_509_output_r_ce0;
  wire [15:0]grp_fu_614_p5;
  wire [15:0]grp_fu_626_p5;
  wire [15:0]grp_fu_639_p5;
  wire [15:0]grp_fu_647_p5;
  wire icmp_ln21_fu_383_p2;
  wire \icmp_ln21_reg_1024[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_1024[0]_i_3_n_5 ;
  wire \icmp_ln21_reg_1024[0]_i_4_n_5 ;
  wire \icmp_ln21_reg_1024[0]_i_5_n_5 ;
  wire \icmp_ln21_reg_1024[0]_i_6_n_5 ;
  wire \icmp_ln21_reg_1024[0]_i_7_n_5 ;
  wire \icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ;
  wire icmp_ln21_reg_1024_pp0_iter3_reg;
  wire \icmp_ln21_reg_1024_reg[0]_i_1_n_6 ;
  wire \icmp_ln21_reg_1024_reg[0]_i_1_n_7 ;
  wire \icmp_ln21_reg_1024_reg[0]_i_1_n_8 ;
  wire \icmp_ln21_reg_1024_reg_n_5_[0] ;
  wire icmp_ln22_fu_394_p2;
  wire icmp_ln22_reg_1034;
  wire \icmp_ln22_reg_1034[0]_i_3_n_5 ;
  wire \icmp_ln22_reg_1034[0]_i_4_n_5 ;
  wire icmp_ln23_2_reg_1089;
  wire \icmp_ln23_2_reg_1089[0]_i_1_n_5 ;
  wire \icmp_ln23_2_reg_1089[0]_i_2_n_5 ;
  wire \icmp_ln23_2_reg_1089[0]_i_3_n_5 ;
  wire \icmp_ln23_2_reg_1089[0]_i_4_n_5 ;
  wire indvar_flatten39_reg_254;
  wire indvar_flatten39_reg_2540;
  wire \indvar_flatten39_reg_254_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_278;
  wire [15:15]kernel1_load_reg_1244;
  wire [12:12]kernel_load_reg_1236;
  wire mul_ln34_10_reg_1394_reg_i_15_n_5;
  wire mul_ln34_10_reg_1394_reg_i_16_n_5;
  wire mul_ln34_10_reg_1394_reg_i_17_n_5;
  wire mul_ln34_10_reg_1394_reg_i_18_n_5;
  wire mul_ln34_10_reg_1394_reg_i_19_n_5;
  wire mul_ln34_10_reg_1394_reg_i_1_n_5;
  wire mul_ln34_10_reg_1394_reg_i_20_n_5;
  wire mul_ln34_10_reg_1394_reg_i_21_n_5;
  wire mul_ln34_10_reg_1394_reg_i_22_n_5;
  wire mul_ln34_10_reg_1394_reg_i_23_n_5;
  wire mul_ln34_10_reg_1394_reg_i_24_n_5;
  wire mul_ln34_10_reg_1394_reg_i_25_n_5;
  wire mul_ln34_10_reg_1394_reg_i_26_n_5;
  wire mul_ln34_10_reg_1394_reg_i_27_n_5;
  wire mul_ln34_10_reg_1394_reg_i_28_n_5;
  wire mul_ln34_10_reg_1394_reg_i_29_n_5;
  wire mul_ln34_10_reg_1394_reg_i_30_n_5;
  wire mul_ln34_10_reg_1394_reg_n_100;
  wire mul_ln34_10_reg_1394_reg_n_101;
  wire mul_ln34_10_reg_1394_reg_n_102;
  wire mul_ln34_10_reg_1394_reg_n_103;
  wire mul_ln34_10_reg_1394_reg_n_104;
  wire mul_ln34_10_reg_1394_reg_n_105;
  wire mul_ln34_10_reg_1394_reg_n_106;
  wire mul_ln34_10_reg_1394_reg_n_107;
  wire mul_ln34_10_reg_1394_reg_n_108;
  wire mul_ln34_10_reg_1394_reg_n_109;
  wire mul_ln34_10_reg_1394_reg_n_110;
  wire mul_ln34_10_reg_1394_reg_n_97;
  wire mul_ln34_10_reg_1394_reg_n_98;
  wire mul_ln34_10_reg_1394_reg_n_99;
  wire mul_ln34_11_reg_1449_reg_i_15_n_5;
  wire mul_ln34_11_reg_1449_reg_i_1_n_5;
  wire mul_ln34_11_reg_1449_reg_n_100;
  wire mul_ln34_11_reg_1449_reg_n_101;
  wire mul_ln34_11_reg_1449_reg_n_102;
  wire mul_ln34_11_reg_1449_reg_n_103;
  wire mul_ln34_11_reg_1449_reg_n_104;
  wire mul_ln34_11_reg_1449_reg_n_105;
  wire mul_ln34_11_reg_1449_reg_n_106;
  wire mul_ln34_11_reg_1449_reg_n_107;
  wire mul_ln34_11_reg_1449_reg_n_108;
  wire mul_ln34_11_reg_1449_reg_n_109;
  wire mul_ln34_11_reg_1449_reg_n_110;
  wire mul_ln34_11_reg_1449_reg_n_97;
  wire mul_ln34_11_reg_1449_reg_n_98;
  wire mul_ln34_11_reg_1449_reg_n_99;
  wire mul_ln34_12_reg_1479_reg_i_15_n_5;
  wire mul_ln34_12_reg_1479_reg_i_16_n_5;
  wire mul_ln34_12_reg_1479_reg_i_1_n_5;
  wire mul_ln34_12_reg_1479_reg_n_100;
  wire mul_ln34_12_reg_1479_reg_n_101;
  wire mul_ln34_12_reg_1479_reg_n_102;
  wire mul_ln34_12_reg_1479_reg_n_103;
  wire mul_ln34_12_reg_1479_reg_n_104;
  wire mul_ln34_12_reg_1479_reg_n_105;
  wire mul_ln34_12_reg_1479_reg_n_106;
  wire mul_ln34_12_reg_1479_reg_n_107;
  wire mul_ln34_12_reg_1479_reg_n_108;
  wire mul_ln34_12_reg_1479_reg_n_109;
  wire mul_ln34_12_reg_1479_reg_n_110;
  wire mul_ln34_12_reg_1479_reg_n_97;
  wire mul_ln34_12_reg_1479_reg_n_98;
  wire mul_ln34_12_reg_1479_reg_n_99;
  wire mul_ln34_13_reg_1484_reg_n_100;
  wire mul_ln34_13_reg_1484_reg_n_101;
  wire mul_ln34_13_reg_1484_reg_n_102;
  wire mul_ln34_13_reg_1484_reg_n_103;
  wire mul_ln34_13_reg_1484_reg_n_104;
  wire mul_ln34_13_reg_1484_reg_n_105;
  wire mul_ln34_13_reg_1484_reg_n_106;
  wire mul_ln34_13_reg_1484_reg_n_107;
  wire mul_ln34_13_reg_1484_reg_n_108;
  wire mul_ln34_13_reg_1484_reg_n_109;
  wire mul_ln34_13_reg_1484_reg_n_110;
  wire mul_ln34_13_reg_1484_reg_n_97;
  wire mul_ln34_13_reg_1484_reg_n_98;
  wire mul_ln34_13_reg_1484_reg_n_99;
  wire mul_ln34_14_reg_1499_reg_i_1_n_5;
  wire mul_ln34_14_reg_1499_reg_i_2_n_5;
  wire mul_ln34_14_reg_1499_reg_n_100;
  wire mul_ln34_14_reg_1499_reg_n_101;
  wire mul_ln34_14_reg_1499_reg_n_102;
  wire mul_ln34_14_reg_1499_reg_n_103;
  wire mul_ln34_14_reg_1499_reg_n_104;
  wire mul_ln34_14_reg_1499_reg_n_105;
  wire mul_ln34_14_reg_1499_reg_n_106;
  wire mul_ln34_14_reg_1499_reg_n_107;
  wire mul_ln34_14_reg_1499_reg_n_108;
  wire mul_ln34_14_reg_1499_reg_n_109;
  wire mul_ln34_14_reg_1499_reg_n_110;
  wire mul_ln34_14_reg_1499_reg_n_97;
  wire mul_ln34_14_reg_1499_reg_n_98;
  wire mul_ln34_14_reg_1499_reg_n_99;
  wire mul_ln34_15_reg_1434_reg_i_1_n_5;
  wire mul_ln34_15_reg_1434_reg_n_100;
  wire mul_ln34_15_reg_1434_reg_n_101;
  wire mul_ln34_15_reg_1434_reg_n_102;
  wire mul_ln34_15_reg_1434_reg_n_103;
  wire mul_ln34_15_reg_1434_reg_n_104;
  wire mul_ln34_15_reg_1434_reg_n_105;
  wire mul_ln34_15_reg_1434_reg_n_106;
  wire mul_ln34_15_reg_1434_reg_n_107;
  wire mul_ln34_15_reg_1434_reg_n_108;
  wire mul_ln34_15_reg_1434_reg_n_109;
  wire mul_ln34_15_reg_1434_reg_n_110;
  wire mul_ln34_15_reg_1434_reg_n_97;
  wire mul_ln34_15_reg_1434_reg_n_98;
  wire mul_ln34_15_reg_1434_reg_n_99;
  wire mul_ln34_16_reg_1439_reg_n_100;
  wire mul_ln34_16_reg_1439_reg_n_101;
  wire mul_ln34_16_reg_1439_reg_n_102;
  wire mul_ln34_16_reg_1439_reg_n_103;
  wire mul_ln34_16_reg_1439_reg_n_104;
  wire mul_ln34_16_reg_1439_reg_n_105;
  wire mul_ln34_16_reg_1439_reg_n_106;
  wire mul_ln34_16_reg_1439_reg_n_107;
  wire mul_ln34_16_reg_1439_reg_n_108;
  wire mul_ln34_16_reg_1439_reg_n_109;
  wire mul_ln34_16_reg_1439_reg_n_110;
  wire mul_ln34_16_reg_1439_reg_n_97;
  wire mul_ln34_16_reg_1439_reg_n_98;
  wire mul_ln34_16_reg_1439_reg_n_99;
  wire mul_ln34_17_reg_1464_reg_n_100;
  wire mul_ln34_17_reg_1464_reg_n_101;
  wire mul_ln34_17_reg_1464_reg_n_102;
  wire mul_ln34_17_reg_1464_reg_n_103;
  wire mul_ln34_17_reg_1464_reg_n_104;
  wire mul_ln34_17_reg_1464_reg_n_105;
  wire mul_ln34_17_reg_1464_reg_n_106;
  wire mul_ln34_17_reg_1464_reg_n_107;
  wire mul_ln34_17_reg_1464_reg_n_108;
  wire mul_ln34_17_reg_1464_reg_n_109;
  wire mul_ln34_17_reg_1464_reg_n_110;
  wire mul_ln34_17_reg_1464_reg_n_97;
  wire mul_ln34_17_reg_1464_reg_n_98;
  wire mul_ln34_17_reg_1464_reg_n_99;
  wire [6:0]mul_ln34_18_fu_425_p2;
  wire [6:0]mul_ln34_18_reg_1075;
  wire \mul_ln34_18_reg_1075[4]_i_2_n_5 ;
  wire \mul_ln34_18_reg_1075[4]_i_3_n_5 ;
  wire \mul_ln34_18_reg_1075[4]_i_4_n_5 ;
  wire \mul_ln34_18_reg_1075[4]_i_5_n_5 ;
  wire \mul_ln34_18_reg_1075[4]_i_6_n_5 ;
  wire \mul_ln34_18_reg_1075[4]_i_7_n_5 ;
  wire \mul_ln34_18_reg_1075[4]_i_8_n_5 ;
  wire \mul_ln34_18_reg_1075[6]_i_2_n_5 ;
  wire \mul_ln34_18_reg_1075[6]_i_3_n_5 ;
  wire \mul_ln34_18_reg_1075[6]_i_4_n_5 ;
  wire \mul_ln34_18_reg_1075_reg[4]_i_1_n_5 ;
  wire \mul_ln34_18_reg_1075_reg[4]_i_1_n_6 ;
  wire \mul_ln34_18_reg_1075_reg[4]_i_1_n_7 ;
  wire \mul_ln34_18_reg_1075_reg[4]_i_1_n_8 ;
  wire \mul_ln34_18_reg_1075_reg[6]_i_1_n_8 ;
  wire mul_ln34_9_reg_1384_reg_i_17_n_5;
  wire mul_ln34_9_reg_1384_reg_i_18_n_5;
  wire mul_ln34_9_reg_1384_reg_i_1_n_5;
  wire mul_ln34_9_reg_1384_reg_i_2_n_5;
  wire mul_ln34_9_reg_1384_reg_i_3_n_5;
  wire mul_ln34_9_reg_1384_reg_n_100;
  wire mul_ln34_9_reg_1384_reg_n_101;
  wire mul_ln34_9_reg_1384_reg_n_102;
  wire mul_ln34_9_reg_1384_reg_n_103;
  wire mul_ln34_9_reg_1384_reg_n_104;
  wire mul_ln34_9_reg_1384_reg_n_105;
  wire mul_ln34_9_reg_1384_reg_n_106;
  wire mul_ln34_9_reg_1384_reg_n_107;
  wire mul_ln34_9_reg_1384_reg_n_108;
  wire mul_ln34_9_reg_1384_reg_n_109;
  wire mul_ln34_9_reg_1384_reg_n_110;
  wire mul_ln34_9_reg_1384_reg_n_97;
  wire mul_ln34_9_reg_1384_reg_n_98;
  wire mul_ln34_9_reg_1384_reg_n_99;
  wire [6:0]mul_ln34_fu_378_p2;
  wire [6:0]mul_ln34_reg_1018;
  wire \mul_ln34_reg_1018[4]_i_2_n_5 ;
  wire \mul_ln34_reg_1018[4]_i_3_n_5 ;
  wire \mul_ln34_reg_1018[4]_i_4_n_5 ;
  wire \mul_ln34_reg_1018[4]_i_5_n_5 ;
  wire \mul_ln34_reg_1018[4]_i_6_n_5 ;
  wire \mul_ln34_reg_1018[4]_i_7_n_5 ;
  wire \mul_ln34_reg_1018[4]_i_8_n_5 ;
  wire \mul_ln34_reg_1018[6]_i_2_n_5 ;
  wire \mul_ln34_reg_1018[6]_i_3_n_5 ;
  wire \mul_ln34_reg_1018[6]_i_4_n_5 ;
  wire \mul_ln34_reg_1018[6]_i_5_n_5 ;
  wire \mul_ln34_reg_1018_reg[4]_i_1_n_5 ;
  wire \mul_ln34_reg_1018_reg[4]_i_1_n_6 ;
  wire \mul_ln34_reg_1018_reg[4]_i_1_n_7 ;
  wire \mul_ln34_reg_1018_reg[4]_i_1_n_8 ;
  wire \mul_ln34_reg_1018_reg[6]_i_1_n_8 ;
  wire [6:0]mul_ln40_2_fu_472_p2;
  wire \mul_ln40_2_reg_1129[3]_i_2_n_5 ;
  wire \mul_ln40_2_reg_1129[3]_i_3_n_5 ;
  wire \mul_ln40_2_reg_1129[3]_i_4_n_5 ;
  wire \mul_ln40_2_reg_1129[3]_i_5_n_5 ;
  wire \mul_ln40_2_reg_1129[3]_i_6_n_5 ;
  wire \mul_ln40_2_reg_1129[6]_i_2_n_5 ;
  wire \mul_ln40_2_reg_1129[6]_i_3_n_5 ;
  wire \mul_ln40_2_reg_1129[6]_i_4_n_5 ;
  wire \mul_ln40_2_reg_1129[6]_i_5_n_5 ;
  wire \mul_ln40_2_reg_1129[6]_i_6_n_5 ;
  wire \mul_ln40_2_reg_1129_reg[3]_i_1_n_5 ;
  wire \mul_ln40_2_reg_1129_reg[3]_i_1_n_6 ;
  wire \mul_ln40_2_reg_1129_reg[3]_i_1_n_7 ;
  wire \mul_ln40_2_reg_1129_reg[3]_i_1_n_8 ;
  wire \mul_ln40_2_reg_1129_reg[6]_i_1_n_7 ;
  wire \mul_ln40_2_reg_1129_reg[6]_i_1_n_8 ;
  wire \mul_ln40_2_reg_1129_reg_n_5_[0] ;
  wire \mul_ln40_2_reg_1129_reg_n_5_[1] ;
  wire \mul_ln40_2_reg_1129_reg_n_5_[2] ;
  wire \mul_ln40_2_reg_1129_reg_n_5_[3] ;
  wire \mul_ln40_2_reg_1129_reg_n_5_[4] ;
  wire \mul_ln40_2_reg_1129_reg_n_5_[5] ;
  wire \mul_ln40_2_reg_1129_reg_n_5_[6] ;
  wire [6:0]mul_ln40_fu_439_p2;
  wire [6:0]mul_ln40_reg_1094;
  wire \mul_ln40_reg_1094[3]_i_2_n_5 ;
  wire \mul_ln40_reg_1094[3]_i_3_n_5 ;
  wire \mul_ln40_reg_1094[3]_i_4_n_5 ;
  wire \mul_ln40_reg_1094[3]_i_5_n_5 ;
  wire \mul_ln40_reg_1094[3]_i_6_n_5 ;
  wire \mul_ln40_reg_1094[6]_i_2_n_5 ;
  wire \mul_ln40_reg_1094[6]_i_3_n_5 ;
  wire \mul_ln40_reg_1094[6]_i_4_n_5 ;
  wire \mul_ln40_reg_1094[6]_i_5_n_5 ;
  wire \mul_ln40_reg_1094[6]_i_6_n_5 ;
  wire \mul_ln40_reg_1094_reg[3]_i_1_n_5 ;
  wire \mul_ln40_reg_1094_reg[3]_i_1_n_6 ;
  wire \mul_ln40_reg_1094_reg[3]_i_1_n_7 ;
  wire \mul_ln40_reg_1094_reg[3]_i_1_n_8 ;
  wire \mul_ln40_reg_1094_reg[6]_i_1_n_7 ;
  wire \mul_ln40_reg_1094_reg[6]_i_1_n_8 ;
  wire [7:5]mul_ln5_reg_998;
  wire \mul_ln5_reg_998[5]_i_1_n_5 ;
  wire \mul_ln5_reg_998[7]_i_1_n_5 ;
  wire [11:9]mux_1_1_reg;
  wire network_mux_32_16_3_1_x_U77_n_13;
  wire network_mux_32_16_3_1_x_U77_n_14;
  wire network_mux_32_16_3_1_x_U77_n_16;
  wire network_mux_32_16_3_1_x_U77_n_18;
  wire network_mux_32_16_3_1_x_U77_n_19;
  wire network_mux_32_16_3_1_x_U77_n_20;
  wire network_mux_32_16_3_1_x_U77_n_21;
  wire network_mux_32_16_3_1_x_U77_n_22;
  wire network_mux_32_16_3_1_x_U77_n_23;
  wire network_mux_32_16_3_1_x_U77_n_6;
  wire network_mux_32_16_3_1_x_U78_n_5;
  wire network_mux_32_16_3_1_x_U79_n_13;
  wire network_mux_32_16_3_1_x_U79_n_15;
  wire network_mux_32_16_3_1_x_U79_n_5;
  wire network_mux_32_16_3_1_x_U80_n_10;
  wire network_mux_32_16_3_1_x_U80_n_11;
  wire network_mux_32_16_3_1_x_U80_n_12;
  wire network_mux_32_16_3_1_x_U80_n_20;
  wire network_mux_32_16_3_1_x_U80_n_22;
  wire network_mux_32_16_3_1_x_U80_n_24;
  wire network_mux_32_16_3_1_x_U80_n_25;
  wire network_mux_32_16_3_1_x_U80_n_5;
  wire network_mux_32_16_3_1_x_U80_n_6;
  wire network_mux_32_16_3_1_x_U80_n_7;
  wire network_mux_32_16_3_1_x_U80_n_8;
  wire network_mux_32_16_3_1_x_U80_n_9;
  wire [3:0]out_d_0_reg_266;
  wire [3:0]out_d_reg_1028;
  wire \out_d_reg_1028[3]_i_2_n_5 ;
  wire out_h_0_reg_289;
  wire out_h_0_reg_2890;
  wire \out_h_0_reg_289_reg_n_5_[0] ;
  wire \out_h_0_reg_289_reg_n_5_[1] ;
  wire \out_h_0_reg_289_reg_n_5_[2] ;
  wire \out_h_0_reg_289_reg_n_5_[3] ;
  wire [3:0]out_h_fu_448_p2;
  wire [3:0]out_h_reg_1108;
  wire out_w_0_mid2_reg_1135;
  wire \out_w_0_mid2_reg_1135[3]_i_2_n_5 ;
  wire \out_w_0_mid2_reg_1135_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1135_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1135_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1135_reg_n_5_[3] ;
  wire [3:0]out_w_0_reg_300;
  wire [3:0]out_w_reg_1191;
  wire \out_w_reg_1191[0]_i_1_n_5 ;
  wire \out_w_reg_1191[1]_i_1_n_5 ;
  wire \out_w_reg_1191[2]_i_1_n_5 ;
  wire \out_w_reg_1191[3]_i_1_n_5 ;
  wire [10:0]output_r_address0;
  wire p_0_in;
  wire [14:0]p_1_in;
  wire p_8_in;
  wire [15:0]q0_t0;
  wire [15:0]q1_t0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_135_n_5;
  wire ram_reg_0_i_257_n_5;
  wire ram_reg_0_i_262_n_5;
  wire ram_reg_0_i_267_n_5;
  wire ram_reg_0_i_272_n_5;
  wire ram_reg_0_i_277_n_5;
  wire ram_reg_0_i_282_n_5;
  wire ram_reg_0_i_287_n_5;
  wire ram_reg_0_i_292_n_5;
  wire ram_reg_0_i_297_n_5;
  wire ram_reg_0_i_302_n_5;
  wire ram_reg_0_i_305_n_5;
  wire ram_reg_0_i_329_n_5;
  wire ram_reg_0_i_333_n_5;
  wire ram_reg_0_i_334_n_5;
  wire ram_reg_0_i_335_n_5;
  wire ram_reg_0_i_336_n_5;
  wire ram_reg_0_i_337_n_5;
  wire ram_reg_0_i_338_n_5;
  wire ram_reg_0_i_339_n_5;
  wire ram_reg_0_i_340_n_5;
  wire ram_reg_0_i_341_n_5;
  wire ram_reg_0_i_342_n_5;
  wire ram_reg_0_i_81__0_n_5;
  wire ram_reg_0_i_84_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_3_n_5;
  wire ram_reg_1_i_5_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_i_4_n_5;
  wire ram_reg_2_i_6_n_5;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_i_3_n_5;
  wire ram_reg_3_i_5_n_5;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_3_n_5;
  wire ram_reg_4_i_5_n_5;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_i_4_n_5;
  wire ram_reg_5_i_6_n_5;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_i_3_n_5;
  wire ram_reg_6_i_5_n_5;
  wire ram_reg_7;
  wire [15:0]ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire ram_reg_7_2;
  wire ram_reg_7_i_4_n_5;
  wire ram_reg_7_i_6_n_5;
  wire reg_31213_out;
  wire reg_3122;
  wire select_ln22_2_reg_1169;
  wire select_ln22_2_reg_11690;
  wire \select_ln22_2_reg_1169_reg_n_5_[0] ;
  wire \select_ln22_2_reg_1169_reg_n_5_[1] ;
  wire \select_ln22_2_reg_1169_reg_n_5_[2] ;
  wire \select_ln22_2_reg_1169_reg_n_5_[3] ;
  wire \select_ln22_2_reg_1169_reg_n_5_[4] ;
  wire \select_ln22_2_reg_1169_reg_n_5_[5] ;
  wire \select_ln22_2_reg_1169_reg_n_5_[6] ;
  wire \select_ln22_2_reg_1169_reg_n_5_[7] ;
  wire [3:0]select_ln22_fu_497_p3;
  wire [3:0]select_ln22_reg_1152;
  wire select_ln22_reg_11520;
  wire [6:4]select_ln28_11_fu_502_p3;
  wire select_ln28_14_reg_1100;
  wire \select_ln28_14_reg_1100[0]_i_1_n_5 ;
  wire \select_ln28_14_reg_1100[0]_i_2_n_5 ;
  wire select_ln28_9_reg_10640;
  wire \select_ln28_9_reg_1064[0]_i_1_n_5 ;
  wire \select_ln28_9_reg_1064[1]_i_1_n_5 ;
  wire \select_ln28_9_reg_1064[2]_i_1_n_5 ;
  wire \select_ln28_9_reg_1064[3]_i_2_n_5 ;
  wire \select_ln28_9_reg_1064_reg_n_5_[0] ;
  wire \select_ln28_9_reg_1064_reg_n_5_[1] ;
  wire \select_ln28_9_reg_1064_reg_n_5_[2] ;
  wire \select_ln28_9_reg_1064_reg_n_5_[3] ;
  wire select_ln28_reg_1058;
  wire \select_ln28_reg_1058[3]_i_2_n_5 ;
  wire \select_ln28_reg_1058_reg_n_5_[0] ;
  wire \select_ln28_reg_1058_reg_n_5_[1] ;
  wire \select_ln28_reg_1058_reg_n_5_[2] ;
  wire \select_ln28_reg_1058_reg_n_5_[3] ;
  wire [10:0]tmp5_0_0_mid2_fu_537_p2;
  wire [10:0]tmp5_0_0_mid2_reg_1174;
  wire \tmp5_0_0_mid2_reg_1174[10]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[1]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[1]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[1]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[1]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[1]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[1]_i_7_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[5]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[5]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[5]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[5]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[5]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[5]_i_7_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_11_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_12_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_13_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_14_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_15_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_16_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_17_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_18_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_19_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_7_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_8_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174[9]_i_9_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_10 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_6 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_7 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_8 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_9 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_6 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_7 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_8 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_10 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_11 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_12 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_7 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_8 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_6 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_7 ;
  wire \tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_8 ;
  wire [6:0]tmp5_0_0_mid2_v_v_reg_1157;
  wire \tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ;
  wire [10:0]tmp5_1_0_mid2_fu_605_p2;
  wire [10:0]tmp5_1_0_mid2_reg_1271;
  wire \tmp5_1_0_mid2_reg_1271[10]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[1]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[1]_i_3_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[1]_i_4_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[1]_i_5_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[1]_i_6_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[1]_i_7_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[5]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[5]_i_3_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[5]_i_4_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[5]_i_5_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[5]_i_6_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[5]_i_7_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_11_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_12_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_13_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_14_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_15_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_16_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_17_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_18_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_19_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_3_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_4_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_5_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_6_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_7_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_8_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271[9]_i_9_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_10 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_6 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_7 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_8 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_9 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_6 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_7 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_8 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_10 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_11 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_12 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_7 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_8 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_6 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_7 ;
  wire \tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_8 ;
  wire [6:0]tmp5_1_0_mid2_v_v_reg_1212;
  wire \tmp5_1_0_mid2_v_v_reg_1212[0]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[1]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[2]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[3]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[4]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[5]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[6]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_v_v_reg_1212[6]_i_3_n_5 ;
  wire [10:0]tmp5_2_0_mid2_fu_581_p2;
  wire [10:0]tmp5_2_0_mid2_reg_1217;
  wire \tmp5_2_0_mid2_reg_1217[10]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[1]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[1]_i_3_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[1]_i_4_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[1]_i_5_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[1]_i_6_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[1]_i_7_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[5]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[5]_i_3_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[5]_i_4_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[5]_i_5_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[5]_i_6_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[5]_i_7_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_11_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_12_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_13_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_14_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_15_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_16_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_17_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_18_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_19_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_3_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_4_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_5_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_6_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_7_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_8_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217[9]_i_9_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_10 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_6 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_7 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_8 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_9 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_6 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_7 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_8 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_10 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_11 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_12 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_7 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_8 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_6 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_7 ;
  wire \tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_8 ;
  wire [6:0]tmp5_2_0_mid2_v_v_reg_1181;
  wire \tmp5_2_0_mid2_v_v_reg_1181[1]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_v_v_reg_1181[2]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_v_v_reg_1181[3]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_v_v_reg_1181[4]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_v_v_reg_1181[5]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_v_v_reg_1181[6]_i_2_n_5 ;
  wire [6:0]tmp6_fu_457_p2;
  wire [6:0]tmp6_mid1_fu_518_p2;
  wire [6:0]tmp6_mid1_reg_1164;
  wire tmp6_mid1_reg_11640;
  wire \tmp6_mid1_reg_1164[3]_i_2_n_5 ;
  wire \tmp6_mid1_reg_1164[3]_i_3_n_5 ;
  wire \tmp6_mid1_reg_1164[3]_i_4_n_5 ;
  wire \tmp6_mid1_reg_1164[3]_i_5_n_5 ;
  wire \tmp6_mid1_reg_1164_reg[3]_i_1_n_5 ;
  wire \tmp6_mid1_reg_1164_reg[3]_i_1_n_6 ;
  wire \tmp6_mid1_reg_1164_reg[3]_i_1_n_7 ;
  wire \tmp6_mid1_reg_1164_reg[3]_i_1_n_8 ;
  wire \tmp6_mid1_reg_1164_reg[6]_i_2_n_7 ;
  wire \tmp6_mid1_reg_1164_reg[6]_i_2_n_8 ;
  wire tmp6_reg_11190;
  wire \tmp6_reg_1119[3]_i_2_n_5 ;
  wire \tmp6_reg_1119[3]_i_3_n_5 ;
  wire \tmp6_reg_1119[3]_i_4_n_5 ;
  wire \tmp6_reg_1119[3]_i_5_n_5 ;
  wire \tmp6_reg_1119_reg[3]_i_1_n_5 ;
  wire \tmp6_reg_1119_reg[3]_i_1_n_6 ;
  wire \tmp6_reg_1119_reg[3]_i_1_n_7 ;
  wire \tmp6_reg_1119_reg[3]_i_1_n_8 ;
  wire \tmp6_reg_1119_reg[6]_i_1_n_7 ;
  wire \tmp6_reg_1119_reg[6]_i_1_n_8 ;
  wire \tmp6_reg_1119_reg_n_5_[0] ;
  wire \tmp6_reg_1119_reg_n_5_[1] ;
  wire \tmp6_reg_1119_reg_n_5_[2] ;
  wire \tmp6_reg_1119_reg_n_5_[3] ;
  wire \tmp6_reg_1119_reg_n_5_[4] ;
  wire \tmp6_reg_1119_reg_n_5_[5] ;
  wire \tmp6_reg_1119_reg_n_5_[6] ;
  wire [6:0]tmp7_mid2_v_v_fu_547_p3;
  wire [6:0]tmp_0_0_fu_453_p2;
  wire [6:0]tmp_0_0_mid1_fu_491_p2;
  wire [6:0]tmp_0_0_mid1_reg_1147;
  wire tmp_0_0_mid1_reg_11470;
  wire \tmp_0_0_mid1_reg_1147[1]_i_2_n_5 ;
  wire \tmp_0_0_mid1_reg_1147[2]_i_2_n_5 ;
  wire \tmp_0_0_mid1_reg_1147[3]_i_2_n_5 ;
  wire \tmp_0_0_mid1_reg_1147[5]_i_2_n_5 ;
  wire \tmp_0_0_mid1_reg_1147[6]_i_3_n_5 ;
  wire [6:0]tmp_0_0_reg_1114;
  wire \tmp_0_0_reg_1114[3]_i_2_n_5 ;
  wire \tmp_0_0_reg_1114[3]_i_3_n_5 ;
  wire \tmp_0_0_reg_1114[3]_i_4_n_5 ;
  wire \tmp_0_0_reg_1114[3]_i_5_n_5 ;
  wire \tmp_0_0_reg_1114_reg[3]_i_1_n_5 ;
  wire \tmp_0_0_reg_1114_reg[3]_i_1_n_6 ;
  wire \tmp_0_0_reg_1114_reg[3]_i_1_n_7 ;
  wire \tmp_0_0_reg_1114_reg[3]_i_1_n_8 ;
  wire \tmp_0_0_reg_1114_reg[6]_i_2_n_7 ;
  wire \tmp_0_0_reg_1114_reg[6]_i_2_n_8 ;
  wire [1:0]trunc_ln28_reg_1081;
  wire \trunc_ln28_reg_1081_pp0_iter1_reg_reg_n_5_[0] ;
  wire [15:0]trunc_ln40_1_reg_1494;
  wire [15:0]trunc_ln40_2_fu_867_p4;
  wire [15:0]trunc_ln40_3_reg_1454;
  wire [15:0]trunc_ln40_4_reg_1459;
  wire [15:0]trunc_ln40_5_fu_812_p4;
  wire [15:0]trunc_ln40_8_fu_831_p4;
  wire [15:0]trunc_ln40_9_reg_1414;
  wire [15:0]trunc_ln40_s_reg_1474;
  wire [15:0]trunc_ln_reg_1409;
  wire [1:1]xor_ln28_fu_563_p2;
  wire [1:0]xor_ln28_reg_1202;
  wire \zext_ln34_21_reg_1224_reg_n_5_[0] ;
  wire \zext_ln34_21_reg_1224_reg_n_5_[1] ;
  wire \zext_ln34_21_reg_1224_reg_n_5_[2] ;
  wire \zext_ln34_21_reg_1224_reg_n_5_[3] ;
  wire [3:0]zext_ln34_23_reg_1260_reg;
  wire \zext_ln34_25_reg_1303[3]_i_1_n_5 ;
  wire [3:0]zext_ln34_25_reg_1303_reg;
  wire [3:0]zext_ln34_4_cast_mid_reg_1142_reg;
  wire \zext_ln40_2_reg_1013[0]_i_1_n_5 ;
  wire \zext_ln40_2_reg_1013[1]_i_1_n_5 ;
  wire \zext_ln40_2_reg_1013[2]_i_1_n_5 ;
  wire \zext_ln40_2_reg_1013[3]_i_1_n_5 ;
  wire [3:0]zext_ln40_2_reg_1013_reg;
  wire \zext_ln40_4_reg_1070_reg_n_5_[0] ;
  wire \zext_ln40_4_reg_1070_reg_n_5_[1] ;
  wire \zext_ln40_4_reg_1070_reg_n_5_[2] ;
  wire \zext_ln40_4_reg_1070_reg_n_5_[3] ;
  wire [3:2]\NLW_add_ln34_14_reg_1266_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_14_reg_1266_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_16_reg_1308_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_16_reg_1308_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_17_reg_1348_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_17_reg_1348_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_18_reg_1358_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_18_reg_1358_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_19_reg_1363_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_19_reg_1363_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_20_reg_1293_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_20_reg_1293_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_21_reg_1298_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_21_reg_1298_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_22_reg_1323_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_22_reg_1323_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_reg_1231_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_reg_1231_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_11_reg_1509_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_15_reg_1489_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_16_reg_1514_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_17_reg_1519_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln40_reg_1373_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_reg_1373_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_reg_1373_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_reg_1373_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_reg_1373_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_reg_1373_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_reg_1373_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_reg_1373_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_reg_1373_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_add_ln40_reg_1373_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_reg_1373_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln21_reg_1024_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_10_reg_1394_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1394_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1394_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1394_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1394_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1394_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_10_reg_1394_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_10_reg_1394_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_10_reg_1394_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_10_reg_1394_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_10_reg_1394_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1449_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1449_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1449_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1449_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1449_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1449_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_11_reg_1449_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_11_reg_1449_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_11_reg_1449_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_11_reg_1449_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_11_reg_1449_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_12_reg_1479_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_12_reg_1479_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_12_reg_1479_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_12_reg_1479_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_12_reg_1479_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_12_reg_1479_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_12_reg_1479_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_12_reg_1479_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_12_reg_1479_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_12_reg_1479_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_12_reg_1479_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_13_reg_1484_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_13_reg_1484_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_13_reg_1484_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_13_reg_1484_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_13_reg_1484_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_13_reg_1484_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_13_reg_1484_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_13_reg_1484_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_13_reg_1484_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_13_reg_1484_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_13_reg_1484_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_14_reg_1499_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_14_reg_1499_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_14_reg_1499_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_14_reg_1499_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_14_reg_1499_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_14_reg_1499_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_14_reg_1499_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_14_reg_1499_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_14_reg_1499_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_14_reg_1499_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_14_reg_1499_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_15_reg_1434_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_15_reg_1434_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_15_reg_1434_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_15_reg_1434_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_15_reg_1434_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_15_reg_1434_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_15_reg_1434_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_15_reg_1434_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_15_reg_1434_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_15_reg_1434_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_15_reg_1434_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_16_reg_1439_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_16_reg_1439_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_16_reg_1439_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_16_reg_1439_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_16_reg_1439_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_16_reg_1439_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_16_reg_1439_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_16_reg_1439_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_16_reg_1439_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_16_reg_1439_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_16_reg_1439_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_17_reg_1464_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_17_reg_1464_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_17_reg_1464_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_17_reg_1464_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_17_reg_1464_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_17_reg_1464_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_17_reg_1464_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_17_reg_1464_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_17_reg_1464_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_17_reg_1464_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_17_reg_1464_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_mul_ln34_18_reg_1075_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln34_18_reg_1075_reg[6]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_9_reg_1384_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1384_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1384_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1384_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1384_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1384_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_9_reg_1384_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_9_reg_1384_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_9_reg_1384_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_9_reg_1384_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_9_reg_1384_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_mul_ln34_reg_1018_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln34_reg_1018_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_2_reg_1129_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_2_reg_1129_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_reg_1094_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_reg_1094_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp5_0_0_mid2_reg_1174_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_0_0_mid2_reg_1174_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp5_0_0_mid2_reg_1174_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_0_0_mid2_reg_1174_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp5_1_0_mid2_reg_1271_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_1_0_mid2_reg_1271_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp5_1_0_mid2_reg_1271_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_1_0_mid2_reg_1271_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp5_2_0_mid2_reg_1217_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_2_0_mid2_reg_1217_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp5_2_0_mid2_reg_1217_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_2_0_mid2_reg_1217_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_mid1_reg_1164_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_mid1_reg_1164_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_reg_1119_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_1119_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_0_0_reg_1114_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_0_0_reg_1114_reg[6]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln21_reg_1124[0]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .O(add_ln21_fu_461_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln21_reg_1124[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln21_reg_11240));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln21_reg_1124[10]_i_2 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I2(\add_ln21_reg_1124[10]_i_3_n_5 ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .I5(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .O(add_ln21_fu_461_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln21_reg_1124[10]_i_3 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I5(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .O(\add_ln21_reg_1124[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln21_reg_1124[1]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .O(add_ln21_fu_461_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln21_reg_1124[2]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .O(add_ln21_fu_461_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln21_reg_1124[3]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .O(add_ln21_fu_461_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln21_reg_1124[4]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .O(add_ln21_fu_461_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln21_reg_1124[5]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .I5(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .O(add_ln21_fu_461_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln21_reg_1124[6]_i_1 
       (.I0(\add_ln21_reg_1124[10]_i_3_n_5 ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .O(add_ln21_fu_461_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln21_reg_1124[7]_i_1 
       (.I0(\add_ln21_reg_1124[10]_i_3_n_5 ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .O(add_ln21_fu_461_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln21_reg_1124[8]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I1(\add_ln21_reg_1124[10]_i_3_n_5 ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .O(add_ln21_fu_461_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln21_reg_1124[9]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I1(\add_ln21_reg_1124[10]_i_3_n_5 ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .O(add_ln21_fu_461_p2[9]));
  FDRE \add_ln21_reg_1124_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[0]),
        .Q(add_ln21_reg_1124[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[10] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[10]),
        .Q(add_ln21_reg_1124[10]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[1]),
        .Q(add_ln21_reg_1124[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[2]),
        .Q(add_ln21_reg_1124[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[3]),
        .Q(add_ln21_reg_1124[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[4] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[4]),
        .Q(add_ln21_reg_1124[4]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[5] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[5]),
        .Q(add_ln21_reg_1124[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[6] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[6]),
        .Q(add_ln21_reg_1124[6]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[7] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[7]),
        .Q(add_ln21_reg_1124[7]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[8] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[8]),
        .Q(add_ln21_reg_1124[8]),
        .R(1'b0));
  FDRE \add_ln21_reg_1124_reg[9] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11240),
        .D(add_ln21_fu_461_p2[9]),
        .Q(add_ln21_reg_1124[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0D2F)) 
    \add_ln22_2_reg_1047[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I2(indvar_flatten_reg_278[0]),
        .I3(\select_ln22_2_reg_1169_reg_n_5_[0] ),
        .O(add_ln22_2_fu_399_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \add_ln22_2_reg_1047[1]_i_1 
       (.I0(indvar_flatten_reg_278[0]),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[0] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(indvar_flatten_reg_278[1]),
        .I4(\select_ln22_2_reg_1169_reg_n_5_[1] ),
        .O(add_ln22_2_fu_399_p2[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln22_2_reg_1047[2]_i_1 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_278[1]),
        .I3(indvar_flatten39_reg_2540),
        .I4(indvar_flatten_reg_278[2]),
        .I5(\select_ln22_2_reg_1169_reg_n_5_[2] ),
        .O(add_ln22_2_fu_399_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \add_ln22_2_reg_1047[2]_i_2 
       (.I0(\select_ln22_2_reg_1169_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_278[0]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln22_2_reg_1047[3]_i_1 
       (.I0(\add_ln22_2_reg_1047[3]_i_2_n_5 ),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[2] ),
        .I2(indvar_flatten_reg_278[2]),
        .I3(indvar_flatten39_reg_2540),
        .I4(indvar_flatten_reg_278[3]),
        .I5(\select_ln22_2_reg_1169_reg_n_5_[3] ),
        .O(add_ln22_2_fu_399_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \add_ln22_2_reg_1047[3]_i_2 
       (.I0(indvar_flatten_reg_278[1]),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[1] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(indvar_flatten_reg_278[0]),
        .I4(\select_ln22_2_reg_1169_reg_n_5_[0] ),
        .O(\add_ln22_2_reg_1047[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln22_2_reg_1047[4]_i_1 
       (.I0(\add_ln22_2_reg_1047[4]_i_2_n_5 ),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[3] ),
        .I2(indvar_flatten_reg_278[3]),
        .I3(indvar_flatten39_reg_2540),
        .I4(indvar_flatten_reg_278[4]),
        .I5(\select_ln22_2_reg_1169_reg_n_5_[4] ),
        .O(add_ln22_2_fu_399_p2[4]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln22_2_reg_1047[4]_i_2 
       (.I0(indvar_flatten_reg_278[2]),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[2] ),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .I3(\select_ln22_2_reg_1169_reg_n_5_[1] ),
        .I4(indvar_flatten_reg_278[1]),
        .I5(indvar_flatten39_reg_2540),
        .O(\add_ln22_2_reg_1047[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln22_2_reg_1047[5]_i_1 
       (.I0(\add_ln22_2_reg_1047[5]_i_2_n_5 ),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[4] ),
        .I2(indvar_flatten_reg_278[4]),
        .I3(indvar_flatten39_reg_2540),
        .I4(indvar_flatten_reg_278[5]),
        .I5(\select_ln22_2_reg_1169_reg_n_5_[5] ),
        .O(add_ln22_2_fu_399_p2[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln22_2_reg_1047[5]_i_2 
       (.I0(indvar_flatten_reg_278[3]),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[3] ),
        .I2(\add_ln22_2_reg_1047[3]_i_2_n_5 ),
        .I3(\select_ln22_2_reg_1169_reg_n_5_[2] ),
        .I4(indvar_flatten_reg_278[2]),
        .I5(indvar_flatten39_reg_2540),
        .O(\add_ln22_2_reg_1047[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln22_2_reg_1047[6]_i_1 
       (.I0(\add_ln22_2_reg_1047[6]_i_2_n_5 ),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[5] ),
        .I2(indvar_flatten_reg_278[5]),
        .I3(indvar_flatten39_reg_2540),
        .I4(indvar_flatten_reg_278[6]),
        .I5(\select_ln22_2_reg_1169_reg_n_5_[6] ),
        .O(add_ln22_2_fu_399_p2[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln22_2_reg_1047[6]_i_2 
       (.I0(indvar_flatten_reg_278[4]),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[4] ),
        .I2(\add_ln22_2_reg_1047[4]_i_2_n_5 ),
        .I3(\select_ln22_2_reg_1169_reg_n_5_[3] ),
        .I4(indvar_flatten_reg_278[3]),
        .I5(indvar_flatten39_reg_2540),
        .O(\add_ln22_2_reg_1047[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln22_2_reg_1047[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln21_fu_383_p2),
        .O(add_ln22_2_reg_10470));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln22_2_reg_1047[7]_i_2 
       (.I0(\add_ln22_2_reg_1047[7]_i_3_n_5 ),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_278[6]),
        .I3(indvar_flatten39_reg_2540),
        .I4(indvar_flatten_reg_278[7]),
        .I5(\select_ln22_2_reg_1169_reg_n_5_[7] ),
        .O(add_ln22_2_fu_399_p2[7]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln22_2_reg_1047[7]_i_3 
       (.I0(indvar_flatten_reg_278[5]),
        .I1(\select_ln22_2_reg_1169_reg_n_5_[5] ),
        .I2(\add_ln22_2_reg_1047[5]_i_2_n_5 ),
        .I3(\select_ln22_2_reg_1169_reg_n_5_[4] ),
        .I4(indvar_flatten_reg_278[4]),
        .I5(indvar_flatten39_reg_2540),
        .O(\add_ln22_2_reg_1047[7]_i_3_n_5 ));
  FDRE \add_ln22_2_reg_1047_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[0]),
        .Q(add_ln22_2_reg_1047[0]),
        .R(1'b0));
  FDRE \add_ln22_2_reg_1047_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[1]),
        .Q(add_ln22_2_reg_1047[1]),
        .R(1'b0));
  FDRE \add_ln22_2_reg_1047_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[2]),
        .Q(add_ln22_2_reg_1047[2]),
        .R(1'b0));
  FDRE \add_ln22_2_reg_1047_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[3]),
        .Q(add_ln22_2_reg_1047[3]),
        .R(1'b0));
  FDRE \add_ln22_2_reg_1047_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[4]),
        .Q(add_ln22_2_reg_1047[4]),
        .R(1'b0));
  FDRE \add_ln22_2_reg_1047_reg[5] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[5]),
        .Q(add_ln22_2_reg_1047[5]),
        .R(1'b0));
  FDRE \add_ln22_2_reg_1047_reg[6] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[6]),
        .Q(add_ln22_2_reg_1047[6]),
        .R(1'b0));
  FDRE \add_ln22_2_reg_1047_reg[7] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(add_ln22_2_fu_399_p2[7]),
        .Q(add_ln22_2_reg_1047[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_6_reg_1207[0]_i_1 
       (.I0(trunc_ln28_reg_1081[0]),
        .O(add_ln28_6_fu_568_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln28_6_reg_1207[1]_i_1 
       (.I0(trunc_ln28_reg_1081[1]),
        .I1(trunc_ln28_reg_1081[0]),
        .O(add_ln28_6_fu_568_p2[1]));
  FDRE \add_ln28_6_reg_1207_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln28_6_fu_568_p2[0]),
        .Q(add_ln28_6_reg_1207[0]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_1207_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln28_6_fu_568_p2[1]),
        .Q(add_ln28_6_reg_1207[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_1197[1]_i_1 
       (.I0(trunc_ln28_reg_1081[0]),
        .I1(trunc_ln28_reg_1081[1]),
        .O(add_ln28_fu_558_p2));
  FDRE \add_ln28_reg_1197_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln28_fu_558_p2),
        .Q(add_ln28_reg_1197),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_14_reg_1266[3]_i_2 
       (.I0(tmp5_0_0_mid2_reg_1174[3]),
        .I1(out_w_reg_1191[3]),
        .O(\add_ln34_14_reg_1266[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_14_reg_1266[3]_i_3 
       (.I0(tmp5_0_0_mid2_reg_1174[2]),
        .I1(out_w_reg_1191[2]),
        .O(\add_ln34_14_reg_1266[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_14_reg_1266[3]_i_4 
       (.I0(tmp5_0_0_mid2_reg_1174[1]),
        .I1(out_w_reg_1191[1]),
        .O(\add_ln34_14_reg_1266[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_14_reg_1266[3]_i_5 
       (.I0(tmp5_0_0_mid2_reg_1174[0]),
        .I1(out_w_reg_1191[0]),
        .O(\add_ln34_14_reg_1266[3]_i_5_n_5 ));
  FDRE \add_ln34_14_reg_1266_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[0]),
        .Q(add_ln34_14_reg_1266[0]),
        .R(1'b0));
  FDRE \add_ln34_14_reg_1266_reg[10] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[10]),
        .Q(add_ln34_14_reg_1266[10]),
        .R(1'b0));
  CARRY4 \add_ln34_14_reg_1266_reg[10]_i_1 
       (.CI(\add_ln34_14_reg_1266_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_14_reg_1266_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_14_reg_1266_reg[10]_i_1_n_7 ,\add_ln34_14_reg_1266_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_14_reg_1266_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_14_fu_597_p2[10:8]}),
        .S({1'b0,tmp5_0_0_mid2_reg_1174[10:8]}));
  FDRE \add_ln34_14_reg_1266_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[1]),
        .Q(add_ln34_14_reg_1266[1]),
        .R(1'b0));
  FDRE \add_ln34_14_reg_1266_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[2]),
        .Q(add_ln34_14_reg_1266[2]),
        .R(1'b0));
  FDRE \add_ln34_14_reg_1266_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[3]),
        .Q(add_ln34_14_reg_1266[3]),
        .R(1'b0));
  CARRY4 \add_ln34_14_reg_1266_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_14_reg_1266_reg[3]_i_1_n_5 ,\add_ln34_14_reg_1266_reg[3]_i_1_n_6 ,\add_ln34_14_reg_1266_reg[3]_i_1_n_7 ,\add_ln34_14_reg_1266_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_0_0_mid2_reg_1174[3:0]),
        .O(add_ln34_14_fu_597_p2[3:0]),
        .S({\add_ln34_14_reg_1266[3]_i_2_n_5 ,\add_ln34_14_reg_1266[3]_i_3_n_5 ,\add_ln34_14_reg_1266[3]_i_4_n_5 ,\add_ln34_14_reg_1266[3]_i_5_n_5 }));
  FDRE \add_ln34_14_reg_1266_reg[4] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[4]),
        .Q(add_ln34_14_reg_1266[4]),
        .R(1'b0));
  FDRE \add_ln34_14_reg_1266_reg[5] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[5]),
        .Q(add_ln34_14_reg_1266[5]),
        .R(1'b0));
  FDRE \add_ln34_14_reg_1266_reg[6] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[6]),
        .Q(add_ln34_14_reg_1266[6]),
        .R(1'b0));
  FDRE \add_ln34_14_reg_1266_reg[7] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[7]),
        .Q(add_ln34_14_reg_1266[7]),
        .R(1'b0));
  CARRY4 \add_ln34_14_reg_1266_reg[7]_i_1 
       (.CI(\add_ln34_14_reg_1266_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_14_reg_1266_reg[7]_i_1_n_5 ,\add_ln34_14_reg_1266_reg[7]_i_1_n_6 ,\add_ln34_14_reg_1266_reg[7]_i_1_n_7 ,\add_ln34_14_reg_1266_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_597_p2[7:4]),
        .S(tmp5_0_0_mid2_reg_1174[7:4]));
  FDRE \add_ln34_14_reg_1266_reg[8] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[8]),
        .Q(add_ln34_14_reg_1266[8]),
        .R(1'b0));
  FDRE \add_ln34_14_reg_1266_reg[9] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_14_fu_597_p2[9]),
        .Q(add_ln34_14_reg_1266[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_15_reg_1288[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .O(\add_ln34_15_reg_1288[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_15_reg_1288[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[2] ),
        .O(\add_ln34_15_reg_1288[2]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_15_reg_1288[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\add_ln34_15_reg_1288[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln34_15_reg_1288[3]_i_2 
       (.I0(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1135_reg_n_5_[3] ),
        .O(\add_ln34_15_reg_1288[3]_i_2_n_5 ));
  FDRE \add_ln34_15_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .Q(add_ln34_15_reg_1288[0]),
        .R(1'b0));
  FDRE \add_ln34_15_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(\add_ln34_15_reg_1288[1]_i_1_n_5 ),
        .Q(add_ln34_15_reg_1288[1]),
        .R(1'b0));
  FDRE \add_ln34_15_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(\add_ln34_15_reg_1288[2]_i_1_n_5 ),
        .Q(add_ln34_15_reg_1288[2]),
        .R(1'b0));
  FDRE \add_ln34_15_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(\add_ln34_15_reg_1288[3]_i_2_n_5 ),
        .Q(add_ln34_15_reg_1288[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_16_reg_1308[3]_i_2 
       (.I0(tmp5_0_0_mid2_reg_1174[3]),
        .I1(add_ln34_15_reg_1288[3]),
        .O(\add_ln34_16_reg_1308[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_16_reg_1308[3]_i_3 
       (.I0(tmp5_0_0_mid2_reg_1174[2]),
        .I1(add_ln34_15_reg_1288[2]),
        .O(\add_ln34_16_reg_1308[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_16_reg_1308[3]_i_4 
       (.I0(tmp5_0_0_mid2_reg_1174[1]),
        .I1(add_ln34_15_reg_1288[1]),
        .O(\add_ln34_16_reg_1308[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_16_reg_1308[3]_i_5 
       (.I0(tmp5_0_0_mid2_reg_1174[0]),
        .I1(add_ln34_15_reg_1288[0]),
        .O(\add_ln34_16_reg_1308[3]_i_5_n_5 ));
  FDRE \add_ln34_16_reg_1308_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[0]),
        .Q(add_ln34_16_reg_1308[0]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1308_reg[10] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[10]),
        .Q(add_ln34_16_reg_1308[10]),
        .R(1'b0));
  CARRY4 \add_ln34_16_reg_1308_reg[10]_i_1 
       (.CI(\add_ln34_16_reg_1308_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_16_reg_1308_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_16_reg_1308_reg[10]_i_1_n_7 ,\add_ln34_16_reg_1308_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_16_reg_1308_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_16_fu_666_p2[10:8]}),
        .S({1'b0,tmp5_0_0_mid2_reg_1174[10:8]}));
  FDRE \add_ln34_16_reg_1308_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[1]),
        .Q(add_ln34_16_reg_1308[1]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1308_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[2]),
        .Q(add_ln34_16_reg_1308[2]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1308_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[3]),
        .Q(add_ln34_16_reg_1308[3]),
        .R(1'b0));
  CARRY4 \add_ln34_16_reg_1308_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_16_reg_1308_reg[3]_i_1_n_5 ,\add_ln34_16_reg_1308_reg[3]_i_1_n_6 ,\add_ln34_16_reg_1308_reg[3]_i_1_n_7 ,\add_ln34_16_reg_1308_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_0_0_mid2_reg_1174[3:0]),
        .O(add_ln34_16_fu_666_p2[3:0]),
        .S({\add_ln34_16_reg_1308[3]_i_2_n_5 ,\add_ln34_16_reg_1308[3]_i_3_n_5 ,\add_ln34_16_reg_1308[3]_i_4_n_5 ,\add_ln34_16_reg_1308[3]_i_5_n_5 }));
  FDRE \add_ln34_16_reg_1308_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[4]),
        .Q(add_ln34_16_reg_1308[4]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1308_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[5]),
        .Q(add_ln34_16_reg_1308[5]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1308_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[6]),
        .Q(add_ln34_16_reg_1308[6]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1308_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[7]),
        .Q(add_ln34_16_reg_1308[7]),
        .R(1'b0));
  CARRY4 \add_ln34_16_reg_1308_reg[7]_i_1 
       (.CI(\add_ln34_16_reg_1308_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_16_reg_1308_reg[7]_i_1_n_5 ,\add_ln34_16_reg_1308_reg[7]_i_1_n_6 ,\add_ln34_16_reg_1308_reg[7]_i_1_n_7 ,\add_ln34_16_reg_1308_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_16_fu_666_p2[7:4]),
        .S(tmp5_0_0_mid2_reg_1174[7:4]));
  FDRE \add_ln34_16_reg_1308_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[8]),
        .Q(add_ln34_16_reg_1308[8]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1308_reg[9] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_16_fu_666_p2[9]),
        .Q(add_ln34_16_reg_1308[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_17_reg_1348[3]_i_2 
       (.I0(tmp5_1_0_mid2_reg_1271[3]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[3] ),
        .O(\add_ln34_17_reg_1348[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_17_reg_1348[3]_i_3 
       (.I0(tmp5_1_0_mid2_reg_1271[2]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[2] ),
        .O(\add_ln34_17_reg_1348[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_17_reg_1348[3]_i_4 
       (.I0(tmp5_1_0_mid2_reg_1271[1]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[1] ),
        .O(\add_ln34_17_reg_1348[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_17_reg_1348[3]_i_5 
       (.I0(tmp5_1_0_mid2_reg_1271[0]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[0] ),
        .O(\add_ln34_17_reg_1348[3]_i_5_n_5 ));
  FDRE \add_ln34_17_reg_1348_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[0]),
        .Q(add_ln34_17_reg_1348[0]),
        .R(1'b0));
  FDRE \add_ln34_17_reg_1348_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[10]),
        .Q(add_ln34_17_reg_1348[10]),
        .R(1'b0));
  CARRY4 \add_ln34_17_reg_1348_reg[10]_i_1 
       (.CI(\add_ln34_17_reg_1348_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_17_reg_1348_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_17_reg_1348_reg[10]_i_1_n_7 ,\add_ln34_17_reg_1348_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_1_0_mid2_reg_1271[9:8]}),
        .O({\NLW_add_ln34_17_reg_1348_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_17_fu_691_p2[10:8]}),
        .S({1'b0,tmp5_1_0_mid2_reg_1271[10:8]}));
  FDRE \add_ln34_17_reg_1348_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[1]),
        .Q(add_ln34_17_reg_1348[1]),
        .R(1'b0));
  FDRE \add_ln34_17_reg_1348_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[2]),
        .Q(add_ln34_17_reg_1348[2]),
        .R(1'b0));
  FDRE \add_ln34_17_reg_1348_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[3]),
        .Q(add_ln34_17_reg_1348[3]),
        .R(1'b0));
  CARRY4 \add_ln34_17_reg_1348_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_17_reg_1348_reg[3]_i_1_n_5 ,\add_ln34_17_reg_1348_reg[3]_i_1_n_6 ,\add_ln34_17_reg_1348_reg[3]_i_1_n_7 ,\add_ln34_17_reg_1348_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1271[3:0]),
        .O(add_ln34_17_fu_691_p2[3:0]),
        .S({\add_ln34_17_reg_1348[3]_i_2_n_5 ,\add_ln34_17_reg_1348[3]_i_3_n_5 ,\add_ln34_17_reg_1348[3]_i_4_n_5 ,\add_ln34_17_reg_1348[3]_i_5_n_5 }));
  FDRE \add_ln34_17_reg_1348_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[4]),
        .Q(add_ln34_17_reg_1348[4]),
        .R(1'b0));
  FDRE \add_ln34_17_reg_1348_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[5]),
        .Q(add_ln34_17_reg_1348[5]),
        .R(1'b0));
  FDRE \add_ln34_17_reg_1348_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[6]),
        .Q(add_ln34_17_reg_1348[6]),
        .R(1'b0));
  FDRE \add_ln34_17_reg_1348_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[7]),
        .Q(add_ln34_17_reg_1348[7]),
        .R(1'b0));
  CARRY4 \add_ln34_17_reg_1348_reg[7]_i_1 
       (.CI(\add_ln34_17_reg_1348_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_17_reg_1348_reg[7]_i_1_n_5 ,\add_ln34_17_reg_1348_reg[7]_i_1_n_6 ,\add_ln34_17_reg_1348_reg[7]_i_1_n_7 ,\add_ln34_17_reg_1348_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1271[7:4]),
        .O(add_ln34_17_fu_691_p2[7:4]),
        .S(tmp5_1_0_mid2_reg_1271[7:4]));
  FDRE \add_ln34_17_reg_1348_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[8]),
        .Q(add_ln34_17_reg_1348[8]),
        .R(1'b0));
  FDRE \add_ln34_17_reg_1348_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_17_fu_691_p2[9]),
        .Q(add_ln34_17_reg_1348[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1358[3]_i_2 
       (.I0(tmp5_1_0_mid2_reg_1271[3]),
        .I1(zext_ln34_23_reg_1260_reg[3]),
        .O(\add_ln34_18_reg_1358[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1358[3]_i_3 
       (.I0(tmp5_1_0_mid2_reg_1271[2]),
        .I1(zext_ln34_23_reg_1260_reg[2]),
        .O(\add_ln34_18_reg_1358[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1358[3]_i_4 
       (.I0(tmp5_1_0_mid2_reg_1271[1]),
        .I1(zext_ln34_23_reg_1260_reg[1]),
        .O(\add_ln34_18_reg_1358[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1358[3]_i_5 
       (.I0(tmp5_1_0_mid2_reg_1271[0]),
        .I1(zext_ln34_23_reg_1260_reg[0]),
        .O(\add_ln34_18_reg_1358[3]_i_5_n_5 ));
  FDRE \add_ln34_18_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[0]),
        .Q(add_ln34_18_reg_1358[0]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1358_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[10]),
        .Q(add_ln34_18_reg_1358[10]),
        .R(1'b0));
  CARRY4 \add_ln34_18_reg_1358_reg[10]_i_1 
       (.CI(\add_ln34_18_reg_1358_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_18_reg_1358_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_18_reg_1358_reg[10]_i_1_n_7 ,\add_ln34_18_reg_1358_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_1_0_mid2_reg_1271[9:8]}),
        .O({\NLW_add_ln34_18_reg_1358_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_18_fu_695_p2[10:8]}),
        .S({1'b0,tmp5_1_0_mid2_reg_1271[10:8]}));
  FDRE \add_ln34_18_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[1]),
        .Q(add_ln34_18_reg_1358[1]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[2]),
        .Q(add_ln34_18_reg_1358[2]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[3]),
        .Q(add_ln34_18_reg_1358[3]),
        .R(1'b0));
  CARRY4 \add_ln34_18_reg_1358_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_18_reg_1358_reg[3]_i_1_n_5 ,\add_ln34_18_reg_1358_reg[3]_i_1_n_6 ,\add_ln34_18_reg_1358_reg[3]_i_1_n_7 ,\add_ln34_18_reg_1358_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1271[3:0]),
        .O(add_ln34_18_fu_695_p2[3:0]),
        .S({\add_ln34_18_reg_1358[3]_i_2_n_5 ,\add_ln34_18_reg_1358[3]_i_3_n_5 ,\add_ln34_18_reg_1358[3]_i_4_n_5 ,\add_ln34_18_reg_1358[3]_i_5_n_5 }));
  FDRE \add_ln34_18_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[4]),
        .Q(add_ln34_18_reg_1358[4]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[5]),
        .Q(add_ln34_18_reg_1358[5]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[6]),
        .Q(add_ln34_18_reg_1358[6]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[7]),
        .Q(add_ln34_18_reg_1358[7]),
        .R(1'b0));
  CARRY4 \add_ln34_18_reg_1358_reg[7]_i_1 
       (.CI(\add_ln34_18_reg_1358_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_18_reg_1358_reg[7]_i_1_n_5 ,\add_ln34_18_reg_1358_reg[7]_i_1_n_6 ,\add_ln34_18_reg_1358_reg[7]_i_1_n_7 ,\add_ln34_18_reg_1358_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1271[7:4]),
        .O(add_ln34_18_fu_695_p2[7:4]),
        .S(tmp5_1_0_mid2_reg_1271[7:4]));
  FDRE \add_ln34_18_reg_1358_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[8]),
        .Q(add_ln34_18_reg_1358[8]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1358_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_18_fu_695_p2[9]),
        .Q(add_ln34_18_reg_1358[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_19_reg_1363[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\add_ln34_19_reg_1363[10]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_19_reg_1363[3]_i_2 
       (.I0(tmp5_1_0_mid2_reg_1271[3]),
        .I1(zext_ln34_25_reg_1303_reg[3]),
        .O(\add_ln34_19_reg_1363[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_19_reg_1363[3]_i_3 
       (.I0(tmp5_1_0_mid2_reg_1271[2]),
        .I1(zext_ln34_25_reg_1303_reg[2]),
        .O(\add_ln34_19_reg_1363[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_19_reg_1363[3]_i_4 
       (.I0(tmp5_1_0_mid2_reg_1271[1]),
        .I1(zext_ln34_25_reg_1303_reg[1]),
        .O(\add_ln34_19_reg_1363[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_19_reg_1363[3]_i_5 
       (.I0(tmp5_1_0_mid2_reg_1271[0]),
        .I1(zext_ln34_25_reg_1303_reg[0]),
        .O(\add_ln34_19_reg_1363[3]_i_5_n_5 ));
  FDRE \add_ln34_19_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[0]),
        .Q(add_ln34_19_reg_1363[0]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1363_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[10]),
        .Q(add_ln34_19_reg_1363[10]),
        .R(1'b0));
  CARRY4 \add_ln34_19_reg_1363_reg[10]_i_2 
       (.CI(\add_ln34_19_reg_1363_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_19_reg_1363_reg[10]_i_2_CO_UNCONNECTED [3:2],\add_ln34_19_reg_1363_reg[10]_i_2_n_7 ,\add_ln34_19_reg_1363_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_1_0_mid2_reg_1271[9:8]}),
        .O({\NLW_add_ln34_19_reg_1363_reg[10]_i_2_O_UNCONNECTED [3],add_ln34_19_fu_699_p2[10:8]}),
        .S({1'b0,tmp5_1_0_mid2_reg_1271[10:8]}));
  FDRE \add_ln34_19_reg_1363_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[1]),
        .Q(add_ln34_19_reg_1363[1]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1363_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[2]),
        .Q(add_ln34_19_reg_1363[2]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1363_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[3]),
        .Q(add_ln34_19_reg_1363[3]),
        .R(1'b0));
  CARRY4 \add_ln34_19_reg_1363_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_19_reg_1363_reg[3]_i_1_n_5 ,\add_ln34_19_reg_1363_reg[3]_i_1_n_6 ,\add_ln34_19_reg_1363_reg[3]_i_1_n_7 ,\add_ln34_19_reg_1363_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1271[3:0]),
        .O(add_ln34_19_fu_699_p2[3:0]),
        .S({\add_ln34_19_reg_1363[3]_i_2_n_5 ,\add_ln34_19_reg_1363[3]_i_3_n_5 ,\add_ln34_19_reg_1363[3]_i_4_n_5 ,\add_ln34_19_reg_1363[3]_i_5_n_5 }));
  FDRE \add_ln34_19_reg_1363_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[4]),
        .Q(add_ln34_19_reg_1363[4]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1363_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[5]),
        .Q(add_ln34_19_reg_1363[5]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1363_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[6]),
        .Q(add_ln34_19_reg_1363[6]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1363_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[7]),
        .Q(add_ln34_19_reg_1363[7]),
        .R(1'b0));
  CARRY4 \add_ln34_19_reg_1363_reg[7]_i_1 
       (.CI(\add_ln34_19_reg_1363_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_19_reg_1363_reg[7]_i_1_n_5 ,\add_ln34_19_reg_1363_reg[7]_i_1_n_6 ,\add_ln34_19_reg_1363_reg[7]_i_1_n_7 ,\add_ln34_19_reg_1363_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1271[7:4]),
        .O(add_ln34_19_fu_699_p2[7:4]),
        .S(tmp5_1_0_mid2_reg_1271[7:4]));
  FDRE \add_ln34_19_reg_1363_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[8]),
        .Q(add_ln34_19_reg_1363[8]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1363_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .D(add_ln34_19_fu_699_p2[9]),
        .Q(add_ln34_19_reg_1363[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_20_reg_1293[3]_i_2 
       (.I0(tmp5_2_0_mid2_reg_1217[3]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[3] ),
        .O(\add_ln34_20_reg_1293[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_20_reg_1293[3]_i_3 
       (.I0(tmp5_2_0_mid2_reg_1217[2]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[2] ),
        .O(\add_ln34_20_reg_1293[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_20_reg_1293[3]_i_4 
       (.I0(tmp5_2_0_mid2_reg_1217[1]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[1] ),
        .O(\add_ln34_20_reg_1293[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_20_reg_1293[3]_i_5 
       (.I0(tmp5_2_0_mid2_reg_1217[0]),
        .I1(\zext_ln34_21_reg_1224_reg_n_5_[0] ),
        .O(\add_ln34_20_reg_1293[3]_i_5_n_5 ));
  FDRE \add_ln34_20_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[0]),
        .Q(add_ln34_20_reg_1293[0]),
        .R(1'b0));
  FDRE \add_ln34_20_reg_1293_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[10]),
        .Q(add_ln34_20_reg_1293[10]),
        .R(1'b0));
  CARRY4 \add_ln34_20_reg_1293_reg[10]_i_1 
       (.CI(\add_ln34_20_reg_1293_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_20_reg_1293_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_20_reg_1293_reg[10]_i_1_n_7 ,\add_ln34_20_reg_1293_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_2_0_mid2_reg_1217[9:8]}),
        .O({\NLW_add_ln34_20_reg_1293_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_20_fu_655_p2[10:8]}),
        .S({1'b0,tmp5_2_0_mid2_reg_1217[10:8]}));
  FDRE \add_ln34_20_reg_1293_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[1]),
        .Q(add_ln34_20_reg_1293[1]),
        .R(1'b0));
  FDRE \add_ln34_20_reg_1293_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[2]),
        .Q(add_ln34_20_reg_1293[2]),
        .R(1'b0));
  FDRE \add_ln34_20_reg_1293_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[3]),
        .Q(add_ln34_20_reg_1293[3]),
        .R(1'b0));
  CARRY4 \add_ln34_20_reg_1293_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_20_reg_1293_reg[3]_i_1_n_5 ,\add_ln34_20_reg_1293_reg[3]_i_1_n_6 ,\add_ln34_20_reg_1293_reg[3]_i_1_n_7 ,\add_ln34_20_reg_1293_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1217[3:0]),
        .O(add_ln34_20_fu_655_p2[3:0]),
        .S({\add_ln34_20_reg_1293[3]_i_2_n_5 ,\add_ln34_20_reg_1293[3]_i_3_n_5 ,\add_ln34_20_reg_1293[3]_i_4_n_5 ,\add_ln34_20_reg_1293[3]_i_5_n_5 }));
  FDRE \add_ln34_20_reg_1293_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[4]),
        .Q(add_ln34_20_reg_1293[4]),
        .R(1'b0));
  FDRE \add_ln34_20_reg_1293_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[5]),
        .Q(add_ln34_20_reg_1293[5]),
        .R(1'b0));
  FDRE \add_ln34_20_reg_1293_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[6]),
        .Q(add_ln34_20_reg_1293[6]),
        .R(1'b0));
  FDRE \add_ln34_20_reg_1293_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[7]),
        .Q(add_ln34_20_reg_1293[7]),
        .R(1'b0));
  CARRY4 \add_ln34_20_reg_1293_reg[7]_i_1 
       (.CI(\add_ln34_20_reg_1293_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_20_reg_1293_reg[7]_i_1_n_5 ,\add_ln34_20_reg_1293_reg[7]_i_1_n_6 ,\add_ln34_20_reg_1293_reg[7]_i_1_n_7 ,\add_ln34_20_reg_1293_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1217[7:4]),
        .O(add_ln34_20_fu_655_p2[7:4]),
        .S(tmp5_2_0_mid2_reg_1217[7:4]));
  FDRE \add_ln34_20_reg_1293_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[8]),
        .Q(add_ln34_20_reg_1293[8]),
        .R(1'b0));
  FDRE \add_ln34_20_reg_1293_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_20_fu_655_p2[9]),
        .Q(add_ln34_20_reg_1293[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1298[3]_i_2 
       (.I0(tmp5_2_0_mid2_reg_1217[3]),
        .I1(zext_ln34_23_reg_1260_reg[3]),
        .O(\add_ln34_21_reg_1298[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1298[3]_i_3 
       (.I0(tmp5_2_0_mid2_reg_1217[2]),
        .I1(zext_ln34_23_reg_1260_reg[2]),
        .O(\add_ln34_21_reg_1298[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1298[3]_i_4 
       (.I0(tmp5_2_0_mid2_reg_1217[1]),
        .I1(zext_ln34_23_reg_1260_reg[1]),
        .O(\add_ln34_21_reg_1298[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1298[3]_i_5 
       (.I0(tmp5_2_0_mid2_reg_1217[0]),
        .I1(zext_ln34_23_reg_1260_reg[0]),
        .O(\add_ln34_21_reg_1298[3]_i_5_n_5 ));
  FDRE \add_ln34_21_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[0]),
        .Q(add_ln34_21_reg_1298[0]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1298_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[10]),
        .Q(add_ln34_21_reg_1298[10]),
        .R(1'b0));
  CARRY4 \add_ln34_21_reg_1298_reg[10]_i_1 
       (.CI(\add_ln34_21_reg_1298_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_21_reg_1298_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_21_reg_1298_reg[10]_i_1_n_7 ,\add_ln34_21_reg_1298_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_2_0_mid2_reg_1217[9:8]}),
        .O({\NLW_add_ln34_21_reg_1298_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_21_fu_659_p2[10:8]}),
        .S({1'b0,tmp5_2_0_mid2_reg_1217[10:8]}));
  FDRE \add_ln34_21_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[1]),
        .Q(add_ln34_21_reg_1298[1]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[2]),
        .Q(add_ln34_21_reg_1298[2]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[3]),
        .Q(add_ln34_21_reg_1298[3]),
        .R(1'b0));
  CARRY4 \add_ln34_21_reg_1298_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_21_reg_1298_reg[3]_i_1_n_5 ,\add_ln34_21_reg_1298_reg[3]_i_1_n_6 ,\add_ln34_21_reg_1298_reg[3]_i_1_n_7 ,\add_ln34_21_reg_1298_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1217[3:0]),
        .O(add_ln34_21_fu_659_p2[3:0]),
        .S({\add_ln34_21_reg_1298[3]_i_2_n_5 ,\add_ln34_21_reg_1298[3]_i_3_n_5 ,\add_ln34_21_reg_1298[3]_i_4_n_5 ,\add_ln34_21_reg_1298[3]_i_5_n_5 }));
  FDRE \add_ln34_21_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[4]),
        .Q(add_ln34_21_reg_1298[4]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1298_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[5]),
        .Q(add_ln34_21_reg_1298[5]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1298_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[6]),
        .Q(add_ln34_21_reg_1298[6]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1298_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[7]),
        .Q(add_ln34_21_reg_1298[7]),
        .R(1'b0));
  CARRY4 \add_ln34_21_reg_1298_reg[7]_i_1 
       (.CI(\add_ln34_21_reg_1298_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_21_reg_1298_reg[7]_i_1_n_5 ,\add_ln34_21_reg_1298_reg[7]_i_1_n_6 ,\add_ln34_21_reg_1298_reg[7]_i_1_n_7 ,\add_ln34_21_reg_1298_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1217[7:4]),
        .O(add_ln34_21_fu_659_p2[7:4]),
        .S(tmp5_2_0_mid2_reg_1217[7:4]));
  FDRE \add_ln34_21_reg_1298_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[8]),
        .Q(add_ln34_21_reg_1298[8]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1298_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(add_ln34_21_fu_659_p2[9]),
        .Q(add_ln34_21_reg_1298[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_22_reg_1323[3]_i_2 
       (.I0(tmp5_2_0_mid2_reg_1217[3]),
        .I1(add_ln34_15_reg_1288[3]),
        .O(\add_ln34_22_reg_1323[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_22_reg_1323[3]_i_3 
       (.I0(tmp5_2_0_mid2_reg_1217[2]),
        .I1(add_ln34_15_reg_1288[2]),
        .O(\add_ln34_22_reg_1323[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_22_reg_1323[3]_i_4 
       (.I0(tmp5_2_0_mid2_reg_1217[1]),
        .I1(add_ln34_15_reg_1288[1]),
        .O(\add_ln34_22_reg_1323[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_22_reg_1323[3]_i_5 
       (.I0(tmp5_2_0_mid2_reg_1217[0]),
        .I1(add_ln34_15_reg_1288[0]),
        .O(\add_ln34_22_reg_1323[3]_i_5_n_5 ));
  FDRE \add_ln34_22_reg_1323_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[0]),
        .Q(add_ln34_22_reg_1323[0]),
        .R(1'b0));
  FDRE \add_ln34_22_reg_1323_reg[10] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[10]),
        .Q(add_ln34_22_reg_1323[10]),
        .R(1'b0));
  CARRY4 \add_ln34_22_reg_1323_reg[10]_i_1 
       (.CI(\add_ln34_22_reg_1323_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_22_reg_1323_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_22_reg_1323_reg[10]_i_1_n_7 ,\add_ln34_22_reg_1323_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_22_reg_1323_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_22_fu_679_p2[10:8]}),
        .S({1'b0,tmp5_2_0_mid2_reg_1217[10:8]}));
  FDRE \add_ln34_22_reg_1323_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[1]),
        .Q(add_ln34_22_reg_1323[1]),
        .R(1'b0));
  FDRE \add_ln34_22_reg_1323_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[2]),
        .Q(add_ln34_22_reg_1323[2]),
        .R(1'b0));
  FDRE \add_ln34_22_reg_1323_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[3]),
        .Q(add_ln34_22_reg_1323[3]),
        .R(1'b0));
  CARRY4 \add_ln34_22_reg_1323_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_22_reg_1323_reg[3]_i_1_n_5 ,\add_ln34_22_reg_1323_reg[3]_i_1_n_6 ,\add_ln34_22_reg_1323_reg[3]_i_1_n_7 ,\add_ln34_22_reg_1323_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1217[3:0]),
        .O(add_ln34_22_fu_679_p2[3:0]),
        .S({\add_ln34_22_reg_1323[3]_i_2_n_5 ,\add_ln34_22_reg_1323[3]_i_3_n_5 ,\add_ln34_22_reg_1323[3]_i_4_n_5 ,\add_ln34_22_reg_1323[3]_i_5_n_5 }));
  FDRE \add_ln34_22_reg_1323_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[4]),
        .Q(add_ln34_22_reg_1323[4]),
        .R(1'b0));
  FDRE \add_ln34_22_reg_1323_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[5]),
        .Q(add_ln34_22_reg_1323[5]),
        .R(1'b0));
  FDRE \add_ln34_22_reg_1323_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[6]),
        .Q(add_ln34_22_reg_1323[6]),
        .R(1'b0));
  FDRE \add_ln34_22_reg_1323_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[7]),
        .Q(add_ln34_22_reg_1323[7]),
        .R(1'b0));
  CARRY4 \add_ln34_22_reg_1323_reg[7]_i_1 
       (.CI(\add_ln34_22_reg_1323_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_22_reg_1323_reg[7]_i_1_n_5 ,\add_ln34_22_reg_1323_reg[7]_i_1_n_6 ,\add_ln34_22_reg_1323_reg[7]_i_1_n_7 ,\add_ln34_22_reg_1323_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_22_fu_679_p2[7:4]),
        .S(tmp5_2_0_mid2_reg_1217[7:4]));
  FDRE \add_ln34_22_reg_1323_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[8]),
        .Q(add_ln34_22_reg_1323[8]),
        .R(1'b0));
  FDRE \add_ln34_22_reg_1323_reg[9] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_22_fu_679_p2[9]),
        .Q(add_ln34_22_reg_1323[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1231[3]_i_2 
       (.I0(tmp5_0_0_mid2_reg_1174[3]),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[3] ),
        .O(\add_ln34_reg_1231[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1231[3]_i_3 
       (.I0(tmp5_0_0_mid2_reg_1174[2]),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[2] ),
        .O(\add_ln34_reg_1231[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1231[3]_i_4 
       (.I0(tmp5_0_0_mid2_reg_1174[1]),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .O(\add_ln34_reg_1231[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1231[3]_i_5 
       (.I0(tmp5_0_0_mid2_reg_1174[0]),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .O(\add_ln34_reg_1231[3]_i_5_n_5 ));
  FDRE \add_ln34_reg_1231_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[0]),
        .Q(add_ln34_reg_1231[0]),
        .R(1'b0));
  FDRE \add_ln34_reg_1231_reg[10] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[10]),
        .Q(add_ln34_reg_1231[10]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1231_reg[10]_i_1 
       (.CI(\add_ln34_reg_1231_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_reg_1231_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln34_reg_1231_reg[10]_i_1_n_7 ,\add_ln34_reg_1231_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_reg_1231_reg[10]_i_1_O_UNCONNECTED [3],add_ln34_fu_589_p2[10:8]}),
        .S({1'b0,tmp5_0_0_mid2_reg_1174[10:8]}));
  FDRE \add_ln34_reg_1231_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[1]),
        .Q(add_ln34_reg_1231[1]),
        .R(1'b0));
  FDRE \add_ln34_reg_1231_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[2]),
        .Q(add_ln34_reg_1231[2]),
        .R(1'b0));
  FDRE \add_ln34_reg_1231_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[3]),
        .Q(add_ln34_reg_1231[3]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1231_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_reg_1231_reg[3]_i_1_n_5 ,\add_ln34_reg_1231_reg[3]_i_1_n_6 ,\add_ln34_reg_1231_reg[3]_i_1_n_7 ,\add_ln34_reg_1231_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_0_0_mid2_reg_1174[3:0]),
        .O(add_ln34_fu_589_p2[3:0]),
        .S({\add_ln34_reg_1231[3]_i_2_n_5 ,\add_ln34_reg_1231[3]_i_3_n_5 ,\add_ln34_reg_1231[3]_i_4_n_5 ,\add_ln34_reg_1231[3]_i_5_n_5 }));
  FDRE \add_ln34_reg_1231_reg[4] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[4]),
        .Q(add_ln34_reg_1231[4]),
        .R(1'b0));
  FDRE \add_ln34_reg_1231_reg[5] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[5]),
        .Q(add_ln34_reg_1231[5]),
        .R(1'b0));
  FDRE \add_ln34_reg_1231_reg[6] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[6]),
        .Q(add_ln34_reg_1231[6]),
        .R(1'b0));
  FDRE \add_ln34_reg_1231_reg[7] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[7]),
        .Q(add_ln34_reg_1231[7]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1231_reg[7]_i_1 
       (.CI(\add_ln34_reg_1231_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_reg_1231_reg[7]_i_1_n_5 ,\add_ln34_reg_1231_reg[7]_i_1_n_6 ,\add_ln34_reg_1231_reg[7]_i_1_n_7 ,\add_ln34_reg_1231_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_589_p2[7:4]),
        .S(tmp5_0_0_mid2_reg_1174[7:4]));
  FDRE \add_ln34_reg_1231_reg[8] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[8]),
        .Q(add_ln34_reg_1231[8]),
        .R(1'b0));
  FDRE \add_ln34_reg_1231_reg[9] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(add_ln34_fu_589_p2[9]),
        .Q(add_ln34_reg_1231[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[11]_i_2 
       (.I0(trunc_ln40_8_fu_831_p4[10]),
        .I1(trunc_ln40_9_reg_1414[10]),
        .I2(trunc_ln40_s_reg_1474[10]),
        .O(\add_ln40_11_reg_1509[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[11]_i_3 
       (.I0(trunc_ln40_8_fu_831_p4[9]),
        .I1(trunc_ln40_9_reg_1414[9]),
        .I2(trunc_ln40_s_reg_1474[9]),
        .O(\add_ln40_11_reg_1509[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[11]_i_4 
       (.I0(trunc_ln40_8_fu_831_p4[8]),
        .I1(trunc_ln40_9_reg_1414[8]),
        .I2(trunc_ln40_s_reg_1474[8]),
        .O(\add_ln40_11_reg_1509[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[11]_i_5 
       (.I0(trunc_ln40_8_fu_831_p4[7]),
        .I1(trunc_ln40_9_reg_1414[7]),
        .I2(trunc_ln40_s_reg_1474[7]),
        .O(\add_ln40_11_reg_1509[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[11]_i_6 
       (.I0(trunc_ln40_8_fu_831_p4[11]),
        .I1(trunc_ln40_9_reg_1414[11]),
        .I2(trunc_ln40_s_reg_1474[11]),
        .I3(\add_ln40_11_reg_1509[11]_i_2_n_5 ),
        .O(\add_ln40_11_reg_1509[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[11]_i_7 
       (.I0(trunc_ln40_8_fu_831_p4[10]),
        .I1(trunc_ln40_9_reg_1414[10]),
        .I2(trunc_ln40_s_reg_1474[10]),
        .I3(\add_ln40_11_reg_1509[11]_i_3_n_5 ),
        .O(\add_ln40_11_reg_1509[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[11]_i_8 
       (.I0(trunc_ln40_8_fu_831_p4[9]),
        .I1(trunc_ln40_9_reg_1414[9]),
        .I2(trunc_ln40_s_reg_1474[9]),
        .I3(\add_ln40_11_reg_1509[11]_i_4_n_5 ),
        .O(\add_ln40_11_reg_1509[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[11]_i_9 
       (.I0(trunc_ln40_8_fu_831_p4[8]),
        .I1(trunc_ln40_9_reg_1414[8]),
        .I2(trunc_ln40_s_reg_1474[8]),
        .I3(\add_ln40_11_reg_1509[11]_i_5_n_5 ),
        .O(\add_ln40_11_reg_1509[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[15]_i_2 
       (.I0(trunc_ln40_8_fu_831_p4[13]),
        .I1(trunc_ln40_9_reg_1414[13]),
        .I2(trunc_ln40_s_reg_1474[13]),
        .O(\add_ln40_11_reg_1509[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[15]_i_3 
       (.I0(trunc_ln40_8_fu_831_p4[12]),
        .I1(trunc_ln40_9_reg_1414[12]),
        .I2(trunc_ln40_s_reg_1474[12]),
        .O(\add_ln40_11_reg_1509[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[15]_i_4 
       (.I0(trunc_ln40_8_fu_831_p4[11]),
        .I1(trunc_ln40_9_reg_1414[11]),
        .I2(trunc_ln40_s_reg_1474[11]),
        .O(\add_ln40_11_reg_1509[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_11_reg_1509[15]_i_5 
       (.I0(trunc_ln40_s_reg_1474[14]),
        .I1(trunc_ln40_9_reg_1414[14]),
        .I2(trunc_ln40_8_fu_831_p4[14]),
        .I3(trunc_ln40_9_reg_1414[15]),
        .I4(trunc_ln40_8_fu_831_p4[15]),
        .I5(trunc_ln40_s_reg_1474[15]),
        .O(\add_ln40_11_reg_1509[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[15]_i_6 
       (.I0(\add_ln40_11_reg_1509[15]_i_2_n_5 ),
        .I1(trunc_ln40_9_reg_1414[14]),
        .I2(trunc_ln40_8_fu_831_p4[14]),
        .I3(trunc_ln40_s_reg_1474[14]),
        .O(\add_ln40_11_reg_1509[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[15]_i_7 
       (.I0(trunc_ln40_8_fu_831_p4[13]),
        .I1(trunc_ln40_9_reg_1414[13]),
        .I2(trunc_ln40_s_reg_1474[13]),
        .I3(\add_ln40_11_reg_1509[15]_i_3_n_5 ),
        .O(\add_ln40_11_reg_1509[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[15]_i_8 
       (.I0(trunc_ln40_8_fu_831_p4[12]),
        .I1(trunc_ln40_9_reg_1414[12]),
        .I2(trunc_ln40_s_reg_1474[12]),
        .I3(\add_ln40_11_reg_1509[15]_i_4_n_5 ),
        .O(\add_ln40_11_reg_1509[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[3]_i_2 
       (.I0(trunc_ln40_8_fu_831_p4[2]),
        .I1(trunc_ln40_9_reg_1414[2]),
        .I2(trunc_ln40_s_reg_1474[2]),
        .O(\add_ln40_11_reg_1509[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[3]_i_3 
       (.I0(trunc_ln40_8_fu_831_p4[1]),
        .I1(trunc_ln40_9_reg_1414[1]),
        .I2(trunc_ln40_s_reg_1474[1]),
        .O(\add_ln40_11_reg_1509[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[3]_i_4 
       (.I0(trunc_ln40_8_fu_831_p4[0]),
        .I1(trunc_ln40_9_reg_1414[0]),
        .I2(trunc_ln40_s_reg_1474[0]),
        .O(\add_ln40_11_reg_1509[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[3]_i_5 
       (.I0(trunc_ln40_8_fu_831_p4[3]),
        .I1(trunc_ln40_9_reg_1414[3]),
        .I2(trunc_ln40_s_reg_1474[3]),
        .I3(\add_ln40_11_reg_1509[3]_i_2_n_5 ),
        .O(\add_ln40_11_reg_1509[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[3]_i_6 
       (.I0(trunc_ln40_8_fu_831_p4[2]),
        .I1(trunc_ln40_9_reg_1414[2]),
        .I2(trunc_ln40_s_reg_1474[2]),
        .I3(\add_ln40_11_reg_1509[3]_i_3_n_5 ),
        .O(\add_ln40_11_reg_1509[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[3]_i_7 
       (.I0(trunc_ln40_8_fu_831_p4[1]),
        .I1(trunc_ln40_9_reg_1414[1]),
        .I2(trunc_ln40_s_reg_1474[1]),
        .I3(\add_ln40_11_reg_1509[3]_i_4_n_5 ),
        .O(\add_ln40_11_reg_1509[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_11_reg_1509[3]_i_8 
       (.I0(trunc_ln40_8_fu_831_p4[0]),
        .I1(trunc_ln40_9_reg_1414[0]),
        .I2(trunc_ln40_s_reg_1474[0]),
        .O(\add_ln40_11_reg_1509[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[7]_i_2 
       (.I0(trunc_ln40_8_fu_831_p4[6]),
        .I1(trunc_ln40_9_reg_1414[6]),
        .I2(trunc_ln40_s_reg_1474[6]),
        .O(\add_ln40_11_reg_1509[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[7]_i_3 
       (.I0(trunc_ln40_8_fu_831_p4[5]),
        .I1(trunc_ln40_9_reg_1414[5]),
        .I2(trunc_ln40_s_reg_1474[5]),
        .O(\add_ln40_11_reg_1509[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[7]_i_4 
       (.I0(trunc_ln40_8_fu_831_p4[4]),
        .I1(trunc_ln40_9_reg_1414[4]),
        .I2(trunc_ln40_s_reg_1474[4]),
        .O(\add_ln40_11_reg_1509[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_11_reg_1509[7]_i_5 
       (.I0(trunc_ln40_8_fu_831_p4[3]),
        .I1(trunc_ln40_9_reg_1414[3]),
        .I2(trunc_ln40_s_reg_1474[3]),
        .O(\add_ln40_11_reg_1509[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[7]_i_6 
       (.I0(trunc_ln40_8_fu_831_p4[7]),
        .I1(trunc_ln40_9_reg_1414[7]),
        .I2(trunc_ln40_s_reg_1474[7]),
        .I3(\add_ln40_11_reg_1509[7]_i_2_n_5 ),
        .O(\add_ln40_11_reg_1509[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[7]_i_7 
       (.I0(trunc_ln40_8_fu_831_p4[6]),
        .I1(trunc_ln40_9_reg_1414[6]),
        .I2(trunc_ln40_s_reg_1474[6]),
        .I3(\add_ln40_11_reg_1509[7]_i_3_n_5 ),
        .O(\add_ln40_11_reg_1509[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[7]_i_8 
       (.I0(trunc_ln40_8_fu_831_p4[5]),
        .I1(trunc_ln40_9_reg_1414[5]),
        .I2(trunc_ln40_s_reg_1474[5]),
        .I3(\add_ln40_11_reg_1509[7]_i_4_n_5 ),
        .O(\add_ln40_11_reg_1509[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_11_reg_1509[7]_i_9 
       (.I0(trunc_ln40_8_fu_831_p4[4]),
        .I1(trunc_ln40_9_reg_1414[4]),
        .I2(trunc_ln40_s_reg_1474[4]),
        .I3(\add_ln40_11_reg_1509[7]_i_5_n_5 ),
        .O(\add_ln40_11_reg_1509[7]_i_9_n_5 ));
  FDRE \add_ln40_11_reg_1509_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[0]),
        .Q(add_ln40_11_reg_1509[0]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[10]),
        .Q(add_ln40_11_reg_1509[10]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[11]),
        .Q(add_ln40_11_reg_1509[11]),
        .R(1'b0));
  CARRY4 \add_ln40_11_reg_1509_reg[11]_i_1 
       (.CI(\add_ln40_11_reg_1509_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_11_reg_1509_reg[11]_i_1_n_5 ,\add_ln40_11_reg_1509_reg[11]_i_1_n_6 ,\add_ln40_11_reg_1509_reg[11]_i_1_n_7 ,\add_ln40_11_reg_1509_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_11_reg_1509[11]_i_2_n_5 ,\add_ln40_11_reg_1509[11]_i_3_n_5 ,\add_ln40_11_reg_1509[11]_i_4_n_5 ,\add_ln40_11_reg_1509[11]_i_5_n_5 }),
        .O(add_ln40_11_fu_862_p2[11:8]),
        .S({\add_ln40_11_reg_1509[11]_i_6_n_5 ,\add_ln40_11_reg_1509[11]_i_7_n_5 ,\add_ln40_11_reg_1509[11]_i_8_n_5 ,\add_ln40_11_reg_1509[11]_i_9_n_5 }));
  FDRE \add_ln40_11_reg_1509_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[12]),
        .Q(add_ln40_11_reg_1509[12]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[13]),
        .Q(add_ln40_11_reg_1509[13]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[14]),
        .Q(add_ln40_11_reg_1509[14]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[15]),
        .Q(add_ln40_11_reg_1509[15]),
        .R(1'b0));
  CARRY4 \add_ln40_11_reg_1509_reg[15]_i_1 
       (.CI(\add_ln40_11_reg_1509_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_11_reg_1509_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln40_11_reg_1509_reg[15]_i_1_n_6 ,\add_ln40_11_reg_1509_reg[15]_i_1_n_7 ,\add_ln40_11_reg_1509_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_11_reg_1509[15]_i_2_n_5 ,\add_ln40_11_reg_1509[15]_i_3_n_5 ,\add_ln40_11_reg_1509[15]_i_4_n_5 }),
        .O(add_ln40_11_fu_862_p2[15:12]),
        .S({\add_ln40_11_reg_1509[15]_i_5_n_5 ,\add_ln40_11_reg_1509[15]_i_6_n_5 ,\add_ln40_11_reg_1509[15]_i_7_n_5 ,\add_ln40_11_reg_1509[15]_i_8_n_5 }));
  FDRE \add_ln40_11_reg_1509_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[1]),
        .Q(add_ln40_11_reg_1509[1]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[2]),
        .Q(add_ln40_11_reg_1509[2]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[3]),
        .Q(add_ln40_11_reg_1509[3]),
        .R(1'b0));
  CARRY4 \add_ln40_11_reg_1509_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_11_reg_1509_reg[3]_i_1_n_5 ,\add_ln40_11_reg_1509_reg[3]_i_1_n_6 ,\add_ln40_11_reg_1509_reg[3]_i_1_n_7 ,\add_ln40_11_reg_1509_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_11_reg_1509[3]_i_2_n_5 ,\add_ln40_11_reg_1509[3]_i_3_n_5 ,\add_ln40_11_reg_1509[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_11_fu_862_p2[3:0]),
        .S({\add_ln40_11_reg_1509[3]_i_5_n_5 ,\add_ln40_11_reg_1509[3]_i_6_n_5 ,\add_ln40_11_reg_1509[3]_i_7_n_5 ,\add_ln40_11_reg_1509[3]_i_8_n_5 }));
  FDRE \add_ln40_11_reg_1509_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[4]),
        .Q(add_ln40_11_reg_1509[4]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[5]),
        .Q(add_ln40_11_reg_1509[5]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[6]),
        .Q(add_ln40_11_reg_1509[6]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[7]),
        .Q(add_ln40_11_reg_1509[7]),
        .R(1'b0));
  CARRY4 \add_ln40_11_reg_1509_reg[7]_i_1 
       (.CI(\add_ln40_11_reg_1509_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_11_reg_1509_reg[7]_i_1_n_5 ,\add_ln40_11_reg_1509_reg[7]_i_1_n_6 ,\add_ln40_11_reg_1509_reg[7]_i_1_n_7 ,\add_ln40_11_reg_1509_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_11_reg_1509[7]_i_2_n_5 ,\add_ln40_11_reg_1509[7]_i_3_n_5 ,\add_ln40_11_reg_1509[7]_i_4_n_5 ,\add_ln40_11_reg_1509[7]_i_5_n_5 }),
        .O(add_ln40_11_fu_862_p2[7:4]),
        .S({\add_ln40_11_reg_1509[7]_i_6_n_5 ,\add_ln40_11_reg_1509[7]_i_7_n_5 ,\add_ln40_11_reg_1509[7]_i_8_n_5 ,\add_ln40_11_reg_1509[7]_i_9_n_5 }));
  FDRE \add_ln40_11_reg_1509_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[8]),
        .Q(add_ln40_11_reg_1509[8]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1509_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(add_ln40_11_fu_862_p2[9]),
        .Q(add_ln40_11_reg_1509[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[11]_i_2 
       (.I0(trunc_ln40_5_fu_812_p4[10]),
        .I1(trunc_ln40_3_reg_1454[10]),
        .I2(trunc_ln40_4_reg_1459[10]),
        .O(\add_ln40_15_reg_1489[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[11]_i_3 
       (.I0(trunc_ln40_5_fu_812_p4[9]),
        .I1(trunc_ln40_3_reg_1454[9]),
        .I2(trunc_ln40_4_reg_1459[9]),
        .O(\add_ln40_15_reg_1489[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[11]_i_4 
       (.I0(trunc_ln40_5_fu_812_p4[8]),
        .I1(trunc_ln40_3_reg_1454[8]),
        .I2(trunc_ln40_4_reg_1459[8]),
        .O(\add_ln40_15_reg_1489[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[11]_i_5 
       (.I0(trunc_ln40_5_fu_812_p4[7]),
        .I1(trunc_ln40_3_reg_1454[7]),
        .I2(trunc_ln40_4_reg_1459[7]),
        .O(\add_ln40_15_reg_1489[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[11]_i_6 
       (.I0(trunc_ln40_5_fu_812_p4[11]),
        .I1(trunc_ln40_3_reg_1454[11]),
        .I2(trunc_ln40_4_reg_1459[11]),
        .I3(\add_ln40_15_reg_1489[11]_i_2_n_5 ),
        .O(\add_ln40_15_reg_1489[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[11]_i_7 
       (.I0(trunc_ln40_5_fu_812_p4[10]),
        .I1(trunc_ln40_3_reg_1454[10]),
        .I2(trunc_ln40_4_reg_1459[10]),
        .I3(\add_ln40_15_reg_1489[11]_i_3_n_5 ),
        .O(\add_ln40_15_reg_1489[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[11]_i_8 
       (.I0(trunc_ln40_5_fu_812_p4[9]),
        .I1(trunc_ln40_3_reg_1454[9]),
        .I2(trunc_ln40_4_reg_1459[9]),
        .I3(\add_ln40_15_reg_1489[11]_i_4_n_5 ),
        .O(\add_ln40_15_reg_1489[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[11]_i_9 
       (.I0(trunc_ln40_5_fu_812_p4[8]),
        .I1(trunc_ln40_3_reg_1454[8]),
        .I2(trunc_ln40_4_reg_1459[8]),
        .I3(\add_ln40_15_reg_1489[11]_i_5_n_5 ),
        .O(\add_ln40_15_reg_1489[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[15]_i_2 
       (.I0(trunc_ln40_5_fu_812_p4[13]),
        .I1(trunc_ln40_3_reg_1454[13]),
        .I2(trunc_ln40_4_reg_1459[13]),
        .O(\add_ln40_15_reg_1489[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[15]_i_3 
       (.I0(trunc_ln40_5_fu_812_p4[12]),
        .I1(trunc_ln40_3_reg_1454[12]),
        .I2(trunc_ln40_4_reg_1459[12]),
        .O(\add_ln40_15_reg_1489[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[15]_i_4 
       (.I0(trunc_ln40_5_fu_812_p4[11]),
        .I1(trunc_ln40_3_reg_1454[11]),
        .I2(trunc_ln40_4_reg_1459[11]),
        .O(\add_ln40_15_reg_1489[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_15_reg_1489[15]_i_5 
       (.I0(trunc_ln40_4_reg_1459[14]),
        .I1(trunc_ln40_3_reg_1454[14]),
        .I2(trunc_ln40_5_fu_812_p4[14]),
        .I3(trunc_ln40_3_reg_1454[15]),
        .I4(trunc_ln40_5_fu_812_p4[15]),
        .I5(trunc_ln40_4_reg_1459[15]),
        .O(\add_ln40_15_reg_1489[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[15]_i_6 
       (.I0(\add_ln40_15_reg_1489[15]_i_2_n_5 ),
        .I1(trunc_ln40_3_reg_1454[14]),
        .I2(trunc_ln40_5_fu_812_p4[14]),
        .I3(trunc_ln40_4_reg_1459[14]),
        .O(\add_ln40_15_reg_1489[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[15]_i_7 
       (.I0(trunc_ln40_5_fu_812_p4[13]),
        .I1(trunc_ln40_3_reg_1454[13]),
        .I2(trunc_ln40_4_reg_1459[13]),
        .I3(\add_ln40_15_reg_1489[15]_i_3_n_5 ),
        .O(\add_ln40_15_reg_1489[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[15]_i_8 
       (.I0(trunc_ln40_5_fu_812_p4[12]),
        .I1(trunc_ln40_3_reg_1454[12]),
        .I2(trunc_ln40_4_reg_1459[12]),
        .I3(\add_ln40_15_reg_1489[15]_i_4_n_5 ),
        .O(\add_ln40_15_reg_1489[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[3]_i_2 
       (.I0(trunc_ln40_5_fu_812_p4[2]),
        .I1(trunc_ln40_3_reg_1454[2]),
        .I2(trunc_ln40_4_reg_1459[2]),
        .O(\add_ln40_15_reg_1489[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[3]_i_3 
       (.I0(trunc_ln40_5_fu_812_p4[1]),
        .I1(trunc_ln40_3_reg_1454[1]),
        .I2(trunc_ln40_4_reg_1459[1]),
        .O(\add_ln40_15_reg_1489[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[3]_i_4 
       (.I0(trunc_ln40_5_fu_812_p4[0]),
        .I1(trunc_ln40_3_reg_1454[0]),
        .I2(trunc_ln40_4_reg_1459[0]),
        .O(\add_ln40_15_reg_1489[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[3]_i_5 
       (.I0(trunc_ln40_5_fu_812_p4[3]),
        .I1(trunc_ln40_3_reg_1454[3]),
        .I2(trunc_ln40_4_reg_1459[3]),
        .I3(\add_ln40_15_reg_1489[3]_i_2_n_5 ),
        .O(\add_ln40_15_reg_1489[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[3]_i_6 
       (.I0(trunc_ln40_5_fu_812_p4[2]),
        .I1(trunc_ln40_3_reg_1454[2]),
        .I2(trunc_ln40_4_reg_1459[2]),
        .I3(\add_ln40_15_reg_1489[3]_i_3_n_5 ),
        .O(\add_ln40_15_reg_1489[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[3]_i_7 
       (.I0(trunc_ln40_5_fu_812_p4[1]),
        .I1(trunc_ln40_3_reg_1454[1]),
        .I2(trunc_ln40_4_reg_1459[1]),
        .I3(\add_ln40_15_reg_1489[3]_i_4_n_5 ),
        .O(\add_ln40_15_reg_1489[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_15_reg_1489[3]_i_8 
       (.I0(trunc_ln40_5_fu_812_p4[0]),
        .I1(trunc_ln40_3_reg_1454[0]),
        .I2(trunc_ln40_4_reg_1459[0]),
        .O(\add_ln40_15_reg_1489[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[7]_i_2 
       (.I0(trunc_ln40_5_fu_812_p4[6]),
        .I1(trunc_ln40_3_reg_1454[6]),
        .I2(trunc_ln40_4_reg_1459[6]),
        .O(\add_ln40_15_reg_1489[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[7]_i_3 
       (.I0(trunc_ln40_5_fu_812_p4[5]),
        .I1(trunc_ln40_3_reg_1454[5]),
        .I2(trunc_ln40_4_reg_1459[5]),
        .O(\add_ln40_15_reg_1489[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[7]_i_4 
       (.I0(trunc_ln40_5_fu_812_p4[4]),
        .I1(trunc_ln40_3_reg_1454[4]),
        .I2(trunc_ln40_4_reg_1459[4]),
        .O(\add_ln40_15_reg_1489[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_15_reg_1489[7]_i_5 
       (.I0(trunc_ln40_5_fu_812_p4[3]),
        .I1(trunc_ln40_3_reg_1454[3]),
        .I2(trunc_ln40_4_reg_1459[3]),
        .O(\add_ln40_15_reg_1489[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[7]_i_6 
       (.I0(trunc_ln40_5_fu_812_p4[7]),
        .I1(trunc_ln40_3_reg_1454[7]),
        .I2(trunc_ln40_4_reg_1459[7]),
        .I3(\add_ln40_15_reg_1489[7]_i_2_n_5 ),
        .O(\add_ln40_15_reg_1489[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[7]_i_7 
       (.I0(trunc_ln40_5_fu_812_p4[6]),
        .I1(trunc_ln40_3_reg_1454[6]),
        .I2(trunc_ln40_4_reg_1459[6]),
        .I3(\add_ln40_15_reg_1489[7]_i_3_n_5 ),
        .O(\add_ln40_15_reg_1489[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[7]_i_8 
       (.I0(trunc_ln40_5_fu_812_p4[5]),
        .I1(trunc_ln40_3_reg_1454[5]),
        .I2(trunc_ln40_4_reg_1459[5]),
        .I3(\add_ln40_15_reg_1489[7]_i_4_n_5 ),
        .O(\add_ln40_15_reg_1489[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_15_reg_1489[7]_i_9 
       (.I0(trunc_ln40_5_fu_812_p4[4]),
        .I1(trunc_ln40_3_reg_1454[4]),
        .I2(trunc_ln40_4_reg_1459[4]),
        .I3(\add_ln40_15_reg_1489[7]_i_5_n_5 ),
        .O(\add_ln40_15_reg_1489[7]_i_9_n_5 ));
  FDRE \add_ln40_15_reg_1489_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[0]),
        .Q(add_ln40_15_reg_1489[0]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[10]),
        .Q(add_ln40_15_reg_1489[10]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[11]),
        .Q(add_ln40_15_reg_1489[11]),
        .R(1'b0));
  CARRY4 \add_ln40_15_reg_1489_reg[11]_i_1 
       (.CI(\add_ln40_15_reg_1489_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_15_reg_1489_reg[11]_i_1_n_5 ,\add_ln40_15_reg_1489_reg[11]_i_1_n_6 ,\add_ln40_15_reg_1489_reg[11]_i_1_n_7 ,\add_ln40_15_reg_1489_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_15_reg_1489[11]_i_2_n_5 ,\add_ln40_15_reg_1489[11]_i_3_n_5 ,\add_ln40_15_reg_1489[11]_i_4_n_5 ,\add_ln40_15_reg_1489[11]_i_5_n_5 }),
        .O(add_ln40_15_fu_826_p2[11:8]),
        .S({\add_ln40_15_reg_1489[11]_i_6_n_5 ,\add_ln40_15_reg_1489[11]_i_7_n_5 ,\add_ln40_15_reg_1489[11]_i_8_n_5 ,\add_ln40_15_reg_1489[11]_i_9_n_5 }));
  FDRE \add_ln40_15_reg_1489_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[12]),
        .Q(add_ln40_15_reg_1489[12]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[13]),
        .Q(add_ln40_15_reg_1489[13]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[14]),
        .Q(add_ln40_15_reg_1489[14]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[15]),
        .Q(add_ln40_15_reg_1489[15]),
        .R(1'b0));
  CARRY4 \add_ln40_15_reg_1489_reg[15]_i_1 
       (.CI(\add_ln40_15_reg_1489_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_15_reg_1489_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln40_15_reg_1489_reg[15]_i_1_n_6 ,\add_ln40_15_reg_1489_reg[15]_i_1_n_7 ,\add_ln40_15_reg_1489_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_15_reg_1489[15]_i_2_n_5 ,\add_ln40_15_reg_1489[15]_i_3_n_5 ,\add_ln40_15_reg_1489[15]_i_4_n_5 }),
        .O(add_ln40_15_fu_826_p2[15:12]),
        .S({\add_ln40_15_reg_1489[15]_i_5_n_5 ,\add_ln40_15_reg_1489[15]_i_6_n_5 ,\add_ln40_15_reg_1489[15]_i_7_n_5 ,\add_ln40_15_reg_1489[15]_i_8_n_5 }));
  FDRE \add_ln40_15_reg_1489_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[1]),
        .Q(add_ln40_15_reg_1489[1]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[2]),
        .Q(add_ln40_15_reg_1489[2]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[3]),
        .Q(add_ln40_15_reg_1489[3]),
        .R(1'b0));
  CARRY4 \add_ln40_15_reg_1489_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_15_reg_1489_reg[3]_i_1_n_5 ,\add_ln40_15_reg_1489_reg[3]_i_1_n_6 ,\add_ln40_15_reg_1489_reg[3]_i_1_n_7 ,\add_ln40_15_reg_1489_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_15_reg_1489[3]_i_2_n_5 ,\add_ln40_15_reg_1489[3]_i_3_n_5 ,\add_ln40_15_reg_1489[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_15_fu_826_p2[3:0]),
        .S({\add_ln40_15_reg_1489[3]_i_5_n_5 ,\add_ln40_15_reg_1489[3]_i_6_n_5 ,\add_ln40_15_reg_1489[3]_i_7_n_5 ,\add_ln40_15_reg_1489[3]_i_8_n_5 }));
  FDRE \add_ln40_15_reg_1489_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[4]),
        .Q(add_ln40_15_reg_1489[4]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[5]),
        .Q(add_ln40_15_reg_1489[5]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[6]),
        .Q(add_ln40_15_reg_1489[6]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[7]),
        .Q(add_ln40_15_reg_1489[7]),
        .R(1'b0));
  CARRY4 \add_ln40_15_reg_1489_reg[7]_i_1 
       (.CI(\add_ln40_15_reg_1489_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_15_reg_1489_reg[7]_i_1_n_5 ,\add_ln40_15_reg_1489_reg[7]_i_1_n_6 ,\add_ln40_15_reg_1489_reg[7]_i_1_n_7 ,\add_ln40_15_reg_1489_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_15_reg_1489[7]_i_2_n_5 ,\add_ln40_15_reg_1489[7]_i_3_n_5 ,\add_ln40_15_reg_1489[7]_i_4_n_5 ,\add_ln40_15_reg_1489[7]_i_5_n_5 }),
        .O(add_ln40_15_fu_826_p2[7:4]),
        .S({\add_ln40_15_reg_1489[7]_i_6_n_5 ,\add_ln40_15_reg_1489[7]_i_7_n_5 ,\add_ln40_15_reg_1489[7]_i_8_n_5 ,\add_ln40_15_reg_1489[7]_i_9_n_5 }));
  FDRE \add_ln40_15_reg_1489_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[8]),
        .Q(add_ln40_15_reg_1489[8]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1489_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .D(add_ln40_15_fu_826_p2[9]),
        .Q(add_ln40_15_reg_1489[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[11]_i_2 
       (.I0(trunc_ln40_2_fu_867_p4[10]),
        .I1(trunc_ln40_1_reg_1494[10]),
        .I2(add_ln40_15_reg_1489[10]),
        .O(\add_ln40_16_reg_1514[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[11]_i_3 
       (.I0(trunc_ln40_2_fu_867_p4[9]),
        .I1(trunc_ln40_1_reg_1494[9]),
        .I2(add_ln40_15_reg_1489[9]),
        .O(\add_ln40_16_reg_1514[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[11]_i_4 
       (.I0(trunc_ln40_2_fu_867_p4[8]),
        .I1(trunc_ln40_1_reg_1494[8]),
        .I2(add_ln40_15_reg_1489[8]),
        .O(\add_ln40_16_reg_1514[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[11]_i_5 
       (.I0(trunc_ln40_2_fu_867_p4[7]),
        .I1(trunc_ln40_1_reg_1494[7]),
        .I2(add_ln40_15_reg_1489[7]),
        .O(\add_ln40_16_reg_1514[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[11]_i_6 
       (.I0(trunc_ln40_2_fu_867_p4[11]),
        .I1(trunc_ln40_1_reg_1494[11]),
        .I2(add_ln40_15_reg_1489[11]),
        .I3(\add_ln40_16_reg_1514[11]_i_2_n_5 ),
        .O(\add_ln40_16_reg_1514[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[11]_i_7 
       (.I0(trunc_ln40_2_fu_867_p4[10]),
        .I1(trunc_ln40_1_reg_1494[10]),
        .I2(add_ln40_15_reg_1489[10]),
        .I3(\add_ln40_16_reg_1514[11]_i_3_n_5 ),
        .O(\add_ln40_16_reg_1514[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[11]_i_8 
       (.I0(trunc_ln40_2_fu_867_p4[9]),
        .I1(trunc_ln40_1_reg_1494[9]),
        .I2(add_ln40_15_reg_1489[9]),
        .I3(\add_ln40_16_reg_1514[11]_i_4_n_5 ),
        .O(\add_ln40_16_reg_1514[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[11]_i_9 
       (.I0(trunc_ln40_2_fu_867_p4[8]),
        .I1(trunc_ln40_1_reg_1494[8]),
        .I2(add_ln40_15_reg_1489[8]),
        .I3(\add_ln40_16_reg_1514[11]_i_5_n_5 ),
        .O(\add_ln40_16_reg_1514[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_16_reg_1514[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(\add_ln40_16_reg_1514[15]_i_1_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[15]_i_3 
       (.I0(trunc_ln40_2_fu_867_p4[13]),
        .I1(trunc_ln40_1_reg_1494[13]),
        .I2(add_ln40_15_reg_1489[13]),
        .O(\add_ln40_16_reg_1514[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[15]_i_4 
       (.I0(trunc_ln40_2_fu_867_p4[12]),
        .I1(trunc_ln40_1_reg_1494[12]),
        .I2(add_ln40_15_reg_1489[12]),
        .O(\add_ln40_16_reg_1514[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[15]_i_5 
       (.I0(trunc_ln40_2_fu_867_p4[11]),
        .I1(trunc_ln40_1_reg_1494[11]),
        .I2(add_ln40_15_reg_1489[11]),
        .O(\add_ln40_16_reg_1514[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_16_reg_1514[15]_i_6 
       (.I0(add_ln40_15_reg_1489[14]),
        .I1(trunc_ln40_1_reg_1494[14]),
        .I2(trunc_ln40_2_fu_867_p4[14]),
        .I3(trunc_ln40_1_reg_1494[15]),
        .I4(trunc_ln40_2_fu_867_p4[15]),
        .I5(add_ln40_15_reg_1489[15]),
        .O(\add_ln40_16_reg_1514[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[15]_i_7 
       (.I0(\add_ln40_16_reg_1514[15]_i_3_n_5 ),
        .I1(trunc_ln40_1_reg_1494[14]),
        .I2(trunc_ln40_2_fu_867_p4[14]),
        .I3(add_ln40_15_reg_1489[14]),
        .O(\add_ln40_16_reg_1514[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[15]_i_8 
       (.I0(trunc_ln40_2_fu_867_p4[13]),
        .I1(trunc_ln40_1_reg_1494[13]),
        .I2(add_ln40_15_reg_1489[13]),
        .I3(\add_ln40_16_reg_1514[15]_i_4_n_5 ),
        .O(\add_ln40_16_reg_1514[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[15]_i_9 
       (.I0(trunc_ln40_2_fu_867_p4[12]),
        .I1(trunc_ln40_1_reg_1494[12]),
        .I2(add_ln40_15_reg_1489[12]),
        .I3(\add_ln40_16_reg_1514[15]_i_5_n_5 ),
        .O(\add_ln40_16_reg_1514[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[3]_i_2 
       (.I0(trunc_ln40_2_fu_867_p4[2]),
        .I1(trunc_ln40_1_reg_1494[2]),
        .I2(add_ln40_15_reg_1489[2]),
        .O(\add_ln40_16_reg_1514[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[3]_i_3 
       (.I0(trunc_ln40_2_fu_867_p4[1]),
        .I1(trunc_ln40_1_reg_1494[1]),
        .I2(add_ln40_15_reg_1489[1]),
        .O(\add_ln40_16_reg_1514[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[3]_i_4 
       (.I0(trunc_ln40_2_fu_867_p4[0]),
        .I1(trunc_ln40_1_reg_1494[0]),
        .I2(add_ln40_15_reg_1489[0]),
        .O(\add_ln40_16_reg_1514[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[3]_i_5 
       (.I0(trunc_ln40_2_fu_867_p4[3]),
        .I1(trunc_ln40_1_reg_1494[3]),
        .I2(add_ln40_15_reg_1489[3]),
        .I3(\add_ln40_16_reg_1514[3]_i_2_n_5 ),
        .O(\add_ln40_16_reg_1514[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[3]_i_6 
       (.I0(trunc_ln40_2_fu_867_p4[2]),
        .I1(trunc_ln40_1_reg_1494[2]),
        .I2(add_ln40_15_reg_1489[2]),
        .I3(\add_ln40_16_reg_1514[3]_i_3_n_5 ),
        .O(\add_ln40_16_reg_1514[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[3]_i_7 
       (.I0(trunc_ln40_2_fu_867_p4[1]),
        .I1(trunc_ln40_1_reg_1494[1]),
        .I2(add_ln40_15_reg_1489[1]),
        .I3(\add_ln40_16_reg_1514[3]_i_4_n_5 ),
        .O(\add_ln40_16_reg_1514[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_16_reg_1514[3]_i_8 
       (.I0(trunc_ln40_2_fu_867_p4[0]),
        .I1(trunc_ln40_1_reg_1494[0]),
        .I2(add_ln40_15_reg_1489[0]),
        .O(\add_ln40_16_reg_1514[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[7]_i_2 
       (.I0(trunc_ln40_2_fu_867_p4[6]),
        .I1(trunc_ln40_1_reg_1494[6]),
        .I2(add_ln40_15_reg_1489[6]),
        .O(\add_ln40_16_reg_1514[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[7]_i_3 
       (.I0(trunc_ln40_2_fu_867_p4[5]),
        .I1(trunc_ln40_1_reg_1494[5]),
        .I2(add_ln40_15_reg_1489[5]),
        .O(\add_ln40_16_reg_1514[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[7]_i_4 
       (.I0(trunc_ln40_2_fu_867_p4[4]),
        .I1(trunc_ln40_1_reg_1494[4]),
        .I2(add_ln40_15_reg_1489[4]),
        .O(\add_ln40_16_reg_1514[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_16_reg_1514[7]_i_5 
       (.I0(trunc_ln40_2_fu_867_p4[3]),
        .I1(trunc_ln40_1_reg_1494[3]),
        .I2(add_ln40_15_reg_1489[3]),
        .O(\add_ln40_16_reg_1514[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[7]_i_6 
       (.I0(trunc_ln40_2_fu_867_p4[7]),
        .I1(trunc_ln40_1_reg_1494[7]),
        .I2(add_ln40_15_reg_1489[7]),
        .I3(\add_ln40_16_reg_1514[7]_i_2_n_5 ),
        .O(\add_ln40_16_reg_1514[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[7]_i_7 
       (.I0(trunc_ln40_2_fu_867_p4[6]),
        .I1(trunc_ln40_1_reg_1494[6]),
        .I2(add_ln40_15_reg_1489[6]),
        .I3(\add_ln40_16_reg_1514[7]_i_3_n_5 ),
        .O(\add_ln40_16_reg_1514[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[7]_i_8 
       (.I0(trunc_ln40_2_fu_867_p4[5]),
        .I1(trunc_ln40_1_reg_1494[5]),
        .I2(add_ln40_15_reg_1489[5]),
        .I3(\add_ln40_16_reg_1514[7]_i_4_n_5 ),
        .O(\add_ln40_16_reg_1514[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_16_reg_1514[7]_i_9 
       (.I0(trunc_ln40_2_fu_867_p4[4]),
        .I1(trunc_ln40_1_reg_1494[4]),
        .I2(add_ln40_15_reg_1489[4]),
        .I3(\add_ln40_16_reg_1514[7]_i_5_n_5 ),
        .O(\add_ln40_16_reg_1514[7]_i_9_n_5 ));
  FDRE \add_ln40_16_reg_1514_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[0]),
        .Q(add_ln40_16_reg_1514[0]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[10]),
        .Q(add_ln40_16_reg_1514[10]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[11]),
        .Q(add_ln40_16_reg_1514[11]),
        .R(1'b0));
  CARRY4 \add_ln40_16_reg_1514_reg[11]_i_1 
       (.CI(\add_ln40_16_reg_1514_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_16_reg_1514_reg[11]_i_1_n_5 ,\add_ln40_16_reg_1514_reg[11]_i_1_n_6 ,\add_ln40_16_reg_1514_reg[11]_i_1_n_7 ,\add_ln40_16_reg_1514_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_16_reg_1514[11]_i_2_n_5 ,\add_ln40_16_reg_1514[11]_i_3_n_5 ,\add_ln40_16_reg_1514[11]_i_4_n_5 ,\add_ln40_16_reg_1514[11]_i_5_n_5 }),
        .O(add_ln40_16_fu_881_p2[11:8]),
        .S({\add_ln40_16_reg_1514[11]_i_6_n_5 ,\add_ln40_16_reg_1514[11]_i_7_n_5 ,\add_ln40_16_reg_1514[11]_i_8_n_5 ,\add_ln40_16_reg_1514[11]_i_9_n_5 }));
  FDRE \add_ln40_16_reg_1514_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[12]),
        .Q(add_ln40_16_reg_1514[12]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[13]),
        .Q(add_ln40_16_reg_1514[13]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[14]),
        .Q(add_ln40_16_reg_1514[14]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[15]),
        .Q(add_ln40_16_reg_1514[15]),
        .R(1'b0));
  CARRY4 \add_ln40_16_reg_1514_reg[15]_i_2 
       (.CI(\add_ln40_16_reg_1514_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_16_reg_1514_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln40_16_reg_1514_reg[15]_i_2_n_6 ,\add_ln40_16_reg_1514_reg[15]_i_2_n_7 ,\add_ln40_16_reg_1514_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_16_reg_1514[15]_i_3_n_5 ,\add_ln40_16_reg_1514[15]_i_4_n_5 ,\add_ln40_16_reg_1514[15]_i_5_n_5 }),
        .O(add_ln40_16_fu_881_p2[15:12]),
        .S({\add_ln40_16_reg_1514[15]_i_6_n_5 ,\add_ln40_16_reg_1514[15]_i_7_n_5 ,\add_ln40_16_reg_1514[15]_i_8_n_5 ,\add_ln40_16_reg_1514[15]_i_9_n_5 }));
  FDRE \add_ln40_16_reg_1514_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[1]),
        .Q(add_ln40_16_reg_1514[1]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[2]),
        .Q(add_ln40_16_reg_1514[2]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[3]),
        .Q(add_ln40_16_reg_1514[3]),
        .R(1'b0));
  CARRY4 \add_ln40_16_reg_1514_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_16_reg_1514_reg[3]_i_1_n_5 ,\add_ln40_16_reg_1514_reg[3]_i_1_n_6 ,\add_ln40_16_reg_1514_reg[3]_i_1_n_7 ,\add_ln40_16_reg_1514_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_16_reg_1514[3]_i_2_n_5 ,\add_ln40_16_reg_1514[3]_i_3_n_5 ,\add_ln40_16_reg_1514[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_16_fu_881_p2[3:0]),
        .S({\add_ln40_16_reg_1514[3]_i_5_n_5 ,\add_ln40_16_reg_1514[3]_i_6_n_5 ,\add_ln40_16_reg_1514[3]_i_7_n_5 ,\add_ln40_16_reg_1514[3]_i_8_n_5 }));
  FDRE \add_ln40_16_reg_1514_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[4]),
        .Q(add_ln40_16_reg_1514[4]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[5]),
        .Q(add_ln40_16_reg_1514[5]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[6]),
        .Q(add_ln40_16_reg_1514[6]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[7]),
        .Q(add_ln40_16_reg_1514[7]),
        .R(1'b0));
  CARRY4 \add_ln40_16_reg_1514_reg[7]_i_1 
       (.CI(\add_ln40_16_reg_1514_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_16_reg_1514_reg[7]_i_1_n_5 ,\add_ln40_16_reg_1514_reg[7]_i_1_n_6 ,\add_ln40_16_reg_1514_reg[7]_i_1_n_7 ,\add_ln40_16_reg_1514_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_16_reg_1514[7]_i_2_n_5 ,\add_ln40_16_reg_1514[7]_i_3_n_5 ,\add_ln40_16_reg_1514[7]_i_4_n_5 ,\add_ln40_16_reg_1514[7]_i_5_n_5 }),
        .O(add_ln40_16_fu_881_p2[7:4]),
        .S({\add_ln40_16_reg_1514[7]_i_6_n_5 ,\add_ln40_16_reg_1514[7]_i_7_n_5 ,\add_ln40_16_reg_1514[7]_i_8_n_5 ,\add_ln40_16_reg_1514[7]_i_9_n_5 }));
  FDRE \add_ln40_16_reg_1514_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[8]),
        .Q(add_ln40_16_reg_1514[8]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1514_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln40_16_reg_1514[15]_i_1_n_5 ),
        .D(add_ln40_16_fu_881_p2[9]),
        .Q(add_ln40_16_reg_1514[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[11]_i_2 
       (.I0(add_ln40_9_reg_1504[10]),
        .I1(add_ln40_11_reg_1509[10]),
        .I2(add_ln40_16_reg_1514[10]),
        .O(\add_ln40_17_reg_1519[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[11]_i_3 
       (.I0(add_ln40_9_reg_1504[9]),
        .I1(add_ln40_11_reg_1509[9]),
        .I2(add_ln40_16_reg_1514[9]),
        .O(\add_ln40_17_reg_1519[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[11]_i_4 
       (.I0(add_ln40_9_reg_1504[8]),
        .I1(add_ln40_11_reg_1509[8]),
        .I2(add_ln40_16_reg_1514[8]),
        .O(\add_ln40_17_reg_1519[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[11]_i_5 
       (.I0(add_ln40_9_reg_1504[7]),
        .I1(add_ln40_11_reg_1509[7]),
        .I2(add_ln40_16_reg_1514[7]),
        .O(\add_ln40_17_reg_1519[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[11]_i_6 
       (.I0(add_ln40_9_reg_1504[11]),
        .I1(add_ln40_11_reg_1509[11]),
        .I2(add_ln40_16_reg_1514[11]),
        .I3(\add_ln40_17_reg_1519[11]_i_2_n_5 ),
        .O(\add_ln40_17_reg_1519[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[11]_i_7 
       (.I0(add_ln40_9_reg_1504[10]),
        .I1(add_ln40_11_reg_1509[10]),
        .I2(add_ln40_16_reg_1514[10]),
        .I3(\add_ln40_17_reg_1519[11]_i_3_n_5 ),
        .O(\add_ln40_17_reg_1519[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[11]_i_8 
       (.I0(add_ln40_9_reg_1504[9]),
        .I1(add_ln40_11_reg_1509[9]),
        .I2(add_ln40_16_reg_1514[9]),
        .I3(\add_ln40_17_reg_1519[11]_i_4_n_5 ),
        .O(\add_ln40_17_reg_1519[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[11]_i_9 
       (.I0(add_ln40_9_reg_1504[8]),
        .I1(add_ln40_11_reg_1509[8]),
        .I2(add_ln40_16_reg_1514[8]),
        .I3(\add_ln40_17_reg_1519[11]_i_5_n_5 ),
        .O(\add_ln40_17_reg_1519[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_17_reg_1519[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln21_reg_1024_pp0_iter3_reg),
        .O(\add_ln40_17_reg_1519[15]_i_1_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[15]_i_3 
       (.I0(add_ln40_9_reg_1504[13]),
        .I1(add_ln40_11_reg_1509[13]),
        .I2(add_ln40_16_reg_1514[13]),
        .O(\add_ln40_17_reg_1519[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[15]_i_4 
       (.I0(add_ln40_9_reg_1504[12]),
        .I1(add_ln40_11_reg_1509[12]),
        .I2(add_ln40_16_reg_1514[12]),
        .O(\add_ln40_17_reg_1519[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[15]_i_5 
       (.I0(add_ln40_9_reg_1504[11]),
        .I1(add_ln40_11_reg_1509[11]),
        .I2(add_ln40_16_reg_1514[11]),
        .O(\add_ln40_17_reg_1519[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_17_reg_1519[15]_i_6 
       (.I0(add_ln40_16_reg_1514[14]),
        .I1(add_ln40_11_reg_1509[14]),
        .I2(add_ln40_9_reg_1504[14]),
        .I3(add_ln40_11_reg_1509[15]),
        .I4(add_ln40_9_reg_1504[15]),
        .I5(add_ln40_16_reg_1514[15]),
        .O(\add_ln40_17_reg_1519[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[15]_i_7 
       (.I0(\add_ln40_17_reg_1519[15]_i_3_n_5 ),
        .I1(add_ln40_11_reg_1509[14]),
        .I2(add_ln40_9_reg_1504[14]),
        .I3(add_ln40_16_reg_1514[14]),
        .O(\add_ln40_17_reg_1519[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[15]_i_8 
       (.I0(add_ln40_9_reg_1504[13]),
        .I1(add_ln40_11_reg_1509[13]),
        .I2(add_ln40_16_reg_1514[13]),
        .I3(\add_ln40_17_reg_1519[15]_i_4_n_5 ),
        .O(\add_ln40_17_reg_1519[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[15]_i_9 
       (.I0(add_ln40_9_reg_1504[12]),
        .I1(add_ln40_11_reg_1509[12]),
        .I2(add_ln40_16_reg_1514[12]),
        .I3(\add_ln40_17_reg_1519[15]_i_5_n_5 ),
        .O(\add_ln40_17_reg_1519[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[3]_i_2 
       (.I0(add_ln40_9_reg_1504[2]),
        .I1(add_ln40_11_reg_1509[2]),
        .I2(add_ln40_16_reg_1514[2]),
        .O(\add_ln40_17_reg_1519[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[3]_i_3 
       (.I0(add_ln40_9_reg_1504[1]),
        .I1(add_ln40_11_reg_1509[1]),
        .I2(add_ln40_16_reg_1514[1]),
        .O(\add_ln40_17_reg_1519[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[3]_i_4 
       (.I0(add_ln40_9_reg_1504[0]),
        .I1(add_ln40_11_reg_1509[0]),
        .I2(add_ln40_16_reg_1514[0]),
        .O(\add_ln40_17_reg_1519[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[3]_i_5 
       (.I0(add_ln40_9_reg_1504[3]),
        .I1(add_ln40_11_reg_1509[3]),
        .I2(add_ln40_16_reg_1514[3]),
        .I3(\add_ln40_17_reg_1519[3]_i_2_n_5 ),
        .O(\add_ln40_17_reg_1519[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[3]_i_6 
       (.I0(add_ln40_9_reg_1504[2]),
        .I1(add_ln40_11_reg_1509[2]),
        .I2(add_ln40_16_reg_1514[2]),
        .I3(\add_ln40_17_reg_1519[3]_i_3_n_5 ),
        .O(\add_ln40_17_reg_1519[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[3]_i_7 
       (.I0(add_ln40_9_reg_1504[1]),
        .I1(add_ln40_11_reg_1509[1]),
        .I2(add_ln40_16_reg_1514[1]),
        .I3(\add_ln40_17_reg_1519[3]_i_4_n_5 ),
        .O(\add_ln40_17_reg_1519[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_17_reg_1519[3]_i_8 
       (.I0(add_ln40_9_reg_1504[0]),
        .I1(add_ln40_11_reg_1509[0]),
        .I2(add_ln40_16_reg_1514[0]),
        .O(\add_ln40_17_reg_1519[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[7]_i_2 
       (.I0(add_ln40_9_reg_1504[6]),
        .I1(add_ln40_11_reg_1509[6]),
        .I2(add_ln40_16_reg_1514[6]),
        .O(\add_ln40_17_reg_1519[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[7]_i_3 
       (.I0(add_ln40_9_reg_1504[5]),
        .I1(add_ln40_11_reg_1509[5]),
        .I2(add_ln40_16_reg_1514[5]),
        .O(\add_ln40_17_reg_1519[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[7]_i_4 
       (.I0(add_ln40_9_reg_1504[4]),
        .I1(add_ln40_11_reg_1509[4]),
        .I2(add_ln40_16_reg_1514[4]),
        .O(\add_ln40_17_reg_1519[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_17_reg_1519[7]_i_5 
       (.I0(add_ln40_9_reg_1504[3]),
        .I1(add_ln40_11_reg_1509[3]),
        .I2(add_ln40_16_reg_1514[3]),
        .O(\add_ln40_17_reg_1519[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[7]_i_6 
       (.I0(add_ln40_9_reg_1504[7]),
        .I1(add_ln40_11_reg_1509[7]),
        .I2(add_ln40_16_reg_1514[7]),
        .I3(\add_ln40_17_reg_1519[7]_i_2_n_5 ),
        .O(\add_ln40_17_reg_1519[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[7]_i_7 
       (.I0(add_ln40_9_reg_1504[6]),
        .I1(add_ln40_11_reg_1509[6]),
        .I2(add_ln40_16_reg_1514[6]),
        .I3(\add_ln40_17_reg_1519[7]_i_3_n_5 ),
        .O(\add_ln40_17_reg_1519[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[7]_i_8 
       (.I0(add_ln40_9_reg_1504[5]),
        .I1(add_ln40_11_reg_1509[5]),
        .I2(add_ln40_16_reg_1514[5]),
        .I3(\add_ln40_17_reg_1519[7]_i_4_n_5 ),
        .O(\add_ln40_17_reg_1519[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_17_reg_1519[7]_i_9 
       (.I0(add_ln40_9_reg_1504[4]),
        .I1(add_ln40_11_reg_1509[4]),
        .I2(add_ln40_16_reg_1514[4]),
        .I3(\add_ln40_17_reg_1519[7]_i_5_n_5 ),
        .O(\add_ln40_17_reg_1519[7]_i_9_n_5 ));
  FDRE \add_ln40_17_reg_1519_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[0]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[0]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[10]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[10]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[11]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[11]),
        .R(1'b0));
  CARRY4 \add_ln40_17_reg_1519_reg[11]_i_1 
       (.CI(\add_ln40_17_reg_1519_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_17_reg_1519_reg[11]_i_1_n_5 ,\add_ln40_17_reg_1519_reg[11]_i_1_n_6 ,\add_ln40_17_reg_1519_reg[11]_i_1_n_7 ,\add_ln40_17_reg_1519_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_17_reg_1519[11]_i_2_n_5 ,\add_ln40_17_reg_1519[11]_i_3_n_5 ,\add_ln40_17_reg_1519[11]_i_4_n_5 ,\add_ln40_17_reg_1519[11]_i_5_n_5 }),
        .O(add_ln40_17_fu_890_p2[11:8]),
        .S({\add_ln40_17_reg_1519[11]_i_6_n_5 ,\add_ln40_17_reg_1519[11]_i_7_n_5 ,\add_ln40_17_reg_1519[11]_i_8_n_5 ,\add_ln40_17_reg_1519[11]_i_9_n_5 }));
  FDRE \add_ln40_17_reg_1519_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[12]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[12]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[13]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[13]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[14]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[14]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[15]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[15]),
        .R(1'b0));
  CARRY4 \add_ln40_17_reg_1519_reg[15]_i_2 
       (.CI(\add_ln40_17_reg_1519_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_17_reg_1519_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln40_17_reg_1519_reg[15]_i_2_n_6 ,\add_ln40_17_reg_1519_reg[15]_i_2_n_7 ,\add_ln40_17_reg_1519_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_17_reg_1519[15]_i_3_n_5 ,\add_ln40_17_reg_1519[15]_i_4_n_5 ,\add_ln40_17_reg_1519[15]_i_5_n_5 }),
        .O(add_ln40_17_fu_890_p2[15:12]),
        .S({\add_ln40_17_reg_1519[15]_i_6_n_5 ,\add_ln40_17_reg_1519[15]_i_7_n_5 ,\add_ln40_17_reg_1519[15]_i_8_n_5 ,\add_ln40_17_reg_1519[15]_i_9_n_5 }));
  FDRE \add_ln40_17_reg_1519_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[1]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[1]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[2]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[2]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[3]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[3]),
        .R(1'b0));
  CARRY4 \add_ln40_17_reg_1519_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_17_reg_1519_reg[3]_i_1_n_5 ,\add_ln40_17_reg_1519_reg[3]_i_1_n_6 ,\add_ln40_17_reg_1519_reg[3]_i_1_n_7 ,\add_ln40_17_reg_1519_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_17_reg_1519[3]_i_2_n_5 ,\add_ln40_17_reg_1519[3]_i_3_n_5 ,\add_ln40_17_reg_1519[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_17_fu_890_p2[3:0]),
        .S({\add_ln40_17_reg_1519[3]_i_5_n_5 ,\add_ln40_17_reg_1519[3]_i_6_n_5 ,\add_ln40_17_reg_1519[3]_i_7_n_5 ,\add_ln40_17_reg_1519[3]_i_8_n_5 }));
  FDRE \add_ln40_17_reg_1519_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[4]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[4]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[5]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[5]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[6]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[6]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[7]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[7]),
        .R(1'b0));
  CARRY4 \add_ln40_17_reg_1519_reg[7]_i_1 
       (.CI(\add_ln40_17_reg_1519_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_17_reg_1519_reg[7]_i_1_n_5 ,\add_ln40_17_reg_1519_reg[7]_i_1_n_6 ,\add_ln40_17_reg_1519_reg[7]_i_1_n_7 ,\add_ln40_17_reg_1519_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_17_reg_1519[7]_i_2_n_5 ,\add_ln40_17_reg_1519[7]_i_3_n_5 ,\add_ln40_17_reg_1519[7]_i_4_n_5 ,\add_ln40_17_reg_1519[7]_i_5_n_5 }),
        .O(add_ln40_17_fu_890_p2[7:4]),
        .S({\add_ln40_17_reg_1519[7]_i_6_n_5 ,\add_ln40_17_reg_1519[7]_i_7_n_5 ,\add_ln40_17_reg_1519[7]_i_8_n_5 ,\add_ln40_17_reg_1519[7]_i_9_n_5 }));
  FDRE \add_ln40_17_reg_1519_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[8]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[8]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1519_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln40_17_reg_1519[15]_i_1_n_5 ),
        .D(add_ln40_17_fu_890_p2[9]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_9_reg_1504[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(\add_ln40_9_reg_1504[15]_i_1_n_5 ));
  FDRE \add_ln40_9_reg_1504_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[0]),
        .Q(add_ln40_9_reg_1504[0]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[10]),
        .Q(add_ln40_9_reg_1504[10]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[11]),
        .Q(add_ln40_9_reg_1504[11]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[12]),
        .Q(add_ln40_9_reg_1504[12]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[13]),
        .Q(add_ln40_9_reg_1504[13]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[14]),
        .Q(add_ln40_9_reg_1504[14]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[15]),
        .Q(add_ln40_9_reg_1504[15]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[1]),
        .Q(add_ln40_9_reg_1504[1]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[2]),
        .Q(add_ln40_9_reg_1504[2]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[3]),
        .Q(add_ln40_9_reg_1504[3]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[4]),
        .Q(add_ln40_9_reg_1504[4]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[5]),
        .Q(add_ln40_9_reg_1504[5]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[6]),
        .Q(add_ln40_9_reg_1504[6]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[7]),
        .Q(add_ln40_9_reg_1504[7]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[8]),
        .Q(add_ln40_9_reg_1504[8]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1504_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .D(trunc_ln_reg_1409[9]),
        .Q(add_ln40_9_reg_1504[9]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_110),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_100),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_109),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_108),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_107),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_106),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_105),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_104),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_103),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_102),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln40_reg_1373_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1373_reg_n_101),
        .Q(output_r_address0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_reg_1373_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp7_mid2_v_v_fu_547_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_reg_1373_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7],1'b1,1'b1,grp_depthwise_conv2d_fix_1_fu_479_output_height}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_reg_1373_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1135_reg_n_5_[3] ,\out_w_0_mid2_reg_1135_reg_n_5_[2] ,\out_w_0_mid2_reg_1135_reg_n_5_[1] ,\out_w_0_mid2_reg_1135_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_reg_1373_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_reg_1373_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reg_3122),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_reg_1373_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_reg_1373_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_reg_1373_reg_P_UNCONNECTED[47:11],add_ln40_reg_1373_reg_n_100,add_ln40_reg_1373_reg_n_101,add_ln40_reg_1373_reg_n_102,add_ln40_reg_1373_reg_n_103,add_ln40_reg_1373_reg_n_104,add_ln40_reg_1373_reg_n_105,add_ln40_reg_1373_reg_n_106,add_ln40_reg_1373_reg_n_107,add_ln40_reg_1373_reg_n_108,add_ln40_reg_1373_reg_n_109,add_ln40_reg_1373_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_reg_1373_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_reg_1373_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_reg_1373_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_reg_1373_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln40_reg_1373_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm121_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1373_reg_i_10
       (.I0(tmp6_mid1_reg_1164[0]),
        .I1(select_ln28_14_reg_1100),
        .I2(\mul_ln40_2_reg_1129_reg_n_5_[0] ),
        .I3(icmp_ln22_reg_1034),
        .I4(\tmp6_reg_1119_reg_n_5_[0] ),
        .O(tmp7_mid2_v_v_fu_547_p3[0]));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln40_reg_1373_reg_i_2
       (.I0(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(reg_3122));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_reg_1373_reg_i_3
       (.I0(Q[7]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_output_height));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1373_reg_i_4
       (.I0(tmp6_mid1_reg_1164[6]),
        .I1(select_ln28_14_reg_1100),
        .I2(\mul_ln40_2_reg_1129_reg_n_5_[6] ),
        .I3(icmp_ln22_reg_1034),
        .I4(\tmp6_reg_1119_reg_n_5_[6] ),
        .O(tmp7_mid2_v_v_fu_547_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1373_reg_i_5
       (.I0(tmp6_mid1_reg_1164[5]),
        .I1(select_ln28_14_reg_1100),
        .I2(\mul_ln40_2_reg_1129_reg_n_5_[5] ),
        .I3(icmp_ln22_reg_1034),
        .I4(\tmp6_reg_1119_reg_n_5_[5] ),
        .O(tmp7_mid2_v_v_fu_547_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1373_reg_i_6
       (.I0(tmp6_mid1_reg_1164[4]),
        .I1(select_ln28_14_reg_1100),
        .I2(\mul_ln40_2_reg_1129_reg_n_5_[4] ),
        .I3(icmp_ln22_reg_1034),
        .I4(\tmp6_reg_1119_reg_n_5_[4] ),
        .O(tmp7_mid2_v_v_fu_547_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1373_reg_i_7
       (.I0(tmp6_mid1_reg_1164[3]),
        .I1(select_ln28_14_reg_1100),
        .I2(\mul_ln40_2_reg_1129_reg_n_5_[3] ),
        .I3(icmp_ln22_reg_1034),
        .I4(\tmp6_reg_1119_reg_n_5_[3] ),
        .O(tmp7_mid2_v_v_fu_547_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1373_reg_i_8
       (.I0(tmp6_mid1_reg_1164[2]),
        .I1(select_ln28_14_reg_1100),
        .I2(\mul_ln40_2_reg_1129_reg_n_5_[2] ),
        .I3(icmp_ln22_reg_1034),
        .I4(\tmp6_reg_1119_reg_n_5_[2] ),
        .O(tmp7_mid2_v_v_fu_547_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1373_reg_i_9
       (.I0(tmp6_mid1_reg_1164[1]),
        .I1(select_ln28_14_reg_1100),
        .I2(\mul_ln40_2_reg_1129_reg_n_5_[1] ),
        .I3(icmp_ln22_reg_1034),
        .I4(\tmp6_reg_1119_reg_n_5_[1] ),
        .O(tmp7_mid2_v_v_fu_547_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[3]),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I4(Q[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[4]),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAEAEAAAE)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I3(Q[7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[4]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .O(\ap_CS_fsm[5]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h2F202020)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_NS_fsm1),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm1));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__5_n_5 ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__3_n_5 ),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_rst_n),
        .I4(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C000A0)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm121_out),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hA0A0CC0005050033)) 
    \icmp_ln21_reg_1024[0]_i_2 
       (.I0(add_ln21_reg_1124[9]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .I2(add_ln21_reg_1124[10]),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(mul_ln5_reg_998[7]),
        .O(\icmp_ln21_reg_1024[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000AA2A0080AAAA)) 
    \icmp_ln21_reg_1024[0]_i_3 
       (.I0(\icmp_ln21_reg_1024[0]_i_6_n_5 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I5(add_ln21_reg_1124[6]),
        .O(\icmp_ln21_reg_1024[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \icmp_ln21_reg_1024[0]_i_4 
       (.I0(add_ln21_reg_1124[3]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(mul_ln5_reg_998[5]),
        .I4(\icmp_ln21_reg_1024[0]_i_7_n_5 ),
        .O(\icmp_ln21_reg_1024[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \icmp_ln21_reg_1024[0]_i_5 
       (.I0(add_ln21_reg_1124[2]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(add_ln21_reg_1124[1]),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I5(ap_phi_mux_indvar_flatten39_phi_fu_258_p4),
        .O(\icmp_ln21_reg_1024[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA0A0CC0005050033)) 
    \icmp_ln21_reg_1024[0]_i_6 
       (.I0(add_ln21_reg_1124[7]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I2(add_ln21_reg_1124[8]),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(mul_ln5_reg_998[5]),
        .O(\icmp_ln21_reg_1024[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000C3A500A5C3)) 
    \icmp_ln21_reg_1024[0]_i_7 
       (.I0(add_ln21_reg_1124[5]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .I2(mul_ln5_reg_998[7]),
        .I3(indvar_flatten39_reg_2540),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .I5(add_ln21_reg_1124[4]),
        .O(\icmp_ln21_reg_1024[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \icmp_ln21_reg_1024[0]_i_8 
       (.I0(add_ln21_reg_1124[0]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_phi_mux_indvar_flatten39_phi_fu_258_p4));
  FDRE \icmp_ln21_reg_1024_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .Q(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1024_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1024_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(icmp_ln21_reg_1024_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1024_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_fu_383_p2),
        .Q(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln21_reg_1024_reg[0]_i_1 
       (.CI(1'b0),
        .CO({icmp_ln21_fu_383_p2,\icmp_ln21_reg_1024_reg[0]_i_1_n_6 ,\icmp_ln21_reg_1024_reg[0]_i_1_n_7 ,\icmp_ln21_reg_1024_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln21_reg_1024_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln21_reg_1024[0]_i_2_n_5 ,\icmp_ln21_reg_1024[0]_i_3_n_5 ,\icmp_ln21_reg_1024[0]_i_4_n_5 ,\icmp_ln21_reg_1024[0]_i_5_n_5 }));
  LUT6 #(
    .INIT(64'h00000000A8200145)) 
    \icmp_ln22_reg_1034[0]_i_1 
       (.I0(mul_ln5_reg_998[7]),
        .I1(indvar_flatten39_reg_2540),
        .I2(indvar_flatten_reg_278[7]),
        .I3(\select_ln22_2_reg_1169_reg_n_5_[7] ),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I5(\icmp_ln22_reg_1034[0]_i_3_n_5 ),
        .O(icmp_ln22_fu_394_p2));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \icmp_ln22_reg_1034[0]_i_2 
       (.I0(\select_ln22_2_reg_1169_reg_n_5_[6] ),
        .I1(indvar_flatten_reg_278[6]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFD)) 
    \icmp_ln22_reg_1034[0]_i_3 
       (.I0(\icmp_ln22_reg_1034[0]_i_4_n_5 ),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[3]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_282_p4[4]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_282_p4[5]),
        .I5(mul_ln5_reg_998[5]),
        .O(\icmp_ln22_reg_1034[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h000000C3A500A5C3)) 
    \icmp_ln22_reg_1034[0]_i_4 
       (.I0(\select_ln22_2_reg_1169_reg_n_5_[2] ),
        .I1(indvar_flatten_reg_278[2]),
        .I2(mul_ln5_reg_998[7]),
        .I3(indvar_flatten39_reg_2540),
        .I4(indvar_flatten_reg_278[1]),
        .I5(\select_ln22_2_reg_1169_reg_n_5_[1] ),
        .O(\icmp_ln22_reg_1034[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \icmp_ln22_reg_1034[0]_i_5 
       (.I0(\select_ln22_2_reg_1169_reg_n_5_[3] ),
        .I1(indvar_flatten_reg_278[3]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[3]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \icmp_ln22_reg_1034[0]_i_6 
       (.I0(\select_ln22_2_reg_1169_reg_n_5_[4] ),
        .I1(indvar_flatten_reg_278[4]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[4]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \icmp_ln22_reg_1034[0]_i_7 
       (.I0(\select_ln22_2_reg_1169_reg_n_5_[5] ),
        .I1(indvar_flatten_reg_278[5]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[5]));
  FDRE \icmp_ln22_reg_1034_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(icmp_ln22_fu_394_p2),
        .Q(icmp_ln22_reg_1034),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \icmp_ln23_2_reg_1089[0]_i_1 
       (.I0(\icmp_ln23_2_reg_1089[0]_i_2_n_5 ),
        .I1(\icmp_ln23_2_reg_1089[0]_i_3_n_5 ),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(icmp_ln22_reg_1034),
        .I5(icmp_ln23_2_reg_1089),
        .O(\icmp_ln23_2_reg_1089[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA5595AA6A5555)) 
    \icmp_ln23_2_reg_1089[0]_i_2 
       (.I0(mul_ln5_reg_998[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(out_w_0_reg_300[3]),
        .I5(out_w_reg_1191[3]),
        .O(\icmp_ln23_2_reg_1089[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h88A000A088000000)) 
    \icmp_ln23_2_reg_1089[0]_i_3 
       (.I0(\icmp_ln23_2_reg_1089[0]_i_4_n_5 ),
        .I1(out_w_reg_1191[2]),
        .I2(out_w_0_reg_300[2]),
        .I3(out_h_0_reg_2890),
        .I4(out_w_reg_1191[1]),
        .I5(out_w_0_reg_300[1]),
        .O(\icmp_ln23_2_reg_1089[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA5595AA6A5555)) 
    \icmp_ln23_2_reg_1089[0]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(out_w_0_reg_300[0]),
        .I5(out_w_reg_1191[0]),
        .O(\icmp_ln23_2_reg_1089[0]_i_4_n_5 ));
  FDRE \icmp_ln23_2_reg_1089_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_2_reg_1089[0]_i_1_n_5 ),
        .Q(icmp_ln23_2_reg_1089),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten39_reg_254[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .O(indvar_flatten39_reg_254));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten39_reg_254[10]_i_2 
       (.I0(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(indvar_flatten39_reg_2540));
  FDRE \indvar_flatten39_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[0]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[10]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[1]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[2]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[3]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[4]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[5]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[6]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[7]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[8]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1124[9]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_278[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_278[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_278[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_278[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_278[4]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_278[5]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_278[6]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_2_reg_1169_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_278[7]),
        .R(indvar_flatten39_reg_254));
  FDRE \kernel1_load_reg_1244_reg[15] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(grp_depthwise_conv2d_fix_1_fu_479_output_height),
        .Q(kernel1_load_reg_1244),
        .R(1'b0));
  FDRE \kernel_load_reg_1236_reg[12] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(Q[7]),
        .Q(kernel_load_reg_1236),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_10_reg_1394_reg
       (.A({mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_16_n_5,mul_ln34_10_reg_1394_reg_i_17_n_5,mul_ln34_10_reg_1394_reg_i_18_n_5,mul_ln34_10_reg_1394_reg_i_19_n_5,mul_ln34_10_reg_1394_reg_i_20_n_5,mul_ln34_10_reg_1394_reg_i_21_n_5,mul_ln34_10_reg_1394_reg_i_22_n_5,mul_ln34_10_reg_1394_reg_i_23_n_5,mul_ln34_10_reg_1394_reg_i_24_n_5,mul_ln34_10_reg_1394_reg_i_25_n_5,mul_ln34_10_reg_1394_reg_i_26_n_5,mul_ln34_10_reg_1394_reg_i_27_n_5,mul_ln34_10_reg_1394_reg_i_28_n_5,mul_ln34_10_reg_1394_reg_i_29_n_5,mul_ln34_10_reg_1394_reg_i_30_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_10_reg_1394_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_626_p5[15],grp_fu_626_p5[15],grp_fu_626_p5[15],grp_fu_626_p5[15],grp_fu_626_p5[15],network_mux_32_16_3_1_x_U77_n_20,grp_fu_626_p5[11:6],network_mux_32_16_3_1_x_U77_n_21,network_mux_32_16_3_1_x_U80_n_24,network_mux_32_16_3_1_x_U77_n_21,grp_fu_626_p5[2],network_mux_32_16_3_1_x_U80_n_25,grp_fu_626_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_10_reg_1394_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_10_reg_1394_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_10_reg_1394_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_10_reg_1394_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_9_reg_1384_reg_i_2_n_5),
        .CEP(mul_ln34_9_reg_1384_reg_i_3_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_10_reg_1394_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_10_reg_1394_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_10_reg_1394_reg_P_UNCONNECTED[47:30],trunc_ln40_9_reg_1414,mul_ln34_10_reg_1394_reg_n_97,mul_ln34_10_reg_1394_reg_n_98,mul_ln34_10_reg_1394_reg_n_99,mul_ln34_10_reg_1394_reg_n_100,mul_ln34_10_reg_1394_reg_n_101,mul_ln34_10_reg_1394_reg_n_102,mul_ln34_10_reg_1394_reg_n_103,mul_ln34_10_reg_1394_reg_n_104,mul_ln34_10_reg_1394_reg_n_105,mul_ln34_10_reg_1394_reg_n_106,mul_ln34_10_reg_1394_reg_n_107,mul_ln34_10_reg_1394_reg_n_108,mul_ln34_10_reg_1394_reg_n_109,mul_ln34_10_reg_1394_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_10_reg_1394_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_10_reg_1394_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_10_reg_1394_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_10_reg_1394_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFCCCCCFCECCCC)) 
    mul_ln34_10_reg_1394_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(reg_3122),
        .I2(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(mul_ln34_9_reg_1384_reg_i_2_n_5),
        .O(mul_ln34_10_reg_1394_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_15
       (.I0(q1_t0[15]),
        .I1(q0_t0[15]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_15_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_16
       (.I0(q1_t0[14]),
        .I1(q0_t0[14]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_16_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_17
       (.I0(q1_t0[13]),
        .I1(q0_t0[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_17_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_18
       (.I0(q1_t0[12]),
        .I1(q0_t0[12]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_18_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_19
       (.I0(q1_t0[11]),
        .I1(q0_t0[11]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_19_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_20
       (.I0(q1_t0[10]),
        .I1(q0_t0[10]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_20_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_21
       (.I0(q1_t0[9]),
        .I1(q0_t0[9]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_21_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_22
       (.I0(q1_t0[8]),
        .I1(q0_t0[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_22_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_23
       (.I0(q1_t0[7]),
        .I1(q0_t0[7]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_23_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_24
       (.I0(q1_t0[6]),
        .I1(q0_t0[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_24_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_25
       (.I0(q1_t0[5]),
        .I1(q0_t0[5]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_25_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_26
       (.I0(q1_t0[4]),
        .I1(q0_t0[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_26_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_27
       (.I0(q1_t0[3]),
        .I1(q0_t0[3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_27_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_28
       (.I0(q1_t0[2]),
        .I1(q0_t0[2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_29
       (.I0(q1_t0[1]),
        .I1(q0_t0[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_29_n_5));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    mul_ln34_10_reg_1394_reg_i_30
       (.I0(q1_t0[0]),
        .I1(q0_t0[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_1394_reg_i_30_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_11_reg_1449_reg
       (.A({mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,mul_ln34_11_reg_1449_reg_i_15_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_11_reg_1449_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_639_p5[15],grp_fu_639_p5[15],grp_fu_639_p5[15],grp_fu_639_p5[15],grp_fu_639_p5[15],network_mux_32_16_3_1_x_U77_n_22,grp_fu_639_p5[11:6],network_mux_32_16_3_1_x_U77_n_23,network_mux_32_16_3_1_x_U79_n_13,network_mux_32_16_3_1_x_U77_n_23,grp_fu_639_p5[2],network_mux_32_16_3_1_x_U79_n_15,grp_fu_639_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_11_reg_1449_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_11_reg_1449_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_11_reg_1449_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_9_reg_1384_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEB2(mul_ln34_9_reg_1384_reg_i_3_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_11_reg_1449_reg_i_1_n_5),
        .CEP(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_11_reg_1449_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_11_reg_1449_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_11_reg_1449_reg_P_UNCONNECTED[47:30],trunc_ln40_s_reg_1474,mul_ln34_11_reg_1449_reg_n_97,mul_ln34_11_reg_1449_reg_n_98,mul_ln34_11_reg_1449_reg_n_99,mul_ln34_11_reg_1449_reg_n_100,mul_ln34_11_reg_1449_reg_n_101,mul_ln34_11_reg_1449_reg_n_102,mul_ln34_11_reg_1449_reg_n_103,mul_ln34_11_reg_1449_reg_n_104,mul_ln34_11_reg_1449_reg_n_105,mul_ln34_11_reg_1449_reg_n_106,mul_ln34_11_reg_1449_reg_n_107,mul_ln34_11_reg_1449_reg_n_108,mul_ln34_11_reg_1449_reg_n_109,mul_ln34_11_reg_1449_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_11_reg_1449_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_11_reg_1449_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_11_reg_1449_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_11_reg_1449_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_11_reg_1449_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_11_reg_1449_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_11_reg_1449_reg_i_15
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_11_reg_1449_reg_i_15_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_12_reg_1479_reg
       (.A({mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_15_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,mul_ln34_12_reg_1479_reg_i_16_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_12_reg_1479_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_647_p5[15],grp_fu_647_p5[15],grp_fu_647_p5[15],grp_fu_647_p5[15],grp_fu_647_p5[15],network_mux_32_16_3_1_x_U77_n_18,grp_fu_647_p5[11:6],network_mux_32_16_3_1_x_U77_n_19,network_mux_32_16_3_1_x_U80_n_20,network_mux_32_16_3_1_x_U77_n_19,grp_fu_647_p5[2],network_mux_32_16_3_1_x_U80_n_22,grp_fu_647_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_12_reg_1479_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_12_reg_1479_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_12_reg_1479_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_9_reg_1384_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEB2(mul_ln34_9_reg_1384_reg_i_3_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_12_reg_1479_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_12_reg_1479_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_12_reg_1479_reg_P_UNCONNECTED[47:30],trunc_ln40_8_fu_831_p4,mul_ln34_12_reg_1479_reg_n_97,mul_ln34_12_reg_1479_reg_n_98,mul_ln34_12_reg_1479_reg_n_99,mul_ln34_12_reg_1479_reg_n_100,mul_ln34_12_reg_1479_reg_n_101,mul_ln34_12_reg_1479_reg_n_102,mul_ln34_12_reg_1479_reg_n_103,mul_ln34_12_reg_1479_reg_n_104,mul_ln34_12_reg_1479_reg_n_105,mul_ln34_12_reg_1479_reg_n_106,mul_ln34_12_reg_1479_reg_n_107,mul_ln34_12_reg_1479_reg_n_108,mul_ln34_12_reg_1479_reg_n_109,mul_ln34_12_reg_1479_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_12_reg_1479_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_12_reg_1479_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_12_reg_1479_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_12_reg_1479_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_12_reg_1479_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_12_reg_1479_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_12_reg_1479_reg_i_15
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_12_reg_1479_reg_i_15_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_12_reg_1479_reg_i_16
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_12_reg_1479_reg_i_16_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_13_reg_1484_reg
       (.A({mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_16_n_5,mul_ln34_10_reg_1394_reg_i_17_n_5,mul_ln34_10_reg_1394_reg_i_18_n_5,mul_ln34_10_reg_1394_reg_i_19_n_5,mul_ln34_10_reg_1394_reg_i_20_n_5,mul_ln34_10_reg_1394_reg_i_21_n_5,mul_ln34_10_reg_1394_reg_i_22_n_5,mul_ln34_10_reg_1394_reg_i_23_n_5,mul_ln34_10_reg_1394_reg_i_24_n_5,mul_ln34_10_reg_1394_reg_i_25_n_5,mul_ln34_10_reg_1394_reg_i_26_n_5,mul_ln34_10_reg_1394_reg_i_27_n_5,mul_ln34_10_reg_1394_reg_i_28_n_5,mul_ln34_10_reg_1394_reg_i_29_n_5,mul_ln34_10_reg_1394_reg_i_30_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_13_reg_1484_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],network_mux_32_16_3_1_x_U77_n_6,grp_fu_614_p5[11:6],network_mux_32_16_3_1_x_U77_n_13,network_mux_32_16_3_1_x_U77_n_14,network_mux_32_16_3_1_x_U77_n_13,grp_fu_614_p5[2],network_mux_32_16_3_1_x_U77_n_16,grp_fu_614_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_13_reg_1484_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_13_reg_1484_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_13_reg_1484_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_10_reg_1394_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEB2(mul_ln34_9_reg_1384_reg_i_2_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_12_reg_1479_reg_i_1_n_5),
        .CEP(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_13_reg_1484_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_13_reg_1484_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_13_reg_1484_reg_P_UNCONNECTED[47:30],trunc_ln40_1_reg_1494,mul_ln34_13_reg_1484_reg_n_97,mul_ln34_13_reg_1484_reg_n_98,mul_ln34_13_reg_1484_reg_n_99,mul_ln34_13_reg_1484_reg_n_100,mul_ln34_13_reg_1484_reg_n_101,mul_ln34_13_reg_1484_reg_n_102,mul_ln34_13_reg_1484_reg_n_103,mul_ln34_13_reg_1484_reg_n_104,mul_ln34_13_reg_1484_reg_n_105,mul_ln34_13_reg_1484_reg_n_106,mul_ln34_13_reg_1484_reg_n_107,mul_ln34_13_reg_1484_reg_n_108,mul_ln34_13_reg_1484_reg_n_109,mul_ln34_13_reg_1484_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_13_reg_1484_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_13_reg_1484_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_13_reg_1484_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_13_reg_1484_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_14_reg_1499_reg
       (.A({mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_1_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_14_reg_1499_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_626_p5[15],grp_fu_626_p5[15],grp_fu_626_p5[15],grp_fu_626_p5[15],grp_fu_626_p5[15],network_mux_32_16_3_1_x_U77_n_20,grp_fu_626_p5[11:6],network_mux_32_16_3_1_x_U77_n_21,network_mux_32_16_3_1_x_U80_n_24,network_mux_32_16_3_1_x_U77_n_21,grp_fu_626_p5[2],network_mux_32_16_3_1_x_U80_n_25,grp_fu_626_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_14_reg_1499_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_14_reg_1499_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_14_reg_1499_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_9_reg_1384_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEB2(mul_ln34_9_reg_1384_reg_i_2_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\add_ln40_9_reg_1504[15]_i_1_n_5 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_14_reg_1499_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_14_reg_1499_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_14_reg_1499_reg_P_UNCONNECTED[47:30],trunc_ln40_2_fu_867_p4,mul_ln34_14_reg_1499_reg_n_97,mul_ln34_14_reg_1499_reg_n_98,mul_ln34_14_reg_1499_reg_n_99,mul_ln34_14_reg_1499_reg_n_100,mul_ln34_14_reg_1499_reg_n_101,mul_ln34_14_reg_1499_reg_n_102,mul_ln34_14_reg_1499_reg_n_103,mul_ln34_14_reg_1499_reg_n_104,mul_ln34_14_reg_1499_reg_n_105,mul_ln34_14_reg_1499_reg_n_106,mul_ln34_14_reg_1499_reg_n_107,mul_ln34_14_reg_1499_reg_n_108,mul_ln34_14_reg_1499_reg_n_109,mul_ln34_14_reg_1499_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_14_reg_1499_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_14_reg_1499_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_14_reg_1499_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_14_reg_1499_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_14_reg_1499_reg_i_1
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_14_reg_1499_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_14_reg_1499_reg_i_2
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_14_reg_1499_reg_i_2_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_15_reg_1434_reg
       (.A({mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_14_reg_1499_reg_i_2_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,mul_ln34_15_reg_1434_reg_i_1_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_15_reg_1434_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_639_p5[15],grp_fu_639_p5[15],grp_fu_639_p5[15],grp_fu_639_p5[15],grp_fu_639_p5[15],network_mux_32_16_3_1_x_U77_n_22,grp_fu_639_p5[11:6],network_mux_32_16_3_1_x_U77_n_23,network_mux_32_16_3_1_x_U79_n_13,network_mux_32_16_3_1_x_U77_n_23,grp_fu_639_p5[2],network_mux_32_16_3_1_x_U79_n_15,grp_fu_639_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_15_reg_1434_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_15_reg_1434_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_15_reg_1434_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_9_reg_1384_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_9_reg_1384_reg_i_3_n_5),
        .CEP(mul_ln34_11_reg_1449_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_15_reg_1434_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_15_reg_1434_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_15_reg_1434_reg_P_UNCONNECTED[47:30],trunc_ln40_3_reg_1454,mul_ln34_15_reg_1434_reg_n_97,mul_ln34_15_reg_1434_reg_n_98,mul_ln34_15_reg_1434_reg_n_99,mul_ln34_15_reg_1434_reg_n_100,mul_ln34_15_reg_1434_reg_n_101,mul_ln34_15_reg_1434_reg_n_102,mul_ln34_15_reg_1434_reg_n_103,mul_ln34_15_reg_1434_reg_n_104,mul_ln34_15_reg_1434_reg_n_105,mul_ln34_15_reg_1434_reg_n_106,mul_ln34_15_reg_1434_reg_n_107,mul_ln34_15_reg_1434_reg_n_108,mul_ln34_15_reg_1434_reg_n_109,mul_ln34_15_reg_1434_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_15_reg_1434_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_15_reg_1434_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_15_reg_1434_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_15_reg_1434_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_15_reg_1434_reg_i_1
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_15_reg_1434_reg_i_1_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_16_reg_1439_reg
       (.A({mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_16_n_5,mul_ln34_10_reg_1394_reg_i_17_n_5,mul_ln34_10_reg_1394_reg_i_18_n_5,mul_ln34_10_reg_1394_reg_i_19_n_5,mul_ln34_10_reg_1394_reg_i_20_n_5,mul_ln34_10_reg_1394_reg_i_21_n_5,mul_ln34_10_reg_1394_reg_i_22_n_5,mul_ln34_10_reg_1394_reg_i_23_n_5,mul_ln34_10_reg_1394_reg_i_24_n_5,mul_ln34_10_reg_1394_reg_i_25_n_5,mul_ln34_10_reg_1394_reg_i_26_n_5,mul_ln34_10_reg_1394_reg_i_27_n_5,mul_ln34_10_reg_1394_reg_i_28_n_5,mul_ln34_10_reg_1394_reg_i_29_n_5,mul_ln34_10_reg_1394_reg_i_30_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_16_reg_1439_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_647_p5[15],grp_fu_647_p5[15],grp_fu_647_p5[15],grp_fu_647_p5[15],grp_fu_647_p5[15],network_mux_32_16_3_1_x_U77_n_18,grp_fu_647_p5[11:6],network_mux_32_16_3_1_x_U77_n_19,network_mux_32_16_3_1_x_U80_n_20,network_mux_32_16_3_1_x_U77_n_19,grp_fu_647_p5[2],network_mux_32_16_3_1_x_U80_n_22,grp_fu_647_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_16_reg_1439_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_16_reg_1439_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_16_reg_1439_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_10_reg_1394_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_9_reg_1384_reg_i_3_n_5),
        .CEP(mul_ln34_11_reg_1449_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_16_reg_1439_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_16_reg_1439_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_16_reg_1439_reg_P_UNCONNECTED[47:30],trunc_ln40_4_reg_1459,mul_ln34_16_reg_1439_reg_n_97,mul_ln34_16_reg_1439_reg_n_98,mul_ln34_16_reg_1439_reg_n_99,mul_ln34_16_reg_1439_reg_n_100,mul_ln34_16_reg_1439_reg_n_101,mul_ln34_16_reg_1439_reg_n_102,mul_ln34_16_reg_1439_reg_n_103,mul_ln34_16_reg_1439_reg_n_104,mul_ln34_16_reg_1439_reg_n_105,mul_ln34_16_reg_1439_reg_n_106,mul_ln34_16_reg_1439_reg_n_107,mul_ln34_16_reg_1439_reg_n_108,mul_ln34_16_reg_1439_reg_n_109,mul_ln34_16_reg_1439_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_16_reg_1439_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_16_reg_1439_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_16_reg_1439_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_16_reg_1439_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_17_reg_1464_reg
       (.A({mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_15_n_5,mul_ln34_10_reg_1394_reg_i_16_n_5,mul_ln34_10_reg_1394_reg_i_17_n_5,mul_ln34_10_reg_1394_reg_i_18_n_5,mul_ln34_10_reg_1394_reg_i_19_n_5,mul_ln34_10_reg_1394_reg_i_20_n_5,mul_ln34_10_reg_1394_reg_i_21_n_5,mul_ln34_10_reg_1394_reg_i_22_n_5,mul_ln34_10_reg_1394_reg_i_23_n_5,mul_ln34_10_reg_1394_reg_i_24_n_5,mul_ln34_10_reg_1394_reg_i_25_n_5,mul_ln34_10_reg_1394_reg_i_26_n_5,mul_ln34_10_reg_1394_reg_i_27_n_5,mul_ln34_10_reg_1394_reg_i_28_n_5,mul_ln34_10_reg_1394_reg_i_29_n_5,mul_ln34_10_reg_1394_reg_i_30_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_17_reg_1464_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],network_mux_32_16_3_1_x_U77_n_6,grp_fu_614_p5[11:6],network_mux_32_16_3_1_x_U77_n_13,network_mux_32_16_3_1_x_U77_n_14,network_mux_32_16_3_1_x_U77_n_13,grp_fu_614_p5[2],network_mux_32_16_3_1_x_U77_n_16,grp_fu_614_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_17_reg_1464_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_17_reg_1464_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_17_reg_1464_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_10_reg_1394_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEB2(mul_ln34_9_reg_1384_reg_i_2_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln34_11_reg_1449_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_17_reg_1464_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_17_reg_1464_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_17_reg_1464_reg_P_UNCONNECTED[47:30],trunc_ln40_5_fu_812_p4,mul_ln34_17_reg_1464_reg_n_97,mul_ln34_17_reg_1464_reg_n_98,mul_ln34_17_reg_1464_reg_n_99,mul_ln34_17_reg_1464_reg_n_100,mul_ln34_17_reg_1464_reg_n_101,mul_ln34_17_reg_1464_reg_n_102,mul_ln34_17_reg_1464_reg_n_103,mul_ln34_17_reg_1464_reg_n_104,mul_ln34_17_reg_1464_reg_n_105,mul_ln34_17_reg_1464_reg_n_106,mul_ln34_17_reg_1464_reg_n_107,mul_ln34_17_reg_1464_reg_n_108,mul_ln34_17_reg_1464_reg_n_109,mul_ln34_17_reg_1464_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_17_reg_1464_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_17_reg_1464_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_17_reg_1464_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_17_reg_1464_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_18_reg_1075[0]_i_1 
       (.I0(out_d_reg_1028[0]),
        .I1(mul_ln5_reg_998[5]),
        .O(mul_ln34_18_fu_425_p2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln34_18_reg_1075[4]_i_2 
       (.I0(out_d_reg_1028[1]),
        .I1(mul_ln5_reg_998[5]),
        .I2(out_d_reg_1028[0]),
        .I3(mul_ln5_reg_998[7]),
        .O(\mul_ln34_18_reg_1075[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_18_reg_1075[4]_i_3 
       (.I0(out_d_reg_1028[3]),
        .I1(mul_ln5_reg_998[5]),
        .O(\mul_ln34_18_reg_1075[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_18_reg_1075[4]_i_4 
       (.I0(out_d_reg_1028[2]),
        .I1(mul_ln5_reg_998[5]),
        .O(\mul_ln34_18_reg_1075[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln34_18_reg_1075[4]_i_5 
       (.I0(out_d_reg_1028[1]),
        .I1(mul_ln5_reg_998[5]),
        .I2(out_d_reg_1028[0]),
        .I3(mul_ln5_reg_998[7]),
        .O(\mul_ln34_18_reg_1075[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \mul_ln34_18_reg_1075[4]_i_6 
       (.I0(out_d_reg_1028[3]),
        .I1(out_d_reg_1028[0]),
        .I2(mul_ln5_reg_998[5]),
        .O(\mul_ln34_18_reg_1075[4]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_18_reg_1075[4]_i_7 
       (.I0(out_d_reg_1028[2]),
        .I1(mul_ln5_reg_998[5]),
        .O(\mul_ln34_18_reg_1075[4]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_18_reg_1075[4]_i_8 
       (.I0(out_d_reg_1028[1]),
        .I1(mul_ln5_reg_998[5]),
        .O(\mul_ln34_18_reg_1075[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mul_ln34_18_reg_1075[6]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(out_d_reg_1028[1]),
        .I2(mul_ln5_reg_998[7]),
        .I3(out_d_reg_1028[0]),
        .O(\mul_ln34_18_reg_1075[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \mul_ln34_18_reg_1075[6]_i_3 
       (.I0(out_d_reg_1028[1]),
        .I1(mul_ln5_reg_998[5]),
        .I2(out_d_reg_1028[3]),
        .I3(mul_ln5_reg_998[7]),
        .I4(out_d_reg_1028[2]),
        .O(\mul_ln34_18_reg_1075[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \mul_ln34_18_reg_1075[6]_i_4 
       (.I0(out_d_reg_1028[0]),
        .I1(mul_ln5_reg_998[5]),
        .I2(out_d_reg_1028[2]),
        .I3(mul_ln5_reg_998[7]),
        .I4(out_d_reg_1028[1]),
        .O(\mul_ln34_18_reg_1075[6]_i_4_n_5 ));
  FDRE \mul_ln34_18_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(mul_ln34_18_fu_425_p2[0]),
        .Q(mul_ln34_18_reg_1075[0]),
        .R(1'b0));
  FDRE \mul_ln34_18_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(mul_ln34_18_fu_425_p2[1]),
        .Q(mul_ln34_18_reg_1075[1]),
        .R(1'b0));
  FDRE \mul_ln34_18_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(mul_ln34_18_fu_425_p2[2]),
        .Q(mul_ln34_18_reg_1075[2]),
        .R(1'b0));
  FDRE \mul_ln34_18_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(mul_ln34_18_fu_425_p2[3]),
        .Q(mul_ln34_18_reg_1075[3]),
        .R(1'b0));
  FDRE \mul_ln34_18_reg_1075_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(mul_ln34_18_fu_425_p2[4]),
        .Q(mul_ln34_18_reg_1075[4]),
        .R(1'b0));
  CARRY4 \mul_ln34_18_reg_1075_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln34_18_reg_1075_reg[4]_i_1_n_5 ,\mul_ln34_18_reg_1075_reg[4]_i_1_n_6 ,\mul_ln34_18_reg_1075_reg[4]_i_1_n_7 ,\mul_ln34_18_reg_1075_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln34_18_reg_1075[4]_i_2_n_5 ,\mul_ln34_18_reg_1075[4]_i_3_n_5 ,\mul_ln34_18_reg_1075[4]_i_4_n_5 ,1'b0}),
        .O(mul_ln34_18_fu_425_p2[4:1]),
        .S({\mul_ln34_18_reg_1075[4]_i_5_n_5 ,\mul_ln34_18_reg_1075[4]_i_6_n_5 ,\mul_ln34_18_reg_1075[4]_i_7_n_5 ,\mul_ln34_18_reg_1075[4]_i_8_n_5 }));
  FDRE \mul_ln34_18_reg_1075_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(mul_ln34_18_fu_425_p2[5]),
        .Q(mul_ln34_18_reg_1075[5]),
        .R(1'b0));
  FDRE \mul_ln34_18_reg_1075_reg[6] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(mul_ln34_18_fu_425_p2[6]),
        .Q(mul_ln34_18_reg_1075[6]),
        .R(1'b0));
  CARRY4 \mul_ln34_18_reg_1075_reg[6]_i_1 
       (.CI(\mul_ln34_18_reg_1075_reg[4]_i_1_n_5 ),
        .CO({\NLW_mul_ln34_18_reg_1075_reg[6]_i_1_CO_UNCONNECTED [3:1],\mul_ln34_18_reg_1075_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln34_18_reg_1075[6]_i_2_n_5 }),
        .O({\NLW_mul_ln34_18_reg_1075_reg[6]_i_1_O_UNCONNECTED [3:2],mul_ln34_18_fu_425_p2[6:5]}),
        .S({1'b0,1'b0,\mul_ln34_18_reg_1075[6]_i_3_n_5 ,\mul_ln34_18_reg_1075[6]_i_4_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_9_reg_1384_reg
       (.A({mul_ln34_9_reg_1384_reg_i_17_n_5,mul_ln34_9_reg_1384_reg_i_17_n_5,mul_ln34_9_reg_1384_reg_i_17_n_5,mul_ln34_9_reg_1384_reg_i_17_n_5,mul_ln34_9_reg_1384_reg_i_17_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,mul_ln34_9_reg_1384_reg_i_18_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_9_reg_1384_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],grp_fu_614_p5[15],network_mux_32_16_3_1_x_U77_n_6,grp_fu_614_p5[11:6],network_mux_32_16_3_1_x_U77_n_13,network_mux_32_16_3_1_x_U77_n_14,network_mux_32_16_3_1_x_U77_n_13,grp_fu_614_p5[2],network_mux_32_16_3_1_x_U77_n_16,grp_fu_614_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_9_reg_1384_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_9_reg_1384_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_9_reg_1384_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_9_reg_1384_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\add_ln34_19_reg_1363[10]_i_1_n_5 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_9_reg_1384_reg_i_2_n_5),
        .CEP(mul_ln34_9_reg_1384_reg_i_3_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_9_reg_1384_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_9_reg_1384_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_9_reg_1384_reg_P_UNCONNECTED[47:30],trunc_ln_reg_1409,mul_ln34_9_reg_1384_reg_n_97,mul_ln34_9_reg_1384_reg_n_98,mul_ln34_9_reg_1384_reg_n_99,mul_ln34_9_reg_1384_reg_n_100,mul_ln34_9_reg_1384_reg_n_101,mul_ln34_9_reg_1384_reg_n_102,mul_ln34_9_reg_1384_reg_n_103,mul_ln34_9_reg_1384_reg_n_104,mul_ln34_9_reg_1384_reg_n_105,mul_ln34_9_reg_1384_reg_n_106,mul_ln34_9_reg_1384_reg_n_107,mul_ln34_9_reg_1384_reg_n_108,mul_ln34_9_reg_1384_reg_n_109,mul_ln34_9_reg_1384_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_9_reg_1384_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_9_reg_1384_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_9_reg_1384_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_9_reg_1384_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFEEEEEFEEEEEE)) 
    mul_ln34_9_reg_1384_reg_i_1
       (.I0(reg_31213_out),
        .I1(reg_3122),
        .I2(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(mul_ln34_9_reg_1384_reg_i_2_n_5),
        .O(mul_ln34_9_reg_1384_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_17
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_9_reg_1384_reg_i_17_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_18
       (.I0(q0_t0[15]),
        .I1(q1_t0[15]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_9_reg_1384_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_19
       (.I0(q0_t0[14]),
        .I1(q1_t0[14]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_9_reg_1384_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .O(mul_ln34_9_reg_1384_reg_i_2_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_20
       (.I0(q0_t0[13]),
        .I1(q1_t0[13]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_21
       (.I0(q0_t0[12]),
        .I1(q1_t0[12]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_22
       (.I0(q0_t0[11]),
        .I1(q1_t0[11]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_23
       (.I0(q0_t0[10]),
        .I1(q1_t0[10]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_24
       (.I0(q0_t0[9]),
        .I1(q1_t0[9]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_25
       (.I0(q0_t0[8]),
        .I1(q1_t0[8]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_26
       (.I0(q0_t0[7]),
        .I1(q1_t0[7]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_27
       (.I0(q0_t0[6]),
        .I1(q1_t0[6]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_28
       (.I0(q0_t0[5]),
        .I1(q1_t0[5]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_29
       (.I0(q0_t0[4]),
        .I1(q1_t0[4]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[4]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_9_reg_1384_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_9_reg_1384_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_30
       (.I0(q0_t0[3]),
        .I1(q1_t0[3]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_31
       (.I0(q0_t0[2]),
        .I1(q1_t0[2]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_32
       (.I0(q0_t0[1]),
        .I1(q1_t0[1]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hCCAACCACCCCCCCCC)) 
    mul_ln34_9_reg_1384_reg_i_33
       (.I0(q0_t0[0]),
        .I1(q1_t0[0]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'h3200)) 
    mul_ln34_9_reg_1384_reg_i_34
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln21_reg_1024_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .O(reg_31213_out));
  LUT5 #(
    .INIT(32'hCACC0000)) 
    \mul_ln34_reg_1018[0]_i_1 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .I1(out_d_0_reg_266[0]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(mul_ln5_reg_998[5]),
        .O(mul_ln34_fu_378_p2[0]));
  LUT6 #(
    .INIT(64'h53FFAC00AC00AC00)) 
    \mul_ln34_reg_1018[4]_i_2 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(indvar_flatten39_reg_2540),
        .I3(mul_ln5_reg_998[5]),
        .I4(\zext_ln40_2_reg_1013[0]_i_1_n_5 ),
        .I5(mul_ln5_reg_998[7]),
        .O(\mul_ln34_reg_1018[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \mul_ln34_reg_1018[4]_i_3 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[3] ),
        .I1(out_d_0_reg_266[3]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(mul_ln5_reg_998[5]),
        .O(\mul_ln34_reg_1018[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \mul_ln34_reg_1018[4]_i_4 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[2] ),
        .I1(out_d_0_reg_266[2]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(mul_ln5_reg_998[5]),
        .O(\mul_ln34_reg_1018[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h53FFAC00AC00AC00)) 
    \mul_ln34_reg_1018[4]_i_5 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(indvar_flatten39_reg_2540),
        .I3(mul_ln5_reg_998[5]),
        .I4(\zext_ln40_2_reg_1013[0]_i_1_n_5 ),
        .I5(mul_ln5_reg_998[7]),
        .O(\mul_ln34_reg_1018[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A33CC00000000)) 
    \mul_ln34_reg_1018[4]_i_6 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[3] ),
        .I1(out_d_0_reg_266[3]),
        .I2(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .I3(out_d_0_reg_266[0]),
        .I4(indvar_flatten39_reg_2540),
        .I5(mul_ln5_reg_998[5]),
        .O(\mul_ln34_reg_1018[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \mul_ln34_reg_1018[4]_i_7 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[2] ),
        .I1(out_d_0_reg_266[2]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(mul_ln5_reg_998[5]),
        .O(\mul_ln34_reg_1018[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \mul_ln34_reg_1018[4]_i_8 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(mul_ln5_reg_998[5]),
        .O(\mul_ln34_reg_1018[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hA820000000000000)) 
    \mul_ln34_reg_1018[6]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(indvar_flatten39_reg_2540),
        .I2(out_d_0_reg_266[1]),
        .I3(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .I4(mul_ln5_reg_998[7]),
        .I5(\zext_ln40_2_reg_1013[0]_i_1_n_5 ),
        .O(\mul_ln34_reg_1018[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h780F0F0F)) 
    \mul_ln34_reg_1018[6]_i_3 
       (.I0(\zext_ln40_2_reg_1013[1]_i_1_n_5 ),
        .I1(mul_ln5_reg_998[5]),
        .I2(\mul_ln34_reg_1018[6]_i_5_n_5 ),
        .I3(mul_ln5_reg_998[7]),
        .I4(\zext_ln40_2_reg_1013[2]_i_1_n_5 ),
        .O(\mul_ln34_reg_1018[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \mul_ln34_reg_1018[6]_i_4 
       (.I0(\zext_ln40_2_reg_1013[0]_i_1_n_5 ),
        .I1(mul_ln5_reg_998[5]),
        .I2(\zext_ln40_2_reg_1013[2]_i_1_n_5 ),
        .I3(mul_ln5_reg_998[7]),
        .I4(\zext_ln40_2_reg_1013[1]_i_1_n_5 ),
        .O(\mul_ln34_reg_1018[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5555FF7F55D5FFFF)) 
    \mul_ln34_reg_1018[6]_i_5 
       (.I0(mul_ln5_reg_998[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I4(out_d_0_reg_266[3]),
        .I5(\select_ln28_9_reg_1064_reg_n_5_[3] ),
        .O(\mul_ln34_reg_1018[6]_i_5_n_5 ));
  FDRE \mul_ln34_reg_1018_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_378_p2[0]),
        .Q(mul_ln34_reg_1018[0]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1018_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_378_p2[1]),
        .Q(mul_ln34_reg_1018[1]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1018_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_378_p2[2]),
        .Q(mul_ln34_reg_1018[2]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1018_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_378_p2[3]),
        .Q(mul_ln34_reg_1018[3]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1018_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_378_p2[4]),
        .Q(mul_ln34_reg_1018[4]),
        .R(1'b0));
  CARRY4 \mul_ln34_reg_1018_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln34_reg_1018_reg[4]_i_1_n_5 ,\mul_ln34_reg_1018_reg[4]_i_1_n_6 ,\mul_ln34_reg_1018_reg[4]_i_1_n_7 ,\mul_ln34_reg_1018_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln34_reg_1018[4]_i_2_n_5 ,\mul_ln34_reg_1018[4]_i_3_n_5 ,\mul_ln34_reg_1018[4]_i_4_n_5 ,1'b0}),
        .O(mul_ln34_fu_378_p2[4:1]),
        .S({\mul_ln34_reg_1018[4]_i_5_n_5 ,\mul_ln34_reg_1018[4]_i_6_n_5 ,\mul_ln34_reg_1018[4]_i_7_n_5 ,\mul_ln34_reg_1018[4]_i_8_n_5 }));
  FDRE \mul_ln34_reg_1018_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_378_p2[5]),
        .Q(mul_ln34_reg_1018[5]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1018_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_378_p2[6]),
        .Q(mul_ln34_reg_1018[6]),
        .R(1'b0));
  CARRY4 \mul_ln34_reg_1018_reg[6]_i_1 
       (.CI(\mul_ln34_reg_1018_reg[4]_i_1_n_5 ),
        .CO({\NLW_mul_ln34_reg_1018_reg[6]_i_1_CO_UNCONNECTED [3:1],\mul_ln34_reg_1018_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln34_reg_1018[6]_i_2_n_5 }),
        .O({\NLW_mul_ln34_reg_1018_reg[6]_i_1_O_UNCONNECTED [3:2],mul_ln34_fu_378_p2[6:5]}),
        .S({1'b0,1'b0,\mul_ln34_reg_1018[6]_i_3_n_5 ,\mul_ln34_reg_1018[6]_i_4_n_5 }));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln40_2_reg_1129[3]_i_2 
       (.I0(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .I1(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .I2(mul_ln5_reg_998[5]),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .O(\mul_ln40_2_reg_1129[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9595956AC03F3FC0)) 
    \mul_ln40_2_reg_1129[3]_i_3 
       (.I0(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .I1(mul_ln5_reg_998[7]),
        .I2(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .I4(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .I5(mul_ln5_reg_998[5]),
        .O(\mul_ln40_2_reg_1129[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln40_2_reg_1129[3]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .I2(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .O(\mul_ln40_2_reg_1129[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln40_2_reg_1129[3]_i_5 
       (.I0(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .I1(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .I2(mul_ln5_reg_998[5]),
        .O(\mul_ln40_2_reg_1129[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_2_reg_1129[3]_i_6 
       (.I0(mul_ln5_reg_998[5]),
        .I1(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .O(\mul_ln40_2_reg_1129[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mul_ln40_2_reg_1129[6]_i_2 
       (.I0(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .I1(mul_ln5_reg_998[5]),
        .I2(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .I4(mul_ln5_reg_998[7]),
        .I5(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .O(\mul_ln40_2_reg_1129[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F78877887788778)) 
    \mul_ln40_2_reg_1129[6]_i_3 
       (.I0(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .I1(mul_ln5_reg_998[7]),
        .I2(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .I4(mul_ln5_reg_998[5]),
        .I5(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .O(\mul_ln40_2_reg_1129[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3840)) 
    \mul_ln40_2_reg_1129[6]_i_4 
       (.I0(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .I1(mul_ln5_reg_998[7]),
        .I2(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .O(\mul_ln40_2_reg_1129[6]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h69AA596A)) 
    \mul_ln40_2_reg_1129[6]_i_5 
       (.I0(\mul_ln40_2_reg_1129[6]_i_2_n_5 ),
        .I1(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .I2(mul_ln5_reg_998[7]),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .I4(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .O(\mul_ln40_2_reg_1129[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDFAF505F2FA0AFA0)) 
    \mul_ln40_2_reg_1129[6]_i_6 
       (.I0(mul_ln5_reg_998[7]),
        .I1(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .I2(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .I3(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .I4(mul_ln5_reg_998[5]),
        .I5(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .O(\mul_ln40_2_reg_1129[6]_i_6_n_5 ));
  FDRE \mul_ln40_2_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(mul_ln40_2_fu_472_p2[0]),
        .Q(\mul_ln40_2_reg_1129_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \mul_ln40_2_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(mul_ln40_2_fu_472_p2[1]),
        .Q(\mul_ln40_2_reg_1129_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \mul_ln40_2_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(mul_ln40_2_fu_472_p2[2]),
        .Q(\mul_ln40_2_reg_1129_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \mul_ln40_2_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(mul_ln40_2_fu_472_p2[3]),
        .Q(\mul_ln40_2_reg_1129_reg_n_5_[3] ),
        .R(1'b0));
  CARRY4 \mul_ln40_2_reg_1129_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_2_reg_1129_reg[3]_i_1_n_5 ,\mul_ln40_2_reg_1129_reg[3]_i_1_n_6 ,\mul_ln40_2_reg_1129_reg[3]_i_1_n_7 ,\mul_ln40_2_reg_1129_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_2_reg_1129[3]_i_2_n_5 ,\zext_ln40_4_reg_1070_reg_n_5_[0] ,\zext_ln40_4_reg_1070_reg_n_5_[0] ,1'b0}),
        .O(mul_ln40_2_fu_472_p2[3:0]),
        .S({\mul_ln40_2_reg_1129[3]_i_3_n_5 ,\mul_ln40_2_reg_1129[3]_i_4_n_5 ,\mul_ln40_2_reg_1129[3]_i_5_n_5 ,\mul_ln40_2_reg_1129[3]_i_6_n_5 }));
  FDRE \mul_ln40_2_reg_1129_reg[4] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(mul_ln40_2_fu_472_p2[4]),
        .Q(\mul_ln40_2_reg_1129_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \mul_ln40_2_reg_1129_reg[5] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(mul_ln40_2_fu_472_p2[5]),
        .Q(\mul_ln40_2_reg_1129_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \mul_ln40_2_reg_1129_reg[6] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(mul_ln40_2_fu_472_p2[6]),
        .Q(\mul_ln40_2_reg_1129_reg_n_5_[6] ),
        .R(1'b0));
  CARRY4 \mul_ln40_2_reg_1129_reg[6]_i_1 
       (.CI(\mul_ln40_2_reg_1129_reg[3]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_2_reg_1129_reg[6]_i_1_CO_UNCONNECTED [3:2],\mul_ln40_2_reg_1129_reg[6]_i_1_n_7 ,\mul_ln40_2_reg_1129_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln40_2_reg_1129[6]_i_2_n_5 ,\mul_ln40_2_reg_1129[6]_i_3_n_5 }),
        .O({\NLW_mul_ln40_2_reg_1129_reg[6]_i_1_O_UNCONNECTED [3],mul_ln40_2_fu_472_p2[6:4]}),
        .S({1'b0,\mul_ln40_2_reg_1129[6]_i_4_n_5 ,\mul_ln40_2_reg_1129[6]_i_5_n_5 ,\mul_ln40_2_reg_1129[6]_i_6_n_5 }));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln40_reg_1094[3]_i_2 
       (.I0(zext_ln40_2_reg_1013_reg[2]),
        .I1(zext_ln40_2_reg_1013_reg[3]),
        .I2(mul_ln5_reg_998[5]),
        .I3(zext_ln40_2_reg_1013_reg[1]),
        .O(\mul_ln40_reg_1094[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9595956AC03F3FC0)) 
    \mul_ln40_reg_1094[3]_i_3 
       (.I0(zext_ln40_2_reg_1013_reg[3]),
        .I1(mul_ln5_reg_998[7]),
        .I2(zext_ln40_2_reg_1013_reg[0]),
        .I3(zext_ln40_2_reg_1013_reg[1]),
        .I4(zext_ln40_2_reg_1013_reg[2]),
        .I5(mul_ln5_reg_998[5]),
        .O(\mul_ln40_reg_1094[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln40_reg_1094[3]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(zext_ln40_2_reg_1013_reg[2]),
        .I2(zext_ln40_2_reg_1013_reg[1]),
        .I3(zext_ln40_2_reg_1013_reg[0]),
        .O(\mul_ln40_reg_1094[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln40_reg_1094[3]_i_5 
       (.I0(zext_ln40_2_reg_1013_reg[0]),
        .I1(zext_ln40_2_reg_1013_reg[1]),
        .I2(mul_ln5_reg_998[5]),
        .O(\mul_ln40_reg_1094[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_reg_1094[3]_i_6 
       (.I0(mul_ln5_reg_998[5]),
        .I1(zext_ln40_2_reg_1013_reg[0]),
        .O(\mul_ln40_reg_1094[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mul_ln40_reg_1094[6]_i_2 
       (.I0(zext_ln40_2_reg_1013_reg[0]),
        .I1(mul_ln5_reg_998[5]),
        .I2(zext_ln40_2_reg_1013_reg[2]),
        .I3(zext_ln40_2_reg_1013_reg[3]),
        .I4(mul_ln5_reg_998[7]),
        .I5(zext_ln40_2_reg_1013_reg[1]),
        .O(\mul_ln40_reg_1094[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F78877887788778)) 
    \mul_ln40_reg_1094[6]_i_3 
       (.I0(zext_ln40_2_reg_1013_reg[1]),
        .I1(mul_ln5_reg_998[7]),
        .I2(zext_ln40_2_reg_1013_reg[3]),
        .I3(zext_ln40_2_reg_1013_reg[2]),
        .I4(mul_ln5_reg_998[5]),
        .I5(zext_ln40_2_reg_1013_reg[0]),
        .O(\mul_ln40_reg_1094[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3840)) 
    \mul_ln40_reg_1094[6]_i_4 
       (.I0(zext_ln40_2_reg_1013_reg[1]),
        .I1(mul_ln5_reg_998[7]),
        .I2(zext_ln40_2_reg_1013_reg[3]),
        .I3(zext_ln40_2_reg_1013_reg[2]),
        .O(\mul_ln40_reg_1094[6]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h69AA596A)) 
    \mul_ln40_reg_1094[6]_i_5 
       (.I0(\mul_ln40_reg_1094[6]_i_2_n_5 ),
        .I1(zext_ln40_2_reg_1013_reg[2]),
        .I2(mul_ln5_reg_998[7]),
        .I3(zext_ln40_2_reg_1013_reg[3]),
        .I4(zext_ln40_2_reg_1013_reg[1]),
        .O(\mul_ln40_reg_1094[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDFAF505F2FA0AFA0)) 
    \mul_ln40_reg_1094[6]_i_6 
       (.I0(mul_ln5_reg_998[7]),
        .I1(zext_ln40_2_reg_1013_reg[0]),
        .I2(zext_ln40_2_reg_1013_reg[1]),
        .I3(zext_ln40_2_reg_1013_reg[2]),
        .I4(mul_ln5_reg_998[5]),
        .I5(zext_ln40_2_reg_1013_reg[3]),
        .O(\mul_ln40_reg_1094[6]_i_6_n_5 ));
  FDRE \mul_ln40_reg_1094_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_439_p2[0]),
        .Q(mul_ln40_reg_1094[0]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1094_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_439_p2[1]),
        .Q(mul_ln40_reg_1094[1]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1094_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_439_p2[2]),
        .Q(mul_ln40_reg_1094[2]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1094_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_439_p2[3]),
        .Q(mul_ln40_reg_1094[3]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1094_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_reg_1094_reg[3]_i_1_n_5 ,\mul_ln40_reg_1094_reg[3]_i_1_n_6 ,\mul_ln40_reg_1094_reg[3]_i_1_n_7 ,\mul_ln40_reg_1094_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_reg_1094[3]_i_2_n_5 ,zext_ln40_2_reg_1013_reg[0],zext_ln40_2_reg_1013_reg[0],1'b0}),
        .O(mul_ln40_fu_439_p2[3:0]),
        .S({\mul_ln40_reg_1094[3]_i_3_n_5 ,\mul_ln40_reg_1094[3]_i_4_n_5 ,\mul_ln40_reg_1094[3]_i_5_n_5 ,\mul_ln40_reg_1094[3]_i_6_n_5 }));
  FDRE \mul_ln40_reg_1094_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_439_p2[4]),
        .Q(mul_ln40_reg_1094[4]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1094_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_439_p2[5]),
        .Q(mul_ln40_reg_1094[5]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1094_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_439_p2[6]),
        .Q(mul_ln40_reg_1094[6]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1094_reg[6]_i_1 
       (.CI(\mul_ln40_reg_1094_reg[3]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_reg_1094_reg[6]_i_1_CO_UNCONNECTED [3:2],\mul_ln40_reg_1094_reg[6]_i_1_n_7 ,\mul_ln40_reg_1094_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln40_reg_1094[6]_i_2_n_5 ,\mul_ln40_reg_1094[6]_i_3_n_5 }),
        .O({\NLW_mul_ln40_reg_1094_reg[6]_i_1_O_UNCONNECTED [3],mul_ln40_fu_439_p2[6:4]}),
        .S({1'b0,\mul_ln40_reg_1094[6]_i_4_n_5 ,\mul_ln40_reg_1094[6]_i_5_n_5 ,\mul_ln40_reg_1094[6]_i_6_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln5_reg_998[5]_i_1 
       (.I0(Q[7]),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(mul_ln5_reg_998[5]),
        .O(\mul_ln5_reg_998[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln5_reg_998[7]_i_1 
       (.I0(Q[7]),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(mul_ln5_reg_998[7]),
        .O(\mul_ln5_reg_998[7]_i_1_n_5 ));
  FDRE \mul_ln5_reg_998_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln5_reg_998[5]_i_1_n_5 ),
        .Q(mul_ln5_reg_998[5]),
        .R(1'b0));
  FDRE \mul_ln5_reg_998_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln5_reg_998[7]_i_1_n_5 ),
        .Q(mul_ln5_reg_998[7]),
        .R(1'b0));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x_18 network_mux_32_16_3_1_x_U77
       (.B({grp_fu_614_p5[15],network_mux_32_16_3_1_x_U77_n_6,grp_fu_614_p5[11:6],network_mux_32_16_3_1_x_U77_n_13,network_mux_32_16_3_1_x_U77_n_14,grp_fu_614_p5[2],network_mux_32_16_3_1_x_U77_n_16,grp_fu_614_p5[0]}),
        .Q({p_0_in,\trunc_ln28_reg_1081_pp0_iter1_reg_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .kernel1_load_reg_1244(kernel1_load_reg_1244),
        .kernel_load_reg_1236(kernel_load_reg_1236),
        .mul_ln34_10_reg_1394_reg(network_mux_32_16_3_1_x_U78_n_5),
        .mul_ln34_11_reg_1449_reg(network_mux_32_16_3_1_x_U79_n_5),
        .mul_ln34_12_reg_1479_reg(network_mux_32_16_3_1_x_U80_n_5),
        .\mux_1_0_reg_reg[12]_0 ({network_mux_32_16_3_1_x_U77_n_18,network_mux_32_16_3_1_x_U77_n_19}),
        .\mux_1_0_reg_reg[12]_1 ({network_mux_32_16_3_1_x_U77_n_20,network_mux_32_16_3_1_x_U77_n_21}),
        .\mux_1_0_reg_reg[12]_2 ({network_mux_32_16_3_1_x_U77_n_22,network_mux_32_16_3_1_x_U77_n_23}),
        .\mux_1_1_reg_reg[11]_0 (mux_1_1_reg));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x_19 network_mux_32_16_3_1_x_U78
       (.B({grp_fu_626_p5[15],grp_fu_626_p5[11:6],grp_fu_626_p5[2],grp_fu_626_p5[0]}),
        .add_ln28_reg_1197(add_ln28_reg_1197),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mul_ln34_14_reg_1499_reg(mux_1_1_reg),
        .mul_ln34_14_reg_1499_reg_0(network_mux_32_16_3_1_x_U80_n_6),
        .mul_ln34_14_reg_1499_reg_1(network_mux_32_16_3_1_x_U80_n_12),
        .mul_ln34_14_reg_1499_reg_2(network_mux_32_16_3_1_x_U80_n_7),
        .mul_ln34_14_reg_1499_reg_3(network_mux_32_16_3_1_x_U80_n_8),
        .mul_ln34_14_reg_1499_reg_4(network_mux_32_16_3_1_x_U80_n_9),
        .mul_ln34_14_reg_1499_reg_5(network_mux_32_16_3_1_x_U80_n_10),
        .mul_ln34_14_reg_1499_reg_6(network_mux_32_16_3_1_x_U80_n_11),
        .\sel1_reg[1]_0 (network_mux_32_16_3_1_x_U78_n_5));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x_20 network_mux_32_16_3_1_x_U79
       (.B({grp_fu_639_p5[15],grp_fu_639_p5[11:6],network_mux_32_16_3_1_x_U79_n_13,grp_fu_639_p5[2],network_mux_32_16_3_1_x_U79_n_15,grp_fu_639_p5[0]}),
        .Q(xor_ln28_reg_1202),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .kernel1_load_reg_1244(kernel1_load_reg_1244),
        .kernel_load_reg_1236(kernel_load_reg_1236),
        .mul_ln34_15_reg_1434_reg(mux_1_1_reg),
        .\sel1_reg[1]_0 (network_mux_32_16_3_1_x_U79_n_5));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x_21 network_mux_32_16_3_1_x_U80
       (.B({grp_fu_647_p5[15],grp_fu_647_p5[11:6],network_mux_32_16_3_1_x_U80_n_20,grp_fu_647_p5[2],network_mux_32_16_3_1_x_U80_n_22,grp_fu_647_p5[0]}),
        .add_ln28_6_reg_1207(add_ln28_6_reg_1207),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .kernel1_load_reg_1244(kernel1_load_reg_1244),
        .kernel_load_reg_1236(kernel_load_reg_1236),
        .mul_ln34_10_reg_1394_reg(network_mux_32_16_3_1_x_U78_n_5),
        .mul_ln34_16_reg_1439_reg(mux_1_1_reg),
        .\mux_1_0_reg_reg[0]_0 (network_mux_32_16_3_1_x_U80_n_6),
        .\mux_1_0_reg_reg[11]_0 (network_mux_32_16_3_1_x_U80_n_11),
        .\mux_1_0_reg_reg[15]_0 (network_mux_32_16_3_1_x_U80_n_12),
        .\mux_1_0_reg_reg[4]_0 ({network_mux_32_16_3_1_x_U80_n_24,network_mux_32_16_3_1_x_U80_n_25}),
        .\mux_1_0_reg_reg[6]_0 (network_mux_32_16_3_1_x_U80_n_7),
        .\mux_1_0_reg_reg[7]_0 (network_mux_32_16_3_1_x_U80_n_8),
        .\mux_1_0_reg_reg[8]_0 (network_mux_32_16_3_1_x_U80_n_9),
        .\mux_1_0_reg_reg[9]_0 (network_mux_32_16_3_1_x_U80_n_10),
        .\sel1_reg[1]_0 (network_mux_32_16_3_1_x_U80_n_5));
  FDRE \out_d_0_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .Q(out_d_0_reg_266[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .Q(out_d_0_reg_266[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_9_reg_1064_reg_n_5_[2] ),
        .Q(out_d_0_reg_266[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_9_reg_1064_reg_n_5_[3] ),
        .Q(out_d_0_reg_266[3]),
        .R(indvar_flatten39_reg_254));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0D2F)) 
    \out_d_reg_1028[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I2(out_d_0_reg_266[0]),
        .I3(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \out_d_reg_1028[1]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(out_d_0_reg_266[1]),
        .I4(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .O(B[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \out_d_reg_1028[2]_i_1 
       (.I0(\zext_ln40_2_reg_1013[0]_i_1_n_5 ),
        .I1(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .I2(out_d_0_reg_266[1]),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_d_0_reg_266[2]),
        .I5(\select_ln28_9_reg_1064_reg_n_5_[2] ),
        .O(B[2]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \out_d_reg_1028[3]_i_1 
       (.I0(\out_d_reg_1028[3]_i_2_n_5 ),
        .I1(\select_ln28_9_reg_1064_reg_n_5_[2] ),
        .I2(out_d_0_reg_266[2]),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_d_0_reg_266[3]),
        .I5(\select_ln28_9_reg_1064_reg_n_5_[3] ),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \out_d_reg_1028[3]_i_2 
       (.I0(out_d_0_reg_266[1]),
        .I1(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(out_d_0_reg_266[0]),
        .I4(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .O(\out_d_reg_1028[3]_i_2_n_5 ));
  FDRE \out_d_reg_1028_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(B[0]),
        .Q(out_d_reg_1028[0]),
        .R(1'b0));
  FDRE \out_d_reg_1028_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(B[1]),
        .Q(out_d_reg_1028[1]),
        .R(1'b0));
  FDRE \out_d_reg_1028_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(B[2]),
        .Q(out_d_reg_1028[2]),
        .R(1'b0));
  FDRE \out_d_reg_1028_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_2_reg_10470),
        .D(B[3]),
        .Q(out_d_reg_1028[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1152[0]),
        .Q(\out_h_0_reg_289_reg_n_5_[0] ),
        .R(out_h_0_reg_289));
  FDRE \out_h_0_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1152[1]),
        .Q(\out_h_0_reg_289_reg_n_5_[1] ),
        .R(out_h_0_reg_289));
  FDRE \out_h_0_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1152[2]),
        .Q(\out_h_0_reg_289_reg_n_5_[2] ),
        .R(out_h_0_reg_289));
  FDRE \out_h_0_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1152[3]),
        .Q(\out_h_0_reg_289_reg_n_5_[3] ),
        .R(out_h_0_reg_289));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_1108[0]_i_1 
       (.I0(\select_ln28_reg_1058_reg_n_5_[0] ),
        .O(out_h_fu_448_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_1108[1]_i_1 
       (.I0(\select_ln28_reg_1058_reg_n_5_[0] ),
        .I1(\select_ln28_reg_1058_reg_n_5_[1] ),
        .O(out_h_fu_448_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_1108[2]_i_1 
       (.I0(\select_ln28_reg_1058_reg_n_5_[0] ),
        .I1(\select_ln28_reg_1058_reg_n_5_[1] ),
        .I2(\select_ln28_reg_1058_reg_n_5_[2] ),
        .O(out_h_fu_448_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_1108[3]_i_1 
       (.I0(\select_ln28_reg_1058_reg_n_5_[1] ),
        .I1(\select_ln28_reg_1058_reg_n_5_[0] ),
        .I2(\select_ln28_reg_1058_reg_n_5_[2] ),
        .I3(\select_ln28_reg_1058_reg_n_5_[3] ),
        .O(out_h_fu_448_p2[3]));
  FDRE \out_h_reg_1108_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln28_14_reg_1100[0]_i_1_n_5 ),
        .D(out_h_fu_448_p2[0]),
        .Q(out_h_reg_1108[0]),
        .R(1'b0));
  FDRE \out_h_reg_1108_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln28_14_reg_1100[0]_i_1_n_5 ),
        .D(out_h_fu_448_p2[1]),
        .Q(out_h_reg_1108[1]),
        .R(1'b0));
  FDRE \out_h_reg_1108_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln28_14_reg_1100[0]_i_1_n_5 ),
        .D(out_h_fu_448_p2[2]),
        .Q(out_h_reg_1108[2]),
        .R(1'b0));
  FDRE \out_h_reg_1108_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln28_14_reg_1100[0]_i_1_n_5 ),
        .D(out_h_fu_448_p2[3]),
        .Q(out_h_reg_1108[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1135[3]_i_1 
       (.I0(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(select_ln28_14_reg_1100),
        .I3(icmp_ln22_reg_1034),
        .O(out_w_0_mid2_reg_1135));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_mid2_reg_1135[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .O(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ));
  FDRE \out_w_0_mid2_reg_1135_reg[0] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_w_0_reg_300[0]),
        .Q(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1135));
  FDRE \out_w_0_mid2_reg_1135_reg[1] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_w_0_reg_300[1]),
        .Q(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1135));
  FDRE \out_w_0_mid2_reg_1135_reg[2] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_w_0_reg_300[2]),
        .Q(\out_w_0_mid2_reg_1135_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1135));
  FDRE \out_w_0_mid2_reg_1135_reg[3] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_w_0_reg_300[3]),
        .Q(\out_w_0_mid2_reg_1135_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1135));
  LUT5 #(
    .INIT(32'h88880888)) 
    \out_w_0_reg_300[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .O(out_h_0_reg_289));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_0_reg_300[3]_i_2 
       (.I0(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(out_h_0_reg_2890));
  FDRE \out_w_0_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1191[0]),
        .Q(out_w_0_reg_300[0]),
        .R(out_h_0_reg_289));
  FDRE \out_w_0_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1191[1]),
        .Q(out_w_0_reg_300[1]),
        .R(out_h_0_reg_289));
  FDRE \out_w_0_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1191[2]),
        .Q(out_w_0_reg_300[2]),
        .R(out_h_0_reg_289));
  FDRE \out_w_0_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1191[3]),
        .Q(out_w_0_reg_300[3]),
        .R(out_h_0_reg_289));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1191[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .O(\out_w_reg_1191[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1191[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .O(\out_w_reg_1191[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_1191[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1135_reg_n_5_[2] ),
        .O(\out_w_reg_1191[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_1191[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1135_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1135_reg_n_5_[3] ),
        .O(\out_w_reg_1191[3]_i_1_n_5 ));
  FDRE \out_w_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1191[0]_i_1_n_5 ),
        .Q(out_w_reg_1191[0]),
        .R(1'b0));
  FDRE \out_w_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1191[1]_i_1_n_5 ),
        .Q(out_w_reg_1191[1]),
        .R(1'b0));
  FDRE \out_w_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1191[2]_i_1_n_5 ),
        .Q(out_w_reg_1191[2]),
        .R(1'b0));
  FDRE \out_w_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1191[3]_i_1_n_5 ),
        .Q(out_w_reg_1191[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_101
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(grp_depthwise_conv2d_fix_1_fu_479_output_r_ce0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    ram_reg_0_i_135
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_135_n_5));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    ram_reg_0_i_136
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_155
       (.I0(ram_reg_0_i_257_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[9]),
        .I5(add_ln34_19_reg_1363[9]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[9]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_160
       (.I0(ram_reg_0_i_262_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[8]),
        .I5(add_ln34_19_reg_1363[8]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[8]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_165
       (.I0(ram_reg_0_i_267_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[7]),
        .I5(add_ln34_19_reg_1363[7]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_0_i_81__0_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_0),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_170
       (.I0(ram_reg_0_i_272_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[6]),
        .I5(add_ln34_19_reg_1363[6]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[6]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_175
       (.I0(ram_reg_0_i_277_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[5]),
        .I5(add_ln34_19_reg_1363[5]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_0_i_84_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_0_0),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_180
       (.I0(ram_reg_0_i_282_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[4]),
        .I5(add_ln34_19_reg_1363[4]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[4]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_185
       (.I0(ram_reg_0_i_287_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[3]),
        .I5(add_ln34_19_reg_1363[3]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[3]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_190
       (.I0(ram_reg_0_i_292_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[2]),
        .I5(add_ln34_19_reg_1363[2]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[2]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_195
       (.I0(ram_reg_0_i_297_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[1]),
        .I5(add_ln34_19_reg_1363[1]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[1]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_200
       (.I0(ram_reg_0_i_302_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[0]),
        .I5(add_ln34_19_reg_1363[0]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_208
       (.I0(add_ln34_18_reg_1358[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_305_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[10]));
  LUT6 #(
    .INIT(64'hFAEAFA2A0AEA0A2A)) 
    ram_reg_0_i_251
       (.I0(ram_reg_0_i_329_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(add_ln34_17_reg_1348[10]),
        .I5(add_ln34_19_reg_1363[10]),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[10]));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_257
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[9]),
        .I2(add_ln34_14_reg_1266[9]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[9]),
        .O(ram_reg_0_i_257_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_262
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[8]),
        .I2(add_ln34_14_reg_1266[8]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[8]),
        .O(ram_reg_0_i_262_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_267
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[7]),
        .I2(add_ln34_14_reg_1266[7]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[7]),
        .O(ram_reg_0_i_267_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_272
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[6]),
        .I2(add_ln34_14_reg_1266[6]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[6]),
        .O(ram_reg_0_i_272_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_277
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[5]),
        .I2(add_ln34_14_reg_1266[5]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[5]),
        .O(ram_reg_0_i_277_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_282
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[4]),
        .I2(add_ln34_14_reg_1266[4]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[4]),
        .O(ram_reg_0_i_282_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_287
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[3]),
        .I2(add_ln34_14_reg_1266[3]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[3]),
        .O(ram_reg_0_i_287_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_292
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[2]),
        .I2(add_ln34_14_reg_1266[2]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[2]),
        .O(ram_reg_0_i_292_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_297
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[1]),
        .I2(add_ln34_14_reg_1266[1]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[1]),
        .O(ram_reg_0_i_297_n_5));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_302
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[0]),
        .I2(add_ln34_14_reg_1266[0]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[0]),
        .O(ram_reg_0_i_302_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_305
       (.I0(add_ln34_16_reg_1308[10]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[10]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[10]),
        .O(ram_reg_0_i_305_n_5));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_306
       (.I0(add_ln34_18_reg_1358[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_333_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_308
       (.I0(add_ln34_18_reg_1358[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_334_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_310
       (.I0(add_ln34_18_reg_1358[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_335_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_312
       (.I0(add_ln34_18_reg_1358[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_336_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_314
       (.I0(add_ln34_18_reg_1358[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_337_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_316
       (.I0(add_ln34_18_reg_1358[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_338_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_318
       (.I0(add_ln34_18_reg_1358[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_339_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_320
       (.I0(add_ln34_18_reg_1358[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_340_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_322
       (.I0(add_ln34_18_reg_1358[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_341_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_324
       (.I0(add_ln34_18_reg_1358[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ram_reg_0_i_342_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFF00FF00)) 
    ram_reg_0_i_327
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(p_8_in),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    ram_reg_0_i_329
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(add_ln34_21_reg_1298[10]),
        .I2(add_ln34_14_reg_1266[10]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln34_22_reg_1323[10]),
        .O(ram_reg_0_i_329_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_333
       (.I0(add_ln34_16_reg_1308[9]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[9]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[9]),
        .O(ram_reg_0_i_333_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_334
       (.I0(add_ln34_16_reg_1308[8]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[8]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[8]),
        .O(ram_reg_0_i_334_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_335
       (.I0(add_ln34_16_reg_1308[7]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[7]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[7]),
        .O(ram_reg_0_i_335_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_336
       (.I0(add_ln34_16_reg_1308[6]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[6]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[6]),
        .O(ram_reg_0_i_336_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_337
       (.I0(add_ln34_16_reg_1308[5]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[5]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[5]),
        .O(ram_reg_0_i_337_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_338
       (.I0(add_ln34_16_reg_1308[4]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[4]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[4]),
        .O(ram_reg_0_i_338_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_339
       (.I0(add_ln34_16_reg_1308[3]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[3]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[3]),
        .O(ram_reg_0_i_339_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_340
       (.I0(add_ln34_16_reg_1308[2]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[2]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[2]),
        .O(ram_reg_0_i_340_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_341
       (.I0(add_ln34_16_reg_1308[1]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[1]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[1]),
        .O(ram_reg_0_i_341_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_342
       (.I0(add_ln34_16_reg_1308[0]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln34_20_reg_1293[0]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1231[0]),
        .O(ram_reg_0_i_342_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFE0E0E0E0E0)) 
    ram_reg_0_i_39
       (.I0(ram_reg_0_i_135_n_5),
        .I1(p_8_in),
        .I2(MemBank_B_address013_out),
        .I3(Q[9]),
        .I4(Q[2]),
        .I5(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1),
        .O(\ap_CS_fsm_reg[38] ));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_0_i_81__0
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[1]),
        .I3(ram_reg_7_0[1]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[1]),
        .O(ram_reg_0_i_81__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_0_i_84
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[0]),
        .I3(ram_reg_7_0[0]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[0]),
        .O(ram_reg_0_i_84_n_5));
  LUT6 #(
    .INIT(64'h0300000022222222)) 
    ram_reg_0_i_86
       (.I0(data4),
        .I1(Q[1]),
        .I2(icmp_ln21_reg_1024_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(MemBank_B_address013_out),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_92__0
       (.I0(MemBank_B_address013_out),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_output_r_ce0),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I3(MemBank_B_ce01),
        .I4(Q[1]),
        .I5(grp_depthwise_conv2d_fix_fu_509_output_r_ce0),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_1_i_1__0
       (.I0(ram_reg_1_i_3_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_1),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_1_i_2__0
       (.I0(ram_reg_1_i_5_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_1_0),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_1_i_3
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[3]),
        .I3(ram_reg_7_0[3]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[3]),
        .O(ram_reg_1_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_1_i_5
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[2]),
        .I3(ram_reg_7_0[2]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[2]),
        .O(ram_reg_1_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_2_i_1__0
       (.I0(ram_reg_2_i_4_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_2_i_2__0
       (.I0(ram_reg_2_i_6_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_2_0),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_2_i_4
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[5]),
        .I3(ram_reg_7_0[5]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[5]),
        .O(ram_reg_2_i_4_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_2_i_6
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[4]),
        .I3(ram_reg_7_0[4]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[4]),
        .O(ram_reg_2_i_6_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_3_i_1__0
       (.I0(ram_reg_3_i_3_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_3),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_3_i_2__0
       (.I0(ram_reg_3_i_5_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_3_0),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_3_i_3
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[7]),
        .I3(ram_reg_7_0[7]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[7]),
        .O(ram_reg_3_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_3_i_5
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[6]),
        .I3(ram_reg_7_0[6]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[6]),
        .O(ram_reg_3_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_4_i_1__0
       (.I0(ram_reg_4_i_3_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_4),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_4_i_2__0
       (.I0(ram_reg_4_i_5_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_4_0),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_4_i_3
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[9]),
        .I3(ram_reg_7_0[9]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[9]),
        .O(ram_reg_4_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_4_i_5
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[8]),
        .I3(ram_reg_7_0[8]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[8]),
        .O(ram_reg_4_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_5_i_1__0
       (.I0(ram_reg_5_i_4_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_5),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_5_i_2__0
       (.I0(ram_reg_5_i_6_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_5_0),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_5_i_4
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[11]),
        .I3(ram_reg_7_0[11]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[11]),
        .O(ram_reg_5_i_4_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_5_i_6
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[10]),
        .I3(ram_reg_7_0[10]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[10]),
        .O(ram_reg_5_i_6_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_6_i_1__0
       (.I0(ram_reg_6_i_3_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_6),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_6_i_2__0
       (.I0(ram_reg_6_i_5_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_6_0),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_6_i_3
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[13]),
        .I3(ram_reg_7_0[13]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[13]),
        .O(ram_reg_6_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_6_i_5
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[12]),
        .I3(ram_reg_7_0[12]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[12]),
        .O(ram_reg_6_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_7_i_1
       (.I0(ram_reg_7_i_4_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_7),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    ram_reg_7_i_2__0
       (.I0(ram_reg_7_i_6_n_5),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[0]),
        .I5(ram_reg_7_2),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_7_i_4
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[15]),
        .I3(ram_reg_7_0[15]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[15]),
        .O(ram_reg_7_i_4_n_5));
  LUT6 #(
    .INIT(64'hFFFFF1E00000F1E0)) 
    ram_reg_7_i_6
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0[14]),
        .I3(ram_reg_7_0[14]),
        .I4(Q[1]),
        .I5(ram_reg_7_1[14]),
        .O(ram_reg_7_i_6_n_5));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln22_2_reg_1169[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(icmp_ln22_reg_1034),
        .O(select_ln22_2_reg_1169));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln22_2_reg_1169[7]_i_2 
       (.I0(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .O(select_ln22_2_reg_11690));
  FDSE \select_ln22_2_reg_1169_reg[0] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[0]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[0] ),
        .S(select_ln22_2_reg_1169));
  FDRE \select_ln22_2_reg_1169_reg[1] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[1]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[1] ),
        .R(select_ln22_2_reg_1169));
  FDRE \select_ln22_2_reg_1169_reg[2] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[2]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[2] ),
        .R(select_ln22_2_reg_1169));
  FDRE \select_ln22_2_reg_1169_reg[3] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[3]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[3] ),
        .R(select_ln22_2_reg_1169));
  FDRE \select_ln22_2_reg_1169_reg[4] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[4]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[4] ),
        .R(select_ln22_2_reg_1169));
  FDRE \select_ln22_2_reg_1169_reg[5] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[5]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[5] ),
        .R(select_ln22_2_reg_1169));
  FDRE \select_ln22_2_reg_1169_reg[6] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[6]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[6] ),
        .R(select_ln22_2_reg_1169));
  FDRE \select_ln22_2_reg_1169_reg[7] 
       (.C(ap_clk),
        .CE(select_ln22_2_reg_11690),
        .D(add_ln22_2_reg_1047[7]),
        .Q(\select_ln22_2_reg_1169_reg_n_5_[7] ),
        .R(select_ln22_2_reg_1169));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln22_reg_1152[0]_i_1 
       (.I0(out_h_reg_1108[0]),
        .I1(\select_ln28_reg_1058_reg_n_5_[0] ),
        .I2(select_ln28_14_reg_1100),
        .O(select_ln22_fu_497_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln22_reg_1152[1]_i_1 
       (.I0(out_h_reg_1108[1]),
        .I1(\select_ln28_reg_1058_reg_n_5_[1] ),
        .I2(select_ln28_14_reg_1100),
        .O(select_ln22_fu_497_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln22_reg_1152[2]_i_1 
       (.I0(out_h_reg_1108[2]),
        .I1(\select_ln28_reg_1058_reg_n_5_[2] ),
        .I2(select_ln28_14_reg_1100),
        .O(select_ln22_fu_497_p3[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln22_reg_1152[3]_i_1 
       (.I0(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(select_ln22_reg_11520));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln22_reg_1152[3]_i_2 
       (.I0(out_h_reg_1108[3]),
        .I1(\select_ln28_reg_1058_reg_n_5_[3] ),
        .I2(select_ln28_14_reg_1100),
        .O(select_ln22_fu_497_p3[3]));
  FDRE \select_ln22_reg_1152_reg[0] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11520),
        .D(select_ln22_fu_497_p3[0]),
        .Q(select_ln22_reg_1152[0]),
        .R(1'b0));
  FDRE \select_ln22_reg_1152_reg[1] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11520),
        .D(select_ln22_fu_497_p3[1]),
        .Q(select_ln22_reg_1152[1]),
        .R(1'b0));
  FDRE \select_ln22_reg_1152_reg[2] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11520),
        .D(select_ln22_fu_497_p3[2]),
        .Q(select_ln22_reg_1152[2]),
        .R(1'b0));
  FDRE \select_ln22_reg_1152_reg[3] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11520),
        .D(select_ln22_fu_497_p3[3]),
        .Q(select_ln22_reg_1152[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_14_reg_1100[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .O(\select_ln28_14_reg_1100[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_14_reg_1100[0]_i_2 
       (.I0(icmp_ln23_2_reg_1089),
        .I1(icmp_ln22_reg_1034),
        .O(\select_ln28_14_reg_1100[0]_i_2_n_5 ));
  FDRE \select_ln28_14_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln28_14_reg_1100[0]_i_1_n_5 ),
        .D(\select_ln28_14_reg_1100[0]_i_2_n_5 ),
        .Q(select_ln28_14_reg_1100),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_9_reg_1064[0]_i_1 
       (.I0(out_d_reg_1028[0]),
        .I1(icmp_ln22_reg_1034),
        .I2(out_d_0_reg_266[0]),
        .O(\select_ln28_9_reg_1064[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_9_reg_1064[1]_i_1 
       (.I0(out_d_reg_1028[1]),
        .I1(icmp_ln22_reg_1034),
        .I2(out_d_0_reg_266[1]),
        .O(\select_ln28_9_reg_1064[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_9_reg_1064[2]_i_1 
       (.I0(out_d_reg_1028[2]),
        .I1(icmp_ln22_reg_1034),
        .I2(out_d_0_reg_266[2]),
        .O(\select_ln28_9_reg_1064[2]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln28_9_reg_1064[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(select_ln28_9_reg_10640));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_9_reg_1064[3]_i_2 
       (.I0(out_d_reg_1028[3]),
        .I1(icmp_ln22_reg_1034),
        .I2(out_d_0_reg_266[3]),
        .O(\select_ln28_9_reg_1064[3]_i_2_n_5 ));
  FDRE \select_ln28_9_reg_1064_reg[0] 
       (.C(ap_clk),
        .CE(select_ln28_9_reg_10640),
        .D(\select_ln28_9_reg_1064[0]_i_1_n_5 ),
        .Q(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln28_9_reg_1064_reg[1] 
       (.C(ap_clk),
        .CE(select_ln28_9_reg_10640),
        .D(\select_ln28_9_reg_1064[1]_i_1_n_5 ),
        .Q(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln28_9_reg_1064_reg[2] 
       (.C(ap_clk),
        .CE(select_ln28_9_reg_10640),
        .D(\select_ln28_9_reg_1064[2]_i_1_n_5 ),
        .Q(\select_ln28_9_reg_1064_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln28_9_reg_1064_reg[3] 
       (.C(ap_clk),
        .CE(select_ln28_9_reg_10640),
        .D(\select_ln28_9_reg_1064[3]_i_2_n_5 ),
        .Q(\select_ln28_9_reg_1064_reg_n_5_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln28_reg_1058[0]_i_1 
       (.I0(select_ln22_reg_1152[0]),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[0] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln28_reg_1058[1]_i_1 
       (.I0(select_ln22_reg_1152[1]),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[1] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln28_reg_1058[2]_i_1 
       (.I0(select_ln22_reg_1152[2]),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[2] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln28_reg_1058[3]_i_1 
       (.I0(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln22_reg_1034),
        .O(select_ln28_reg_1058));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_reg_1058[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .O(\select_ln28_reg_1058[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln28_reg_1058[3]_i_3 
       (.I0(select_ln22_reg_1152[3]),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[3] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[3]));
  FDRE \select_ln28_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .Q(\select_ln28_reg_1058_reg_n_5_[0] ),
        .R(select_ln28_reg_1058));
  FDRE \select_ln28_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .Q(\select_ln28_reg_1058_reg_n_5_[1] ),
        .R(select_ln28_reg_1058));
  FDRE \select_ln28_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .Q(\select_ln28_reg_1058_reg_n_5_[2] ),
        .R(select_ln28_reg_1058));
  FDRE \select_ln28_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .Q(\select_ln28_reg_1058_reg_n_5_[3] ),
        .R(select_ln28_reg_1058));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp5_0_0_mid2_reg_1174[10]_i_2 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .I1(mul_ln5_reg_998[5]),
        .I2(mul_ln5_reg_998[7]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[6]),
        .O(\tmp5_0_0_mid2_reg_1174[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[1]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .O(\tmp5_0_0_mid2_reg_1174[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[1]_i_3 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .O(\tmp5_0_0_mid2_reg_1174[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[1]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .O(\tmp5_0_0_mid2_reg_1174[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[1]_i_5 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .O(\tmp5_0_0_mid2_reg_1174[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[1]_i_6 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .O(\tmp5_0_0_mid2_reg_1174[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[1]_i_7 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .O(\tmp5_0_0_mid2_reg_1174[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_0_0_mid2_reg_1174[5]_i_2 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I2(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_11 ),
        .O(\tmp5_0_0_mid2_reg_1174[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_0_0_mid2_reg_1174[5]_i_3 
       (.I0(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_12 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I2(mul_ln5_reg_998[7]),
        .O(\tmp5_0_0_mid2_reg_1174[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp5_0_0_mid2_reg_1174[5]_i_4 
       (.I0(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_11 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I2(\tmp5_0_0_mid2_reg_1174[5]_i_7_n_5 ),
        .I3(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_12 ),
        .I4(mul_ln5_reg_998[7]),
        .I5(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .O(\tmp5_0_0_mid2_reg_1174[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp5_0_0_mid2_reg_1174[5]_i_5 
       (.I0(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_12 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I2(mul_ln5_reg_998[7]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .O(\tmp5_0_0_mid2_reg_1174[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_0_0_mid2_reg_1174[5]_i_6 
       (.I0(\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_9 ),
        .I1(mul_ln5_reg_998[5]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .O(\tmp5_0_0_mid2_reg_1174[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_0_0_mid2_reg_1174[5]_i_7 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_0_0_mid2_reg_1174[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_11 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_12 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I1(mul_ln5_reg_998[7]),
        .I2(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_12 ),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_13 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I2(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_5 ),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_14 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_15 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I2(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_5 ),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_16 
       (.I0(\tmp5_0_0_mid2_reg_1174[9]_i_12_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I2(mul_ln5_reg_998[5]),
        .I3(mul_ln5_reg_998[7]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I5(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_10 ),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_17 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[6]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_18 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_19 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hF080800080008000)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .I2(mul_ln5_reg_998[7]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I4(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_5 ),
        .I5(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_3 
       (.I0(\tmp5_0_0_mid2_reg_1174[9]_i_11_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_5 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I3(mul_ln5_reg_998[7]),
        .I4(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_10 ),
        .I5(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I2(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_10 ),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I4(mul_ln5_reg_998[7]),
        .I5(\tmp5_0_0_mid2_reg_1174[9]_i_12_n_5 ),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_5 
       (.I0(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_10 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I2(mul_ln5_reg_998[7]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I5(\tmp5_0_0_mid2_reg_1174[9]_i_12_n_5 ),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD2BBB444A500F000)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_6 
       (.I0(\tmp5_0_0_mid2_reg_1174[9]_i_13_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[6]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .I5(mul_ln5_reg_998[7]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA6596A956A956A95)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_7 
       (.I0(\tmp5_0_0_mid2_reg_1174[9]_i_3_n_5 ),
        .I1(mul_ln5_reg_998[7]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I3(\tmp5_0_0_mid2_reg_1174[9]_i_14_n_5 ),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I5(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_5 ),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_8 
       (.I0(\tmp5_0_0_mid2_reg_1174[9]_i_4_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1174[9]_i_15_n_5 ),
        .I2(\tmp5_0_0_mid2_reg_1174[9]_i_11_n_5 ),
        .I3(mul_ln5_reg_998[7]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I5(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_10 ),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \tmp5_0_0_mid2_reg_1174[9]_i_9 
       (.I0(\tmp5_0_0_mid2_reg_1174[9]_i_16_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_11 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I3(mul_ln5_reg_998[7]),
        .O(\tmp5_0_0_mid2_reg_1174[9]_i_9_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[0]),
        .Q(tmp5_0_0_mid2_reg_1174[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[10] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[10]),
        .Q(tmp5_0_0_mid2_reg_1174[10]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1174_reg[10]_i_1 
       (.CI(\tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp5_0_0_mid2_reg_1174_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_0_0_mid2_reg_1174_reg[10]_i_1_O_UNCONNECTED [3:1],tmp5_0_0_mid2_fu_537_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp5_0_0_mid2_reg_1174[10]_i_2_n_5 }));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[1]),
        .Q(tmp5_0_0_mid2_reg_1174[1]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1174_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_5 ,\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_6 ,\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_7 ,\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_reg_1174[1]_i_2_n_5 ,1'b0,\tmp5_0_0_mid2_reg_1174[1]_i_3_n_5 ,1'b0}),
        .O({\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_9 ,\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_10 ,tmp5_0_0_mid2_fu_537_p2[1:0]}),
        .S({\tmp5_0_0_mid2_reg_1174[1]_i_4_n_5 ,\tmp5_0_0_mid2_reg_1174[1]_i_5_n_5 ,\tmp5_0_0_mid2_reg_1174[1]_i_6_n_5 ,\tmp5_0_0_mid2_reg_1174[1]_i_7_n_5 }));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[2]),
        .Q(tmp5_0_0_mid2_reg_1174[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[3]),
        .Q(tmp5_0_0_mid2_reg_1174[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[4] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[4]),
        .Q(tmp5_0_0_mid2_reg_1174[4]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[5] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[5]),
        .Q(tmp5_0_0_mid2_reg_1174[5]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1174_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_5 ,\tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_6 ,\tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_7 ,\tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_reg_1174[5]_i_2_n_5 ,\tmp5_0_0_mid2_reg_1174[5]_i_3_n_5 ,\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp5_0_0_mid2_fu_537_p2[5:2]),
        .S({\tmp5_0_0_mid2_reg_1174[5]_i_4_n_5 ,\tmp5_0_0_mid2_reg_1174[5]_i_5_n_5 ,\tmp5_0_0_mid2_reg_1174[5]_i_6_n_5 ,\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_10 }));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[6] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[6]),
        .Q(tmp5_0_0_mid2_reg_1174[6]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[7] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[7]),
        .Q(tmp5_0_0_mid2_reg_1174[7]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[8] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[8]),
        .Q(tmp5_0_0_mid2_reg_1174[8]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1174_reg[9] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_fu_537_p2[9]),
        .Q(tmp5_0_0_mid2_reg_1174[9]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1174_reg[9]_i_1 
       (.CI(\tmp5_0_0_mid2_reg_1174_reg[5]_i_1_n_5 ),
        .CO({\tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_5 ,\tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_6 ,\tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_7 ,\tmp5_0_0_mid2_reg_1174_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_reg_1174[9]_i_2_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_3_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_4_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_5_n_5 }),
        .O(tmp5_0_0_mid2_fu_537_p2[9:6]),
        .S({\tmp5_0_0_mid2_reg_1174[9]_i_6_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_7_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_8_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_9_n_5 }));
  CARRY4 \tmp5_0_0_mid2_reg_1174_reg[9]_i_10 
       (.CI(\tmp5_0_0_mid2_reg_1174_reg[1]_i_1_n_5 ),
        .CO({\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_5 ,\NLW_tmp5_0_0_mid2_reg_1174_reg[9]_i_10_CO_UNCONNECTED [2],\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_7 ,\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_0_0_mid2_reg_1174_reg[9]_i_10_O_UNCONNECTED [3],\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_10 ,\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_11 ,\tmp5_0_0_mid2_reg_1174_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp5_0_0_mid2_reg_1174[9]_i_17_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_18_n_5 ,\tmp5_0_0_mid2_reg_1174[9]_i_19_n_5 }));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1157[0]_i_1 
       (.I0(tmp_0_0_mid1_reg_1147[0]),
        .I1(select_ln28_14_reg_1100),
        .I2(mul_ln34_18_reg_1075[0]),
        .I3(icmp_ln22_reg_1034),
        .I4(tmp_0_0_reg_1114[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1157[1]_i_1 
       (.I0(tmp_0_0_mid1_reg_1147[1]),
        .I1(select_ln28_14_reg_1100),
        .I2(mul_ln34_18_reg_1075[1]),
        .I3(icmp_ln22_reg_1034),
        .I4(tmp_0_0_reg_1114[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1157[2]_i_1 
       (.I0(tmp_0_0_mid1_reg_1147[2]),
        .I1(select_ln28_14_reg_1100),
        .I2(mul_ln34_18_reg_1075[2]),
        .I3(icmp_ln22_reg_1034),
        .I4(tmp_0_0_reg_1114[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1157[3]_i_1 
       (.I0(tmp_0_0_mid1_reg_1147[3]),
        .I1(select_ln28_14_reg_1100),
        .I2(mul_ln34_18_reg_1075[3]),
        .I3(icmp_ln22_reg_1034),
        .I4(tmp_0_0_reg_1114[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1157[4]_i_1 
       (.I0(tmp_0_0_mid1_reg_1147[4]),
        .I1(select_ln28_14_reg_1100),
        .I2(mul_ln34_18_reg_1075[4]),
        .I3(icmp_ln22_reg_1034),
        .I4(tmp_0_0_reg_1114[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1157[5]_i_1 
       (.I0(tmp_0_0_mid1_reg_1147[5]),
        .I1(select_ln28_14_reg_1100),
        .I2(mul_ln34_18_reg_1075[5]),
        .I3(icmp_ln22_reg_1034),
        .I4(tmp_0_0_reg_1114[5]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_0_0_mid2_v_v_reg_1157[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .O(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1157[6]_i_2 
       (.I0(tmp_0_0_mid1_reg_1147[6]),
        .I1(select_ln28_14_reg_1100),
        .I2(mul_ln34_18_reg_1075[6]),
        .I3(icmp_ln22_reg_1034),
        .I4(tmp_0_0_reg_1114[6]),
        .O(A[6]));
  FDRE \tmp5_0_0_mid2_v_v_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ),
        .D(A[0]),
        .Q(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1157_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ),
        .D(A[1]),
        .Q(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1157_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ),
        .D(A[2]),
        .Q(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1157_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ),
        .D(A[3]),
        .Q(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1157_reg[4] 
       (.C(ap_clk),
        .CE(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ),
        .D(A[4]),
        .Q(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1157_reg[5] 
       (.C(ap_clk),
        .CE(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ),
        .D(A[5]),
        .Q(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1157_reg[6] 
       (.C(ap_clk),
        .CE(\tmp5_0_0_mid2_v_v_reg_1157[6]_i_1_n_5 ),
        .D(A[6]),
        .Q(tmp5_0_0_mid2_v_v_reg_1157[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp5_1_0_mid2_reg_1271[10]_i_2 
       (.I0(tmp5_1_0_mid2_v_v_reg_1212[5]),
        .I1(mul_ln5_reg_998[5]),
        .I2(mul_ln5_reg_998[7]),
        .I3(tmp5_1_0_mid2_v_v_reg_1212[6]),
        .O(\tmp5_1_0_mid2_reg_1271[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[1]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .O(\tmp5_1_0_mid2_reg_1271[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[1]_i_3 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[1]),
        .O(\tmp5_1_0_mid2_reg_1271[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[1]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .O(\tmp5_1_0_mid2_reg_1271[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[1]_i_5 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .O(\tmp5_1_0_mid2_reg_1271[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[1]_i_6 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[1]),
        .O(\tmp5_1_0_mid2_reg_1271[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[1]_i_7 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[0]),
        .O(\tmp5_1_0_mid2_reg_1271[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_1_0_mid2_reg_1271[5]_i_2 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[1]),
        .I2(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_11 ),
        .O(\tmp5_1_0_mid2_reg_1271[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_1_0_mid2_reg_1271[5]_i_3 
       (.I0(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_12 ),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[0]),
        .I2(mul_ln5_reg_998[7]),
        .O(\tmp5_1_0_mid2_reg_1271[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp5_1_0_mid2_reg_1271[5]_i_4 
       (.I0(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_11 ),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[1]),
        .I2(\tmp5_1_0_mid2_reg_1271[5]_i_7_n_5 ),
        .I3(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_12 ),
        .I4(mul_ln5_reg_998[7]),
        .I5(tmp5_1_0_mid2_v_v_reg_1212[0]),
        .O(\tmp5_1_0_mid2_reg_1271[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp5_1_0_mid2_reg_1271[5]_i_5 
       (.I0(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_12 ),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[0]),
        .I2(mul_ln5_reg_998[7]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_1_0_mid2_v_v_reg_1212[1]),
        .O(\tmp5_1_0_mid2_reg_1271[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_1_0_mid2_reg_1271[5]_i_6 
       (.I0(\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_9 ),
        .I1(mul_ln5_reg_998[5]),
        .I2(tmp5_1_0_mid2_v_v_reg_1212[0]),
        .O(\tmp5_1_0_mid2_reg_1271[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_1_0_mid2_reg_1271[5]_i_7 
       (.I0(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_1_0_mid2_reg_1271[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_11 
       (.I0(tmp5_1_0_mid2_v_v_reg_1212[4]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_12 
       (.I0(tmp5_1_0_mid2_v_v_reg_1212[0]),
        .I1(mul_ln5_reg_998[7]),
        .I2(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_12 ),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_13 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .I2(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_14 
       (.I0(tmp5_1_0_mid2_v_v_reg_1212[5]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_15 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .I2(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_16 
       (.I0(\tmp5_1_0_mid2_reg_1271[9]_i_12_n_5 ),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .I2(mul_ln5_reg_998[5]),
        .I3(mul_ln5_reg_998[7]),
        .I4(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .I5(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_10 ),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_17 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[6]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_18 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[5]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_19 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[4]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hF080800080008000)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[5]),
        .I2(mul_ln5_reg_998[7]),
        .I3(tmp5_1_0_mid2_v_v_reg_1212[4]),
        .I4(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_5 ),
        .I5(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_3 
       (.I0(\tmp5_1_0_mid2_reg_1271[9]_i_11_n_5 ),
        .I1(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_5 ),
        .I2(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .I3(mul_ln5_reg_998[7]),
        .I4(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_10 ),
        .I5(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .I2(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_10 ),
        .I3(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .I4(mul_ln5_reg_998[7]),
        .I5(\tmp5_1_0_mid2_reg_1271[9]_i_12_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_5 
       (.I0(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_10 ),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .I2(mul_ln5_reg_998[7]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .I5(\tmp5_1_0_mid2_reg_1271[9]_i_12_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD2BBB444A500F000)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_6 
       (.I0(\tmp5_1_0_mid2_reg_1271[9]_i_13_n_5 ),
        .I1(tmp5_1_0_mid2_v_v_reg_1212[4]),
        .I2(tmp5_1_0_mid2_v_v_reg_1212[6]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_1_0_mid2_v_v_reg_1212[5]),
        .I5(mul_ln5_reg_998[7]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA6596A956A956A95)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_7 
       (.I0(\tmp5_1_0_mid2_reg_1271[9]_i_3_n_5 ),
        .I1(mul_ln5_reg_998[7]),
        .I2(tmp5_1_0_mid2_v_v_reg_1212[4]),
        .I3(\tmp5_1_0_mid2_reg_1271[9]_i_14_n_5 ),
        .I4(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .I5(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_8 
       (.I0(\tmp5_1_0_mid2_reg_1271[9]_i_4_n_5 ),
        .I1(\tmp5_1_0_mid2_reg_1271[9]_i_15_n_5 ),
        .I2(\tmp5_1_0_mid2_reg_1271[9]_i_11_n_5 ),
        .I3(mul_ln5_reg_998[7]),
        .I4(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .I5(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_10 ),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \tmp5_1_0_mid2_reg_1271[9]_i_9 
       (.I0(\tmp5_1_0_mid2_reg_1271[9]_i_16_n_5 ),
        .I1(\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_11 ),
        .I2(tmp5_1_0_mid2_v_v_reg_1212[1]),
        .I3(mul_ln5_reg_998[7]),
        .O(\tmp5_1_0_mid2_reg_1271[9]_i_9_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[0]),
        .Q(tmp5_1_0_mid2_reg_1271[0]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[10]),
        .Q(tmp5_1_0_mid2_reg_1271[10]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1271_reg[10]_i_1 
       (.CI(\tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp5_1_0_mid2_reg_1271_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_1_0_mid2_reg_1271_reg[10]_i_1_O_UNCONNECTED [3:1],tmp5_1_0_mid2_fu_605_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp5_1_0_mid2_reg_1271[10]_i_2_n_5 }));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[1]),
        .Q(tmp5_1_0_mid2_reg_1271[1]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1271_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_5 ,\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_6 ,\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_7 ,\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_1_0_mid2_reg_1271[1]_i_2_n_5 ,1'b0,\tmp5_1_0_mid2_reg_1271[1]_i_3_n_5 ,1'b0}),
        .O({\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_9 ,\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_10 ,tmp5_1_0_mid2_fu_605_p2[1:0]}),
        .S({\tmp5_1_0_mid2_reg_1271[1]_i_4_n_5 ,\tmp5_1_0_mid2_reg_1271[1]_i_5_n_5 ,\tmp5_1_0_mid2_reg_1271[1]_i_6_n_5 ,\tmp5_1_0_mid2_reg_1271[1]_i_7_n_5 }));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[2]),
        .Q(tmp5_1_0_mid2_reg_1271[2]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[3]),
        .Q(tmp5_1_0_mid2_reg_1271[3]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[4]),
        .Q(tmp5_1_0_mid2_reg_1271[4]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[5]),
        .Q(tmp5_1_0_mid2_reg_1271[5]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1271_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_5 ,\tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_6 ,\tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_7 ,\tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_1_0_mid2_reg_1271[5]_i_2_n_5 ,\tmp5_1_0_mid2_reg_1271[5]_i_3_n_5 ,\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp5_1_0_mid2_fu_605_p2[5:2]),
        .S({\tmp5_1_0_mid2_reg_1271[5]_i_4_n_5 ,\tmp5_1_0_mid2_reg_1271[5]_i_5_n_5 ,\tmp5_1_0_mid2_reg_1271[5]_i_6_n_5 ,\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_10 }));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[6]),
        .Q(tmp5_1_0_mid2_reg_1271[6]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[7]),
        .Q(tmp5_1_0_mid2_reg_1271[7]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[8]),
        .Q(tmp5_1_0_mid2_reg_1271[8]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1271_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln34_15_reg_1288[3]_i_1_n_5 ),
        .D(tmp5_1_0_mid2_fu_605_p2[9]),
        .Q(tmp5_1_0_mid2_reg_1271[9]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1271_reg[9]_i_1 
       (.CI(\tmp5_1_0_mid2_reg_1271_reg[5]_i_1_n_5 ),
        .CO({\tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_5 ,\tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_6 ,\tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_7 ,\tmp5_1_0_mid2_reg_1271_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_1_0_mid2_reg_1271[9]_i_2_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_3_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_4_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_5_n_5 }),
        .O(tmp5_1_0_mid2_fu_605_p2[9:6]),
        .S({\tmp5_1_0_mid2_reg_1271[9]_i_6_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_7_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_8_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_9_n_5 }));
  CARRY4 \tmp5_1_0_mid2_reg_1271_reg[9]_i_10 
       (.CI(\tmp5_1_0_mid2_reg_1271_reg[1]_i_1_n_5 ),
        .CO({\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_5 ,\NLW_tmp5_1_0_mid2_reg_1271_reg[9]_i_10_CO_UNCONNECTED [2],\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_7 ,\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_1_0_mid2_reg_1271_reg[9]_i_10_O_UNCONNECTED [3],\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_10 ,\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_11 ,\tmp5_1_0_mid2_reg_1271_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp5_1_0_mid2_reg_1271[9]_i_17_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_18_n_5 ,\tmp5_1_0_mid2_reg_1271[9]_i_19_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_1_0_mid2_v_v_reg_1212[0]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_1_0_mid2_v_v_reg_1212[1]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_1_0_mid2_v_v_reg_1212[2]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp5_1_0_mid2_v_v_reg_1212[3]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp5_1_0_mid2_v_v_reg_1212[4]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp5_1_0_mid2_v_v_reg_1212[5]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_1_0_mid2_v_v_reg_1212[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_1_0_mid2_v_v_reg_1212[6]_i_2 
       (.I0(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_3_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[6]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp5_1_0_mid2_v_v_reg_1212[6]_i_3 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .O(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_3_n_5 ));
  FDRE \tmp5_1_0_mid2_v_v_reg_1212_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\tmp5_1_0_mid2_v_v_reg_1212[0]_i_1_n_5 ),
        .Q(tmp5_1_0_mid2_v_v_reg_1212[0]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_v_v_reg_1212_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\tmp5_1_0_mid2_v_v_reg_1212[1]_i_1_n_5 ),
        .Q(tmp5_1_0_mid2_v_v_reg_1212[1]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_v_v_reg_1212_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\tmp5_1_0_mid2_v_v_reg_1212[2]_i_1_n_5 ),
        .Q(tmp5_1_0_mid2_v_v_reg_1212[2]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_v_v_reg_1212_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\tmp5_1_0_mid2_v_v_reg_1212[3]_i_1_n_5 ),
        .Q(tmp5_1_0_mid2_v_v_reg_1212[3]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_v_v_reg_1212_reg[4] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\tmp5_1_0_mid2_v_v_reg_1212[4]_i_1_n_5 ),
        .Q(tmp5_1_0_mid2_v_v_reg_1212[4]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_v_v_reg_1212_reg[5] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\tmp5_1_0_mid2_v_v_reg_1212[5]_i_1_n_5 ),
        .Q(tmp5_1_0_mid2_v_v_reg_1212[5]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_v_v_reg_1212_reg[6] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_2_n_5 ),
        .Q(tmp5_1_0_mid2_v_v_reg_1212[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp5_2_0_mid2_reg_1217[10]_i_2 
       (.I0(tmp5_2_0_mid2_v_v_reg_1181[5]),
        .I1(mul_ln5_reg_998[5]),
        .I2(mul_ln5_reg_998[7]),
        .I3(tmp5_2_0_mid2_v_v_reg_1181[6]),
        .O(\tmp5_2_0_mid2_reg_1217[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[1]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .O(\tmp5_2_0_mid2_reg_1217[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[1]_i_3 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[1]),
        .O(\tmp5_2_0_mid2_reg_1217[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[1]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .O(\tmp5_2_0_mid2_reg_1217[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[1]_i_5 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .O(\tmp5_2_0_mid2_reg_1217[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[1]_i_6 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[1]),
        .O(\tmp5_2_0_mid2_reg_1217[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[1]_i_7 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[0]),
        .O(\tmp5_2_0_mid2_reg_1217[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_2_0_mid2_reg_1217[5]_i_2 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[1]),
        .I2(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_11 ),
        .O(\tmp5_2_0_mid2_reg_1217[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_2_0_mid2_reg_1217[5]_i_3 
       (.I0(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_12 ),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[0]),
        .I2(mul_ln5_reg_998[7]),
        .O(\tmp5_2_0_mid2_reg_1217[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp5_2_0_mid2_reg_1217[5]_i_4 
       (.I0(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_11 ),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[1]),
        .I2(\tmp5_2_0_mid2_reg_1217[5]_i_7_n_5 ),
        .I3(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_12 ),
        .I4(mul_ln5_reg_998[7]),
        .I5(tmp5_2_0_mid2_v_v_reg_1181[0]),
        .O(\tmp5_2_0_mid2_reg_1217[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp5_2_0_mid2_reg_1217[5]_i_5 
       (.I0(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_12 ),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[0]),
        .I2(mul_ln5_reg_998[7]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_2_0_mid2_v_v_reg_1181[1]),
        .O(\tmp5_2_0_mid2_reg_1217[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_2_0_mid2_reg_1217[5]_i_6 
       (.I0(\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_9 ),
        .I1(mul_ln5_reg_998[5]),
        .I2(tmp5_2_0_mid2_v_v_reg_1181[0]),
        .O(\tmp5_2_0_mid2_reg_1217[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_2_0_mid2_reg_1217[5]_i_7 
       (.I0(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_2_0_mid2_reg_1217[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_11 
       (.I0(tmp5_2_0_mid2_v_v_reg_1181[4]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_12 
       (.I0(tmp5_2_0_mid2_v_v_reg_1181[0]),
        .I1(mul_ln5_reg_998[7]),
        .I2(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_12 ),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_13 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .I2(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_14 
       (.I0(tmp5_2_0_mid2_v_v_reg_1181[5]),
        .I1(mul_ln5_reg_998[5]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_15 
       (.I0(mul_ln5_reg_998[7]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .I2(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_16 
       (.I0(\tmp5_2_0_mid2_reg_1217[9]_i_12_n_5 ),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .I2(mul_ln5_reg_998[5]),
        .I3(mul_ln5_reg_998[7]),
        .I4(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .I5(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_10 ),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_17 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[6]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_18 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[5]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_19 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[4]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hF080800080008000)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_2 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[5]),
        .I2(mul_ln5_reg_998[7]),
        .I3(tmp5_2_0_mid2_v_v_reg_1181[4]),
        .I4(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_5 ),
        .I5(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_3 
       (.I0(\tmp5_2_0_mid2_reg_1217[9]_i_11_n_5 ),
        .I1(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_5 ),
        .I2(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .I3(mul_ln5_reg_998[7]),
        .I4(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_10 ),
        .I5(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_4 
       (.I0(mul_ln5_reg_998[5]),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .I2(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_10 ),
        .I3(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .I4(mul_ln5_reg_998[7]),
        .I5(\tmp5_2_0_mid2_reg_1217[9]_i_12_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_5 
       (.I0(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_10 ),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .I2(mul_ln5_reg_998[7]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .I5(\tmp5_2_0_mid2_reg_1217[9]_i_12_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD2BBB444A500F000)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_6 
       (.I0(\tmp5_2_0_mid2_reg_1217[9]_i_13_n_5 ),
        .I1(tmp5_2_0_mid2_v_v_reg_1181[4]),
        .I2(tmp5_2_0_mid2_v_v_reg_1181[6]),
        .I3(mul_ln5_reg_998[5]),
        .I4(tmp5_2_0_mid2_v_v_reg_1181[5]),
        .I5(mul_ln5_reg_998[7]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA6596A956A956A95)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_7 
       (.I0(\tmp5_2_0_mid2_reg_1217[9]_i_3_n_5 ),
        .I1(mul_ln5_reg_998[7]),
        .I2(tmp5_2_0_mid2_v_v_reg_1181[4]),
        .I3(\tmp5_2_0_mid2_reg_1217[9]_i_14_n_5 ),
        .I4(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .I5(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_8 
       (.I0(\tmp5_2_0_mid2_reg_1217[9]_i_4_n_5 ),
        .I1(\tmp5_2_0_mid2_reg_1217[9]_i_15_n_5 ),
        .I2(\tmp5_2_0_mid2_reg_1217[9]_i_11_n_5 ),
        .I3(mul_ln5_reg_998[7]),
        .I4(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .I5(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_10 ),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \tmp5_2_0_mid2_reg_1217[9]_i_9 
       (.I0(\tmp5_2_0_mid2_reg_1217[9]_i_16_n_5 ),
        .I1(\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_11 ),
        .I2(tmp5_2_0_mid2_v_v_reg_1181[1]),
        .I3(mul_ln5_reg_998[7]),
        .O(\tmp5_2_0_mid2_reg_1217[9]_i_9_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[0]),
        .Q(tmp5_2_0_mid2_reg_1217[0]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[10] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[10]),
        .Q(tmp5_2_0_mid2_reg_1217[10]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1217_reg[10]_i_1 
       (.CI(\tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp5_2_0_mid2_reg_1217_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_2_0_mid2_reg_1217_reg[10]_i_1_O_UNCONNECTED [3:1],tmp5_2_0_mid2_fu_581_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp5_2_0_mid2_reg_1217[10]_i_2_n_5 }));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[1]),
        .Q(tmp5_2_0_mid2_reg_1217[1]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1217_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_5 ,\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_6 ,\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_7 ,\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_2_0_mid2_reg_1217[1]_i_2_n_5 ,1'b0,\tmp5_2_0_mid2_reg_1217[1]_i_3_n_5 ,1'b0}),
        .O({\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_9 ,\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_10 ,tmp5_2_0_mid2_fu_581_p2[1:0]}),
        .S({\tmp5_2_0_mid2_reg_1217[1]_i_4_n_5 ,\tmp5_2_0_mid2_reg_1217[1]_i_5_n_5 ,\tmp5_2_0_mid2_reg_1217[1]_i_6_n_5 ,\tmp5_2_0_mid2_reg_1217[1]_i_7_n_5 }));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[2]),
        .Q(tmp5_2_0_mid2_reg_1217[2]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[3]),
        .Q(tmp5_2_0_mid2_reg_1217[3]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[4] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[4]),
        .Q(tmp5_2_0_mid2_reg_1217[4]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[5] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[5]),
        .Q(tmp5_2_0_mid2_reg_1217[5]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1217_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_5 ,\tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_6 ,\tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_7 ,\tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_2_0_mid2_reg_1217[5]_i_2_n_5 ,\tmp5_2_0_mid2_reg_1217[5]_i_3_n_5 ,\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp5_2_0_mid2_fu_581_p2[5:2]),
        .S({\tmp5_2_0_mid2_reg_1217[5]_i_4_n_5 ,\tmp5_2_0_mid2_reg_1217[5]_i_5_n_5 ,\tmp5_2_0_mid2_reg_1217[5]_i_6_n_5 ,\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_10 }));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[6] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[6]),
        .Q(tmp5_2_0_mid2_reg_1217[6]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[7] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[7]),
        .Q(tmp5_2_0_mid2_reg_1217[7]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[8] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[8]),
        .Q(tmp5_2_0_mid2_reg_1217[8]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1217_reg[9] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(tmp5_2_0_mid2_fu_581_p2[9]),
        .Q(tmp5_2_0_mid2_reg_1217[9]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1217_reg[9]_i_1 
       (.CI(\tmp5_2_0_mid2_reg_1217_reg[5]_i_1_n_5 ),
        .CO({\tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_5 ,\tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_6 ,\tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_7 ,\tmp5_2_0_mid2_reg_1217_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_2_0_mid2_reg_1217[9]_i_2_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_3_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_4_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_5_n_5 }),
        .O(tmp5_2_0_mid2_fu_581_p2[9:6]),
        .S({\tmp5_2_0_mid2_reg_1217[9]_i_6_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_7_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_8_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_9_n_5 }));
  CARRY4 \tmp5_2_0_mid2_reg_1217_reg[9]_i_10 
       (.CI(\tmp5_2_0_mid2_reg_1217_reg[1]_i_1_n_5 ),
        .CO({\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_5 ,\NLW_tmp5_2_0_mid2_reg_1217_reg[9]_i_10_CO_UNCONNECTED [2],\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_7 ,\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_2_0_mid2_reg_1217_reg[9]_i_10_O_UNCONNECTED [3],\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_10 ,\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_11 ,\tmp5_2_0_mid2_reg_1217_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp5_2_0_mid2_reg_1217[9]_i_17_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_18_n_5 ,\tmp5_2_0_mid2_reg_1217[9]_i_19_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_2_0_mid2_v_v_reg_1181[1]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .O(\tmp5_2_0_mid2_v_v_reg_1181[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_2_0_mid2_v_v_reg_1181[2]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .O(\tmp5_2_0_mid2_v_v_reg_1181[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_2_0_mid2_v_v_reg_1181[3]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .O(\tmp5_2_0_mid2_v_v_reg_1181[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp5_2_0_mid2_v_v_reg_1181[4]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .O(\tmp5_2_0_mid2_v_v_reg_1181[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp5_2_0_mid2_v_v_reg_1181[5]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .O(\tmp5_2_0_mid2_v_v_reg_1181[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_2_0_mid2_v_v_reg_1181[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .O(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp5_2_0_mid2_v_v_reg_1181[6]_i_2 
       (.I0(tmp5_0_0_mid2_v_v_reg_1157[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1157[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1157[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1157[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1157[5]),
        .I5(tmp5_0_0_mid2_v_v_reg_1157[6]),
        .O(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_2_n_5 ));
  FDRE \tmp5_2_0_mid2_v_v_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(tmp5_0_0_mid2_v_v_reg_1157[0]),
        .Q(tmp5_2_0_mid2_v_v_reg_1181[0]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_v_v_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(\tmp5_2_0_mid2_v_v_reg_1181[1]_i_1_n_5 ),
        .Q(tmp5_2_0_mid2_v_v_reg_1181[1]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_v_v_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(\tmp5_2_0_mid2_v_v_reg_1181[2]_i_1_n_5 ),
        .Q(tmp5_2_0_mid2_v_v_reg_1181[2]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_v_v_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(\tmp5_2_0_mid2_v_v_reg_1181[3]_i_1_n_5 ),
        .Q(tmp5_2_0_mid2_v_v_reg_1181[3]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_v_v_reg_1181_reg[4] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(\tmp5_2_0_mid2_v_v_reg_1181[4]_i_1_n_5 ),
        .Q(tmp5_2_0_mid2_v_v_reg_1181[4]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_v_v_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(\tmp5_2_0_mid2_v_v_reg_1181[5]_i_1_n_5 ),
        .Q(tmp5_2_0_mid2_v_v_reg_1181[5]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_v_v_reg_1181_reg[6] 
       (.C(ap_clk),
        .CE(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_1_n_5 ),
        .D(\tmp5_2_0_mid2_v_v_reg_1181[6]_i_2_n_5 ),
        .Q(tmp5_2_0_mid2_v_v_reg_1181[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h569A)) 
    \tmp6_mid1_reg_1164[3]_i_2 
       (.I0(zext_ln34_4_cast_mid_reg_1142_reg[3]),
        .I1(icmp_ln22_reg_1034),
        .I2(mul_ln40_reg_1094[3]),
        .I3(\mul_ln40_2_reg_1129_reg_n_5_[3] ),
        .O(\tmp6_mid1_reg_1164[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \tmp6_mid1_reg_1164[3]_i_3 
       (.I0(zext_ln34_4_cast_mid_reg_1142_reg[2]),
        .I1(icmp_ln22_reg_1034),
        .I2(mul_ln40_reg_1094[2]),
        .I3(\mul_ln40_2_reg_1129_reg_n_5_[2] ),
        .O(\tmp6_mid1_reg_1164[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \tmp6_mid1_reg_1164[3]_i_4 
       (.I0(zext_ln34_4_cast_mid_reg_1142_reg[1]),
        .I1(icmp_ln22_reg_1034),
        .I2(mul_ln40_reg_1094[1]),
        .I3(\mul_ln40_2_reg_1129_reg_n_5_[1] ),
        .O(\tmp6_mid1_reg_1164[3]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \tmp6_mid1_reg_1164[3]_i_5 
       (.I0(zext_ln34_4_cast_mid_reg_1142_reg[0]),
        .I1(icmp_ln22_reg_1034),
        .I2(mul_ln40_reg_1094[0]),
        .I3(\mul_ln40_2_reg_1129_reg_n_5_[0] ),
        .O(\tmp6_mid1_reg_1164[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp6_mid1_reg_1164[6]_i_1 
       (.I0(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I1(select_ln28_14_reg_1100),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(tmp6_mid1_reg_11640));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp6_mid1_reg_1164[6]_i_3 
       (.I0(\mul_ln40_2_reg_1129_reg_n_5_[6] ),
        .I1(mul_ln40_reg_1094[6]),
        .I2(icmp_ln22_reg_1034),
        .O(select_ln28_11_fu_502_p3[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp6_mid1_reg_1164[6]_i_4 
       (.I0(\mul_ln40_2_reg_1129_reg_n_5_[5] ),
        .I1(mul_ln40_reg_1094[5]),
        .I2(icmp_ln22_reg_1034),
        .O(select_ln28_11_fu_502_p3[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp6_mid1_reg_1164[6]_i_5 
       (.I0(\mul_ln40_2_reg_1129_reg_n_5_[4] ),
        .I1(mul_ln40_reg_1094[4]),
        .I2(icmp_ln22_reg_1034),
        .O(select_ln28_11_fu_502_p3[4]));
  FDRE \tmp6_mid1_reg_1164_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11640),
        .D(tmp6_mid1_fu_518_p2[0]),
        .Q(tmp6_mid1_reg_1164[0]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1164_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11640),
        .D(tmp6_mid1_fu_518_p2[1]),
        .Q(tmp6_mid1_reg_1164[1]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1164_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11640),
        .D(tmp6_mid1_fu_518_p2[2]),
        .Q(tmp6_mid1_reg_1164[2]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1164_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11640),
        .D(tmp6_mid1_fu_518_p2[3]),
        .Q(tmp6_mid1_reg_1164[3]),
        .R(1'b0));
  CARRY4 \tmp6_mid1_reg_1164_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_mid1_reg_1164_reg[3]_i_1_n_5 ,\tmp6_mid1_reg_1164_reg[3]_i_1_n_6 ,\tmp6_mid1_reg_1164_reg[3]_i_1_n_7 ,\tmp6_mid1_reg_1164_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_4_cast_mid_reg_1142_reg),
        .O(tmp6_mid1_fu_518_p2[3:0]),
        .S({\tmp6_mid1_reg_1164[3]_i_2_n_5 ,\tmp6_mid1_reg_1164[3]_i_3_n_5 ,\tmp6_mid1_reg_1164[3]_i_4_n_5 ,\tmp6_mid1_reg_1164[3]_i_5_n_5 }));
  FDRE \tmp6_mid1_reg_1164_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11640),
        .D(tmp6_mid1_fu_518_p2[4]),
        .Q(tmp6_mid1_reg_1164[4]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1164_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11640),
        .D(tmp6_mid1_fu_518_p2[5]),
        .Q(tmp6_mid1_reg_1164[5]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1164_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11640),
        .D(tmp6_mid1_fu_518_p2[6]),
        .Q(tmp6_mid1_reg_1164[6]),
        .R(1'b0));
  CARRY4 \tmp6_mid1_reg_1164_reg[6]_i_2 
       (.CI(\tmp6_mid1_reg_1164_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp6_mid1_reg_1164_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp6_mid1_reg_1164_reg[6]_i_2_n_7 ,\tmp6_mid1_reg_1164_reg[6]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_mid1_reg_1164_reg[6]_i_2_O_UNCONNECTED [3],tmp6_mid1_fu_518_p2[6:4]}),
        .S({1'b0,select_ln28_11_fu_502_p3}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1119[3]_i_2 
       (.I0(mul_ln40_reg_1094[3]),
        .I1(C[3]),
        .O(\tmp6_reg_1119[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1119[3]_i_3 
       (.I0(mul_ln40_reg_1094[2]),
        .I1(C[2]),
        .O(\tmp6_reg_1119[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1119[3]_i_4 
       (.I0(mul_ln40_reg_1094[1]),
        .I1(C[1]),
        .O(\tmp6_reg_1119[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1119[3]_i_5 
       (.I0(mul_ln40_reg_1094[0]),
        .I1(C[0]),
        .O(\tmp6_reg_1119[3]_i_5_n_5 ));
  FDRE \tmp6_reg_1119_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp6_fu_457_p2[0]),
        .Q(\tmp6_reg_1119_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp6_fu_457_p2[1]),
        .Q(\tmp6_reg_1119_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp6_fu_457_p2[2]),
        .Q(\tmp6_reg_1119_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp6_fu_457_p2[3]),
        .Q(\tmp6_reg_1119_reg_n_5_[3] ),
        .R(1'b0));
  CARRY4 \tmp6_reg_1119_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_1119_reg[3]_i_1_n_5 ,\tmp6_reg_1119_reg[3]_i_1_n_6 ,\tmp6_reg_1119_reg[3]_i_1_n_7 ,\tmp6_reg_1119_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln40_reg_1094[3:0]),
        .O(tmp6_fu_457_p2[3:0]),
        .S({\tmp6_reg_1119[3]_i_2_n_5 ,\tmp6_reg_1119[3]_i_3_n_5 ,\tmp6_reg_1119[3]_i_4_n_5 ,\tmp6_reg_1119[3]_i_5_n_5 }));
  FDRE \tmp6_reg_1119_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp6_fu_457_p2[4]),
        .Q(\tmp6_reg_1119_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp6_fu_457_p2[5]),
        .Q(\tmp6_reg_1119_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp6_reg_1119_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp6_fu_457_p2[6]),
        .Q(\tmp6_reg_1119_reg_n_5_[6] ),
        .R(1'b0));
  CARRY4 \tmp6_reg_1119_reg[6]_i_1 
       (.CI(\tmp6_reg_1119_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp6_reg_1119_reg[6]_i_1_CO_UNCONNECTED [3:2],\tmp6_reg_1119_reg[6]_i_1_n_7 ,\tmp6_reg_1119_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln40_reg_1094[5:4]}),
        .O({\NLW_tmp6_reg_1119_reg[6]_i_1_O_UNCONNECTED [3],tmp6_fu_457_p2[6:4]}),
        .S({1'b0,mul_ln40_reg_1094[6:4]}));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    \tmp_0_0_mid1_reg_1147[0]_i_1 
       (.I0(out_h_reg_1108[0]),
        .I1(icmp_ln22_reg_1034),
        .I2(mul_ln34_reg_1018[0]),
        .I3(mul_ln34_18_reg_1075[0]),
        .O(tmp_0_0_mid1_fu_491_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \tmp_0_0_mid1_reg_1147[1]_i_1 
       (.I0(\tmp_0_0_mid1_reg_1147[1]_i_2_n_5 ),
        .I1(mul_ln34_18_reg_1075[1]),
        .I2(mul_ln34_reg_1018[1]),
        .I3(icmp_ln22_reg_1034),
        .I4(out_h_reg_1108[1]),
        .O(tmp_0_0_mid1_fu_491_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    \tmp_0_0_mid1_reg_1147[1]_i_2 
       (.I0(icmp_ln22_reg_1034),
        .I1(mul_ln34_reg_1018[0]),
        .I2(mul_ln34_18_reg_1075[0]),
        .I3(out_h_reg_1108[0]),
        .O(\tmp_0_0_mid1_reg_1147[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \tmp_0_0_mid1_reg_1147[2]_i_1 
       (.I0(\tmp_0_0_mid1_reg_1147[2]_i_2_n_5 ),
        .I1(mul_ln34_18_reg_1075[2]),
        .I2(mul_ln34_reg_1018[2]),
        .I3(icmp_ln22_reg_1034),
        .I4(out_h_reg_1108[2]),
        .O(tmp_0_0_mid1_fu_491_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFE4E400)) 
    \tmp_0_0_mid1_reg_1147[2]_i_2 
       (.I0(icmp_ln22_reg_1034),
        .I1(mul_ln34_reg_1018[1]),
        .I2(mul_ln34_18_reg_1075[1]),
        .I3(out_h_reg_1108[1]),
        .I4(\tmp_0_0_mid1_reg_1147[1]_i_2_n_5 ),
        .O(\tmp_0_0_mid1_reg_1147[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \tmp_0_0_mid1_reg_1147[3]_i_1 
       (.I0(\tmp_0_0_mid1_reg_1147[3]_i_2_n_5 ),
        .I1(mul_ln34_18_reg_1075[3]),
        .I2(mul_ln34_reg_1018[3]),
        .I3(icmp_ln22_reg_1034),
        .I4(out_h_reg_1108[3]),
        .O(tmp_0_0_mid1_fu_491_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFE4E400)) 
    \tmp_0_0_mid1_reg_1147[3]_i_2 
       (.I0(icmp_ln22_reg_1034),
        .I1(mul_ln34_reg_1018[2]),
        .I2(mul_ln34_18_reg_1075[2]),
        .I3(out_h_reg_1108[2]),
        .I4(\tmp_0_0_mid1_reg_1147[2]_i_2_n_5 ),
        .O(\tmp_0_0_mid1_reg_1147[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    \tmp_0_0_mid1_reg_1147[4]_i_1 
       (.I0(\tmp_0_0_mid1_reg_1147[5]_i_2_n_5 ),
        .I1(icmp_ln22_reg_1034),
        .I2(mul_ln34_reg_1018[4]),
        .I3(mul_ln34_18_reg_1075[4]),
        .O(tmp_0_0_mid1_fu_491_p2[4]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \tmp_0_0_mid1_reg_1147[5]_i_1 
       (.I0(\tmp_0_0_mid1_reg_1147[5]_i_2_n_5 ),
        .I1(mul_ln34_18_reg_1075[4]),
        .I2(mul_ln34_reg_1018[4]),
        .I3(icmp_ln22_reg_1034),
        .I4(mul_ln34_reg_1018[5]),
        .I5(mul_ln34_18_reg_1075[5]),
        .O(tmp_0_0_mid1_fu_491_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFE4E400)) 
    \tmp_0_0_mid1_reg_1147[5]_i_2 
       (.I0(icmp_ln22_reg_1034),
        .I1(mul_ln34_reg_1018[3]),
        .I2(mul_ln34_18_reg_1075[3]),
        .I3(out_h_reg_1108[3]),
        .I4(\tmp_0_0_mid1_reg_1147[3]_i_2_n_5 ),
        .O(\tmp_0_0_mid1_reg_1147[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_0_0_mid1_reg_1147[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I2(select_ln28_14_reg_1100),
        .O(tmp_0_0_mid1_reg_11470));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \tmp_0_0_mid1_reg_1147[6]_i_2 
       (.I0(\tmp_0_0_mid1_reg_1147[6]_i_3_n_5 ),
        .I1(mul_ln34_18_reg_1075[5]),
        .I2(mul_ln34_reg_1018[5]),
        .I3(icmp_ln22_reg_1034),
        .I4(mul_ln34_reg_1018[6]),
        .I5(mul_ln34_18_reg_1075[6]),
        .O(tmp_0_0_mid1_fu_491_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    \tmp_0_0_mid1_reg_1147[6]_i_3 
       (.I0(icmp_ln22_reg_1034),
        .I1(mul_ln34_reg_1018[4]),
        .I2(mul_ln34_18_reg_1075[4]),
        .I3(\tmp_0_0_mid1_reg_1147[5]_i_2_n_5 ),
        .O(\tmp_0_0_mid1_reg_1147[6]_i_3_n_5 ));
  FDRE \tmp_0_0_mid1_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11470),
        .D(tmp_0_0_mid1_fu_491_p2[0]),
        .Q(tmp_0_0_mid1_reg_1147[0]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1147_reg[1] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11470),
        .D(tmp_0_0_mid1_fu_491_p2[1]),
        .Q(tmp_0_0_mid1_reg_1147[1]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1147_reg[2] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11470),
        .D(tmp_0_0_mid1_fu_491_p2[2]),
        .Q(tmp_0_0_mid1_reg_1147[2]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1147_reg[3] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11470),
        .D(tmp_0_0_mid1_fu_491_p2[3]),
        .Q(tmp_0_0_mid1_reg_1147[3]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1147_reg[4] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11470),
        .D(tmp_0_0_mid1_fu_491_p2[4]),
        .Q(tmp_0_0_mid1_reg_1147[4]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1147_reg[5] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11470),
        .D(tmp_0_0_mid1_fu_491_p2[5]),
        .Q(tmp_0_0_mid1_reg_1147[5]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1147_reg[6] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11470),
        .D(tmp_0_0_mid1_fu_491_p2[6]),
        .Q(tmp_0_0_mid1_reg_1147[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1114[3]_i_2 
       (.I0(mul_ln34_reg_1018[3]),
        .I1(C[3]),
        .O(\tmp_0_0_reg_1114[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1114[3]_i_3 
       (.I0(mul_ln34_reg_1018[2]),
        .I1(C[2]),
        .O(\tmp_0_0_reg_1114[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1114[3]_i_4 
       (.I0(mul_ln34_reg_1018[1]),
        .I1(C[1]),
        .O(\tmp_0_0_reg_1114[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1114[3]_i_5 
       (.I0(mul_ln34_reg_1018[0]),
        .I1(C[0]),
        .O(\tmp_0_0_reg_1114[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_0_0_reg_1114[6]_i_1 
       (.I0(icmp_ln22_reg_1034),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(select_ln28_14_reg_1100),
        .O(tmp6_reg_11190));
  FDRE \tmp_0_0_reg_1114_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp_0_0_fu_453_p2[0]),
        .Q(tmp_0_0_reg_1114[0]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1114_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp_0_0_fu_453_p2[1]),
        .Q(tmp_0_0_reg_1114[1]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1114_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp_0_0_fu_453_p2[2]),
        .Q(tmp_0_0_reg_1114[2]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1114_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp_0_0_fu_453_p2[3]),
        .Q(tmp_0_0_reg_1114[3]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_1114_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_0_0_reg_1114_reg[3]_i_1_n_5 ,\tmp_0_0_reg_1114_reg[3]_i_1_n_6 ,\tmp_0_0_reg_1114_reg[3]_i_1_n_7 ,\tmp_0_0_reg_1114_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln34_reg_1018[3:0]),
        .O(tmp_0_0_fu_453_p2[3:0]),
        .S({\tmp_0_0_reg_1114[3]_i_2_n_5 ,\tmp_0_0_reg_1114[3]_i_3_n_5 ,\tmp_0_0_reg_1114[3]_i_4_n_5 ,\tmp_0_0_reg_1114[3]_i_5_n_5 }));
  FDRE \tmp_0_0_reg_1114_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp_0_0_fu_453_p2[4]),
        .Q(tmp_0_0_reg_1114[4]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1114_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp_0_0_fu_453_p2[5]),
        .Q(tmp_0_0_reg_1114[5]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1114_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_reg_11190),
        .D(tmp_0_0_fu_453_p2[6]),
        .Q(tmp_0_0_reg_1114[6]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_1114_reg[6]_i_2 
       (.CI(\tmp_0_0_reg_1114_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp_0_0_reg_1114_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp_0_0_reg_1114_reg[6]_i_2_n_7 ,\tmp_0_0_reg_1114_reg[6]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln34_reg_1018[5:4]}),
        .O({\NLW_tmp_0_0_reg_1114_reg[6]_i_2_O_UNCONNECTED [3],tmp_0_0_fu_453_p2[6:4]}),
        .S({1'b0,mul_ln34_reg_1018[6:4]}));
  FDRE \trunc_ln28_reg_1081_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(trunc_ln28_reg_1081[0]),
        .Q(\trunc_ln28_reg_1081_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1081_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(trunc_ln28_reg_1081[1]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1081_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(\select_ln28_9_reg_1064[0]_i_1_n_5 ),
        .Q(trunc_ln28_reg_1081[0]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1081_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(\select_ln28_9_reg_1064[1]_i_1_n_5 ),
        .Q(trunc_ln28_reg_1081[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln28_reg_1202[1]_i_1 
       (.I0(trunc_ln28_reg_1081[1]),
        .O(xor_ln28_fu_563_p2));
  FDRE \xor_ln28_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(trunc_ln28_reg_1081[0]),
        .Q(xor_ln28_reg_1202[0]),
        .R(1'b0));
  FDRE \xor_ln28_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(xor_ln28_fu_563_p2),
        .Q(xor_ln28_reg_1202[1]),
        .R(1'b0));
  FDRE \zext_ln34_21_reg_1224_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\out_w_0_mid2_reg_1135_reg_n_5_[0] ),
        .Q(\zext_ln34_21_reg_1224_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln34_21_reg_1224_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\out_w_0_mid2_reg_1135_reg_n_5_[1] ),
        .Q(\zext_ln34_21_reg_1224_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln34_21_reg_1224_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\out_w_0_mid2_reg_1135_reg_n_5_[2] ),
        .Q(\zext_ln34_21_reg_1224_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln34_21_reg_1224_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(\out_w_0_mid2_reg_1135_reg_n_5_[3] ),
        .Q(\zext_ln34_21_reg_1224_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln34_23_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(out_w_reg_1191[0]),
        .Q(zext_ln34_23_reg_1260_reg[0]),
        .R(1'b0));
  FDRE \zext_ln34_23_reg_1260_reg[1] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(out_w_reg_1191[1]),
        .Q(zext_ln34_23_reg_1260_reg[1]),
        .R(1'b0));
  FDRE \zext_ln34_23_reg_1260_reg[2] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(out_w_reg_1191[2]),
        .Q(zext_ln34_23_reg_1260_reg[2]),
        .R(1'b0));
  FDRE \zext_ln34_23_reg_1260_reg[3] 
       (.C(ap_clk),
        .CE(\tmp5_1_0_mid2_v_v_reg_1212[6]_i_1_n_5 ),
        .D(out_w_reg_1191[3]),
        .Q(zext_ln34_23_reg_1260_reg[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln34_25_reg_1303[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1024_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\zext_ln34_25_reg_1303[3]_i_1_n_5 ));
  FDRE \zext_ln34_25_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_15_reg_1288[0]),
        .Q(zext_ln34_25_reg_1303_reg[0]),
        .R(1'b0));
  FDRE \zext_ln34_25_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_15_reg_1288[1]),
        .Q(zext_ln34_25_reg_1303_reg[1]),
        .R(1'b0));
  FDRE \zext_ln34_25_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_15_reg_1288[2]),
        .Q(zext_ln34_25_reg_1303_reg[2]),
        .R(1'b0));
  FDRE \zext_ln34_25_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln34_25_reg_1303[3]_i_1_n_5 ),
        .D(add_ln34_15_reg_1288[3]),
        .Q(zext_ln34_25_reg_1303_reg[3]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1142_reg[0] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_h_reg_1108[0]),
        .Q(zext_ln34_4_cast_mid_reg_1142_reg[0]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1142_reg[1] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_h_reg_1108[1]),
        .Q(zext_ln34_4_cast_mid_reg_1142_reg[1]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1142_reg[2] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_h_reg_1108[2]),
        .Q(zext_ln34_4_cast_mid_reg_1142_reg[2]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1142_reg[3] 
       (.C(ap_clk),
        .CE(\out_w_0_mid2_reg_1135[3]_i_2_n_5 ),
        .D(out_h_reg_1108[3]),
        .Q(zext_ln34_4_cast_mid_reg_1142_reg[3]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1052_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1052_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1052_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1052_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .Q(C[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \zext_ln40_2_reg_1013[0]_i_1 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[0] ),
        .I1(out_d_0_reg_266[0]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\zext_ln40_2_reg_1013[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \zext_ln40_2_reg_1013[1]_i_1 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\zext_ln40_2_reg_1013[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \zext_ln40_2_reg_1013[2]_i_1 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[2] ),
        .I1(out_d_0_reg_266[2]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\zext_ln40_2_reg_1013[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hCACC)) 
    \zext_ln40_2_reg_1013[3]_i_1 
       (.I0(\select_ln28_9_reg_1064_reg_n_5_[3] ),
        .I1(out_d_0_reg_266[3]),
        .I2(\icmp_ln21_reg_1024_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\zext_ln40_2_reg_1013[3]_i_1_n_5 ));
  FDRE \zext_ln40_2_reg_1013_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_2_reg_1013[0]_i_1_n_5 ),
        .Q(zext_ln40_2_reg_1013_reg[0]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1013_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_2_reg_1013[1]_i_1_n_5 ),
        .Q(zext_ln40_2_reg_1013_reg[1]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1013_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_2_reg_1013[2]_i_1_n_5 ),
        .Q(zext_ln40_2_reg_1013_reg[2]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1013_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_2_reg_1013[3]_i_1_n_5 ),
        .Q(zext_ln40_2_reg_1013_reg[3]),
        .R(1'b0));
  FDRE \zext_ln40_4_reg_1070_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(out_d_reg_1028[0]),
        .Q(\zext_ln40_4_reg_1070_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln40_4_reg_1070_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(out_d_reg_1028[1]),
        .Q(\zext_ln40_4_reg_1070_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln40_4_reg_1070_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(out_d_reg_1028[2]),
        .Q(\zext_ln40_4_reg_1070_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln40_4_reg_1070_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln28_reg_1058[3]_i_2_n_5 ),
        .D(out_d_reg_1028[3]),
        .Q(\zext_ln40_4_reg_1070_reg_n_5_[3] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_2" *) 
module bd_0_hls_inst_0_depthwise_conv2d_fix_2
   (\ap_CS_fsm_reg[14] ,
    data4,
    D,
    \ap_CS_fsm_reg[6]_0 ,
    add_ln34_8_reg_1362_reg_0,
    add_ln34_8_reg_1362_reg_1,
    add_ln34_8_reg_1362_reg_2,
    add_ln34_8_reg_1362_reg_3,
    add_ln34_8_reg_1362_reg_4,
    add_ln34_8_reg_1362_reg_5,
    add_ln34_8_reg_1362_reg_6,
    add_ln34_8_reg_1362_reg_7,
    add_ln34_8_reg_1362_reg_8,
    add_ln34_8_reg_1362_reg_9,
    add_ln34_8_reg_1362_reg_10,
    ADDRBWRADDR,
    add_ln34_9_reg_1367_reg_0,
    add_ln34_9_reg_1367_reg_1,
    \ap_CS_fsm_reg[6]_1 ,
    output_r_address0,
    output_r_d0,
    grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1,
    grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,
    grp_depthwise_conv2d_fix_2_fu_449_input_r_address0,
    Q,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0,
    MemBank_B_address013_out,
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_address0,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_address1,
    MemBank_B_address015_out,
    grp_max_pooling2d_fix16_fu_563_input_r_address1,
    grp_depthwise_conv2d_fix_fu_509_input_r_address1,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    q1_t0,
    q0_t0);
  output \ap_CS_fsm_reg[14] ;
  output data4;
  output [3:0]D;
  output \ap_CS_fsm_reg[6]_0 ;
  output add_ln34_8_reg_1362_reg_0;
  output add_ln34_8_reg_1362_reg_1;
  output add_ln34_8_reg_1362_reg_2;
  output add_ln34_8_reg_1362_reg_3;
  output add_ln34_8_reg_1362_reg_4;
  output add_ln34_8_reg_1362_reg_5;
  output add_ln34_8_reg_1362_reg_6;
  output add_ln34_8_reg_1362_reg_7;
  output add_ln34_8_reg_1362_reg_8;
  output add_ln34_8_reg_1362_reg_9;
  output add_ln34_8_reg_1362_reg_10;
  output [2:0]ADDRBWRADDR;
  output add_ln34_9_reg_1367_reg_0;
  output add_ln34_9_reg_1367_reg_1;
  output \ap_CS_fsm_reg[6]_1 ;
  output [13:0]output_r_address0;
  output [15:0]output_r_d0;
  output grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1;
  output grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0;
  output [10:0]grp_depthwise_conv2d_fix_2_fu_449_input_r_address0;
  input [6:0]Q;
  input grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0;
  input MemBank_B_address013_out;
  input grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  input [0:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  input [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address1;
  input MemBank_B_address015_out;
  input [2:0]grp_max_pooling2d_fix16_fu_563_input_r_address1;
  input [0:0]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [15:0]q1_t0;
  input [15:0]q0_t0;

  wire [8:0]A;
  wire [2:0]ADDRBWRADDR;
  wire [3:0]B;
  wire [4:0]C;
  wire [3:0]D;
  wire MemBank_B_address013_out;
  wire MemBank_B_address015_out;
  wire [6:0]Q;
  wire [13:0]add_ln21_fu_465_p2;
  wire [13:0]add_ln21_reg_1128;
  wire add_ln21_reg_11280;
  wire \add_ln21_reg_1128_reg[12]_i_1_n_5 ;
  wire \add_ln21_reg_1128_reg[12]_i_1_n_6 ;
  wire \add_ln21_reg_1128_reg[12]_i_1_n_7 ;
  wire \add_ln21_reg_1128_reg[12]_i_1_n_8 ;
  wire \add_ln21_reg_1128_reg[4]_i_1_n_5 ;
  wire \add_ln21_reg_1128_reg[4]_i_1_n_6 ;
  wire \add_ln21_reg_1128_reg[4]_i_1_n_7 ;
  wire \add_ln21_reg_1128_reg[4]_i_1_n_8 ;
  wire \add_ln21_reg_1128_reg[8]_i_1_n_5 ;
  wire \add_ln21_reg_1128_reg[8]_i_1_n_6 ;
  wire \add_ln21_reg_1128_reg[8]_i_1_n_7 ;
  wire \add_ln21_reg_1128_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln22_1_fu_403_p2;
  wire [9:0]add_ln22_1_reg_1051;
  wire add_ln22_1_reg_10510;
  wire \add_ln22_1_reg_1051[4]_i_2_n_5 ;
  wire \add_ln22_1_reg_1051[5]_i_2_n_5 ;
  wire \add_ln22_1_reg_1051[7]_i_2_n_5 ;
  wire \add_ln22_1_reg_1051[9]_i_3_n_5 ;
  wire \add_ln22_1_reg_1051[9]_i_4_n_5 ;
  wire [1:0]add_ln28_5_fu_572_p2;
  wire [1:0]add_ln28_5_reg_1211;
  wire add_ln28_5_reg_12110;
  wire [1:1]add_ln28_fu_562_p2;
  wire [1:1]add_ln28_reg_1201;
  wire add_ln34_10_reg_12970;
  wire add_ln34_10_reg_1297_reg_n_100;
  wire add_ln34_10_reg_1297_reg_n_101;
  wire add_ln34_10_reg_1297_reg_n_102;
  wire add_ln34_10_reg_1297_reg_n_103;
  wire add_ln34_10_reg_1297_reg_n_104;
  wire add_ln34_10_reg_1297_reg_n_105;
  wire add_ln34_10_reg_1297_reg_n_106;
  wire add_ln34_10_reg_1297_reg_n_107;
  wire add_ln34_10_reg_1297_reg_n_108;
  wire add_ln34_10_reg_1297_reg_n_109;
  wire add_ln34_10_reg_1297_reg_n_110;
  wire add_ln34_10_reg_1297_reg_n_97;
  wire add_ln34_10_reg_1297_reg_n_98;
  wire add_ln34_10_reg_1297_reg_n_99;
  wire add_ln34_11_reg_1302_reg_n_100;
  wire add_ln34_11_reg_1302_reg_n_101;
  wire add_ln34_11_reg_1302_reg_n_102;
  wire add_ln34_11_reg_1302_reg_n_103;
  wire add_ln34_11_reg_1302_reg_n_104;
  wire add_ln34_11_reg_1302_reg_n_105;
  wire add_ln34_11_reg_1302_reg_n_106;
  wire add_ln34_11_reg_1302_reg_n_107;
  wire add_ln34_11_reg_1302_reg_n_108;
  wire add_ln34_11_reg_1302_reg_n_109;
  wire add_ln34_11_reg_1302_reg_n_110;
  wire add_ln34_11_reg_1302_reg_n_97;
  wire add_ln34_11_reg_1302_reg_n_98;
  wire add_ln34_11_reg_1302_reg_n_99;
  wire add_ln34_12_reg_13270;
  wire add_ln34_12_reg_1327_reg_i_2_n_5;
  wire add_ln34_12_reg_1327_reg_i_3_n_5;
  wire add_ln34_12_reg_1327_reg_i_4_n_5;
  wire add_ln34_12_reg_1327_reg_i_5_n_5;
  wire add_ln34_12_reg_1327_reg_i_6_n_5;
  wire add_ln34_12_reg_1327_reg_i_7_n_5;
  wire add_ln34_12_reg_1327_reg_i_8_n_5;
  wire add_ln34_12_reg_1327_reg_i_9_n_5;
  wire add_ln34_12_reg_1327_reg_n_100;
  wire add_ln34_12_reg_1327_reg_n_101;
  wire add_ln34_12_reg_1327_reg_n_102;
  wire add_ln34_12_reg_1327_reg_n_103;
  wire add_ln34_12_reg_1327_reg_n_104;
  wire add_ln34_12_reg_1327_reg_n_105;
  wire add_ln34_12_reg_1327_reg_n_106;
  wire add_ln34_12_reg_1327_reg_n_107;
  wire add_ln34_12_reg_1327_reg_n_108;
  wire add_ln34_12_reg_1327_reg_n_109;
  wire add_ln34_12_reg_1327_reg_n_110;
  wire add_ln34_12_reg_1327_reg_n_97;
  wire add_ln34_12_reg_1327_reg_n_98;
  wire add_ln34_12_reg_1327_reg_n_99;
  wire add_ln34_4_reg_1270_reg_n_100;
  wire add_ln34_4_reg_1270_reg_n_101;
  wire add_ln34_4_reg_1270_reg_n_102;
  wire add_ln34_4_reg_1270_reg_n_103;
  wire add_ln34_4_reg_1270_reg_n_104;
  wire add_ln34_4_reg_1270_reg_n_105;
  wire add_ln34_4_reg_1270_reg_n_106;
  wire add_ln34_4_reg_1270_reg_n_107;
  wire add_ln34_4_reg_1270_reg_n_108;
  wire add_ln34_4_reg_1270_reg_n_109;
  wire add_ln34_4_reg_1270_reg_n_110;
  wire add_ln34_4_reg_1270_reg_n_97;
  wire add_ln34_4_reg_1270_reg_n_98;
  wire add_ln34_4_reg_1270_reg_n_99;
  wire [4:0]add_ln34_5_reg_1292;
  wire \add_ln34_5_reg_1292[1]_i_1_n_5 ;
  wire \add_ln34_5_reg_1292[2]_i_1_n_5 ;
  wire \add_ln34_5_reg_1292[3]_i_1_n_5 ;
  wire \add_ln34_5_reg_1292[4]_i_2_n_5 ;
  wire add_ln34_6_reg_1312_reg_n_100;
  wire add_ln34_6_reg_1312_reg_n_101;
  wire add_ln34_6_reg_1312_reg_n_102;
  wire add_ln34_6_reg_1312_reg_n_103;
  wire add_ln34_6_reg_1312_reg_n_104;
  wire add_ln34_6_reg_1312_reg_n_105;
  wire add_ln34_6_reg_1312_reg_n_106;
  wire add_ln34_6_reg_1312_reg_n_107;
  wire add_ln34_6_reg_1312_reg_n_108;
  wire add_ln34_6_reg_1312_reg_n_109;
  wire add_ln34_6_reg_1312_reg_n_110;
  wire add_ln34_6_reg_1312_reg_n_97;
  wire add_ln34_6_reg_1312_reg_n_98;
  wire add_ln34_6_reg_1312_reg_n_99;
  wire add_ln34_7_reg_13520;
  wire add_ln34_7_reg_1352_reg_n_100;
  wire add_ln34_7_reg_1352_reg_n_101;
  wire add_ln34_7_reg_1352_reg_n_102;
  wire add_ln34_7_reg_1352_reg_n_103;
  wire add_ln34_7_reg_1352_reg_n_104;
  wire add_ln34_7_reg_1352_reg_n_105;
  wire add_ln34_7_reg_1352_reg_n_106;
  wire add_ln34_7_reg_1352_reg_n_107;
  wire add_ln34_7_reg_1352_reg_n_108;
  wire add_ln34_7_reg_1352_reg_n_109;
  wire add_ln34_7_reg_1352_reg_n_110;
  wire add_ln34_7_reg_1352_reg_n_97;
  wire add_ln34_7_reg_1352_reg_n_98;
  wire add_ln34_7_reg_1352_reg_n_99;
  wire add_ln34_8_reg_1362_reg_0;
  wire add_ln34_8_reg_1362_reg_1;
  wire add_ln34_8_reg_1362_reg_10;
  wire add_ln34_8_reg_1362_reg_2;
  wire add_ln34_8_reg_1362_reg_3;
  wire add_ln34_8_reg_1362_reg_4;
  wire add_ln34_8_reg_1362_reg_5;
  wire add_ln34_8_reg_1362_reg_6;
  wire add_ln34_8_reg_1362_reg_7;
  wire add_ln34_8_reg_1362_reg_8;
  wire add_ln34_8_reg_1362_reg_9;
  wire add_ln34_8_reg_1362_reg_n_100;
  wire add_ln34_8_reg_1362_reg_n_101;
  wire add_ln34_8_reg_1362_reg_n_102;
  wire add_ln34_8_reg_1362_reg_n_103;
  wire add_ln34_8_reg_1362_reg_n_104;
  wire add_ln34_8_reg_1362_reg_n_105;
  wire add_ln34_8_reg_1362_reg_n_106;
  wire add_ln34_8_reg_1362_reg_n_107;
  wire add_ln34_8_reg_1362_reg_n_108;
  wire add_ln34_8_reg_1362_reg_n_109;
  wire add_ln34_8_reg_1362_reg_n_110;
  wire add_ln34_8_reg_1362_reg_n_97;
  wire add_ln34_8_reg_1362_reg_n_98;
  wire add_ln34_8_reg_1362_reg_n_99;
  wire add_ln34_9_reg_1367_reg_0;
  wire add_ln34_9_reg_1367_reg_1;
  wire add_ln34_9_reg_1367_reg_i_14_n_5;
  wire add_ln34_9_reg_1367_reg_n_100;
  wire add_ln34_9_reg_1367_reg_n_101;
  wire add_ln34_9_reg_1367_reg_n_102;
  wire add_ln34_9_reg_1367_reg_n_103;
  wire add_ln34_9_reg_1367_reg_n_104;
  wire add_ln34_9_reg_1367_reg_n_105;
  wire add_ln34_9_reg_1367_reg_n_106;
  wire add_ln34_9_reg_1367_reg_n_107;
  wire add_ln34_9_reg_1367_reg_n_108;
  wire add_ln34_9_reg_1367_reg_n_109;
  wire add_ln34_9_reg_1367_reg_n_110;
  wire add_ln34_9_reg_1367_reg_n_97;
  wire add_ln34_9_reg_1367_reg_n_98;
  wire add_ln34_9_reg_1367_reg_n_99;
  wire add_ln34_reg_1235_reg_n_100;
  wire add_ln34_reg_1235_reg_n_101;
  wire add_ln34_reg_1235_reg_n_102;
  wire add_ln34_reg_1235_reg_n_103;
  wire add_ln34_reg_1235_reg_n_104;
  wire add_ln34_reg_1235_reg_n_105;
  wire add_ln34_reg_1235_reg_n_106;
  wire add_ln34_reg_1235_reg_n_107;
  wire add_ln34_reg_1235_reg_n_108;
  wire add_ln34_reg_1235_reg_n_109;
  wire add_ln34_reg_1235_reg_n_110;
  wire add_ln34_reg_1235_reg_n_97;
  wire add_ln34_reg_1235_reg_n_98;
  wire add_ln34_reg_1235_reg_n_99;
  wire [15:0]add_ln40_1_reg_1508;
  wire add_ln40_1_reg_15080;
  wire [15:0]add_ln40_3_fu_866_p2;
  wire [15:0]add_ln40_3_reg_1513;
  wire \add_ln40_3_reg_1513[11]_i_2_n_5 ;
  wire \add_ln40_3_reg_1513[11]_i_3_n_5 ;
  wire \add_ln40_3_reg_1513[11]_i_4_n_5 ;
  wire \add_ln40_3_reg_1513[11]_i_5_n_5 ;
  wire \add_ln40_3_reg_1513[11]_i_6_n_5 ;
  wire \add_ln40_3_reg_1513[11]_i_7_n_5 ;
  wire \add_ln40_3_reg_1513[11]_i_8_n_5 ;
  wire \add_ln40_3_reg_1513[11]_i_9_n_5 ;
  wire \add_ln40_3_reg_1513[15]_i_2_n_5 ;
  wire \add_ln40_3_reg_1513[15]_i_3_n_5 ;
  wire \add_ln40_3_reg_1513[15]_i_4_n_5 ;
  wire \add_ln40_3_reg_1513[15]_i_5_n_5 ;
  wire \add_ln40_3_reg_1513[15]_i_6_n_5 ;
  wire \add_ln40_3_reg_1513[15]_i_7_n_5 ;
  wire \add_ln40_3_reg_1513[15]_i_8_n_5 ;
  wire \add_ln40_3_reg_1513[3]_i_2_n_5 ;
  wire \add_ln40_3_reg_1513[3]_i_3_n_5 ;
  wire \add_ln40_3_reg_1513[3]_i_4_n_5 ;
  wire \add_ln40_3_reg_1513[3]_i_5_n_5 ;
  wire \add_ln40_3_reg_1513[3]_i_6_n_5 ;
  wire \add_ln40_3_reg_1513[3]_i_7_n_5 ;
  wire \add_ln40_3_reg_1513[3]_i_8_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_2_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_3_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_4_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_5_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_6_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_7_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_8_n_5 ;
  wire \add_ln40_3_reg_1513[7]_i_9_n_5 ;
  wire \add_ln40_3_reg_1513_reg[11]_i_1_n_5 ;
  wire \add_ln40_3_reg_1513_reg[11]_i_1_n_6 ;
  wire \add_ln40_3_reg_1513_reg[11]_i_1_n_7 ;
  wire \add_ln40_3_reg_1513_reg[11]_i_1_n_8 ;
  wire \add_ln40_3_reg_1513_reg[15]_i_1_n_6 ;
  wire \add_ln40_3_reg_1513_reg[15]_i_1_n_7 ;
  wire \add_ln40_3_reg_1513_reg[15]_i_1_n_8 ;
  wire \add_ln40_3_reg_1513_reg[3]_i_1_n_5 ;
  wire \add_ln40_3_reg_1513_reg[3]_i_1_n_6 ;
  wire \add_ln40_3_reg_1513_reg[3]_i_1_n_7 ;
  wire \add_ln40_3_reg_1513_reg[3]_i_1_n_8 ;
  wire \add_ln40_3_reg_1513_reg[7]_i_1_n_5 ;
  wire \add_ln40_3_reg_1513_reg[7]_i_1_n_6 ;
  wire \add_ln40_3_reg_1513_reg[7]_i_1_n_7 ;
  wire \add_ln40_3_reg_1513_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_7_fu_830_p2;
  wire [15:0]add_ln40_7_reg_1493;
  wire add_ln40_7_reg_14930;
  wire \add_ln40_7_reg_1493[11]_i_2_n_5 ;
  wire \add_ln40_7_reg_1493[11]_i_3_n_5 ;
  wire \add_ln40_7_reg_1493[11]_i_4_n_5 ;
  wire \add_ln40_7_reg_1493[11]_i_5_n_5 ;
  wire \add_ln40_7_reg_1493[11]_i_6_n_5 ;
  wire \add_ln40_7_reg_1493[11]_i_7_n_5 ;
  wire \add_ln40_7_reg_1493[11]_i_8_n_5 ;
  wire \add_ln40_7_reg_1493[11]_i_9_n_5 ;
  wire \add_ln40_7_reg_1493[15]_i_2_n_5 ;
  wire \add_ln40_7_reg_1493[15]_i_3_n_5 ;
  wire \add_ln40_7_reg_1493[15]_i_4_n_5 ;
  wire \add_ln40_7_reg_1493[15]_i_5_n_5 ;
  wire \add_ln40_7_reg_1493[15]_i_6_n_5 ;
  wire \add_ln40_7_reg_1493[15]_i_7_n_5 ;
  wire \add_ln40_7_reg_1493[15]_i_8_n_5 ;
  wire \add_ln40_7_reg_1493[3]_i_2_n_5 ;
  wire \add_ln40_7_reg_1493[3]_i_3_n_5 ;
  wire \add_ln40_7_reg_1493[3]_i_4_n_5 ;
  wire \add_ln40_7_reg_1493[3]_i_5_n_5 ;
  wire \add_ln40_7_reg_1493[3]_i_6_n_5 ;
  wire \add_ln40_7_reg_1493[3]_i_7_n_5 ;
  wire \add_ln40_7_reg_1493[3]_i_8_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_2_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_3_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_4_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_5_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_6_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_7_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_8_n_5 ;
  wire \add_ln40_7_reg_1493[7]_i_9_n_5 ;
  wire \add_ln40_7_reg_1493_reg[11]_i_1_n_5 ;
  wire \add_ln40_7_reg_1493_reg[11]_i_1_n_6 ;
  wire \add_ln40_7_reg_1493_reg[11]_i_1_n_7 ;
  wire \add_ln40_7_reg_1493_reg[11]_i_1_n_8 ;
  wire \add_ln40_7_reg_1493_reg[15]_i_1_n_6 ;
  wire \add_ln40_7_reg_1493_reg[15]_i_1_n_7 ;
  wire \add_ln40_7_reg_1493_reg[15]_i_1_n_8 ;
  wire \add_ln40_7_reg_1493_reg[3]_i_1_n_5 ;
  wire \add_ln40_7_reg_1493_reg[3]_i_1_n_6 ;
  wire \add_ln40_7_reg_1493_reg[3]_i_1_n_7 ;
  wire \add_ln40_7_reg_1493_reg[3]_i_1_n_8 ;
  wire \add_ln40_7_reg_1493_reg[7]_i_1_n_5 ;
  wire \add_ln40_7_reg_1493_reg[7]_i_1_n_6 ;
  wire \add_ln40_7_reg_1493_reg[7]_i_1_n_7 ;
  wire \add_ln40_7_reg_1493_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_8_fu_885_p2;
  wire [15:0]add_ln40_8_reg_1518;
  wire add_ln40_8_reg_15180;
  wire \add_ln40_8_reg_1518[11]_i_2_n_5 ;
  wire \add_ln40_8_reg_1518[11]_i_3_n_5 ;
  wire \add_ln40_8_reg_1518[11]_i_4_n_5 ;
  wire \add_ln40_8_reg_1518[11]_i_5_n_5 ;
  wire \add_ln40_8_reg_1518[11]_i_6_n_5 ;
  wire \add_ln40_8_reg_1518[11]_i_7_n_5 ;
  wire \add_ln40_8_reg_1518[11]_i_8_n_5 ;
  wire \add_ln40_8_reg_1518[11]_i_9_n_5 ;
  wire \add_ln40_8_reg_1518[15]_i_3_n_5 ;
  wire \add_ln40_8_reg_1518[15]_i_4_n_5 ;
  wire \add_ln40_8_reg_1518[15]_i_5_n_5 ;
  wire \add_ln40_8_reg_1518[15]_i_6_n_5 ;
  wire \add_ln40_8_reg_1518[15]_i_7_n_5 ;
  wire \add_ln40_8_reg_1518[15]_i_8_n_5 ;
  wire \add_ln40_8_reg_1518[15]_i_9_n_5 ;
  wire \add_ln40_8_reg_1518[3]_i_2_n_5 ;
  wire \add_ln40_8_reg_1518[3]_i_3_n_5 ;
  wire \add_ln40_8_reg_1518[3]_i_4_n_5 ;
  wire \add_ln40_8_reg_1518[3]_i_5_n_5 ;
  wire \add_ln40_8_reg_1518[3]_i_6_n_5 ;
  wire \add_ln40_8_reg_1518[3]_i_7_n_5 ;
  wire \add_ln40_8_reg_1518[3]_i_8_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_2_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_3_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_4_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_5_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_6_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_7_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_8_n_5 ;
  wire \add_ln40_8_reg_1518[7]_i_9_n_5 ;
  wire \add_ln40_8_reg_1518_reg[11]_i_1_n_5 ;
  wire \add_ln40_8_reg_1518_reg[11]_i_1_n_6 ;
  wire \add_ln40_8_reg_1518_reg[11]_i_1_n_7 ;
  wire \add_ln40_8_reg_1518_reg[11]_i_1_n_8 ;
  wire \add_ln40_8_reg_1518_reg[15]_i_2_n_6 ;
  wire \add_ln40_8_reg_1518_reg[15]_i_2_n_7 ;
  wire \add_ln40_8_reg_1518_reg[15]_i_2_n_8 ;
  wire \add_ln40_8_reg_1518_reg[3]_i_1_n_5 ;
  wire \add_ln40_8_reg_1518_reg[3]_i_1_n_6 ;
  wire \add_ln40_8_reg_1518_reg[3]_i_1_n_7 ;
  wire \add_ln40_8_reg_1518_reg[3]_i_1_n_8 ;
  wire \add_ln40_8_reg_1518_reg[7]_i_1_n_5 ;
  wire \add_ln40_8_reg_1518_reg[7]_i_1_n_6 ;
  wire \add_ln40_8_reg_1518_reg[7]_i_1_n_7 ;
  wire \add_ln40_8_reg_1518_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln40_9_fu_894_p2;
  wire add_ln40_9_reg_15230;
  wire \add_ln40_9_reg_1523[11]_i_2_n_5 ;
  wire \add_ln40_9_reg_1523[11]_i_3_n_5 ;
  wire \add_ln40_9_reg_1523[11]_i_4_n_5 ;
  wire \add_ln40_9_reg_1523[11]_i_5_n_5 ;
  wire \add_ln40_9_reg_1523[11]_i_6_n_5 ;
  wire \add_ln40_9_reg_1523[11]_i_7_n_5 ;
  wire \add_ln40_9_reg_1523[11]_i_8_n_5 ;
  wire \add_ln40_9_reg_1523[11]_i_9_n_5 ;
  wire \add_ln40_9_reg_1523[15]_i_3_n_5 ;
  wire \add_ln40_9_reg_1523[15]_i_4_n_5 ;
  wire \add_ln40_9_reg_1523[15]_i_5_n_5 ;
  wire \add_ln40_9_reg_1523[15]_i_6_n_5 ;
  wire \add_ln40_9_reg_1523[15]_i_7_n_5 ;
  wire \add_ln40_9_reg_1523[15]_i_8_n_5 ;
  wire \add_ln40_9_reg_1523[15]_i_9_n_5 ;
  wire \add_ln40_9_reg_1523[3]_i_2_n_5 ;
  wire \add_ln40_9_reg_1523[3]_i_3_n_5 ;
  wire \add_ln40_9_reg_1523[3]_i_4_n_5 ;
  wire \add_ln40_9_reg_1523[3]_i_5_n_5 ;
  wire \add_ln40_9_reg_1523[3]_i_6_n_5 ;
  wire \add_ln40_9_reg_1523[3]_i_7_n_5 ;
  wire \add_ln40_9_reg_1523[3]_i_8_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_2_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_3_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_4_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_5_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_6_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_7_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_8_n_5 ;
  wire \add_ln40_9_reg_1523[7]_i_9_n_5 ;
  wire \add_ln40_9_reg_1523_reg[11]_i_1_n_5 ;
  wire \add_ln40_9_reg_1523_reg[11]_i_1_n_6 ;
  wire \add_ln40_9_reg_1523_reg[11]_i_1_n_7 ;
  wire \add_ln40_9_reg_1523_reg[11]_i_1_n_8 ;
  wire \add_ln40_9_reg_1523_reg[15]_i_2_n_6 ;
  wire \add_ln40_9_reg_1523_reg[15]_i_2_n_7 ;
  wire \add_ln40_9_reg_1523_reg[15]_i_2_n_8 ;
  wire \add_ln40_9_reg_1523_reg[3]_i_1_n_5 ;
  wire \add_ln40_9_reg_1523_reg[3]_i_1_n_6 ;
  wire \add_ln40_9_reg_1523_reg[3]_i_1_n_7 ;
  wire \add_ln40_9_reg_1523_reg[3]_i_1_n_8 ;
  wire \add_ln40_9_reg_1523_reg[7]_i_1_n_5 ;
  wire \add_ln40_9_reg_1523_reg[7]_i_1_n_6 ;
  wire \add_ln40_9_reg_1523_reg[7]_i_1_n_7 ;
  wire \add_ln40_9_reg_1523_reg[7]_i_1_n_8 ;
  wire add_ln40_reg_1377_reg_n_100;
  wire add_ln40_reg_1377_reg_n_101;
  wire add_ln40_reg_1377_reg_n_102;
  wire add_ln40_reg_1377_reg_n_103;
  wire add_ln40_reg_1377_reg_n_104;
  wire add_ln40_reg_1377_reg_n_105;
  wire add_ln40_reg_1377_reg_n_106;
  wire add_ln40_reg_1377_reg_n_107;
  wire add_ln40_reg_1377_reg_n_108;
  wire add_ln40_reg_1377_reg_n_109;
  wire add_ln40_reg_1377_reg_n_110;
  wire add_ln40_reg_1377_reg_n_97;
  wire add_ln40_reg_1377_reg_n_98;
  wire add_ln40_reg_1377_reg_n_99;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:1]ap_NS_fsm;
  wire ap_NS_fsm121_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire [4:0]ap_phi_mux_out_h_0_phi_fu_293_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data4;
  wire [0:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address1;
  wire grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_done;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_ready;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  wire [10:0]grp_depthwise_conv2d_fix_2_fu_449_input_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0;
  wire grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1;
  wire [1:1]grp_depthwise_conv2d_fix_2_fu_449_output_height;
  wire grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0;
  wire [0:0]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  wire [15:0]grp_fu_618_p5;
  wire [15:0]grp_fu_630_p5;
  wire [15:0]grp_fu_643_p5;
  wire [15:0]grp_fu_651_p5;
  wire [2:0]grp_max_pooling2d_fix16_fu_563_input_r_address1;
  wire icmp_ln21_fu_387_p2;
  wire \icmp_ln21_reg_1028[0]_i_10_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_11_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_3_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_4_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_5_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_6_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_7_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_8_n_5 ;
  wire \icmp_ln21_reg_1028[0]_i_9_n_5 ;
  wire \icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ;
  wire icmp_ln21_reg_1028_pp0_iter3_reg;
  wire \icmp_ln21_reg_1028_reg[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_1028_reg[0]_i_2_n_6 ;
  wire \icmp_ln21_reg_1028_reg[0]_i_2_n_7 ;
  wire \icmp_ln21_reg_1028_reg[0]_i_2_n_8 ;
  wire \icmp_ln21_reg_1028_reg_n_5_[0] ;
  wire icmp_ln22_fu_398_p2;
  wire icmp_ln22_reg_1038;
  wire \icmp_ln22_reg_1038[0]_i_10_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_11_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_2_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_3_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_4_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_5_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_6_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_7_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_8_n_5 ;
  wire \icmp_ln22_reg_1038[0]_i_9_n_5 ;
  wire \icmp_ln22_reg_1038_reg[0]_i_1_n_6 ;
  wire \icmp_ln22_reg_1038_reg[0]_i_1_n_7 ;
  wire \icmp_ln22_reg_1038_reg[0]_i_1_n_8 ;
  wire icmp_ln23_1_fu_438_p2;
  wire icmp_ln23_1_reg_1093;
  wire \icmp_ln23_1_reg_1093[0]_i_1_n_5 ;
  wire \icmp_ln23_1_reg_1093[0]_i_3_n_5 ;
  wire \icmp_ln23_1_reg_1093[0]_i_4_n_5 ;
  wire indvar_flatten39_reg_254;
  wire indvar_flatten39_reg_2540;
  wire \indvar_flatten39_reg_254_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[11] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[12] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[13] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_278;
  wire [15:15]kernel1_load_reg_1248;
  wire [11:11]kernel_load_reg_1240;
  wire mul_ln34_10_reg_14430;
  wire mul_ln34_10_reg_1443_reg_n_100;
  wire mul_ln34_10_reg_1443_reg_n_101;
  wire mul_ln34_10_reg_1443_reg_n_102;
  wire mul_ln34_10_reg_1443_reg_n_103;
  wire mul_ln34_10_reg_1443_reg_n_104;
  wire mul_ln34_10_reg_1443_reg_n_105;
  wire mul_ln34_10_reg_1443_reg_n_106;
  wire mul_ln34_10_reg_1443_reg_n_107;
  wire mul_ln34_10_reg_1443_reg_n_108;
  wire mul_ln34_10_reg_1443_reg_n_109;
  wire mul_ln34_10_reg_1443_reg_n_110;
  wire mul_ln34_10_reg_1443_reg_n_97;
  wire mul_ln34_10_reg_1443_reg_n_98;
  wire mul_ln34_10_reg_1443_reg_n_99;
  wire mul_ln34_11_reg_14680;
  wire mul_ln34_11_reg_1468_reg_n_100;
  wire mul_ln34_11_reg_1468_reg_n_101;
  wire mul_ln34_11_reg_1468_reg_n_102;
  wire mul_ln34_11_reg_1468_reg_n_103;
  wire mul_ln34_11_reg_1468_reg_n_104;
  wire mul_ln34_11_reg_1468_reg_n_105;
  wire mul_ln34_11_reg_1468_reg_n_106;
  wire mul_ln34_11_reg_1468_reg_n_107;
  wire mul_ln34_11_reg_1468_reg_n_108;
  wire mul_ln34_11_reg_1468_reg_n_109;
  wire mul_ln34_11_reg_1468_reg_n_110;
  wire mul_ln34_11_reg_1468_reg_n_97;
  wire mul_ln34_11_reg_1468_reg_n_98;
  wire mul_ln34_11_reg_1468_reg_n_99;
  wire [8:1]mul_ln34_2_fu_429_p2;
  wire [8:1]mul_ln34_2_reg_1079;
  wire \mul_ln34_2_reg_1079[1]_i_2_n_5 ;
  wire \mul_ln34_2_reg_1079[1]_i_3_n_5 ;
  wire \mul_ln34_2_reg_1079[1]_i_4_n_5 ;
  wire \mul_ln34_2_reg_1079[1]_i_5_n_5 ;
  wire \mul_ln34_2_reg_1079[1]_i_6_n_5 ;
  wire \mul_ln34_2_reg_1079[1]_i_7_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_10_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_2_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_4_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_5_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_6_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_7_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_8_n_5 ;
  wire \mul_ln34_2_reg_1079[5]_i_9_n_5 ;
  wire \mul_ln34_2_reg_1079[8]_i_2_n_5 ;
  wire \mul_ln34_2_reg_1079[8]_i_3_n_5 ;
  wire \mul_ln34_2_reg_1079[8]_i_4_n_5 ;
  wire \mul_ln34_2_reg_1079[8]_i_5_n_5 ;
  wire \mul_ln34_2_reg_1079[8]_i_6_n_5 ;
  wire \mul_ln34_2_reg_1079_reg[1]_i_1_n_10 ;
  wire \mul_ln34_2_reg_1079_reg[1]_i_1_n_5 ;
  wire \mul_ln34_2_reg_1079_reg[1]_i_1_n_6 ;
  wire \mul_ln34_2_reg_1079_reg[1]_i_1_n_7 ;
  wire \mul_ln34_2_reg_1079_reg[1]_i_1_n_8 ;
  wire \mul_ln34_2_reg_1079_reg[1]_i_1_n_9 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_1_n_5 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_1_n_6 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_1_n_7 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_1_n_8 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_3_n_10 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_3_n_11 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_3_n_12 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_3_n_5 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_3_n_7 ;
  wire \mul_ln34_2_reg_1079_reg[5]_i_3_n_8 ;
  wire \mul_ln34_2_reg_1079_reg[8]_i_1_n_7 ;
  wire \mul_ln34_2_reg_1079_reg[8]_i_1_n_8 ;
  wire mul_ln34_3_reg_13880;
  wire mul_ln34_3_reg_1388_reg_i_18_n_5;
  wire mul_ln34_3_reg_1388_reg_i_19_n_5;
  wire mul_ln34_3_reg_1388_reg_i_1_n_5;
  wire mul_ln34_3_reg_1388_reg_i_35_n_5;
  wire mul_ln34_3_reg_1388_reg_i_36_n_5;
  wire mul_ln34_3_reg_1388_reg_n_100;
  wire mul_ln34_3_reg_1388_reg_n_101;
  wire mul_ln34_3_reg_1388_reg_n_102;
  wire mul_ln34_3_reg_1388_reg_n_103;
  wire mul_ln34_3_reg_1388_reg_n_104;
  wire mul_ln34_3_reg_1388_reg_n_105;
  wire mul_ln34_3_reg_1388_reg_n_106;
  wire mul_ln34_3_reg_1388_reg_n_107;
  wire mul_ln34_3_reg_1388_reg_n_108;
  wire mul_ln34_3_reg_1388_reg_n_109;
  wire mul_ln34_3_reg_1388_reg_n_110;
  wire mul_ln34_3_reg_1388_reg_n_97;
  wire mul_ln34_3_reg_1388_reg_n_98;
  wire mul_ln34_3_reg_1388_reg_n_99;
  wire mul_ln34_4_reg_1398_reg_i_16_n_5;
  wire mul_ln34_4_reg_1398_reg_i_17_n_5;
  wire mul_ln34_4_reg_1398_reg_i_18_n_5;
  wire mul_ln34_4_reg_1398_reg_i_19_n_5;
  wire mul_ln34_4_reg_1398_reg_i_1_n_5;
  wire mul_ln34_4_reg_1398_reg_i_20_n_5;
  wire mul_ln34_4_reg_1398_reg_i_21_n_5;
  wire mul_ln34_4_reg_1398_reg_i_22_n_5;
  wire mul_ln34_4_reg_1398_reg_i_23_n_5;
  wire mul_ln34_4_reg_1398_reg_i_24_n_5;
  wire mul_ln34_4_reg_1398_reg_i_25_n_5;
  wire mul_ln34_4_reg_1398_reg_i_26_n_5;
  wire mul_ln34_4_reg_1398_reg_i_27_n_5;
  wire mul_ln34_4_reg_1398_reg_i_28_n_5;
  wire mul_ln34_4_reg_1398_reg_i_29_n_5;
  wire mul_ln34_4_reg_1398_reg_i_30_n_5;
  wire mul_ln34_4_reg_1398_reg_i_31_n_5;
  wire mul_ln34_4_reg_1398_reg_i_32_n_5;
  wire mul_ln34_4_reg_1398_reg_n_100;
  wire mul_ln34_4_reg_1398_reg_n_101;
  wire mul_ln34_4_reg_1398_reg_n_102;
  wire mul_ln34_4_reg_1398_reg_n_103;
  wire mul_ln34_4_reg_1398_reg_n_104;
  wire mul_ln34_4_reg_1398_reg_n_105;
  wire mul_ln34_4_reg_1398_reg_n_106;
  wire mul_ln34_4_reg_1398_reg_n_107;
  wire mul_ln34_4_reg_1398_reg_n_108;
  wire mul_ln34_4_reg_1398_reg_n_109;
  wire mul_ln34_4_reg_1398_reg_n_110;
  wire mul_ln34_4_reg_1398_reg_n_97;
  wire mul_ln34_4_reg_1398_reg_n_98;
  wire mul_ln34_4_reg_1398_reg_n_99;
  wire mul_ln34_5_reg_1453_reg_i_16_n_5;
  wire mul_ln34_5_reg_1453_reg_n_100;
  wire mul_ln34_5_reg_1453_reg_n_101;
  wire mul_ln34_5_reg_1453_reg_n_102;
  wire mul_ln34_5_reg_1453_reg_n_103;
  wire mul_ln34_5_reg_1453_reg_n_104;
  wire mul_ln34_5_reg_1453_reg_n_105;
  wire mul_ln34_5_reg_1453_reg_n_106;
  wire mul_ln34_5_reg_1453_reg_n_107;
  wire mul_ln34_5_reg_1453_reg_n_108;
  wire mul_ln34_5_reg_1453_reg_n_109;
  wire mul_ln34_5_reg_1453_reg_n_110;
  wire mul_ln34_5_reg_1453_reg_n_97;
  wire mul_ln34_5_reg_1453_reg_n_98;
  wire mul_ln34_5_reg_1453_reg_n_99;
  wire mul_ln34_6_reg_1483_reg_i_16_n_5;
  wire mul_ln34_6_reg_1483_reg_i_17_n_5;
  wire mul_ln34_6_reg_1483_reg_n_100;
  wire mul_ln34_6_reg_1483_reg_n_101;
  wire mul_ln34_6_reg_1483_reg_n_102;
  wire mul_ln34_6_reg_1483_reg_n_103;
  wire mul_ln34_6_reg_1483_reg_n_104;
  wire mul_ln34_6_reg_1483_reg_n_105;
  wire mul_ln34_6_reg_1483_reg_n_106;
  wire mul_ln34_6_reg_1483_reg_n_107;
  wire mul_ln34_6_reg_1483_reg_n_108;
  wire mul_ln34_6_reg_1483_reg_n_109;
  wire mul_ln34_6_reg_1483_reg_n_110;
  wire mul_ln34_6_reg_1483_reg_n_97;
  wire mul_ln34_6_reg_1483_reg_n_98;
  wire mul_ln34_6_reg_1483_reg_n_99;
  wire mul_ln34_7_reg_1488_reg_n_100;
  wire mul_ln34_7_reg_1488_reg_n_101;
  wire mul_ln34_7_reg_1488_reg_n_102;
  wire mul_ln34_7_reg_1488_reg_n_103;
  wire mul_ln34_7_reg_1488_reg_n_104;
  wire mul_ln34_7_reg_1488_reg_n_105;
  wire mul_ln34_7_reg_1488_reg_n_106;
  wire mul_ln34_7_reg_1488_reg_n_107;
  wire mul_ln34_7_reg_1488_reg_n_108;
  wire mul_ln34_7_reg_1488_reg_n_109;
  wire mul_ln34_7_reg_1488_reg_n_110;
  wire mul_ln34_7_reg_1488_reg_n_97;
  wire mul_ln34_7_reg_1488_reg_n_98;
  wire mul_ln34_7_reg_1488_reg_n_99;
  wire mul_ln34_8_reg_1503_reg_i_1_n_5;
  wire mul_ln34_8_reg_1503_reg_i_2_n_5;
  wire mul_ln34_8_reg_1503_reg_n_100;
  wire mul_ln34_8_reg_1503_reg_n_101;
  wire mul_ln34_8_reg_1503_reg_n_102;
  wire mul_ln34_8_reg_1503_reg_n_103;
  wire mul_ln34_8_reg_1503_reg_n_104;
  wire mul_ln34_8_reg_1503_reg_n_105;
  wire mul_ln34_8_reg_1503_reg_n_106;
  wire mul_ln34_8_reg_1503_reg_n_107;
  wire mul_ln34_8_reg_1503_reg_n_108;
  wire mul_ln34_8_reg_1503_reg_n_109;
  wire mul_ln34_8_reg_1503_reg_n_110;
  wire mul_ln34_8_reg_1503_reg_n_97;
  wire mul_ln34_8_reg_1503_reg_n_98;
  wire mul_ln34_8_reg_1503_reg_n_99;
  wire mul_ln34_9_reg_1438_reg_i_1_n_5;
  wire mul_ln34_9_reg_1438_reg_n_100;
  wire mul_ln34_9_reg_1438_reg_n_101;
  wire mul_ln34_9_reg_1438_reg_n_102;
  wire mul_ln34_9_reg_1438_reg_n_103;
  wire mul_ln34_9_reg_1438_reg_n_104;
  wire mul_ln34_9_reg_1438_reg_n_105;
  wire mul_ln34_9_reg_1438_reg_n_106;
  wire mul_ln34_9_reg_1438_reg_n_107;
  wire mul_ln34_9_reg_1438_reg_n_108;
  wire mul_ln34_9_reg_1438_reg_n_109;
  wire mul_ln34_9_reg_1438_reg_n_110;
  wire mul_ln34_9_reg_1438_reg_n_97;
  wire mul_ln34_9_reg_1438_reg_n_98;
  wire mul_ln34_9_reg_1438_reg_n_99;
  wire [8:1]mul_ln34_fu_382_p2;
  wire [8:1]mul_ln34_reg_1022;
  wire \mul_ln34_reg_1022[1]_i_2_n_5 ;
  wire \mul_ln34_reg_1022[1]_i_3_n_5 ;
  wire \mul_ln34_reg_1022[1]_i_4_n_5 ;
  wire \mul_ln34_reg_1022[1]_i_5_n_5 ;
  wire \mul_ln34_reg_1022[1]_i_6_n_5 ;
  wire \mul_ln34_reg_1022[1]_i_7_n_5 ;
  wire \mul_ln34_reg_1022[5]_i_2_n_5 ;
  wire \mul_ln34_reg_1022[5]_i_4_n_5 ;
  wire \mul_ln34_reg_1022[5]_i_5_n_5 ;
  wire \mul_ln34_reg_1022[5]_i_6_n_5 ;
  wire \mul_ln34_reg_1022[5]_i_7_n_5 ;
  wire \mul_ln34_reg_1022[5]_i_8_n_5 ;
  wire \mul_ln34_reg_1022[5]_i_9_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_2_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_3_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_4_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_5_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_6_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_7_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_8_n_5 ;
  wire \mul_ln34_reg_1022[8]_i_9_n_5 ;
  wire \mul_ln34_reg_1022_reg[1]_i_1_n_10 ;
  wire \mul_ln34_reg_1022_reg[1]_i_1_n_5 ;
  wire \mul_ln34_reg_1022_reg[1]_i_1_n_6 ;
  wire \mul_ln34_reg_1022_reg[1]_i_1_n_7 ;
  wire \mul_ln34_reg_1022_reg[1]_i_1_n_8 ;
  wire \mul_ln34_reg_1022_reg[1]_i_1_n_9 ;
  wire \mul_ln34_reg_1022_reg[5]_i_1_n_5 ;
  wire \mul_ln34_reg_1022_reg[5]_i_1_n_6 ;
  wire \mul_ln34_reg_1022_reg[5]_i_1_n_7 ;
  wire \mul_ln34_reg_1022_reg[5]_i_1_n_8 ;
  wire \mul_ln34_reg_1022_reg[5]_i_3_n_10 ;
  wire \mul_ln34_reg_1022_reg[5]_i_3_n_11 ;
  wire \mul_ln34_reg_1022_reg[5]_i_3_n_12 ;
  wire \mul_ln34_reg_1022_reg[5]_i_3_n_5 ;
  wire \mul_ln34_reg_1022_reg[5]_i_3_n_7 ;
  wire \mul_ln34_reg_1022_reg[5]_i_3_n_8 ;
  wire \mul_ln34_reg_1022_reg[8]_i_1_n_7 ;
  wire \mul_ln34_reg_1022_reg[8]_i_1_n_8 ;
  wire [8:1]mul_ln40_1_fu_476_p2;
  wire [8:1]mul_ln40_1_reg_1133;
  wire mul_ln40_1_reg_11330;
  wire \mul_ln40_1_reg_1133[1]_i_2_n_5 ;
  wire \mul_ln40_1_reg_1133[1]_i_3_n_5 ;
  wire \mul_ln40_1_reg_1133[1]_i_4_n_5 ;
  wire \mul_ln40_1_reg_1133[1]_i_5_n_5 ;
  wire \mul_ln40_1_reg_1133[1]_i_6_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_10_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_11_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_2_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_4_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_5_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_6_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_7_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_8_n_5 ;
  wire \mul_ln40_1_reg_1133[5]_i_9_n_5 ;
  wire \mul_ln40_1_reg_1133[8]_i_2_n_5 ;
  wire \mul_ln40_1_reg_1133[8]_i_3_n_5 ;
  wire \mul_ln40_1_reg_1133[8]_i_4_n_5 ;
  wire \mul_ln40_1_reg_1133[8]_i_5_n_5 ;
  wire \mul_ln40_1_reg_1133[8]_i_6_n_5 ;
  wire \mul_ln40_1_reg_1133_reg[1]_i_1_n_10 ;
  wire \mul_ln40_1_reg_1133_reg[1]_i_1_n_5 ;
  wire \mul_ln40_1_reg_1133_reg[1]_i_1_n_6 ;
  wire \mul_ln40_1_reg_1133_reg[1]_i_1_n_7 ;
  wire \mul_ln40_1_reg_1133_reg[1]_i_1_n_8 ;
  wire \mul_ln40_1_reg_1133_reg[1]_i_1_n_9 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_1_n_5 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_1_n_6 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_1_n_7 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_1_n_8 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_3_n_10 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_3_n_11 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_3_n_12 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_3_n_5 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_3_n_7 ;
  wire \mul_ln40_1_reg_1133_reg[5]_i_3_n_8 ;
  wire \mul_ln40_1_reg_1133_reg[8]_i_1_n_7 ;
  wire \mul_ln40_1_reg_1133_reg[8]_i_1_n_8 ;
  wire [8:1]mul_ln40_fu_443_p2;
  wire [8:1]mul_ln40_reg_1098;
  wire \mul_ln40_reg_1098[1]_i_2_n_5 ;
  wire \mul_ln40_reg_1098[1]_i_3_n_5 ;
  wire \mul_ln40_reg_1098[1]_i_4_n_5 ;
  wire \mul_ln40_reg_1098[1]_i_5_n_5 ;
  wire \mul_ln40_reg_1098[1]_i_6_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_10_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_11_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_2_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_4_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_5_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_6_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_7_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_8_n_5 ;
  wire \mul_ln40_reg_1098[5]_i_9_n_5 ;
  wire \mul_ln40_reg_1098[8]_i_2_n_5 ;
  wire \mul_ln40_reg_1098[8]_i_3_n_5 ;
  wire \mul_ln40_reg_1098[8]_i_4_n_5 ;
  wire \mul_ln40_reg_1098[8]_i_5_n_5 ;
  wire \mul_ln40_reg_1098[8]_i_6_n_5 ;
  wire \mul_ln40_reg_1098_reg[1]_i_1_n_10 ;
  wire \mul_ln40_reg_1098_reg[1]_i_1_n_5 ;
  wire \mul_ln40_reg_1098_reg[1]_i_1_n_6 ;
  wire \mul_ln40_reg_1098_reg[1]_i_1_n_7 ;
  wire \mul_ln40_reg_1098_reg[1]_i_1_n_8 ;
  wire \mul_ln40_reg_1098_reg[1]_i_1_n_9 ;
  wire \mul_ln40_reg_1098_reg[5]_i_1_n_5 ;
  wire \mul_ln40_reg_1098_reg[5]_i_1_n_6 ;
  wire \mul_ln40_reg_1098_reg[5]_i_1_n_7 ;
  wire \mul_ln40_reg_1098_reg[5]_i_1_n_8 ;
  wire \mul_ln40_reg_1098_reg[5]_i_3_n_10 ;
  wire \mul_ln40_reg_1098_reg[5]_i_3_n_11 ;
  wire \mul_ln40_reg_1098_reg[5]_i_3_n_12 ;
  wire \mul_ln40_reg_1098_reg[5]_i_3_n_5 ;
  wire \mul_ln40_reg_1098_reg[5]_i_3_n_7 ;
  wire \mul_ln40_reg_1098_reg[5]_i_3_n_8 ;
  wire \mul_ln40_reg_1098_reg[8]_i_1_n_7 ;
  wire \mul_ln40_reg_1098_reg[8]_i_1_n_8 ;
  wire [9:7]mul_ln5_reg_1002;
  wire \mul_ln5_reg_1002[7]_i_1_n_5 ;
  wire \mul_ln5_reg_1002[9]_i_1_n_5 ;
  wire [10:10]mux_1_0_reg;
  wire [11:10]mux_1_1_reg;
  wire network_mux_32_16_3_1_x_U41_n_13;
  wire network_mux_32_16_3_1_x_U41_n_18;
  wire network_mux_32_16_3_1_x_U42_n_5;
  wire network_mux_32_16_3_1_x_U43_n_12;
  wire network_mux_32_16_3_1_x_U43_n_17;
  wire network_mux_32_16_3_1_x_U43_n_5;
  wire network_mux_32_16_3_1_x_U44_n_10;
  wire network_mux_32_16_3_1_x_U44_n_11;
  wire network_mux_32_16_3_1_x_U44_n_12;
  wire network_mux_32_16_3_1_x_U44_n_14;
  wire network_mux_32_16_3_1_x_U44_n_20;
  wire network_mux_32_16_3_1_x_U44_n_25;
  wire network_mux_32_16_3_1_x_U44_n_27;
  wire network_mux_32_16_3_1_x_U44_n_28;
  wire network_mux_32_16_3_1_x_U44_n_29;
  wire network_mux_32_16_3_1_x_U44_n_30;
  wire network_mux_32_16_3_1_x_U44_n_5;
  wire network_mux_32_16_3_1_x_U44_n_6;
  wire network_mux_32_16_3_1_x_U44_n_7;
  wire network_mux_32_16_3_1_x_U44_n_8;
  wire network_mux_32_16_3_1_x_U44_n_9;
  wire [4:0]out_d_0_reg_266;
  wire [4:0]out_d_reg_1032;
  wire \out_d_reg_1032[2]_i_1_n_5 ;
  wire \out_d_reg_1032[2]_i_2_n_5 ;
  wire \out_d_reg_1032[3]_i_2_n_5 ;
  wire \out_d_reg_1032[4]_i_1_n_5 ;
  wire \out_d_reg_1032[4]_i_2_n_5 ;
  wire out_h_0_reg_289;
  wire out_h_0_reg_2890;
  wire \out_h_0_reg_289_reg_n_5_[0] ;
  wire \out_h_0_reg_289_reg_n_5_[1] ;
  wire \out_h_0_reg_289_reg_n_5_[2] ;
  wire \out_h_0_reg_289_reg_n_5_[3] ;
  wire \out_h_0_reg_289_reg_n_5_[4] ;
  wire [4:0]out_h_fu_452_p2;
  wire [4:0]out_h_reg_1112;
  wire out_h_reg_11120;
  wire out_w_0_mid2_reg_1139;
  wire \out_w_0_mid2_reg_1139_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1139_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1139_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1139_reg_n_5_[3] ;
  wire \out_w_0_mid2_reg_1139_reg_n_5_[4] ;
  wire [4:0]out_w_0_reg_300;
  wire [4:0]out_w_reg_1195;
  wire \out_w_reg_1195[0]_i_1_n_5 ;
  wire \out_w_reg_1195[1]_i_1_n_5 ;
  wire \out_w_reg_1195[2]_i_1_n_5 ;
  wire \out_w_reg_1195[3]_i_1_n_5 ;
  wire \out_w_reg_1195[4]_i_1_n_5 ;
  wire [13:0]output_r_address0;
  wire [15:0]output_r_d0;
  wire p_0_in;
  wire [14:0]p_1_in;
  wire p_7_in;
  wire p_9_in;
  wire [15:0]q0_t0;
  wire [15:0]q1_t0;
  wire ram_reg_0_i_203_n_5;
  wire ram_reg_0_i_204_n_5;
  wire ram_reg_0_i_206_n_5;
  wire ram_reg_0_i_207_n_5;
  wire ram_reg_0_i_209_n_5;
  wire ram_reg_0_i_238_n_5;
  wire ram_reg_0_i_240_n_5;
  wire ram_reg_0_i_241_n_5;
  wire ram_reg_0_i_245_n_5;
  wire ram_reg_0_i_247_n_5;
  wire ram_reg_0_i_249_n_5;
  wire ram_reg_0_i_250_n_5;
  wire ram_reg_0_i_256_n_5;
  wire ram_reg_0_i_261_n_5;
  wire ram_reg_0_i_266_n_5;
  wire ram_reg_0_i_271_n_5;
  wire ram_reg_0_i_276_n_5;
  wire ram_reg_0_i_281_n_5;
  wire ram_reg_0_i_286_n_5;
  wire ram_reg_0_i_291_n_5;
  wire ram_reg_0_i_296_n_5;
  wire ram_reg_0_i_301_n_5;
  wire ram_reg_0_i_307_n_5;
  wire ram_reg_0_i_309_n_5;
  wire ram_reg_0_i_311_n_5;
  wire ram_reg_0_i_313_n_5;
  wire ram_reg_0_i_315_n_5;
  wire ram_reg_0_i_317_n_5;
  wire ram_reg_0_i_319_n_5;
  wire ram_reg_0_i_321_n_5;
  wire ram_reg_0_i_323_n_5;
  wire ram_reg_0_i_325_n_5;
  wire ram_reg_0_i_328_n_5;
  wire ram_reg_0_i_91_n_5;
  wire ram_reg_0_i_93_n_5;
  wire ram_reg_0_i_95_n_5;
  wire reg_3122;
  wire sel1;
  wire select_ln22_1_reg_11730;
  wire \select_ln22_1_reg_1173[9]_i_1_n_5 ;
  wire \select_ln22_1_reg_1173_reg_n_5_[0] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[1] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[2] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[3] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[4] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[5] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[6] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[7] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[8] ;
  wire \select_ln22_1_reg_1173_reg_n_5_[9] ;
  wire [4:0]select_ln22_fu_501_p3;
  wire [4:0]select_ln22_reg_1156;
  wire select_ln22_reg_11560;
  wire select_ln28_3_reg_10680;
  wire \select_ln28_3_reg_1068[0]_i_1_n_5 ;
  wire \select_ln28_3_reg_1068[1]_i_1_n_5 ;
  wire \select_ln28_3_reg_1068[2]_i_1_n_5 ;
  wire \select_ln28_3_reg_1068[3]_i_1_n_5 ;
  wire \select_ln28_3_reg_1068[4]_i_2_n_5 ;
  wire \select_ln28_3_reg_1068_reg_n_5_[0] ;
  wire \select_ln28_3_reg_1068_reg_n_5_[1] ;
  wire \select_ln28_3_reg_1068_reg_n_5_[2] ;
  wire \select_ln28_3_reg_1068_reg_n_5_[3] ;
  wire \select_ln28_3_reg_1068_reg_n_5_[4] ;
  wire [8:5]select_ln28_4_fu_471_p3;
  wire [8:5]select_ln28_5_fu_506_p3;
  wire select_ln28_8_fu_447_p3;
  wire select_ln28_8_reg_1104;
  wire \select_ln28_reg_1062[4]_i_1_n_5 ;
  wire \select_ln28_reg_1062_reg_n_5_[0] ;
  wire \select_ln28_reg_1062_reg_n_5_[1] ;
  wire \select_ln28_reg_1062_reg_n_5_[2] ;
  wire \select_ln28_reg_1062_reg_n_5_[3] ;
  wire \select_ln28_reg_1062_reg_n_5_[4] ;
  wire tmp5_0_0_mid2_reg_11780;
  wire [8:0]tmp5_0_0_mid2_v_v_reg_1161;
  wire \tmp5_0_0_mid2_v_v_reg_1161[0]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[1]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[2]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[3]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[4]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[5]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[6]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[7]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1161[8]_i_2_n_5 ;
  wire [8:1]tmp6_fu_461_p2;
  wire [8:1]tmp6_mid1_fu_522_p2;
  wire [8:0]tmp6_mid1_reg_1168;
  wire tmp6_mid1_reg_11680;
  wire \tmp6_mid1_reg_1168[4]_i_2_n_5 ;
  wire \tmp6_mid1_reg_1168[4]_i_3_n_5 ;
  wire \tmp6_mid1_reg_1168[4]_i_4_n_5 ;
  wire \tmp6_mid1_reg_1168[4]_i_5_n_5 ;
  wire \tmp6_mid1_reg_1168_reg[4]_i_1_n_5 ;
  wire \tmp6_mid1_reg_1168_reg[4]_i_1_n_6 ;
  wire \tmp6_mid1_reg_1168_reg[4]_i_1_n_7 ;
  wire \tmp6_mid1_reg_1168_reg[4]_i_1_n_8 ;
  wire \tmp6_mid1_reg_1168_reg[8]_i_2_n_6 ;
  wire \tmp6_mid1_reg_1168_reg[8]_i_2_n_7 ;
  wire \tmp6_mid1_reg_1168_reg[8]_i_2_n_8 ;
  wire [8:1]tmp6_reg_1123;
  wire tmp6_reg_11230;
  wire \tmp6_reg_1123[4]_i_2_n_5 ;
  wire \tmp6_reg_1123[4]_i_3_n_5 ;
  wire \tmp6_reg_1123[4]_i_4_n_5 ;
  wire \tmp6_reg_1123[4]_i_5_n_5 ;
  wire \tmp6_reg_1123_reg[4]_i_1_n_5 ;
  wire \tmp6_reg_1123_reg[4]_i_1_n_6 ;
  wire \tmp6_reg_1123_reg[4]_i_1_n_7 ;
  wire \tmp6_reg_1123_reg[4]_i_1_n_8 ;
  wire \tmp6_reg_1123_reg[8]_i_1_n_6 ;
  wire \tmp6_reg_1123_reg[8]_i_1_n_7 ;
  wire \tmp6_reg_1123_reg[8]_i_1_n_8 ;
  wire [8:0]tmp7_mid2_v_v_fu_551_p3;
  wire [8:1]tmp_0_0_fu_457_p2;
  wire [8:1]tmp_0_0_mid1_fu_495_p2;
  wire [8:0]tmp_0_0_mid1_reg_1151;
  wire tmp_0_0_mid1_reg_11510;
  wire \tmp_0_0_mid1_reg_1151[4]_i_2_n_5 ;
  wire \tmp_0_0_mid1_reg_1151[4]_i_3_n_5 ;
  wire \tmp_0_0_mid1_reg_1151[4]_i_4_n_5 ;
  wire \tmp_0_0_mid1_reg_1151[4]_i_5_n_5 ;
  wire \tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_5 ;
  wire \tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_6 ;
  wire \tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_7 ;
  wire \tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_8 ;
  wire \tmp_0_0_mid1_reg_1151_reg[8]_i_2_n_6 ;
  wire \tmp_0_0_mid1_reg_1151_reg[8]_i_2_n_7 ;
  wire \tmp_0_0_mid1_reg_1151_reg[8]_i_2_n_8 ;
  wire [8:0]tmp_0_0_reg_1118;
  wire \tmp_0_0_reg_1118[4]_i_2_n_5 ;
  wire \tmp_0_0_reg_1118[4]_i_3_n_5 ;
  wire \tmp_0_0_reg_1118[4]_i_4_n_5 ;
  wire \tmp_0_0_reg_1118[4]_i_5_n_5 ;
  wire \tmp_0_0_reg_1118_reg[4]_i_1_n_5 ;
  wire \tmp_0_0_reg_1118_reg[4]_i_1_n_6 ;
  wire \tmp_0_0_reg_1118_reg[4]_i_1_n_7 ;
  wire \tmp_0_0_reg_1118_reg[4]_i_1_n_8 ;
  wire \tmp_0_0_reg_1118_reg[8]_i_2_n_6 ;
  wire \tmp_0_0_reg_1118_reg[8]_i_2_n_7 ;
  wire \tmp_0_0_reg_1118_reg[8]_i_2_n_8 ;
  wire [1:0]trunc_ln28_reg_1085;
  wire \trunc_ln28_reg_1085_pp0_iter1_reg_reg_n_5_[0] ;
  wire [15:0]trunc_ln40_1_reg_1478;
  wire [15:0]trunc_ln40_2_fu_835_p4;
  wire [15:0]trunc_ln40_3_reg_1498;
  wire [15:0]trunc_ln40_4_fu_871_p4;
  wire [15:0]trunc_ln40_5_reg_1458;
  wire [15:0]trunc_ln40_6_reg_1463;
  wire [15:0]trunc_ln40_7_fu_816_p4;
  wire [15:0]trunc_ln40_s_reg_1418;
  wire [15:0]trunc_ln_reg_1413;
  wire [1:1]xor_ln28_fu_567_p2;
  wire [1:0]xor_ln28_reg_1206;
  wire [4:0]zext_ln34_4_cast_mid_reg_1146_reg;
  wire \zext_ln40_1_reg_1017[0]_i_1_n_5 ;
  wire \zext_ln40_1_reg_1017[1]_i_1_n_5 ;
  wire \zext_ln40_1_reg_1017[2]_i_1_n_5 ;
  wire \zext_ln40_1_reg_1017[3]_i_1_n_5 ;
  wire \zext_ln40_1_reg_1017[4]_i_1_n_5 ;
  wire [4:0]zext_ln40_1_reg_1017_reg;
  wire \zext_ln40_2_reg_1074_reg_n_5_[0] ;
  wire \zext_ln40_2_reg_1074_reg_n_5_[1] ;
  wire \zext_ln40_2_reg_1074_reg_n_5_[2] ;
  wire \zext_ln40_2_reg_1074_reg_n_5_[3] ;
  wire \zext_ln40_2_reg_1074_reg_n_5_[4] ;
  wire [3:0]\NLW_add_ln21_reg_1128_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln21_reg_1128_reg[13]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln34_10_reg_1297_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_10_reg_1297_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_10_reg_1297_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_10_reg_1297_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_10_reg_1297_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_10_reg_1297_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_10_reg_1297_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_10_reg_1297_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_10_reg_1297_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_10_reg_1297_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_10_reg_1297_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_11_reg_1302_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_11_reg_1302_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_11_reg_1302_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_11_reg_1302_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_11_reg_1302_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_11_reg_1302_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_11_reg_1302_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_11_reg_1302_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_11_reg_1302_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_11_reg_1302_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_11_reg_1302_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_12_reg_1327_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_12_reg_1327_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_12_reg_1327_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_12_reg_1327_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_12_reg_1327_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_12_reg_1327_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_12_reg_1327_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_12_reg_1327_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_12_reg_1327_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_12_reg_1327_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_12_reg_1327_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_4_reg_1270_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_4_reg_1270_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_4_reg_1270_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_4_reg_1270_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_4_reg_1270_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_4_reg_1270_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_4_reg_1270_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_4_reg_1270_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_4_reg_1270_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_4_reg_1270_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_4_reg_1270_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_6_reg_1312_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_6_reg_1312_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_6_reg_1312_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_6_reg_1312_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_6_reg_1312_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_6_reg_1312_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_6_reg_1312_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_6_reg_1312_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_6_reg_1312_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_6_reg_1312_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_6_reg_1312_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_7_reg_1352_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_7_reg_1352_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_7_reg_1352_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_7_reg_1352_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_7_reg_1352_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_7_reg_1352_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_7_reg_1352_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_7_reg_1352_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_7_reg_1352_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_7_reg_1352_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_7_reg_1352_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_8_reg_1362_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_8_reg_1362_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_8_reg_1362_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_8_reg_1362_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_8_reg_1362_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_8_reg_1362_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_8_reg_1362_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_8_reg_1362_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_8_reg_1362_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_8_reg_1362_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_8_reg_1362_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_9_reg_1367_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_9_reg_1367_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_9_reg_1367_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_9_reg_1367_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_9_reg_1367_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_9_reg_1367_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_9_reg_1367_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_9_reg_1367_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_9_reg_1367_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_9_reg_1367_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_9_reg_1367_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_1235_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_1235_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_1235_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_reg_1235_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_1235_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_1235_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_reg_1235_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_reg_1235_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_reg_1235_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln34_reg_1235_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_reg_1235_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_add_ln40_3_reg_1513_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_7_reg_1493_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_8_reg_1518_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_9_reg_1523_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln40_reg_1377_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_reg_1377_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_reg_1377_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_reg_1377_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_reg_1377_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_reg_1377_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_reg_1377_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_reg_1377_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_reg_1377_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_reg_1377_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_reg_1377_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln21_reg_1028_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln21_reg_1028_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln21_reg_1028_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln22_reg_1038_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_10_reg_1443_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1443_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1443_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1443_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1443_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_10_reg_1443_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_10_reg_1443_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_10_reg_1443_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_10_reg_1443_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_10_reg_1443_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_10_reg_1443_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1468_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1468_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1468_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1468_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1468_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_11_reg_1468_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_11_reg_1468_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_11_reg_1468_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_11_reg_1468_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_11_reg_1468_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_11_reg_1468_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_mul_ln34_2_reg_1079_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln34_2_reg_1079_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln34_2_reg_1079_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln34_2_reg_1079_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln34_2_reg_1079_reg[8]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_3_reg_1388_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1388_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1388_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1388_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1388_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_3_reg_1388_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_3_reg_1388_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_3_reg_1388_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_3_reg_1388_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_3_reg_1388_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_3_reg_1388_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1398_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1398_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1398_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1398_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1398_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_4_reg_1398_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_4_reg_1398_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_4_reg_1398_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_4_reg_1398_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_4_reg_1398_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_4_reg_1398_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1453_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1453_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1453_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1453_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1453_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_5_reg_1453_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_5_reg_1453_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_5_reg_1453_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_5_reg_1453_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_5_reg_1453_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_5_reg_1453_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1483_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1483_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1483_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1483_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1483_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_6_reg_1483_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_6_reg_1483_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_6_reg_1483_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_6_reg_1483_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_6_reg_1483_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_6_reg_1483_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1488_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1488_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1488_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1488_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1488_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_7_reg_1488_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_7_reg_1488_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_7_reg_1488_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_7_reg_1488_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_7_reg_1488_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_7_reg_1488_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1503_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1503_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1503_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1503_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1503_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_8_reg_1503_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_8_reg_1503_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_8_reg_1503_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_8_reg_1503_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_8_reg_1503_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_8_reg_1503_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1438_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1438_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1438_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1438_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1438_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_9_reg_1438_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_9_reg_1438_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_9_reg_1438_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_9_reg_1438_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln34_9_reg_1438_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_9_reg_1438_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_mul_ln34_reg_1022_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln34_reg_1022_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln34_reg_1022_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln34_reg_1022_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln34_reg_1022_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln40_1_reg_1133_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln40_1_reg_1133_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_1_reg_1133_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_1_reg_1133_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_1_reg_1133_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln40_reg_1098_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln40_reg_1098_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_reg_1098_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_reg_1098_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_reg_1098_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp6_mid1_reg_1168_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_mid1_reg_1168_reg[8]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp6_reg_1123_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_1123_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp_0_0_mid1_reg_1151_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_0_0_mid1_reg_1151_reg[8]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp_0_0_reg_1118_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_0_0_reg_1118_reg[8]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln21_reg_1128[0]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .O(add_ln21_fu_465_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln21_reg_1128[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(add_ln21_reg_11280));
  FDRE \add_ln21_reg_1128_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[0]),
        .Q(add_ln21_reg_1128[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[10] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[10]),
        .Q(add_ln21_reg_1128[10]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[11] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[11]),
        .Q(add_ln21_reg_1128[11]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[12] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[12]),
        .Q(add_ln21_reg_1128[12]),
        .R(1'b0));
  CARRY4 \add_ln21_reg_1128_reg[12]_i_1 
       (.CI(\add_ln21_reg_1128_reg[8]_i_1_n_5 ),
        .CO({\add_ln21_reg_1128_reg[12]_i_1_n_5 ,\add_ln21_reg_1128_reg[12]_i_1_n_6 ,\add_ln21_reg_1128_reg[12]_i_1_n_7 ,\add_ln21_reg_1128_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln21_fu_465_p2[12:9]),
        .S({\indvar_flatten39_reg_254_reg_n_5_[12] ,\indvar_flatten39_reg_254_reg_n_5_[11] ,\indvar_flatten39_reg_254_reg_n_5_[10] ,\indvar_flatten39_reg_254_reg_n_5_[9] }));
  FDRE \add_ln21_reg_1128_reg[13] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[13]),
        .Q(add_ln21_reg_1128[13]),
        .R(1'b0));
  CARRY4 \add_ln21_reg_1128_reg[13]_i_2 
       (.CI(\add_ln21_reg_1128_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln21_reg_1128_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln21_reg_1128_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln21_fu_465_p2[13]}),
        .S({1'b0,1'b0,1'b0,\indvar_flatten39_reg_254_reg_n_5_[13] }));
  FDRE \add_ln21_reg_1128_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[1]),
        .Q(add_ln21_reg_1128[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[2]),
        .Q(add_ln21_reg_1128[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[3]),
        .Q(add_ln21_reg_1128[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[4] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[4]),
        .Q(add_ln21_reg_1128[4]),
        .R(1'b0));
  CARRY4 \add_ln21_reg_1128_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln21_reg_1128_reg[4]_i_1_n_5 ,\add_ln21_reg_1128_reg[4]_i_1_n_6 ,\add_ln21_reg_1128_reg[4]_i_1_n_7 ,\add_ln21_reg_1128_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln21_fu_465_p2[4:1]),
        .S({\indvar_flatten39_reg_254_reg_n_5_[4] ,\indvar_flatten39_reg_254_reg_n_5_[3] ,\indvar_flatten39_reg_254_reg_n_5_[2] ,\indvar_flatten39_reg_254_reg_n_5_[1] }));
  FDRE \add_ln21_reg_1128_reg[5] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[5]),
        .Q(add_ln21_reg_1128[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[6] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[6]),
        .Q(add_ln21_reg_1128[6]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[7] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[7]),
        .Q(add_ln21_reg_1128[7]),
        .R(1'b0));
  FDRE \add_ln21_reg_1128_reg[8] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[8]),
        .Q(add_ln21_reg_1128[8]),
        .R(1'b0));
  CARRY4 \add_ln21_reg_1128_reg[8]_i_1 
       (.CI(\add_ln21_reg_1128_reg[4]_i_1_n_5 ),
        .CO({\add_ln21_reg_1128_reg[8]_i_1_n_5 ,\add_ln21_reg_1128_reg[8]_i_1_n_6 ,\add_ln21_reg_1128_reg[8]_i_1_n_7 ,\add_ln21_reg_1128_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln21_fu_465_p2[8:5]),
        .S({\indvar_flatten39_reg_254_reg_n_5_[8] ,\indvar_flatten39_reg_254_reg_n_5_[7] ,\indvar_flatten39_reg_254_reg_n_5_[6] ,\indvar_flatten39_reg_254_reg_n_5_[5] }));
  FDRE \add_ln21_reg_1128_reg[9] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11280),
        .D(add_ln21_fu_465_p2[9]),
        .Q(add_ln21_reg_1128[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \add_ln22_1_reg_1051[0]_i_1 
       (.I0(indvar_flatten_reg_278[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[0] ),
        .O(add_ln22_1_fu_403_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln22_1_reg_1051[1]_i_1 
       (.I0(\select_ln22_1_reg_1173_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_278[0]),
        .I2(\select_ln22_1_reg_1173_reg_n_5_[1] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(indvar_flatten_reg_278[1]),
        .O(add_ln22_1_fu_403_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \add_ln22_1_reg_1051[2]_i_1 
       (.I0(indvar_flatten_reg_278[2]),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(\select_ln22_1_reg_1173_reg_n_5_[2] ),
        .I3(add_ln22_1_fu_403_p2[0]),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[1] ),
        .I5(indvar_flatten_reg_278[1]),
        .O(add_ln22_1_fu_403_p2[2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_1_reg_1051[3]_i_1 
       (.I0(\add_ln22_1_reg_1051[4]_i_2_n_5 ),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[3] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[3]),
        .O(add_ln22_1_fu_403_p2[3]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln22_1_reg_1051[4]_i_1 
       (.I0(indvar_flatten_reg_278[3]),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[3] ),
        .I2(\add_ln22_1_reg_1051[4]_i_2_n_5 ),
        .I3(\select_ln22_1_reg_1173_reg_n_5_[4] ),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_278[4]),
        .O(add_ln22_1_fu_403_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln22_1_reg_1051[4]_i_2 
       (.I0(indvar_flatten_reg_278[1]),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[1] ),
        .I2(add_ln22_1_fu_403_p2[0]),
        .I3(\select_ln22_1_reg_1173_reg_n_5_[2] ),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_278[2]),
        .O(\add_ln22_1_reg_1051[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_1_reg_1051[5]_i_1 
       (.I0(\add_ln22_1_reg_1051[5]_i_2_n_5 ),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[5] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[5]),
        .O(add_ln22_1_fu_403_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln22_1_reg_1051[5]_i_2 
       (.I0(indvar_flatten_reg_278[3]),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[3] ),
        .I2(\add_ln22_1_reg_1051[4]_i_2_n_5 ),
        .I3(\select_ln22_1_reg_1173_reg_n_5_[4] ),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_278[4]),
        .O(\add_ln22_1_reg_1051[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_1_reg_1051[6]_i_1 
       (.I0(\add_ln22_1_reg_1051[7]_i_2_n_5 ),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[6] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[6]),
        .O(add_ln22_1_fu_403_p2[6]));
  LUT6 #(
    .INIT(64'hCCAACCAA3C553CAA)) 
    \add_ln22_1_reg_1051[7]_i_1 
       (.I0(\select_ln22_1_reg_1173_reg_n_5_[7] ),
        .I1(indvar_flatten_reg_278[7]),
        .I2(indvar_flatten_reg_278[6]),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[6] ),
        .I5(\add_ln22_1_reg_1051[7]_i_2_n_5 ),
        .O(add_ln22_1_fu_403_p2[7]));
  LUT6 #(
    .INIT(64'hAABAAAAAFFBFFFFF)) 
    \add_ln22_1_reg_1051[7]_i_2 
       (.I0(\add_ln22_1_reg_1051[5]_i_2_n_5 ),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[5] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(indvar_flatten_reg_278[5]),
        .O(\add_ln22_1_reg_1051[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \add_ln22_1_reg_1051[8]_i_1 
       (.I0(\add_ln22_1_reg_1051[9]_i_3_n_5 ),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[8] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[8]),
        .O(add_ln22_1_fu_403_p2[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln22_1_reg_1051[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln21_fu_387_p2),
        .O(add_ln22_1_reg_10510));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln22_1_reg_1051[9]_i_2 
       (.I0(indvar_flatten_reg_278[8]),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[8] ),
        .I2(\add_ln22_1_reg_1051[9]_i_3_n_5 ),
        .I3(\select_ln22_1_reg_1173_reg_n_5_[9] ),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_278[9]),
        .O(add_ln22_1_fu_403_p2[9]));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \add_ln22_1_reg_1051[9]_i_3 
       (.I0(\add_ln22_1_reg_1051[7]_i_2_n_5 ),
        .I1(indvar_flatten_reg_278[6]),
        .I2(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I3(\select_ln22_1_reg_1173_reg_n_5_[6] ),
        .I4(indvar_flatten_reg_278[7]),
        .I5(\select_ln22_1_reg_1173_reg_n_5_[7] ),
        .O(\add_ln22_1_reg_1051[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \add_ln22_1_reg_1051[9]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\add_ln22_1_reg_1051[9]_i_4_n_5 ));
  FDRE \add_ln22_1_reg_1051_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[0]),
        .Q(add_ln22_1_reg_1051[0]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[1]),
        .Q(add_ln22_1_reg_1051[1]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[2]),
        .Q(add_ln22_1_reg_1051[2]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[3]),
        .Q(add_ln22_1_reg_1051[3]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[4]),
        .Q(add_ln22_1_reg_1051[4]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[5] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[5]),
        .Q(add_ln22_1_reg_1051[5]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[6] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[6]),
        .Q(add_ln22_1_reg_1051[6]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[7] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[7]),
        .Q(add_ln22_1_reg_1051[7]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[8] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[8]),
        .Q(add_ln22_1_reg_1051[8]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_1051_reg[9] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(add_ln22_1_fu_403_p2[9]),
        .Q(add_ln22_1_reg_1051[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_5_reg_1211[0]_i_1 
       (.I0(trunc_ln28_reg_1085[0]),
        .O(add_ln28_5_fu_572_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln28_5_reg_1211[1]_i_1 
       (.I0(trunc_ln28_reg_1085[1]),
        .I1(trunc_ln28_reg_1085[0]),
        .O(add_ln28_5_fu_572_p2[1]));
  FDRE \add_ln28_5_reg_1211_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_5_reg_12110),
        .D(add_ln28_5_fu_572_p2[0]),
        .Q(add_ln28_5_reg_1211[0]),
        .R(1'b0));
  FDRE \add_ln28_5_reg_1211_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_5_reg_12110),
        .D(add_ln28_5_fu_572_p2[1]),
        .Q(add_ln28_5_reg_1211[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_1201[1]_i_1 
       (.I0(trunc_ln28_reg_1085[0]),
        .I1(trunc_ln28_reg_1085[1]),
        .O(add_ln28_fu_562_p2));
  FDRE \add_ln28_reg_1201_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_5_reg_12110),
        .D(add_ln28_fu_562_p2),
        .Q(add_ln28_reg_1201),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_10_reg_1297_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln34_12_reg_1327_reg_i_2_n_5,add_ln34_12_reg_1327_reg_i_3_n_5,add_ln34_12_reg_1327_reg_i_4_n_5,add_ln34_12_reg_1327_reg_i_5_n_5,add_ln34_12_reg_1327_reg_i_6_n_5,add_ln34_12_reg_1327_reg_i_7_n_5,add_ln34_12_reg_1327_reg_i_8_n_5,add_ln34_12_reg_1327_reg_i_9_n_5,tmp5_0_0_mid2_v_v_reg_1161[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_10_reg_1297_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_10_reg_1297_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1139_reg_n_5_[4] ,\out_w_0_mid2_reg_1139_reg_n_5_[3] ,\out_w_0_mid2_reg_1139_reg_n_5_[2] ,\out_w_0_mid2_reg_1139_reg_n_5_[1] ,\out_w_0_mid2_reg_1139_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_10_reg_1297_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_10_reg_1297_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp5_0_0_mid2_reg_11780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln28_5_reg_12110),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln28_5_reg_12110),
        .CEP(add_ln34_10_reg_12970),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_10_reg_1297_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_10_reg_1297_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_10_reg_1297_reg_P_UNCONNECTED[47:14],add_ln34_10_reg_1297_reg_n_97,add_ln34_10_reg_1297_reg_n_98,add_ln34_10_reg_1297_reg_n_99,add_ln34_10_reg_1297_reg_n_100,add_ln34_10_reg_1297_reg_n_101,add_ln34_10_reg_1297_reg_n_102,add_ln34_10_reg_1297_reg_n_103,add_ln34_10_reg_1297_reg_n_104,add_ln34_10_reg_1297_reg_n_105,add_ln34_10_reg_1297_reg_n_106,add_ln34_10_reg_1297_reg_n_107,add_ln34_10_reg_1297_reg_n_108,add_ln34_10_reg_1297_reg_n_109,add_ln34_10_reg_1297_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_10_reg_1297_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_10_reg_1297_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_10_reg_1297_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_10_reg_1297_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_11_reg_1302_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln34_12_reg_1327_reg_i_2_n_5,add_ln34_12_reg_1327_reg_i_3_n_5,add_ln34_12_reg_1327_reg_i_4_n_5,add_ln34_12_reg_1327_reg_i_5_n_5,add_ln34_12_reg_1327_reg_i_6_n_5,add_ln34_12_reg_1327_reg_i_7_n_5,add_ln34_12_reg_1327_reg_i_8_n_5,add_ln34_12_reg_1327_reg_i_9_n_5,tmp5_0_0_mid2_v_v_reg_1161[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_11_reg_1302_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_11_reg_1302_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_1195}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_11_reg_1302_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_11_reg_1302_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp5_0_0_mid2_reg_11780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln28_5_reg_12110),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln28_5_reg_12110),
        .CEP(add_ln34_10_reg_12970),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_11_reg_1302_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_11_reg_1302_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_11_reg_1302_reg_P_UNCONNECTED[47:14],add_ln34_11_reg_1302_reg_n_97,add_ln34_11_reg_1302_reg_n_98,add_ln34_11_reg_1302_reg_n_99,add_ln34_11_reg_1302_reg_n_100,add_ln34_11_reg_1302_reg_n_101,add_ln34_11_reg_1302_reg_n_102,add_ln34_11_reg_1302_reg_n_103,add_ln34_11_reg_1302_reg_n_104,add_ln34_11_reg_1302_reg_n_105,add_ln34_11_reg_1302_reg_n_106,add_ln34_11_reg_1302_reg_n_107,add_ln34_11_reg_1302_reg_n_108,add_ln34_11_reg_1302_reg_n_109,add_ln34_11_reg_1302_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_11_reg_1302_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_11_reg_1302_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_11_reg_1302_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_11_reg_1302_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_12_reg_1327_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln34_12_reg_1327_reg_i_2_n_5,add_ln34_12_reg_1327_reg_i_3_n_5,add_ln34_12_reg_1327_reg_i_4_n_5,add_ln34_12_reg_1327_reg_i_5_n_5,add_ln34_12_reg_1327_reg_i_6_n_5,add_ln34_12_reg_1327_reg_i_7_n_5,add_ln34_12_reg_1327_reg_i_8_n_5,add_ln34_12_reg_1327_reg_i_9_n_5,tmp5_0_0_mid2_v_v_reg_1161[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_12_reg_1327_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_12_reg_1327_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln34_5_reg_1292[4]_i_2_n_5 ,\add_ln34_5_reg_1292[3]_i_1_n_5 ,\add_ln34_5_reg_1292[2]_i_1_n_5 ,\add_ln34_5_reg_1292[1]_i_1_n_5 ,\out_w_0_mid2_reg_1139_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_12_reg_1327_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_12_reg_1327_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp5_0_0_mid2_reg_11780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln34_10_reg_12970),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln28_5_reg_12110),
        .CEP(add_ln34_12_reg_13270),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_12_reg_1327_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_12_reg_1327_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_12_reg_1327_reg_P_UNCONNECTED[47:14],add_ln34_12_reg_1327_reg_n_97,add_ln34_12_reg_1327_reg_n_98,add_ln34_12_reg_1327_reg_n_99,add_ln34_12_reg_1327_reg_n_100,add_ln34_12_reg_1327_reg_n_101,add_ln34_12_reg_1327_reg_n_102,add_ln34_12_reg_1327_reg_n_103,add_ln34_12_reg_1327_reg_n_104,add_ln34_12_reg_1327_reg_n_105,add_ln34_12_reg_1327_reg_n_106,add_ln34_12_reg_1327_reg_n_107,add_ln34_12_reg_1327_reg_n_108,add_ln34_12_reg_1327_reg_n_109,add_ln34_12_reg_1327_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_12_reg_1327_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_12_reg_1327_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_12_reg_1327_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_12_reg_1327_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln34_12_reg_1327_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .O(tmp5_0_0_mid2_reg_11780));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    add_ln34_12_reg_1327_reg_i_2
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[8]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[6]),
        .I2(add_ln34_9_reg_1367_reg_i_14_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1161[7]),
        .O(add_ln34_12_reg_1327_reg_i_2_n_5));
  LUT4 #(
    .INIT(16'hA6AA)) 
    add_ln34_12_reg_1327_reg_i_3
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[7]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[6]),
        .I2(add_ln34_9_reg_1367_reg_i_14_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .O(add_ln34_12_reg_1327_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    add_ln34_12_reg_1327_reg_i_4
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[6]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1161[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .O(add_ln34_12_reg_1327_reg_i_4_n_5));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    add_ln34_12_reg_1327_reg_i_5
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I4(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .O(add_ln34_12_reg_1327_reg_i_5_n_5));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln34_12_reg_1327_reg_i_6
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .O(add_ln34_12_reg_1327_reg_i_6_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln34_12_reg_1327_reg_i_7
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .O(add_ln34_12_reg_1327_reg_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_12_reg_1327_reg_i_8
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .O(add_ln34_12_reg_1327_reg_i_8_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln34_12_reg_1327_reg_i_9
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .O(add_ln34_12_reg_1327_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_4_reg_1270_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp5_0_0_mid2_v_v_reg_1161[8]_i_2_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[7]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[6]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[5]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[4]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[3]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[2]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[1]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_4_reg_1270_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_4_reg_1270_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_reg_1195[4]_i_1_n_5 ,\out_w_reg_1195[3]_i_1_n_5 ,\out_w_reg_1195[2]_i_1_n_5 ,\out_w_reg_1195[1]_i_1_n_5 ,\out_w_reg_1195[0]_i_1_n_5 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_4_reg_1270_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_4_reg_1270_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_7_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(indvar_flatten39_reg_2540),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(tmp5_0_0_mid2_reg_11780),
        .CEP(add_ln28_5_reg_12110),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_4_reg_1270_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_4_reg_1270_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_4_reg_1270_reg_P_UNCONNECTED[47:14],add_ln34_4_reg_1270_reg_n_97,add_ln34_4_reg_1270_reg_n_98,add_ln34_4_reg_1270_reg_n_99,add_ln34_4_reg_1270_reg_n_100,add_ln34_4_reg_1270_reg_n_101,add_ln34_4_reg_1270_reg_n_102,add_ln34_4_reg_1270_reg_n_103,add_ln34_4_reg_1270_reg_n_104,add_ln34_4_reg_1270_reg_n_105,add_ln34_4_reg_1270_reg_n_106,add_ln34_4_reg_1270_reg_n_107,add_ln34_4_reg_1270_reg_n_108,add_ln34_4_reg_1270_reg_n_109,add_ln34_4_reg_1270_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_4_reg_1270_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_4_reg_1270_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_4_reg_1270_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_4_reg_1270_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_5_reg_1292[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .O(\add_ln34_5_reg_1292[1]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_5_reg_1292[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1139_reg_n_5_[2] ),
        .O(\add_ln34_5_reg_1292[2]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln34_5_reg_1292[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1139_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1139_reg_n_5_[3] ),
        .O(\add_ln34_5_reg_1292[3]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_5_reg_1292[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln34_10_reg_12970));
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln34_5_reg_1292[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1139_reg_n_5_[3] ),
        .I3(\out_w_0_mid2_reg_1139_reg_n_5_[4] ),
        .O(\add_ln34_5_reg_1292[4]_i_2_n_5 ));
  FDRE \add_ln34_5_reg_1292_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_12970),
        .D(\out_w_0_mid2_reg_1139_reg_n_5_[0] ),
        .Q(add_ln34_5_reg_1292[0]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1292_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_12970),
        .D(\add_ln34_5_reg_1292[1]_i_1_n_5 ),
        .Q(add_ln34_5_reg_1292[1]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1292_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_12970),
        .D(\add_ln34_5_reg_1292[2]_i_1_n_5 ),
        .Q(add_ln34_5_reg_1292[2]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1292_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_12970),
        .D(\add_ln34_5_reg_1292[3]_i_1_n_5 ),
        .Q(add_ln34_5_reg_1292[3]),
        .R(1'b0));
  FDRE \add_ln34_5_reg_1292_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_10_reg_12970),
        .D(\add_ln34_5_reg_1292[4]_i_2_n_5 ),
        .Q(add_ln34_5_reg_1292[4]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_6_reg_1312_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp5_0_0_mid2_v_v_reg_1161[8]_i_2_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[7]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[6]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[5]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[4]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[3]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[2]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[1]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_6_reg_1312_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_6_reg_1312_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln34_5_reg_1292[4]_i_2_n_5 ,\add_ln34_5_reg_1292[3]_i_1_n_5 ,\add_ln34_5_reg_1292[2]_i_1_n_5 ,\add_ln34_5_reg_1292[1]_i_1_n_5 ,\out_w_0_mid2_reg_1139_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_6_reg_1312_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_6_reg_1312_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_7_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln34_10_reg_12970),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(tmp5_0_0_mid2_reg_11780),
        .CEP(add_ln34_12_reg_13270),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_6_reg_1312_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_6_reg_1312_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_6_reg_1312_reg_P_UNCONNECTED[47:14],add_ln34_6_reg_1312_reg_n_97,add_ln34_6_reg_1312_reg_n_98,add_ln34_6_reg_1312_reg_n_99,add_ln34_6_reg_1312_reg_n_100,add_ln34_6_reg_1312_reg_n_101,add_ln34_6_reg_1312_reg_n_102,add_ln34_6_reg_1312_reg_n_103,add_ln34_6_reg_1312_reg_n_104,add_ln34_6_reg_1312_reg_n_105,add_ln34_6_reg_1312_reg_n_106,add_ln34_6_reg_1312_reg_n_107,add_ln34_6_reg_1312_reg_n_108,add_ln34_6_reg_1312_reg_n_109,add_ln34_6_reg_1312_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_6_reg_1312_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_6_reg_1312_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_6_reg_1312_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_6_reg_1312_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_7_reg_1352_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_7_reg_1352_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_7_reg_1352_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1139_reg_n_5_[4] ,\out_w_0_mid2_reg_1139_reg_n_5_[3] ,\out_w_0_mid2_reg_1139_reg_n_5_[2] ,\out_w_0_mid2_reg_1139_reg_n_5_[1] ,\out_w_0_mid2_reg_1139_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_7_reg_1352_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_7_reg_1352_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln28_5_reg_12110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln28_5_reg_12110),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln34_10_reg_12970),
        .CEP(add_ln34_7_reg_13520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_7_reg_1352_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_7_reg_1352_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_7_reg_1352_reg_P_UNCONNECTED[47:14],add_ln34_7_reg_1352_reg_n_97,add_ln34_7_reg_1352_reg_n_98,add_ln34_7_reg_1352_reg_n_99,add_ln34_7_reg_1352_reg_n_100,add_ln34_7_reg_1352_reg_n_101,add_ln34_7_reg_1352_reg_n_102,add_ln34_7_reg_1352_reg_n_103,add_ln34_7_reg_1352_reg_n_104,add_ln34_7_reg_1352_reg_n_105,add_ln34_7_reg_1352_reg_n_106,add_ln34_7_reg_1352_reg_n_107,add_ln34_7_reg_1352_reg_n_108,add_ln34_7_reg_1352_reg_n_109,add_ln34_7_reg_1352_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_7_reg_1352_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_7_reg_1352_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_7_reg_1352_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_7_reg_1352_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_8_reg_1362_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_8_reg_1362_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_8_reg_1362_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_1195}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_8_reg_1362_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_8_reg_1362_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln28_5_reg_12110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln28_5_reg_12110),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln34_10_reg_12970),
        .CEP(add_ln34_7_reg_13520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_8_reg_1362_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_8_reg_1362_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_8_reg_1362_reg_P_UNCONNECTED[47:14],add_ln34_8_reg_1362_reg_n_97,add_ln34_8_reg_1362_reg_n_98,add_ln34_8_reg_1362_reg_n_99,add_ln34_8_reg_1362_reg_n_100,add_ln34_8_reg_1362_reg_n_101,add_ln34_8_reg_1362_reg_n_102,add_ln34_8_reg_1362_reg_n_103,add_ln34_8_reg_1362_reg_n_104,add_ln34_8_reg_1362_reg_n_105,add_ln34_8_reg_1362_reg_n_106,add_ln34_8_reg_1362_reg_n_107,add_ln34_8_reg_1362_reg_n_108,add_ln34_8_reg_1362_reg_n_109,add_ln34_8_reg_1362_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_8_reg_1362_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_8_reg_1362_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_8_reg_1362_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_8_reg_1362_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_9_reg_1367_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_9_reg_1367_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_9_reg_1367_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln34_5_reg_1292}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_9_reg_1367_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_9_reg_1367_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln28_5_reg_12110),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln34_12_reg_13270),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln34_10_reg_12970),
        .CEP(add_ln34_7_reg_13520),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_9_reg_1367_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_9_reg_1367_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_9_reg_1367_reg_P_UNCONNECTED[47:14],add_ln34_9_reg_1367_reg_n_97,add_ln34_9_reg_1367_reg_n_98,add_ln34_9_reg_1367_reg_n_99,add_ln34_9_reg_1367_reg_n_100,add_ln34_9_reg_1367_reg_n_101,add_ln34_9_reg_1367_reg_n_102,add_ln34_9_reg_1367_reg_n_103,add_ln34_9_reg_1367_reg_n_104,add_ln34_9_reg_1367_reg_n_105,add_ln34_9_reg_1367_reg_n_106,add_ln34_9_reg_1367_reg_n_107,add_ln34_9_reg_1367_reg_n_108,add_ln34_9_reg_1367_reg_n_109,add_ln34_9_reg_1367_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_9_reg_1367_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_9_reg_1367_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_9_reg_1367_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_9_reg_1367_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln34_9_reg_1367_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln28_5_reg_12110));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln34_9_reg_1367_reg_i_10
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln34_9_reg_1367_reg_i_11
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_9_reg_1367_reg_i_12
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .O(A[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln34_9_reg_1367_reg_i_13
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    add_ln34_9_reg_1367_reg_i_14
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[4]),
        .O(add_ln34_9_reg_1367_reg_i_14_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln34_9_reg_1367_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .O(ap_NS_fsm121_out));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln34_9_reg_1367_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln34_12_reg_13270));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln34_9_reg_1367_reg_i_4
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln34_7_reg_13520));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    add_ln34_9_reg_1367_reg_i_5
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[8]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[7]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .I4(add_ln34_9_reg_1367_reg_i_14_n_5),
        .I5(tmp5_0_0_mid2_v_v_reg_1161[6]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    add_ln34_9_reg_1367_reg_i_6
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[7]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[6]),
        .I2(add_ln34_9_reg_1367_reg_i_14_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    add_ln34_9_reg_1367_reg_i_7
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[6]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .I2(add_ln34_9_reg_1367_reg_i_14_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    add_ln34_9_reg_1367_reg_i_8
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1161[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    add_ln34_9_reg_1367_reg_i_9
       (.I0(tmp5_0_0_mid2_v_v_reg_1161[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .O(A[4]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_reg_1235_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp5_0_0_mid2_v_v_reg_1161[8]_i_2_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[7]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[6]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[5]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[4]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[3]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[2]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[1]_i_1_n_5 ,\tmp5_0_0_mid2_v_v_reg_1161[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_reg_1235_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_reg_1235_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_0_reg_300}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_reg_1235_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_reg_1235_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_7_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(mul_ln40_1_reg_11330),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(tmp5_0_0_mid2_reg_11780),
        .CEP(add_ln28_5_reg_12110),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_reg_1235_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_reg_1235_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_reg_1235_reg_P_UNCONNECTED[47:14],add_ln34_reg_1235_reg_n_97,add_ln34_reg_1235_reg_n_98,add_ln34_reg_1235_reg_n_99,add_ln34_reg_1235_reg_n_100,add_ln34_reg_1235_reg_n_101,add_ln34_reg_1235_reg_n_102,add_ln34_reg_1235_reg_n_103,add_ln34_reg_1235_reg_n_104,add_ln34_reg_1235_reg_n_105,add_ln34_reg_1235_reg_n_106,add_ln34_reg_1235_reg_n_107,add_ln34_reg_1235_reg_n_108,add_ln34_reg_1235_reg_n_109,add_ln34_reg_1235_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln34_reg_1235_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_reg_1235_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_reg_1235_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_0_mid2_reg_1139),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_reg_1235_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_1_reg_1508[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln40_1_reg_15080));
  FDRE \add_ln40_1_reg_1508_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[0]),
        .Q(add_ln40_1_reg_1508[0]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[10]),
        .Q(add_ln40_1_reg_1508[10]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[11]),
        .Q(add_ln40_1_reg_1508[11]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[12]),
        .Q(add_ln40_1_reg_1508[12]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[13]),
        .Q(add_ln40_1_reg_1508[13]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[14]),
        .Q(add_ln40_1_reg_1508[14]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[15]),
        .Q(add_ln40_1_reg_1508[15]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[1]),
        .Q(add_ln40_1_reg_1508[1]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[2]),
        .Q(add_ln40_1_reg_1508[2]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[3]),
        .Q(add_ln40_1_reg_1508[3]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[4]),
        .Q(add_ln40_1_reg_1508[4]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[5]),
        .Q(add_ln40_1_reg_1508[5]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[6]),
        .Q(add_ln40_1_reg_1508[6]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[7]),
        .Q(add_ln40_1_reg_1508[7]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[8]),
        .Q(add_ln40_1_reg_1508[8]),
        .R(1'b0));
  FDRE \add_ln40_1_reg_1508_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(trunc_ln_reg_1413[9]),
        .Q(add_ln40_1_reg_1508[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[11]_i_2 
       (.I0(trunc_ln40_2_fu_835_p4[10]),
        .I1(trunc_ln40_s_reg_1418[10]),
        .I2(trunc_ln40_1_reg_1478[10]),
        .O(\add_ln40_3_reg_1513[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[11]_i_3 
       (.I0(trunc_ln40_2_fu_835_p4[9]),
        .I1(trunc_ln40_s_reg_1418[9]),
        .I2(trunc_ln40_1_reg_1478[9]),
        .O(\add_ln40_3_reg_1513[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[11]_i_4 
       (.I0(trunc_ln40_2_fu_835_p4[8]),
        .I1(trunc_ln40_s_reg_1418[8]),
        .I2(trunc_ln40_1_reg_1478[8]),
        .O(\add_ln40_3_reg_1513[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[11]_i_5 
       (.I0(trunc_ln40_2_fu_835_p4[7]),
        .I1(trunc_ln40_s_reg_1418[7]),
        .I2(trunc_ln40_1_reg_1478[7]),
        .O(\add_ln40_3_reg_1513[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[11]_i_6 
       (.I0(trunc_ln40_2_fu_835_p4[11]),
        .I1(trunc_ln40_s_reg_1418[11]),
        .I2(trunc_ln40_1_reg_1478[11]),
        .I3(\add_ln40_3_reg_1513[11]_i_2_n_5 ),
        .O(\add_ln40_3_reg_1513[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[11]_i_7 
       (.I0(trunc_ln40_2_fu_835_p4[10]),
        .I1(trunc_ln40_s_reg_1418[10]),
        .I2(trunc_ln40_1_reg_1478[10]),
        .I3(\add_ln40_3_reg_1513[11]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1513[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[11]_i_8 
       (.I0(trunc_ln40_2_fu_835_p4[9]),
        .I1(trunc_ln40_s_reg_1418[9]),
        .I2(trunc_ln40_1_reg_1478[9]),
        .I3(\add_ln40_3_reg_1513[11]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1513[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[11]_i_9 
       (.I0(trunc_ln40_2_fu_835_p4[8]),
        .I1(trunc_ln40_s_reg_1418[8]),
        .I2(trunc_ln40_1_reg_1478[8]),
        .I3(\add_ln40_3_reg_1513[11]_i_5_n_5 ),
        .O(\add_ln40_3_reg_1513[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[15]_i_2 
       (.I0(trunc_ln40_2_fu_835_p4[13]),
        .I1(trunc_ln40_s_reg_1418[13]),
        .I2(trunc_ln40_1_reg_1478[13]),
        .O(\add_ln40_3_reg_1513[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[15]_i_3 
       (.I0(trunc_ln40_2_fu_835_p4[12]),
        .I1(trunc_ln40_s_reg_1418[12]),
        .I2(trunc_ln40_1_reg_1478[12]),
        .O(\add_ln40_3_reg_1513[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[15]_i_4 
       (.I0(trunc_ln40_2_fu_835_p4[11]),
        .I1(trunc_ln40_s_reg_1418[11]),
        .I2(trunc_ln40_1_reg_1478[11]),
        .O(\add_ln40_3_reg_1513[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_3_reg_1513[15]_i_5 
       (.I0(trunc_ln40_1_reg_1478[14]),
        .I1(trunc_ln40_s_reg_1418[14]),
        .I2(trunc_ln40_2_fu_835_p4[14]),
        .I3(trunc_ln40_s_reg_1418[15]),
        .I4(trunc_ln40_2_fu_835_p4[15]),
        .I5(trunc_ln40_1_reg_1478[15]),
        .O(\add_ln40_3_reg_1513[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[15]_i_6 
       (.I0(\add_ln40_3_reg_1513[15]_i_2_n_5 ),
        .I1(trunc_ln40_s_reg_1418[14]),
        .I2(trunc_ln40_2_fu_835_p4[14]),
        .I3(trunc_ln40_1_reg_1478[14]),
        .O(\add_ln40_3_reg_1513[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[15]_i_7 
       (.I0(trunc_ln40_2_fu_835_p4[13]),
        .I1(trunc_ln40_s_reg_1418[13]),
        .I2(trunc_ln40_1_reg_1478[13]),
        .I3(\add_ln40_3_reg_1513[15]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1513[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[15]_i_8 
       (.I0(trunc_ln40_2_fu_835_p4[12]),
        .I1(trunc_ln40_s_reg_1418[12]),
        .I2(trunc_ln40_1_reg_1478[12]),
        .I3(\add_ln40_3_reg_1513[15]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1513[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[3]_i_2 
       (.I0(trunc_ln40_2_fu_835_p4[2]),
        .I1(trunc_ln40_s_reg_1418[2]),
        .I2(trunc_ln40_1_reg_1478[2]),
        .O(\add_ln40_3_reg_1513[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[3]_i_3 
       (.I0(trunc_ln40_2_fu_835_p4[1]),
        .I1(trunc_ln40_s_reg_1418[1]),
        .I2(trunc_ln40_1_reg_1478[1]),
        .O(\add_ln40_3_reg_1513[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[3]_i_4 
       (.I0(trunc_ln40_2_fu_835_p4[0]),
        .I1(trunc_ln40_s_reg_1418[0]),
        .I2(trunc_ln40_1_reg_1478[0]),
        .O(\add_ln40_3_reg_1513[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[3]_i_5 
       (.I0(trunc_ln40_2_fu_835_p4[3]),
        .I1(trunc_ln40_s_reg_1418[3]),
        .I2(trunc_ln40_1_reg_1478[3]),
        .I3(\add_ln40_3_reg_1513[3]_i_2_n_5 ),
        .O(\add_ln40_3_reg_1513[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[3]_i_6 
       (.I0(trunc_ln40_2_fu_835_p4[2]),
        .I1(trunc_ln40_s_reg_1418[2]),
        .I2(trunc_ln40_1_reg_1478[2]),
        .I3(\add_ln40_3_reg_1513[3]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1513[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[3]_i_7 
       (.I0(trunc_ln40_2_fu_835_p4[1]),
        .I1(trunc_ln40_s_reg_1418[1]),
        .I2(trunc_ln40_1_reg_1478[1]),
        .I3(\add_ln40_3_reg_1513[3]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1513[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_3_reg_1513[3]_i_8 
       (.I0(trunc_ln40_2_fu_835_p4[0]),
        .I1(trunc_ln40_s_reg_1418[0]),
        .I2(trunc_ln40_1_reg_1478[0]),
        .O(\add_ln40_3_reg_1513[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[7]_i_2 
       (.I0(trunc_ln40_2_fu_835_p4[6]),
        .I1(trunc_ln40_s_reg_1418[6]),
        .I2(trunc_ln40_1_reg_1478[6]),
        .O(\add_ln40_3_reg_1513[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[7]_i_3 
       (.I0(trunc_ln40_2_fu_835_p4[5]),
        .I1(trunc_ln40_s_reg_1418[5]),
        .I2(trunc_ln40_1_reg_1478[5]),
        .O(\add_ln40_3_reg_1513[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[7]_i_4 
       (.I0(trunc_ln40_2_fu_835_p4[4]),
        .I1(trunc_ln40_s_reg_1418[4]),
        .I2(trunc_ln40_1_reg_1478[4]),
        .O(\add_ln40_3_reg_1513[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_3_reg_1513[7]_i_5 
       (.I0(trunc_ln40_2_fu_835_p4[3]),
        .I1(trunc_ln40_s_reg_1418[3]),
        .I2(trunc_ln40_1_reg_1478[3]),
        .O(\add_ln40_3_reg_1513[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[7]_i_6 
       (.I0(trunc_ln40_2_fu_835_p4[7]),
        .I1(trunc_ln40_s_reg_1418[7]),
        .I2(trunc_ln40_1_reg_1478[7]),
        .I3(\add_ln40_3_reg_1513[7]_i_2_n_5 ),
        .O(\add_ln40_3_reg_1513[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[7]_i_7 
       (.I0(trunc_ln40_2_fu_835_p4[6]),
        .I1(trunc_ln40_s_reg_1418[6]),
        .I2(trunc_ln40_1_reg_1478[6]),
        .I3(\add_ln40_3_reg_1513[7]_i_3_n_5 ),
        .O(\add_ln40_3_reg_1513[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[7]_i_8 
       (.I0(trunc_ln40_2_fu_835_p4[5]),
        .I1(trunc_ln40_s_reg_1418[5]),
        .I2(trunc_ln40_1_reg_1478[5]),
        .I3(\add_ln40_3_reg_1513[7]_i_4_n_5 ),
        .O(\add_ln40_3_reg_1513[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_3_reg_1513[7]_i_9 
       (.I0(trunc_ln40_2_fu_835_p4[4]),
        .I1(trunc_ln40_s_reg_1418[4]),
        .I2(trunc_ln40_1_reg_1478[4]),
        .I3(\add_ln40_3_reg_1513[7]_i_5_n_5 ),
        .O(\add_ln40_3_reg_1513[7]_i_9_n_5 ));
  FDRE \add_ln40_3_reg_1513_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[0]),
        .Q(add_ln40_3_reg_1513[0]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[10]),
        .Q(add_ln40_3_reg_1513[10]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[11]),
        .Q(add_ln40_3_reg_1513[11]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1513_reg[11]_i_1 
       (.CI(\add_ln40_3_reg_1513_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_3_reg_1513_reg[11]_i_1_n_5 ,\add_ln40_3_reg_1513_reg[11]_i_1_n_6 ,\add_ln40_3_reg_1513_reg[11]_i_1_n_7 ,\add_ln40_3_reg_1513_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_3_reg_1513[11]_i_2_n_5 ,\add_ln40_3_reg_1513[11]_i_3_n_5 ,\add_ln40_3_reg_1513[11]_i_4_n_5 ,\add_ln40_3_reg_1513[11]_i_5_n_5 }),
        .O(add_ln40_3_fu_866_p2[11:8]),
        .S({\add_ln40_3_reg_1513[11]_i_6_n_5 ,\add_ln40_3_reg_1513[11]_i_7_n_5 ,\add_ln40_3_reg_1513[11]_i_8_n_5 ,\add_ln40_3_reg_1513[11]_i_9_n_5 }));
  FDRE \add_ln40_3_reg_1513_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[12]),
        .Q(add_ln40_3_reg_1513[12]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[13]),
        .Q(add_ln40_3_reg_1513[13]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[14]),
        .Q(add_ln40_3_reg_1513[14]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[15]),
        .Q(add_ln40_3_reg_1513[15]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1513_reg[15]_i_1 
       (.CI(\add_ln40_3_reg_1513_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_3_reg_1513_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln40_3_reg_1513_reg[15]_i_1_n_6 ,\add_ln40_3_reg_1513_reg[15]_i_1_n_7 ,\add_ln40_3_reg_1513_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_3_reg_1513[15]_i_2_n_5 ,\add_ln40_3_reg_1513[15]_i_3_n_5 ,\add_ln40_3_reg_1513[15]_i_4_n_5 }),
        .O(add_ln40_3_fu_866_p2[15:12]),
        .S({\add_ln40_3_reg_1513[15]_i_5_n_5 ,\add_ln40_3_reg_1513[15]_i_6_n_5 ,\add_ln40_3_reg_1513[15]_i_7_n_5 ,\add_ln40_3_reg_1513[15]_i_8_n_5 }));
  FDRE \add_ln40_3_reg_1513_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[1]),
        .Q(add_ln40_3_reg_1513[1]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[2]),
        .Q(add_ln40_3_reg_1513[2]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[3]),
        .Q(add_ln40_3_reg_1513[3]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1513_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_3_reg_1513_reg[3]_i_1_n_5 ,\add_ln40_3_reg_1513_reg[3]_i_1_n_6 ,\add_ln40_3_reg_1513_reg[3]_i_1_n_7 ,\add_ln40_3_reg_1513_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_3_reg_1513[3]_i_2_n_5 ,\add_ln40_3_reg_1513[3]_i_3_n_5 ,\add_ln40_3_reg_1513[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_3_fu_866_p2[3:0]),
        .S({\add_ln40_3_reg_1513[3]_i_5_n_5 ,\add_ln40_3_reg_1513[3]_i_6_n_5 ,\add_ln40_3_reg_1513[3]_i_7_n_5 ,\add_ln40_3_reg_1513[3]_i_8_n_5 }));
  FDRE \add_ln40_3_reg_1513_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[4]),
        .Q(add_ln40_3_reg_1513[4]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[5]),
        .Q(add_ln40_3_reg_1513[5]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[6]),
        .Q(add_ln40_3_reg_1513[6]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[7]),
        .Q(add_ln40_3_reg_1513[7]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1513_reg[7]_i_1 
       (.CI(\add_ln40_3_reg_1513_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_3_reg_1513_reg[7]_i_1_n_5 ,\add_ln40_3_reg_1513_reg[7]_i_1_n_6 ,\add_ln40_3_reg_1513_reg[7]_i_1_n_7 ,\add_ln40_3_reg_1513_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_3_reg_1513[7]_i_2_n_5 ,\add_ln40_3_reg_1513[7]_i_3_n_5 ,\add_ln40_3_reg_1513[7]_i_4_n_5 ,\add_ln40_3_reg_1513[7]_i_5_n_5 }),
        .O(add_ln40_3_fu_866_p2[7:4]),
        .S({\add_ln40_3_reg_1513[7]_i_6_n_5 ,\add_ln40_3_reg_1513[7]_i_7_n_5 ,\add_ln40_3_reg_1513[7]_i_8_n_5 ,\add_ln40_3_reg_1513[7]_i_9_n_5 }));
  FDRE \add_ln40_3_reg_1513_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[8]),
        .Q(add_ln40_3_reg_1513[8]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1513_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_1_reg_15080),
        .D(add_ln40_3_fu_866_p2[9]),
        .Q(add_ln40_3_reg_1513[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[11]_i_2 
       (.I0(trunc_ln40_7_fu_816_p4[10]),
        .I1(trunc_ln40_5_reg_1458[10]),
        .I2(trunc_ln40_6_reg_1463[10]),
        .O(\add_ln40_7_reg_1493[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[11]_i_3 
       (.I0(trunc_ln40_7_fu_816_p4[9]),
        .I1(trunc_ln40_5_reg_1458[9]),
        .I2(trunc_ln40_6_reg_1463[9]),
        .O(\add_ln40_7_reg_1493[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[11]_i_4 
       (.I0(trunc_ln40_7_fu_816_p4[8]),
        .I1(trunc_ln40_5_reg_1458[8]),
        .I2(trunc_ln40_6_reg_1463[8]),
        .O(\add_ln40_7_reg_1493[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[11]_i_5 
       (.I0(trunc_ln40_7_fu_816_p4[7]),
        .I1(trunc_ln40_5_reg_1458[7]),
        .I2(trunc_ln40_6_reg_1463[7]),
        .O(\add_ln40_7_reg_1493[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[11]_i_6 
       (.I0(trunc_ln40_7_fu_816_p4[11]),
        .I1(trunc_ln40_5_reg_1458[11]),
        .I2(trunc_ln40_6_reg_1463[11]),
        .I3(\add_ln40_7_reg_1493[11]_i_2_n_5 ),
        .O(\add_ln40_7_reg_1493[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[11]_i_7 
       (.I0(trunc_ln40_7_fu_816_p4[10]),
        .I1(trunc_ln40_5_reg_1458[10]),
        .I2(trunc_ln40_6_reg_1463[10]),
        .I3(\add_ln40_7_reg_1493[11]_i_3_n_5 ),
        .O(\add_ln40_7_reg_1493[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[11]_i_8 
       (.I0(trunc_ln40_7_fu_816_p4[9]),
        .I1(trunc_ln40_5_reg_1458[9]),
        .I2(trunc_ln40_6_reg_1463[9]),
        .I3(\add_ln40_7_reg_1493[11]_i_4_n_5 ),
        .O(\add_ln40_7_reg_1493[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[11]_i_9 
       (.I0(trunc_ln40_7_fu_816_p4[8]),
        .I1(trunc_ln40_5_reg_1458[8]),
        .I2(trunc_ln40_6_reg_1463[8]),
        .I3(\add_ln40_7_reg_1493[11]_i_5_n_5 ),
        .O(\add_ln40_7_reg_1493[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[15]_i_2 
       (.I0(trunc_ln40_7_fu_816_p4[13]),
        .I1(trunc_ln40_5_reg_1458[13]),
        .I2(trunc_ln40_6_reg_1463[13]),
        .O(\add_ln40_7_reg_1493[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[15]_i_3 
       (.I0(trunc_ln40_7_fu_816_p4[12]),
        .I1(trunc_ln40_5_reg_1458[12]),
        .I2(trunc_ln40_6_reg_1463[12]),
        .O(\add_ln40_7_reg_1493[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[15]_i_4 
       (.I0(trunc_ln40_7_fu_816_p4[11]),
        .I1(trunc_ln40_5_reg_1458[11]),
        .I2(trunc_ln40_6_reg_1463[11]),
        .O(\add_ln40_7_reg_1493[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_7_reg_1493[15]_i_5 
       (.I0(trunc_ln40_6_reg_1463[14]),
        .I1(trunc_ln40_5_reg_1458[14]),
        .I2(trunc_ln40_7_fu_816_p4[14]),
        .I3(trunc_ln40_5_reg_1458[15]),
        .I4(trunc_ln40_7_fu_816_p4[15]),
        .I5(trunc_ln40_6_reg_1463[15]),
        .O(\add_ln40_7_reg_1493[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[15]_i_6 
       (.I0(\add_ln40_7_reg_1493[15]_i_2_n_5 ),
        .I1(trunc_ln40_5_reg_1458[14]),
        .I2(trunc_ln40_7_fu_816_p4[14]),
        .I3(trunc_ln40_6_reg_1463[14]),
        .O(\add_ln40_7_reg_1493[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[15]_i_7 
       (.I0(trunc_ln40_7_fu_816_p4[13]),
        .I1(trunc_ln40_5_reg_1458[13]),
        .I2(trunc_ln40_6_reg_1463[13]),
        .I3(\add_ln40_7_reg_1493[15]_i_3_n_5 ),
        .O(\add_ln40_7_reg_1493[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[15]_i_8 
       (.I0(trunc_ln40_7_fu_816_p4[12]),
        .I1(trunc_ln40_5_reg_1458[12]),
        .I2(trunc_ln40_6_reg_1463[12]),
        .I3(\add_ln40_7_reg_1493[15]_i_4_n_5 ),
        .O(\add_ln40_7_reg_1493[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[3]_i_2 
       (.I0(trunc_ln40_7_fu_816_p4[2]),
        .I1(trunc_ln40_5_reg_1458[2]),
        .I2(trunc_ln40_6_reg_1463[2]),
        .O(\add_ln40_7_reg_1493[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[3]_i_3 
       (.I0(trunc_ln40_7_fu_816_p4[1]),
        .I1(trunc_ln40_5_reg_1458[1]),
        .I2(trunc_ln40_6_reg_1463[1]),
        .O(\add_ln40_7_reg_1493[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[3]_i_4 
       (.I0(trunc_ln40_7_fu_816_p4[0]),
        .I1(trunc_ln40_5_reg_1458[0]),
        .I2(trunc_ln40_6_reg_1463[0]),
        .O(\add_ln40_7_reg_1493[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[3]_i_5 
       (.I0(trunc_ln40_7_fu_816_p4[3]),
        .I1(trunc_ln40_5_reg_1458[3]),
        .I2(trunc_ln40_6_reg_1463[3]),
        .I3(\add_ln40_7_reg_1493[3]_i_2_n_5 ),
        .O(\add_ln40_7_reg_1493[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[3]_i_6 
       (.I0(trunc_ln40_7_fu_816_p4[2]),
        .I1(trunc_ln40_5_reg_1458[2]),
        .I2(trunc_ln40_6_reg_1463[2]),
        .I3(\add_ln40_7_reg_1493[3]_i_3_n_5 ),
        .O(\add_ln40_7_reg_1493[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[3]_i_7 
       (.I0(trunc_ln40_7_fu_816_p4[1]),
        .I1(trunc_ln40_5_reg_1458[1]),
        .I2(trunc_ln40_6_reg_1463[1]),
        .I3(\add_ln40_7_reg_1493[3]_i_4_n_5 ),
        .O(\add_ln40_7_reg_1493[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_7_reg_1493[3]_i_8 
       (.I0(trunc_ln40_7_fu_816_p4[0]),
        .I1(trunc_ln40_5_reg_1458[0]),
        .I2(trunc_ln40_6_reg_1463[0]),
        .O(\add_ln40_7_reg_1493[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[7]_i_2 
       (.I0(trunc_ln40_7_fu_816_p4[6]),
        .I1(trunc_ln40_5_reg_1458[6]),
        .I2(trunc_ln40_6_reg_1463[6]),
        .O(\add_ln40_7_reg_1493[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[7]_i_3 
       (.I0(trunc_ln40_7_fu_816_p4[5]),
        .I1(trunc_ln40_5_reg_1458[5]),
        .I2(trunc_ln40_6_reg_1463[5]),
        .O(\add_ln40_7_reg_1493[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[7]_i_4 
       (.I0(trunc_ln40_7_fu_816_p4[4]),
        .I1(trunc_ln40_5_reg_1458[4]),
        .I2(trunc_ln40_6_reg_1463[4]),
        .O(\add_ln40_7_reg_1493[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_7_reg_1493[7]_i_5 
       (.I0(trunc_ln40_7_fu_816_p4[3]),
        .I1(trunc_ln40_5_reg_1458[3]),
        .I2(trunc_ln40_6_reg_1463[3]),
        .O(\add_ln40_7_reg_1493[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[7]_i_6 
       (.I0(trunc_ln40_7_fu_816_p4[7]),
        .I1(trunc_ln40_5_reg_1458[7]),
        .I2(trunc_ln40_6_reg_1463[7]),
        .I3(\add_ln40_7_reg_1493[7]_i_2_n_5 ),
        .O(\add_ln40_7_reg_1493[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[7]_i_7 
       (.I0(trunc_ln40_7_fu_816_p4[6]),
        .I1(trunc_ln40_5_reg_1458[6]),
        .I2(trunc_ln40_6_reg_1463[6]),
        .I3(\add_ln40_7_reg_1493[7]_i_3_n_5 ),
        .O(\add_ln40_7_reg_1493[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[7]_i_8 
       (.I0(trunc_ln40_7_fu_816_p4[5]),
        .I1(trunc_ln40_5_reg_1458[5]),
        .I2(trunc_ln40_6_reg_1463[5]),
        .I3(\add_ln40_7_reg_1493[7]_i_4_n_5 ),
        .O(\add_ln40_7_reg_1493[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_7_reg_1493[7]_i_9 
       (.I0(trunc_ln40_7_fu_816_p4[4]),
        .I1(trunc_ln40_5_reg_1458[4]),
        .I2(trunc_ln40_6_reg_1463[4]),
        .I3(\add_ln40_7_reg_1493[7]_i_5_n_5 ),
        .O(\add_ln40_7_reg_1493[7]_i_9_n_5 ));
  FDRE \add_ln40_7_reg_1493_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[0]),
        .Q(add_ln40_7_reg_1493[0]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[10]),
        .Q(add_ln40_7_reg_1493[10]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[11]),
        .Q(add_ln40_7_reg_1493[11]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_1493_reg[11]_i_1 
       (.CI(\add_ln40_7_reg_1493_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_7_reg_1493_reg[11]_i_1_n_5 ,\add_ln40_7_reg_1493_reg[11]_i_1_n_6 ,\add_ln40_7_reg_1493_reg[11]_i_1_n_7 ,\add_ln40_7_reg_1493_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_7_reg_1493[11]_i_2_n_5 ,\add_ln40_7_reg_1493[11]_i_3_n_5 ,\add_ln40_7_reg_1493[11]_i_4_n_5 ,\add_ln40_7_reg_1493[11]_i_5_n_5 }),
        .O(add_ln40_7_fu_830_p2[11:8]),
        .S({\add_ln40_7_reg_1493[11]_i_6_n_5 ,\add_ln40_7_reg_1493[11]_i_7_n_5 ,\add_ln40_7_reg_1493[11]_i_8_n_5 ,\add_ln40_7_reg_1493[11]_i_9_n_5 }));
  FDRE \add_ln40_7_reg_1493_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[12]),
        .Q(add_ln40_7_reg_1493[12]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[13]),
        .Q(add_ln40_7_reg_1493[13]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[14]),
        .Q(add_ln40_7_reg_1493[14]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[15]),
        .Q(add_ln40_7_reg_1493[15]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_1493_reg[15]_i_1 
       (.CI(\add_ln40_7_reg_1493_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_7_reg_1493_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln40_7_reg_1493_reg[15]_i_1_n_6 ,\add_ln40_7_reg_1493_reg[15]_i_1_n_7 ,\add_ln40_7_reg_1493_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_7_reg_1493[15]_i_2_n_5 ,\add_ln40_7_reg_1493[15]_i_3_n_5 ,\add_ln40_7_reg_1493[15]_i_4_n_5 }),
        .O(add_ln40_7_fu_830_p2[15:12]),
        .S({\add_ln40_7_reg_1493[15]_i_5_n_5 ,\add_ln40_7_reg_1493[15]_i_6_n_5 ,\add_ln40_7_reg_1493[15]_i_7_n_5 ,\add_ln40_7_reg_1493[15]_i_8_n_5 }));
  FDRE \add_ln40_7_reg_1493_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[1]),
        .Q(add_ln40_7_reg_1493[1]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[2]),
        .Q(add_ln40_7_reg_1493[2]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[3]),
        .Q(add_ln40_7_reg_1493[3]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_1493_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_7_reg_1493_reg[3]_i_1_n_5 ,\add_ln40_7_reg_1493_reg[3]_i_1_n_6 ,\add_ln40_7_reg_1493_reg[3]_i_1_n_7 ,\add_ln40_7_reg_1493_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_7_reg_1493[3]_i_2_n_5 ,\add_ln40_7_reg_1493[3]_i_3_n_5 ,\add_ln40_7_reg_1493[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_7_fu_830_p2[3:0]),
        .S({\add_ln40_7_reg_1493[3]_i_5_n_5 ,\add_ln40_7_reg_1493[3]_i_6_n_5 ,\add_ln40_7_reg_1493[3]_i_7_n_5 ,\add_ln40_7_reg_1493[3]_i_8_n_5 }));
  FDRE \add_ln40_7_reg_1493_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[4]),
        .Q(add_ln40_7_reg_1493[4]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[5]),
        .Q(add_ln40_7_reg_1493[5]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[6]),
        .Q(add_ln40_7_reg_1493[6]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[7]),
        .Q(add_ln40_7_reg_1493[7]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_1493_reg[7]_i_1 
       (.CI(\add_ln40_7_reg_1493_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_7_reg_1493_reg[7]_i_1_n_5 ,\add_ln40_7_reg_1493_reg[7]_i_1_n_6 ,\add_ln40_7_reg_1493_reg[7]_i_1_n_7 ,\add_ln40_7_reg_1493_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_7_reg_1493[7]_i_2_n_5 ,\add_ln40_7_reg_1493[7]_i_3_n_5 ,\add_ln40_7_reg_1493[7]_i_4_n_5 ,\add_ln40_7_reg_1493[7]_i_5_n_5 }),
        .O(add_ln40_7_fu_830_p2[7:4]),
        .S({\add_ln40_7_reg_1493[7]_i_6_n_5 ,\add_ln40_7_reg_1493[7]_i_7_n_5 ,\add_ln40_7_reg_1493[7]_i_8_n_5 ,\add_ln40_7_reg_1493[7]_i_9_n_5 }));
  FDRE \add_ln40_7_reg_1493_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[8]),
        .Q(add_ln40_7_reg_1493[8]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1493_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_7_reg_14930),
        .D(add_ln40_7_fu_830_p2[9]),
        .Q(add_ln40_7_reg_1493[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[11]_i_2 
       (.I0(trunc_ln40_4_fu_871_p4[10]),
        .I1(trunc_ln40_3_reg_1498[10]),
        .I2(add_ln40_7_reg_1493[10]),
        .O(\add_ln40_8_reg_1518[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[11]_i_3 
       (.I0(trunc_ln40_4_fu_871_p4[9]),
        .I1(trunc_ln40_3_reg_1498[9]),
        .I2(add_ln40_7_reg_1493[9]),
        .O(\add_ln40_8_reg_1518[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[11]_i_4 
       (.I0(trunc_ln40_4_fu_871_p4[8]),
        .I1(trunc_ln40_3_reg_1498[8]),
        .I2(add_ln40_7_reg_1493[8]),
        .O(\add_ln40_8_reg_1518[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[11]_i_5 
       (.I0(trunc_ln40_4_fu_871_p4[7]),
        .I1(trunc_ln40_3_reg_1498[7]),
        .I2(add_ln40_7_reg_1493[7]),
        .O(\add_ln40_8_reg_1518[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[11]_i_6 
       (.I0(trunc_ln40_4_fu_871_p4[11]),
        .I1(trunc_ln40_3_reg_1498[11]),
        .I2(add_ln40_7_reg_1493[11]),
        .I3(\add_ln40_8_reg_1518[11]_i_2_n_5 ),
        .O(\add_ln40_8_reg_1518[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[11]_i_7 
       (.I0(trunc_ln40_4_fu_871_p4[10]),
        .I1(trunc_ln40_3_reg_1498[10]),
        .I2(add_ln40_7_reg_1493[10]),
        .I3(\add_ln40_8_reg_1518[11]_i_3_n_5 ),
        .O(\add_ln40_8_reg_1518[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[11]_i_8 
       (.I0(trunc_ln40_4_fu_871_p4[9]),
        .I1(trunc_ln40_3_reg_1498[9]),
        .I2(add_ln40_7_reg_1493[9]),
        .I3(\add_ln40_8_reg_1518[11]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1518[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[11]_i_9 
       (.I0(trunc_ln40_4_fu_871_p4[8]),
        .I1(trunc_ln40_3_reg_1498[8]),
        .I2(add_ln40_7_reg_1493[8]),
        .I3(\add_ln40_8_reg_1518[11]_i_5_n_5 ),
        .O(\add_ln40_8_reg_1518[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_8_reg_1518[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln40_8_reg_15180));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[15]_i_3 
       (.I0(trunc_ln40_4_fu_871_p4[13]),
        .I1(trunc_ln40_3_reg_1498[13]),
        .I2(add_ln40_7_reg_1493[13]),
        .O(\add_ln40_8_reg_1518[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[15]_i_4 
       (.I0(trunc_ln40_4_fu_871_p4[12]),
        .I1(trunc_ln40_3_reg_1498[12]),
        .I2(add_ln40_7_reg_1493[12]),
        .O(\add_ln40_8_reg_1518[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[15]_i_5 
       (.I0(trunc_ln40_4_fu_871_p4[11]),
        .I1(trunc_ln40_3_reg_1498[11]),
        .I2(add_ln40_7_reg_1493[11]),
        .O(\add_ln40_8_reg_1518[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_8_reg_1518[15]_i_6 
       (.I0(add_ln40_7_reg_1493[14]),
        .I1(trunc_ln40_3_reg_1498[14]),
        .I2(trunc_ln40_4_fu_871_p4[14]),
        .I3(trunc_ln40_3_reg_1498[15]),
        .I4(trunc_ln40_4_fu_871_p4[15]),
        .I5(add_ln40_7_reg_1493[15]),
        .O(\add_ln40_8_reg_1518[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[15]_i_7 
       (.I0(\add_ln40_8_reg_1518[15]_i_3_n_5 ),
        .I1(trunc_ln40_3_reg_1498[14]),
        .I2(trunc_ln40_4_fu_871_p4[14]),
        .I3(add_ln40_7_reg_1493[14]),
        .O(\add_ln40_8_reg_1518[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[15]_i_8 
       (.I0(trunc_ln40_4_fu_871_p4[13]),
        .I1(trunc_ln40_3_reg_1498[13]),
        .I2(add_ln40_7_reg_1493[13]),
        .I3(\add_ln40_8_reg_1518[15]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1518[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[15]_i_9 
       (.I0(trunc_ln40_4_fu_871_p4[12]),
        .I1(trunc_ln40_3_reg_1498[12]),
        .I2(add_ln40_7_reg_1493[12]),
        .I3(\add_ln40_8_reg_1518[15]_i_5_n_5 ),
        .O(\add_ln40_8_reg_1518[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[3]_i_2 
       (.I0(trunc_ln40_4_fu_871_p4[2]),
        .I1(trunc_ln40_3_reg_1498[2]),
        .I2(add_ln40_7_reg_1493[2]),
        .O(\add_ln40_8_reg_1518[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[3]_i_3 
       (.I0(trunc_ln40_4_fu_871_p4[1]),
        .I1(trunc_ln40_3_reg_1498[1]),
        .I2(add_ln40_7_reg_1493[1]),
        .O(\add_ln40_8_reg_1518[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[3]_i_4 
       (.I0(trunc_ln40_4_fu_871_p4[0]),
        .I1(trunc_ln40_3_reg_1498[0]),
        .I2(add_ln40_7_reg_1493[0]),
        .O(\add_ln40_8_reg_1518[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[3]_i_5 
       (.I0(trunc_ln40_4_fu_871_p4[3]),
        .I1(trunc_ln40_3_reg_1498[3]),
        .I2(add_ln40_7_reg_1493[3]),
        .I3(\add_ln40_8_reg_1518[3]_i_2_n_5 ),
        .O(\add_ln40_8_reg_1518[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[3]_i_6 
       (.I0(trunc_ln40_4_fu_871_p4[2]),
        .I1(trunc_ln40_3_reg_1498[2]),
        .I2(add_ln40_7_reg_1493[2]),
        .I3(\add_ln40_8_reg_1518[3]_i_3_n_5 ),
        .O(\add_ln40_8_reg_1518[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[3]_i_7 
       (.I0(trunc_ln40_4_fu_871_p4[1]),
        .I1(trunc_ln40_3_reg_1498[1]),
        .I2(add_ln40_7_reg_1493[1]),
        .I3(\add_ln40_8_reg_1518[3]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1518[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_8_reg_1518[3]_i_8 
       (.I0(trunc_ln40_4_fu_871_p4[0]),
        .I1(trunc_ln40_3_reg_1498[0]),
        .I2(add_ln40_7_reg_1493[0]),
        .O(\add_ln40_8_reg_1518[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[7]_i_2 
       (.I0(trunc_ln40_4_fu_871_p4[6]),
        .I1(trunc_ln40_3_reg_1498[6]),
        .I2(add_ln40_7_reg_1493[6]),
        .O(\add_ln40_8_reg_1518[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[7]_i_3 
       (.I0(trunc_ln40_4_fu_871_p4[5]),
        .I1(trunc_ln40_3_reg_1498[5]),
        .I2(add_ln40_7_reg_1493[5]),
        .O(\add_ln40_8_reg_1518[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[7]_i_4 
       (.I0(trunc_ln40_4_fu_871_p4[4]),
        .I1(trunc_ln40_3_reg_1498[4]),
        .I2(add_ln40_7_reg_1493[4]),
        .O(\add_ln40_8_reg_1518[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_8_reg_1518[7]_i_5 
       (.I0(trunc_ln40_4_fu_871_p4[3]),
        .I1(trunc_ln40_3_reg_1498[3]),
        .I2(add_ln40_7_reg_1493[3]),
        .O(\add_ln40_8_reg_1518[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[7]_i_6 
       (.I0(trunc_ln40_4_fu_871_p4[7]),
        .I1(trunc_ln40_3_reg_1498[7]),
        .I2(add_ln40_7_reg_1493[7]),
        .I3(\add_ln40_8_reg_1518[7]_i_2_n_5 ),
        .O(\add_ln40_8_reg_1518[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[7]_i_7 
       (.I0(trunc_ln40_4_fu_871_p4[6]),
        .I1(trunc_ln40_3_reg_1498[6]),
        .I2(add_ln40_7_reg_1493[6]),
        .I3(\add_ln40_8_reg_1518[7]_i_3_n_5 ),
        .O(\add_ln40_8_reg_1518[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[7]_i_8 
       (.I0(trunc_ln40_4_fu_871_p4[5]),
        .I1(trunc_ln40_3_reg_1498[5]),
        .I2(add_ln40_7_reg_1493[5]),
        .I3(\add_ln40_8_reg_1518[7]_i_4_n_5 ),
        .O(\add_ln40_8_reg_1518[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_8_reg_1518[7]_i_9 
       (.I0(trunc_ln40_4_fu_871_p4[4]),
        .I1(trunc_ln40_3_reg_1498[4]),
        .I2(add_ln40_7_reg_1493[4]),
        .I3(\add_ln40_8_reg_1518[7]_i_5_n_5 ),
        .O(\add_ln40_8_reg_1518[7]_i_9_n_5 ));
  FDRE \add_ln40_8_reg_1518_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[0]),
        .Q(add_ln40_8_reg_1518[0]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[10]),
        .Q(add_ln40_8_reg_1518[10]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[11]),
        .Q(add_ln40_8_reg_1518[11]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1518_reg[11]_i_1 
       (.CI(\add_ln40_8_reg_1518_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_8_reg_1518_reg[11]_i_1_n_5 ,\add_ln40_8_reg_1518_reg[11]_i_1_n_6 ,\add_ln40_8_reg_1518_reg[11]_i_1_n_7 ,\add_ln40_8_reg_1518_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_8_reg_1518[11]_i_2_n_5 ,\add_ln40_8_reg_1518[11]_i_3_n_5 ,\add_ln40_8_reg_1518[11]_i_4_n_5 ,\add_ln40_8_reg_1518[11]_i_5_n_5 }),
        .O(add_ln40_8_fu_885_p2[11:8]),
        .S({\add_ln40_8_reg_1518[11]_i_6_n_5 ,\add_ln40_8_reg_1518[11]_i_7_n_5 ,\add_ln40_8_reg_1518[11]_i_8_n_5 ,\add_ln40_8_reg_1518[11]_i_9_n_5 }));
  FDRE \add_ln40_8_reg_1518_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[12]),
        .Q(add_ln40_8_reg_1518[12]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[13]),
        .Q(add_ln40_8_reg_1518[13]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[14]),
        .Q(add_ln40_8_reg_1518[14]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[15]),
        .Q(add_ln40_8_reg_1518[15]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1518_reg[15]_i_2 
       (.CI(\add_ln40_8_reg_1518_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_8_reg_1518_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln40_8_reg_1518_reg[15]_i_2_n_6 ,\add_ln40_8_reg_1518_reg[15]_i_2_n_7 ,\add_ln40_8_reg_1518_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_8_reg_1518[15]_i_3_n_5 ,\add_ln40_8_reg_1518[15]_i_4_n_5 ,\add_ln40_8_reg_1518[15]_i_5_n_5 }),
        .O(add_ln40_8_fu_885_p2[15:12]),
        .S({\add_ln40_8_reg_1518[15]_i_6_n_5 ,\add_ln40_8_reg_1518[15]_i_7_n_5 ,\add_ln40_8_reg_1518[15]_i_8_n_5 ,\add_ln40_8_reg_1518[15]_i_9_n_5 }));
  FDRE \add_ln40_8_reg_1518_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[1]),
        .Q(add_ln40_8_reg_1518[1]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[2]),
        .Q(add_ln40_8_reg_1518[2]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[3]),
        .Q(add_ln40_8_reg_1518[3]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1518_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_8_reg_1518_reg[3]_i_1_n_5 ,\add_ln40_8_reg_1518_reg[3]_i_1_n_6 ,\add_ln40_8_reg_1518_reg[3]_i_1_n_7 ,\add_ln40_8_reg_1518_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_8_reg_1518[3]_i_2_n_5 ,\add_ln40_8_reg_1518[3]_i_3_n_5 ,\add_ln40_8_reg_1518[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_8_fu_885_p2[3:0]),
        .S({\add_ln40_8_reg_1518[3]_i_5_n_5 ,\add_ln40_8_reg_1518[3]_i_6_n_5 ,\add_ln40_8_reg_1518[3]_i_7_n_5 ,\add_ln40_8_reg_1518[3]_i_8_n_5 }));
  FDRE \add_ln40_8_reg_1518_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[4]),
        .Q(add_ln40_8_reg_1518[4]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[5]),
        .Q(add_ln40_8_reg_1518[5]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[6]),
        .Q(add_ln40_8_reg_1518[6]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[7]),
        .Q(add_ln40_8_reg_1518[7]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1518_reg[7]_i_1 
       (.CI(\add_ln40_8_reg_1518_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_8_reg_1518_reg[7]_i_1_n_5 ,\add_ln40_8_reg_1518_reg[7]_i_1_n_6 ,\add_ln40_8_reg_1518_reg[7]_i_1_n_7 ,\add_ln40_8_reg_1518_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_8_reg_1518[7]_i_2_n_5 ,\add_ln40_8_reg_1518[7]_i_3_n_5 ,\add_ln40_8_reg_1518[7]_i_4_n_5 ,\add_ln40_8_reg_1518[7]_i_5_n_5 }),
        .O(add_ln40_8_fu_885_p2[7:4]),
        .S({\add_ln40_8_reg_1518[7]_i_6_n_5 ,\add_ln40_8_reg_1518[7]_i_7_n_5 ,\add_ln40_8_reg_1518[7]_i_8_n_5 ,\add_ln40_8_reg_1518[7]_i_9_n_5 }));
  FDRE \add_ln40_8_reg_1518_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[8]),
        .Q(add_ln40_8_reg_1518[8]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1518_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_8_reg_15180),
        .D(add_ln40_8_fu_885_p2[9]),
        .Q(add_ln40_8_reg_1518[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[11]_i_2 
       (.I0(add_ln40_1_reg_1508[10]),
        .I1(add_ln40_3_reg_1513[10]),
        .I2(add_ln40_8_reg_1518[10]),
        .O(\add_ln40_9_reg_1523[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[11]_i_3 
       (.I0(add_ln40_1_reg_1508[9]),
        .I1(add_ln40_3_reg_1513[9]),
        .I2(add_ln40_8_reg_1518[9]),
        .O(\add_ln40_9_reg_1523[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[11]_i_4 
       (.I0(add_ln40_1_reg_1508[8]),
        .I1(add_ln40_3_reg_1513[8]),
        .I2(add_ln40_8_reg_1518[8]),
        .O(\add_ln40_9_reg_1523[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[11]_i_5 
       (.I0(add_ln40_1_reg_1508[7]),
        .I1(add_ln40_3_reg_1513[7]),
        .I2(add_ln40_8_reg_1518[7]),
        .O(\add_ln40_9_reg_1523[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[11]_i_6 
       (.I0(add_ln40_1_reg_1508[11]),
        .I1(add_ln40_3_reg_1513[11]),
        .I2(add_ln40_8_reg_1518[11]),
        .I3(\add_ln40_9_reg_1523[11]_i_2_n_5 ),
        .O(\add_ln40_9_reg_1523[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[11]_i_7 
       (.I0(add_ln40_1_reg_1508[10]),
        .I1(add_ln40_3_reg_1513[10]),
        .I2(add_ln40_8_reg_1518[10]),
        .I3(\add_ln40_9_reg_1523[11]_i_3_n_5 ),
        .O(\add_ln40_9_reg_1523[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[11]_i_8 
       (.I0(add_ln40_1_reg_1508[9]),
        .I1(add_ln40_3_reg_1513[9]),
        .I2(add_ln40_8_reg_1518[9]),
        .I3(\add_ln40_9_reg_1523[11]_i_4_n_5 ),
        .O(\add_ln40_9_reg_1523[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[11]_i_9 
       (.I0(add_ln40_1_reg_1508[8]),
        .I1(add_ln40_3_reg_1513[8]),
        .I2(add_ln40_8_reg_1518[8]),
        .I3(\add_ln40_9_reg_1523[11]_i_5_n_5 ),
        .O(\add_ln40_9_reg_1523[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_9_reg_1523[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln21_reg_1028_pp0_iter3_reg),
        .O(add_ln40_9_reg_15230));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[15]_i_3 
       (.I0(add_ln40_1_reg_1508[13]),
        .I1(add_ln40_3_reg_1513[13]),
        .I2(add_ln40_8_reg_1518[13]),
        .O(\add_ln40_9_reg_1523[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[15]_i_4 
       (.I0(add_ln40_1_reg_1508[12]),
        .I1(add_ln40_3_reg_1513[12]),
        .I2(add_ln40_8_reg_1518[12]),
        .O(\add_ln40_9_reg_1523[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[15]_i_5 
       (.I0(add_ln40_1_reg_1508[11]),
        .I1(add_ln40_3_reg_1513[11]),
        .I2(add_ln40_8_reg_1518[11]),
        .O(\add_ln40_9_reg_1523[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln40_9_reg_1523[15]_i_6 
       (.I0(add_ln40_8_reg_1518[14]),
        .I1(add_ln40_3_reg_1513[14]),
        .I2(add_ln40_1_reg_1508[14]),
        .I3(add_ln40_3_reg_1513[15]),
        .I4(add_ln40_1_reg_1508[15]),
        .I5(add_ln40_8_reg_1518[15]),
        .O(\add_ln40_9_reg_1523[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[15]_i_7 
       (.I0(\add_ln40_9_reg_1523[15]_i_3_n_5 ),
        .I1(add_ln40_3_reg_1513[14]),
        .I2(add_ln40_1_reg_1508[14]),
        .I3(add_ln40_8_reg_1518[14]),
        .O(\add_ln40_9_reg_1523[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[15]_i_8 
       (.I0(add_ln40_1_reg_1508[13]),
        .I1(add_ln40_3_reg_1513[13]),
        .I2(add_ln40_8_reg_1518[13]),
        .I3(\add_ln40_9_reg_1523[15]_i_4_n_5 ),
        .O(\add_ln40_9_reg_1523[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[15]_i_9 
       (.I0(add_ln40_1_reg_1508[12]),
        .I1(add_ln40_3_reg_1513[12]),
        .I2(add_ln40_8_reg_1518[12]),
        .I3(\add_ln40_9_reg_1523[15]_i_5_n_5 ),
        .O(\add_ln40_9_reg_1523[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[3]_i_2 
       (.I0(add_ln40_1_reg_1508[2]),
        .I1(add_ln40_3_reg_1513[2]),
        .I2(add_ln40_8_reg_1518[2]),
        .O(\add_ln40_9_reg_1523[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[3]_i_3 
       (.I0(add_ln40_1_reg_1508[1]),
        .I1(add_ln40_3_reg_1513[1]),
        .I2(add_ln40_8_reg_1518[1]),
        .O(\add_ln40_9_reg_1523[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[3]_i_4 
       (.I0(add_ln40_1_reg_1508[0]),
        .I1(add_ln40_3_reg_1513[0]),
        .I2(add_ln40_8_reg_1518[0]),
        .O(\add_ln40_9_reg_1523[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[3]_i_5 
       (.I0(add_ln40_1_reg_1508[3]),
        .I1(add_ln40_3_reg_1513[3]),
        .I2(add_ln40_8_reg_1518[3]),
        .I3(\add_ln40_9_reg_1523[3]_i_2_n_5 ),
        .O(\add_ln40_9_reg_1523[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[3]_i_6 
       (.I0(add_ln40_1_reg_1508[2]),
        .I1(add_ln40_3_reg_1513[2]),
        .I2(add_ln40_8_reg_1518[2]),
        .I3(\add_ln40_9_reg_1523[3]_i_3_n_5 ),
        .O(\add_ln40_9_reg_1523[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[3]_i_7 
       (.I0(add_ln40_1_reg_1508[1]),
        .I1(add_ln40_3_reg_1513[1]),
        .I2(add_ln40_8_reg_1518[1]),
        .I3(\add_ln40_9_reg_1523[3]_i_4_n_5 ),
        .O(\add_ln40_9_reg_1523[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_9_reg_1523[3]_i_8 
       (.I0(add_ln40_1_reg_1508[0]),
        .I1(add_ln40_3_reg_1513[0]),
        .I2(add_ln40_8_reg_1518[0]),
        .O(\add_ln40_9_reg_1523[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[7]_i_2 
       (.I0(add_ln40_1_reg_1508[6]),
        .I1(add_ln40_3_reg_1513[6]),
        .I2(add_ln40_8_reg_1518[6]),
        .O(\add_ln40_9_reg_1523[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[7]_i_3 
       (.I0(add_ln40_1_reg_1508[5]),
        .I1(add_ln40_3_reg_1513[5]),
        .I2(add_ln40_8_reg_1518[5]),
        .O(\add_ln40_9_reg_1523[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[7]_i_4 
       (.I0(add_ln40_1_reg_1508[4]),
        .I1(add_ln40_3_reg_1513[4]),
        .I2(add_ln40_8_reg_1518[4]),
        .O(\add_ln40_9_reg_1523[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln40_9_reg_1523[7]_i_5 
       (.I0(add_ln40_1_reg_1508[3]),
        .I1(add_ln40_3_reg_1513[3]),
        .I2(add_ln40_8_reg_1518[3]),
        .O(\add_ln40_9_reg_1523[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[7]_i_6 
       (.I0(add_ln40_1_reg_1508[7]),
        .I1(add_ln40_3_reg_1513[7]),
        .I2(add_ln40_8_reg_1518[7]),
        .I3(\add_ln40_9_reg_1523[7]_i_2_n_5 ),
        .O(\add_ln40_9_reg_1523[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[7]_i_7 
       (.I0(add_ln40_1_reg_1508[6]),
        .I1(add_ln40_3_reg_1513[6]),
        .I2(add_ln40_8_reg_1518[6]),
        .I3(\add_ln40_9_reg_1523[7]_i_3_n_5 ),
        .O(\add_ln40_9_reg_1523[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[7]_i_8 
       (.I0(add_ln40_1_reg_1508[5]),
        .I1(add_ln40_3_reg_1513[5]),
        .I2(add_ln40_8_reg_1518[5]),
        .I3(\add_ln40_9_reg_1523[7]_i_4_n_5 ),
        .O(\add_ln40_9_reg_1523[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln40_9_reg_1523[7]_i_9 
       (.I0(add_ln40_1_reg_1508[4]),
        .I1(add_ln40_3_reg_1513[4]),
        .I2(add_ln40_8_reg_1518[4]),
        .I3(\add_ln40_9_reg_1523[7]_i_5_n_5 ),
        .O(\add_ln40_9_reg_1523[7]_i_9_n_5 ));
  FDRE \add_ln40_9_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[0]),
        .Q(output_r_d0[0]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[10]),
        .Q(output_r_d0[10]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[11]),
        .Q(output_r_d0[11]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1523_reg[11]_i_1 
       (.CI(\add_ln40_9_reg_1523_reg[7]_i_1_n_5 ),
        .CO({\add_ln40_9_reg_1523_reg[11]_i_1_n_5 ,\add_ln40_9_reg_1523_reg[11]_i_1_n_6 ,\add_ln40_9_reg_1523_reg[11]_i_1_n_7 ,\add_ln40_9_reg_1523_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_9_reg_1523[11]_i_2_n_5 ,\add_ln40_9_reg_1523[11]_i_3_n_5 ,\add_ln40_9_reg_1523[11]_i_4_n_5 ,\add_ln40_9_reg_1523[11]_i_5_n_5 }),
        .O(add_ln40_9_fu_894_p2[11:8]),
        .S({\add_ln40_9_reg_1523[11]_i_6_n_5 ,\add_ln40_9_reg_1523[11]_i_7_n_5 ,\add_ln40_9_reg_1523[11]_i_8_n_5 ,\add_ln40_9_reg_1523[11]_i_9_n_5 }));
  FDRE \add_ln40_9_reg_1523_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[12]),
        .Q(output_r_d0[12]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[13]),
        .Q(output_r_d0[13]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[14]),
        .Q(output_r_d0[14]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[15]),
        .Q(output_r_d0[15]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1523_reg[15]_i_2 
       (.CI(\add_ln40_9_reg_1523_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln40_9_reg_1523_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln40_9_reg_1523_reg[15]_i_2_n_6 ,\add_ln40_9_reg_1523_reg[15]_i_2_n_7 ,\add_ln40_9_reg_1523_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_9_reg_1523[15]_i_3_n_5 ,\add_ln40_9_reg_1523[15]_i_4_n_5 ,\add_ln40_9_reg_1523[15]_i_5_n_5 }),
        .O(add_ln40_9_fu_894_p2[15:12]),
        .S({\add_ln40_9_reg_1523[15]_i_6_n_5 ,\add_ln40_9_reg_1523[15]_i_7_n_5 ,\add_ln40_9_reg_1523[15]_i_8_n_5 ,\add_ln40_9_reg_1523[15]_i_9_n_5 }));
  FDRE \add_ln40_9_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[1]),
        .Q(output_r_d0[1]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[2]),
        .Q(output_r_d0[2]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[3]),
        .Q(output_r_d0[3]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1523_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_9_reg_1523_reg[3]_i_1_n_5 ,\add_ln40_9_reg_1523_reg[3]_i_1_n_6 ,\add_ln40_9_reg_1523_reg[3]_i_1_n_7 ,\add_ln40_9_reg_1523_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_9_reg_1523[3]_i_2_n_5 ,\add_ln40_9_reg_1523[3]_i_3_n_5 ,\add_ln40_9_reg_1523[3]_i_4_n_5 ,1'b0}),
        .O(add_ln40_9_fu_894_p2[3:0]),
        .S({\add_ln40_9_reg_1523[3]_i_5_n_5 ,\add_ln40_9_reg_1523[3]_i_6_n_5 ,\add_ln40_9_reg_1523[3]_i_7_n_5 ,\add_ln40_9_reg_1523[3]_i_8_n_5 }));
  FDRE \add_ln40_9_reg_1523_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[4]),
        .Q(output_r_d0[4]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[5]),
        .Q(output_r_d0[5]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[6]),
        .Q(output_r_d0[6]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[7]),
        .Q(output_r_d0[7]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1523_reg[7]_i_1 
       (.CI(\add_ln40_9_reg_1523_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_9_reg_1523_reg[7]_i_1_n_5 ,\add_ln40_9_reg_1523_reg[7]_i_1_n_6 ,\add_ln40_9_reg_1523_reg[7]_i_1_n_7 ,\add_ln40_9_reg_1523_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln40_9_reg_1523[7]_i_2_n_5 ,\add_ln40_9_reg_1523[7]_i_3_n_5 ,\add_ln40_9_reg_1523[7]_i_4_n_5 ,\add_ln40_9_reg_1523[7]_i_5_n_5 }),
        .O(add_ln40_9_fu_894_p2[7:4]),
        .S({\add_ln40_9_reg_1523[7]_i_6_n_5 ,\add_ln40_9_reg_1523[7]_i_7_n_5 ,\add_ln40_9_reg_1523[7]_i_8_n_5 ,\add_ln40_9_reg_1523[7]_i_9_n_5 }));
  FDRE \add_ln40_9_reg_1523_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[8]),
        .Q(output_r_d0[8]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1523_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_9_reg_15230),
        .D(add_ln40_9_fu_894_p2[9]),
        .Q(output_r_d0[9]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_110),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_100),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_99),
        .Q(output_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_98),
        .Q(output_r_address0[12]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_97),
        .Q(output_r_address0[13]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_109),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_108),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_107),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_106),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_105),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_104),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_103),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_102),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln40_reg_1377_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(add_ln40_reg_1377_reg_n_101),
        .Q(output_r_address0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_reg_1377_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp7_mid2_v_v_fu_551_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_reg_1377_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[6],1'b1,1'b1,grp_depthwise_conv2d_fix_2_fu_449_output_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_reg_1377_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1139_reg_n_5_[4] ,\out_w_0_mid2_reg_1139_reg_n_5_[3] ,\out_w_0_mid2_reg_1139_reg_n_5_[2] ,\out_w_0_mid2_reg_1139_reg_n_5_[1] ,\out_w_0_mid2_reg_1139_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_reg_1377_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_reg_1377_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp5_0_0_mid2_reg_11780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm121_out),
        .CEC(add_ln28_5_reg_12110),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reg_3122),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_reg_1377_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_reg_1377_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_reg_1377_reg_P_UNCONNECTED[47:14],add_ln40_reg_1377_reg_n_97,add_ln40_reg_1377_reg_n_98,add_ln40_reg_1377_reg_n_99,add_ln40_reg_1377_reg_n_100,add_ln40_reg_1377_reg_n_101,add_ln40_reg_1377_reg_n_102,add_ln40_reg_1377_reg_n_103,add_ln40_reg_1377_reg_n_104,add_ln40_reg_1377_reg_n_105,add_ln40_reg_1377_reg_n_106,add_ln40_reg_1377_reg_n_107,add_ln40_reg_1377_reg_n_108,add_ln40_reg_1377_reg_n_109,add_ln40_reg_1377_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_reg_1377_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_reg_1377_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_reg_1377_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_reg_1377_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln40_reg_1377_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .O(reg_3122));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_10
       (.I0(tmp6_mid1_reg_1168[1]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[1]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[1]),
        .O(tmp7_mid2_v_v_fu_551_p3[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln40_reg_1377_reg_i_11
       (.I0(tmp6_mid1_reg_1168[0]),
        .I1(select_ln28_8_reg_1104),
        .I2(tmp_0_0_reg_1118[0]),
        .I3(icmp_ln22_reg_1038),
        .O(tmp7_mid2_v_v_fu_551_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_reg_1377_reg_i_2
       (.I0(Q[6]),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_height));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_3
       (.I0(tmp6_mid1_reg_1168[8]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[8]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[8]),
        .O(tmp7_mid2_v_v_fu_551_p3[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_4
       (.I0(tmp6_mid1_reg_1168[7]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[7]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[7]),
        .O(tmp7_mid2_v_v_fu_551_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_5
       (.I0(tmp6_mid1_reg_1168[6]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[6]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[6]),
        .O(tmp7_mid2_v_v_fu_551_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_6
       (.I0(tmp6_mid1_reg_1168[5]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[5]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[5]),
        .O(tmp7_mid2_v_v_fu_551_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_7
       (.I0(tmp6_mid1_reg_1168[4]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[4]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[4]),
        .O(tmp7_mid2_v_v_fu_551_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_8
       (.I0(tmp6_mid1_reg_1168[3]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[3]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[3]),
        .O(tmp7_mid2_v_v_fu_551_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln40_reg_1377_reg_i_9
       (.I0(tmp6_mid1_reg_1168[2]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln40_1_reg_1133[2]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp6_reg_1123[2]),
        .O(tmp7_mid2_v_v_fu_551_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_2_fu_449_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[2]),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I4(Q[6]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[6]),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h40404F4040404040)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln21_reg_11280),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_449_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_NS_fsm121_out),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln21_reg_1028[0]_i_10 
       (.I0(add_ln21_reg_1128[5]),
        .I1(add_ln21_reg_1128[4]),
        .I2(add_ln21_reg_1128[3]),
        .O(\icmp_ln21_reg_1028[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln21_reg_1028[0]_i_11 
       (.I0(add_ln21_reg_1128[2]),
        .I1(add_ln21_reg_1128[1]),
        .I2(add_ln21_reg_1128[0]),
        .O(\icmp_ln21_reg_1028[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \icmp_ln21_reg_1028[0]_i_3 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[13] ),
        .I1(add_ln21_reg_1128[13]),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[12] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(add_ln21_reg_1128[12]),
        .I5(mul_ln5_reg_1002[9]),
        .O(\icmp_ln21_reg_1028[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00200000AA2AAAAA)) 
    \icmp_ln21_reg_1028[0]_i_4 
       (.I0(\icmp_ln21_reg_1028[0]_i_8_n_5 ),
        .I1(add_ln21_reg_1128[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .O(\icmp_ln21_reg_1028[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \icmp_ln21_reg_1028[0]_i_5 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(add_ln21_reg_1128[8]),
        .I3(mul_ln5_reg_1002[9]),
        .I4(\icmp_ln21_reg_1028[0]_i_9_n_5 ),
        .O(\icmp_ln21_reg_1028[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln21_reg_1028[0]_i_6 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(\icmp_ln21_reg_1028[0]_i_10_n_5 ),
        .O(\icmp_ln21_reg_1028[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln21_reg_1028[0]_i_7 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(\icmp_ln21_reg_1028[0]_i_11_n_5 ),
        .O(\icmp_ln21_reg_1028[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \icmp_ln21_reg_1028[0]_i_8 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[11] ),
        .I1(add_ln21_reg_1128[11]),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(add_ln21_reg_1128[10]),
        .I5(mul_ln5_reg_1002[7]),
        .O(\icmp_ln21_reg_1028[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hCFAACFFFFCFFFCAA)) 
    \icmp_ln21_reg_1028[0]_i_9 
       (.I0(add_ln21_reg_1128[7]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(add_ln21_reg_1128[6]),
        .I5(mul_ln5_reg_1002[7]),
        .O(\icmp_ln21_reg_1028[0]_i_9_n_5 ));
  FDRE \icmp_ln21_reg_1028_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .Q(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1028_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1028_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(icmp_ln21_reg_1028_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1028_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_fu_387_p2),
        .Q(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln21_reg_1028_reg[0]_i_1 
       (.CI(\icmp_ln21_reg_1028_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln21_reg_1028_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln21_fu_387_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln21_reg_1028_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln21_reg_1028[0]_i_3_n_5 }));
  CARRY4 \icmp_ln21_reg_1028_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln21_reg_1028_reg[0]_i_2_n_5 ,\icmp_ln21_reg_1028_reg[0]_i_2_n_6 ,\icmp_ln21_reg_1028_reg[0]_i_2_n_7 ,\icmp_ln21_reg_1028_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln21_reg_1028_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln21_reg_1028[0]_i_4_n_5 ,\icmp_ln21_reg_1028[0]_i_5_n_5 ,\icmp_ln21_reg_1028[0]_i_6_n_5 ,\icmp_ln21_reg_1028[0]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln22_reg_1038[0]_i_10 
       (.I0(indvar_flatten_reg_278[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[5] ),
        .O(\icmp_ln22_reg_1038[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln22_reg_1038[0]_i_11 
       (.I0(indvar_flatten_reg_278[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[1] ),
        .O(\icmp_ln22_reg_1038[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAA9AAAAA55955555)) 
    \icmp_ln22_reg_1038[0]_i_2 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(\select_ln22_1_reg_1173_reg_n_5_[9] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(indvar_flatten_reg_278[9]),
        .O(\icmp_ln22_reg_1038[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00142800)) 
    \icmp_ln22_reg_1038[0]_i_3 
       (.I0(\icmp_ln22_reg_1038[0]_i_6_n_5 ),
        .I1(mul_ln5_reg_1002[9]),
        .I2(\icmp_ln22_reg_1038[0]_i_7_n_5 ),
        .I3(\icmp_ln22_reg_1038[0]_i_8_n_5 ),
        .I4(mul_ln5_reg_1002[7]),
        .O(\icmp_ln22_reg_1038[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h001D1D0000000000)) 
    \icmp_ln22_reg_1038[0]_i_4 
       (.I0(\select_ln22_1_reg_1173_reg_n_5_[3] ),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(indvar_flatten_reg_278[3]),
        .I3(mul_ln5_reg_1002[9]),
        .I4(\icmp_ln22_reg_1038[0]_i_9_n_5 ),
        .I5(\icmp_ln22_reg_1038[0]_i_10_n_5 ),
        .O(\icmp_ln22_reg_1038[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    \icmp_ln22_reg_1038[0]_i_5 
       (.I0(indvar_flatten_reg_278[2]),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(\select_ln22_1_reg_1173_reg_n_5_[2] ),
        .I3(mul_ln5_reg_1002[7]),
        .I4(\icmp_ln22_reg_1038[0]_i_11_n_5 ),
        .I5(add_ln22_1_fu_403_p2[0]),
        .O(\icmp_ln22_reg_1038[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln22_reg_1038[0]_i_6 
       (.I0(indvar_flatten_reg_278[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[7] ),
        .O(\icmp_ln22_reg_1038[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln22_reg_1038[0]_i_7 
       (.I0(indvar_flatten_reg_278[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[8] ),
        .O(\icmp_ln22_reg_1038[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln22_reg_1038[0]_i_8 
       (.I0(indvar_flatten_reg_278[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[6] ),
        .O(\icmp_ln22_reg_1038[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln22_reg_1038[0]_i_9 
       (.I0(indvar_flatten_reg_278[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln22_1_reg_1173_reg_n_5_[4] ),
        .O(\icmp_ln22_reg_1038[0]_i_9_n_5 ));
  FDRE \icmp_ln22_reg_1038_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(icmp_ln22_fu_398_p2),
        .Q(icmp_ln22_reg_1038),
        .R(1'b0));
  CARRY4 \icmp_ln22_reg_1038_reg[0]_i_1 
       (.CI(1'b0),
        .CO({icmp_ln22_fu_398_p2,\icmp_ln22_reg_1038_reg[0]_i_1_n_6 ,\icmp_ln22_reg_1038_reg[0]_i_1_n_7 ,\icmp_ln22_reg_1038_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln22_reg_1038_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln22_reg_1038[0]_i_2_n_5 ,\icmp_ln22_reg_1038[0]_i_3_n_5 ,\icmp_ln22_reg_1038[0]_i_4_n_5 ,\icmp_ln22_reg_1038[0]_i_5_n_5 }));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln23_1_reg_1093[0]_i_1 
       (.I0(icmp_ln23_1_fu_438_p2),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(icmp_ln22_reg_1038),
        .I4(icmp_ln23_1_reg_1093),
        .O(\icmp_ln23_1_reg_1093[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h000000C3A5A500C3)) 
    \icmp_ln23_1_reg_1093[0]_i_2 
       (.I0(out_w_reg_1195[4]),
        .I1(out_w_0_reg_300[4]),
        .I2(mul_ln5_reg_1002[9]),
        .I3(\icmp_ln23_1_reg_1093[0]_i_3_n_5 ),
        .I4(out_h_0_reg_2890),
        .I5(\icmp_ln23_1_reg_1093[0]_i_4_n_5 ),
        .O(icmp_ln23_1_fu_438_p2));
  LUT5 #(
    .INIT(32'hFFFF6FFF)) 
    \icmp_ln23_1_reg_1093[0]_i_3 
       (.I0(out_w_0_reg_300[1]),
        .I1(mul_ln5_reg_1002[7]),
        .I2(out_w_0_reg_300[2]),
        .I3(out_w_0_reg_300[3]),
        .I4(out_w_0_reg_300[0]),
        .O(\icmp_ln23_1_reg_1093[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF6FFF)) 
    \icmp_ln23_1_reg_1093[0]_i_4 
       (.I0(out_w_reg_1195[1]),
        .I1(mul_ln5_reg_1002[7]),
        .I2(out_w_reg_1195[2]),
        .I3(out_w_reg_1195[3]),
        .I4(out_w_reg_1195[0]),
        .O(\icmp_ln23_1_reg_1093[0]_i_4_n_5 ));
  FDRE \icmp_ln23_1_reg_1093_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_1_reg_1093[0]_i_1_n_5 ),
        .Q(icmp_ln23_1_reg_1093),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88088888)) 
    \indvar_flatten39_reg_254[13]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten39_reg_254));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten39_reg_254[13]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten39_reg_2540));
  FDRE \indvar_flatten39_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[0]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[10]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[11]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[11] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[12]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[12] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[13]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[13] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[1]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[2]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[3]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[4]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[5]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[6]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[7]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[8]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln21_reg_1128[9]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_278[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_278[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_278[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_278[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_278[4]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_278[5]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_278[6]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_278[7]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_278[8]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln22_1_reg_1173_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_278[9]),
        .R(indvar_flatten39_reg_254));
  FDRE \kernel1_load_reg_1248_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_5_reg_12110),
        .D(Q[6]),
        .Q(kernel1_load_reg_1248),
        .R(1'b0));
  FDRE \kernel_load_reg_1240_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_5_reg_12110),
        .D(grp_depthwise_conv2d_fix_2_fu_449_output_height),
        .Q(kernel_load_reg_1240),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_10_reg_1443_reg
       (.A({mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_17_n_5,mul_ln34_4_reg_1398_reg_i_18_n_5,mul_ln34_4_reg_1398_reg_i_19_n_5,mul_ln34_4_reg_1398_reg_i_20_n_5,mul_ln34_4_reg_1398_reg_i_21_n_5,mul_ln34_4_reg_1398_reg_i_22_n_5,mul_ln34_4_reg_1398_reg_i_23_n_5,mul_ln34_4_reg_1398_reg_i_24_n_5,mul_ln34_4_reg_1398_reg_i_25_n_5,mul_ln34_4_reg_1398_reg_i_26_n_5,mul_ln34_4_reg_1398_reg_i_27_n_5,mul_ln34_4_reg_1398_reg_i_28_n_5,mul_ln34_4_reg_1398_reg_i_29_n_5,mul_ln34_4_reg_1398_reg_i_30_n_5,mul_ln34_4_reg_1398_reg_i_31_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_10_reg_1443_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_651_p5[15],grp_fu_651_p5[15],grp_fu_651_p5[15],grp_fu_651_p5[15],grp_fu_651_p5[15],network_mux_32_16_3_1_x_U44_n_14,grp_fu_651_p5[11:7],network_mux_32_16_3_1_x_U44_n_20,grp_fu_651_p5[5:2],network_mux_32_16_3_1_x_U44_n_25,grp_fu_651_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_10_reg_1443_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_10_reg_1443_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_10_reg_1443_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_4_reg_1398_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln34_7_reg_13520),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_10_reg_14430),
        .CEP(mul_ln34_11_reg_14680),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_10_reg_1443_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_10_reg_1443_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_10_reg_1443_reg_P_UNCONNECTED[47:30],trunc_ln40_6_reg_1463,mul_ln34_10_reg_1443_reg_n_97,mul_ln34_10_reg_1443_reg_n_98,mul_ln34_10_reg_1443_reg_n_99,mul_ln34_10_reg_1443_reg_n_100,mul_ln34_10_reg_1443_reg_n_101,mul_ln34_10_reg_1443_reg_n_102,mul_ln34_10_reg_1443_reg_n_103,mul_ln34_10_reg_1443_reg_n_104,mul_ln34_10_reg_1443_reg_n_105,mul_ln34_10_reg_1443_reg_n_106,mul_ln34_10_reg_1443_reg_n_107,mul_ln34_10_reg_1443_reg_n_108,mul_ln34_10_reg_1443_reg_n_109,mul_ln34_10_reg_1443_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_10_reg_1443_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_10_reg_1443_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_10_reg_1443_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_10_reg_1443_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_11_reg_1468_reg
       (.A({mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_17_n_5,mul_ln34_4_reg_1398_reg_i_18_n_5,mul_ln34_4_reg_1398_reg_i_19_n_5,mul_ln34_4_reg_1398_reg_i_20_n_5,mul_ln34_4_reg_1398_reg_i_21_n_5,mul_ln34_4_reg_1398_reg_i_22_n_5,mul_ln34_4_reg_1398_reg_i_23_n_5,mul_ln34_4_reg_1398_reg_i_24_n_5,mul_ln34_4_reg_1398_reg_i_25_n_5,mul_ln34_4_reg_1398_reg_i_26_n_5,mul_ln34_4_reg_1398_reg_i_27_n_5,mul_ln34_4_reg_1398_reg_i_28_n_5,mul_ln34_4_reg_1398_reg_i_29_n_5,mul_ln34_4_reg_1398_reg_i_30_n_5,mul_ln34_4_reg_1398_reg_i_31_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_11_reg_1468_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],network_mux_32_16_3_1_x_U44_n_12,grp_fu_618_p5[11:7],network_mux_32_16_3_1_x_U41_n_13,grp_fu_618_p5[5:2],network_mux_32_16_3_1_x_U41_n_18,grp_fu_618_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_11_reg_1468_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_11_reg_1468_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_11_reg_1468_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_4_reg_1398_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln34_7_reg_13520),
        .CEB2(mul_ln34_3_reg_13880),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln34_11_reg_14680),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_11_reg_1468_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_11_reg_1468_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_11_reg_1468_reg_P_UNCONNECTED[47:30],trunc_ln40_7_fu_816_p4,mul_ln34_11_reg_1468_reg_n_97,mul_ln34_11_reg_1468_reg_n_98,mul_ln34_11_reg_1468_reg_n_99,mul_ln34_11_reg_1468_reg_n_100,mul_ln34_11_reg_1468_reg_n_101,mul_ln34_11_reg_1468_reg_n_102,mul_ln34_11_reg_1468_reg_n_103,mul_ln34_11_reg_1468_reg_n_104,mul_ln34_11_reg_1468_reg_n_105,mul_ln34_11_reg_1468_reg_n_106,mul_ln34_11_reg_1468_reg_n_107,mul_ln34_11_reg_1468_reg_n_108,mul_ln34_11_reg_1468_reg_n_109,mul_ln34_11_reg_1468_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_11_reg_1468_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_11_reg_1468_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_11_reg_1468_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_11_reg_1468_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h9600)) 
    \mul_ln34_2_reg_1079[1]_i_2 
       (.I0(out_d_reg_1032[2]),
        .I1(out_d_reg_1032[1]),
        .I2(out_d_reg_1032[0]),
        .I3(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_2_reg_1079[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_2_reg_1079[1]_i_3 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(out_d_reg_1032[1]),
        .O(\mul_ln34_2_reg_1079[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_2_reg_1079[1]_i_4 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(out_d_reg_1032[0]),
        .O(\mul_ln34_2_reg_1079[1]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \mul_ln34_2_reg_1079[1]_i_5 
       (.I0(out_d_reg_1032[2]),
        .I1(out_d_reg_1032[1]),
        .I2(out_d_reg_1032[0]),
        .I3(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_2_reg_1079[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \mul_ln34_2_reg_1079[1]_i_6 
       (.I0(out_d_reg_1032[1]),
        .I1(out_d_reg_1032[0]),
        .I2(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_2_reg_1079[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln34_2_reg_1079[1]_i_7 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(out_d_reg_1032[0]),
        .O(\mul_ln34_2_reg_1079[1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \mul_ln34_2_reg_1079[5]_i_10 
       (.I0(out_d_reg_1032[2]),
        .I1(out_d_reg_1032[1]),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_reg_1032[0]),
        .I4(\mul_ln34_2_reg_1079[5]_i_7_n_5 ),
        .O(\mul_ln34_2_reg_1079[5]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hB748)) 
    \mul_ln34_2_reg_1079[5]_i_2 
       (.I0(out_d_reg_1032[3]),
        .I1(mul_ln5_reg_1002[9]),
        .I2(out_d_reg_1032[4]),
        .I3(\mul_ln34_2_reg_1079_reg[5]_i_3_n_11 ),
        .O(\mul_ln34_2_reg_1079[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h9C6C)) 
    \mul_ln34_2_reg_1079[5]_i_4 
       (.I0(out_d_reg_1032[4]),
        .I1(\mul_ln34_2_reg_1079_reg[5]_i_3_n_11 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_reg_1032[3]),
        .O(\mul_ln34_2_reg_1079[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln34_2_reg_1079[5]_i_5 
       (.I0(\mul_ln34_2_reg_1079_reg[5]_i_3_n_12 ),
        .I1(out_d_reg_1032[3]),
        .I2(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_2_reg_1079[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln34_2_reg_1079[5]_i_6 
       (.I0(out_d_reg_1032[2]),
        .I1(out_d_reg_1032[1]),
        .I2(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_2_reg_1079[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE080)) 
    \mul_ln34_2_reg_1079[5]_i_7 
       (.I0(out_d_reg_1032[2]),
        .I1(out_d_reg_1032[1]),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_reg_1032[0]),
        .O(\mul_ln34_2_reg_1079[5]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \mul_ln34_2_reg_1079[5]_i_8 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(out_d_reg_1032[1]),
        .I2(out_d_reg_1032[2]),
        .O(\mul_ln34_2_reg_1079[5]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln34_2_reg_1079[5]_i_9 
       (.I0(\mul_ln34_2_reg_1079[5]_i_7_n_5 ),
        .I1(mul_ln5_reg_1002[9]),
        .I2(out_d_reg_1032[2]),
        .I3(out_d_reg_1032[1]),
        .O(\mul_ln34_2_reg_1079[5]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hE080)) 
    \mul_ln34_2_reg_1079[8]_i_2 
       (.I0(out_d_reg_1032[4]),
        .I1(\mul_ln34_2_reg_1079_reg[5]_i_3_n_10 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_reg_1032[3]),
        .O(\mul_ln34_2_reg_1079[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \mul_ln34_2_reg_1079[8]_i_3 
       (.I0(out_d_reg_1032[4]),
        .I1(\mul_ln34_2_reg_1079_reg[5]_i_3_n_11 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_reg_1032[3]),
        .O(\mul_ln34_2_reg_1079[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h264C)) 
    \mul_ln34_2_reg_1079[8]_i_4 
       (.I0(\mul_ln34_2_reg_1079_reg[5]_i_3_n_5 ),
        .I1(out_d_reg_1032[4]),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_reg_1032[3]),
        .O(\mul_ln34_2_reg_1079[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \mul_ln34_2_reg_1079[8]_i_5 
       (.I0(\mul_ln34_2_reg_1079[8]_i_2_n_5 ),
        .I1(\mul_ln34_2_reg_1079_reg[5]_i_3_n_5 ),
        .I2(out_d_reg_1032[4]),
        .I3(mul_ln5_reg_1002[9]),
        .I4(out_d_reg_1032[3]),
        .O(\mul_ln34_2_reg_1079[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h63939C6C)) 
    \mul_ln34_2_reg_1079[8]_i_6 
       (.I0(out_d_reg_1032[4]),
        .I1(\mul_ln34_2_reg_1079_reg[5]_i_3_n_10 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_reg_1032[3]),
        .I4(\mul_ln34_2_reg_1079[8]_i_3_n_5 ),
        .O(\mul_ln34_2_reg_1079[8]_i_6_n_5 ));
  FDRE \mul_ln34_2_reg_1079_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[1]),
        .Q(mul_ln34_2_reg_1079[1]),
        .R(1'b0));
  CARRY4 \mul_ln34_2_reg_1079_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln34_2_reg_1079_reg[1]_i_1_n_5 ,\mul_ln34_2_reg_1079_reg[1]_i_1_n_6 ,\mul_ln34_2_reg_1079_reg[1]_i_1_n_7 ,\mul_ln34_2_reg_1079_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln34_2_reg_1079[1]_i_2_n_5 ,\mul_ln34_2_reg_1079[1]_i_3_n_5 ,\mul_ln34_2_reg_1079[1]_i_4_n_5 ,1'b0}),
        .O({\mul_ln34_2_reg_1079_reg[1]_i_1_n_9 ,\mul_ln34_2_reg_1079_reg[1]_i_1_n_10 ,mul_ln34_2_fu_429_p2[1],\NLW_mul_ln34_2_reg_1079_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln34_2_reg_1079[1]_i_5_n_5 ,\mul_ln34_2_reg_1079[1]_i_6_n_5 ,\mul_ln34_2_reg_1079[1]_i_7_n_5 ,1'b0}));
  FDRE \mul_ln34_2_reg_1079_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[2]),
        .Q(mul_ln34_2_reg_1079[2]),
        .R(1'b0));
  FDRE \mul_ln34_2_reg_1079_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[3]),
        .Q(mul_ln34_2_reg_1079[3]),
        .R(1'b0));
  FDRE \mul_ln34_2_reg_1079_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[4]),
        .Q(mul_ln34_2_reg_1079[4]),
        .R(1'b0));
  FDRE \mul_ln34_2_reg_1079_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[5]),
        .Q(mul_ln34_2_reg_1079[5]),
        .R(1'b0));
  CARRY4 \mul_ln34_2_reg_1079_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln34_2_reg_1079_reg[5]_i_1_n_5 ,\mul_ln34_2_reg_1079_reg[5]_i_1_n_6 ,\mul_ln34_2_reg_1079_reg[5]_i_1_n_7 ,\mul_ln34_2_reg_1079_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln34_2_reg_1079[5]_i_2_n_5 ,\mul_ln34_2_reg_1079_reg[5]_i_3_n_12 ,\mul_ln34_2_reg_1079_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln34_2_fu_429_p2[5:2]),
        .S({\mul_ln34_2_reg_1079[5]_i_4_n_5 ,\mul_ln34_2_reg_1079[5]_i_5_n_5 ,\mul_ln34_2_reg_1079_reg[1]_i_1_n_9 ,\mul_ln34_2_reg_1079_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln34_2_reg_1079_reg[5]_i_3 
       (.CI(\mul_ln34_2_reg_1079_reg[1]_i_1_n_5 ),
        .CO({\mul_ln34_2_reg_1079_reg[5]_i_3_n_5 ,\NLW_mul_ln34_2_reg_1079_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln34_2_reg_1079_reg[5]_i_3_n_7 ,\mul_ln34_2_reg_1079_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln34_2_reg_1079[5]_i_6_n_5 ,\mul_ln34_2_reg_1079[5]_i_7_n_5 ,\mul_ln34_2_reg_1079[5]_i_7_n_5 }),
        .O({\NLW_mul_ln34_2_reg_1079_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln34_2_reg_1079_reg[5]_i_3_n_10 ,\mul_ln34_2_reg_1079_reg[5]_i_3_n_11 ,\mul_ln34_2_reg_1079_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln34_2_reg_1079[5]_i_8_n_5 ,\mul_ln34_2_reg_1079[5]_i_9_n_5 ,\mul_ln34_2_reg_1079[5]_i_10_n_5 }));
  FDRE \mul_ln34_2_reg_1079_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[6]),
        .Q(mul_ln34_2_reg_1079[6]),
        .R(1'b0));
  FDRE \mul_ln34_2_reg_1079_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[7]),
        .Q(mul_ln34_2_reg_1079[7]),
        .R(1'b0));
  FDRE \mul_ln34_2_reg_1079_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(mul_ln34_2_fu_429_p2[8]),
        .Q(mul_ln34_2_reg_1079[8]),
        .R(1'b0));
  CARRY4 \mul_ln34_2_reg_1079_reg[8]_i_1 
       (.CI(\mul_ln34_2_reg_1079_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln34_2_reg_1079_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln34_2_reg_1079_reg[8]_i_1_n_7 ,\mul_ln34_2_reg_1079_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln34_2_reg_1079[8]_i_2_n_5 ,\mul_ln34_2_reg_1079[8]_i_3_n_5 }),
        .O({\NLW_mul_ln34_2_reg_1079_reg[8]_i_1_O_UNCONNECTED [3],mul_ln34_2_fu_429_p2[8:6]}),
        .S({1'b0,\mul_ln34_2_reg_1079[8]_i_4_n_5 ,\mul_ln34_2_reg_1079[8]_i_5_n_5 ,\mul_ln34_2_reg_1079[8]_i_6_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_3_reg_1388_reg
       (.A({mul_ln34_3_reg_1388_reg_i_18_n_5,mul_ln34_3_reg_1388_reg_i_18_n_5,mul_ln34_3_reg_1388_reg_i_18_n_5,mul_ln34_3_reg_1388_reg_i_18_n_5,mul_ln34_3_reg_1388_reg_i_18_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,mul_ln34_3_reg_1388_reg_i_19_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_3_reg_1388_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],network_mux_32_16_3_1_x_U44_n_12,grp_fu_618_p5[11:7],network_mux_32_16_3_1_x_U41_n_13,grp_fu_618_p5[5:2],network_mux_32_16_3_1_x_U41_n_18,grp_fu_618_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_3_reg_1388_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_3_reg_1388_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_3_reg_1388_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_3_reg_1388_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln34_7_reg_13520),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_3_reg_13880),
        .CEP(mul_ln34_10_reg_14430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_3_reg_1388_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_3_reg_1388_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_3_reg_1388_reg_P_UNCONNECTED[47:30],trunc_ln_reg_1413,mul_ln34_3_reg_1388_reg_n_97,mul_ln34_3_reg_1388_reg_n_98,mul_ln34_3_reg_1388_reg_n_99,mul_ln34_3_reg_1388_reg_n_100,mul_ln34_3_reg_1388_reg_n_101,mul_ln34_3_reg_1388_reg_n_102,mul_ln34_3_reg_1388_reg_n_103,mul_ln34_3_reg_1388_reg_n_104,mul_ln34_3_reg_1388_reg_n_105,mul_ln34_3_reg_1388_reg_n_106,mul_ln34_3_reg_1388_reg_n_107,mul_ln34_3_reg_1388_reg_n_108,mul_ln34_3_reg_1388_reg_n_109,mul_ln34_3_reg_1388_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_3_reg_1388_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_3_reg_1388_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_3_reg_1388_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_3_reg_1388_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFAF0FAA08)) 
    mul_ln34_3_reg_1388_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(mul_ln34_10_reg_14430),
        .I4(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .I5(mul_ln34_3_reg_1388_reg_i_36_n_5),
        .O(mul_ln34_3_reg_1388_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_18
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_3_reg_1388_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_19
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_3_reg_1388_reg_i_19_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .O(mul_ln34_3_reg_13880));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_20
       (.I0(q0_t0[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_21
       (.I0(q0_t0[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_22
       (.I0(q0_t0[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_23
       (.I0(q0_t0[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_24
       (.I0(q0_t0[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_25
       (.I0(q0_t0[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_26
       (.I0(q0_t0[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_27
       (.I0(q0_t0[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_28
       (.I0(q0_t0[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_29
       (.I0(q0_t0[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[5]),
        .O(p_1_in[5]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_10_reg_14430));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_30
       (.I0(q0_t0[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_31
       (.I0(q0_t0[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_32
       (.I0(q0_t0[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_33
       (.I0(q0_t0[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_3_reg_1388_reg_i_34
       (.I0(q0_t0[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln34_3_reg_1388_reg_i_35
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(mul_ln34_3_reg_1388_reg_i_35_n_5));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    mul_ln34_3_reg_1388_reg_i_36
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(mul_ln34_3_reg_1388_reg_i_36_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_4_reg_1398_reg
       (.A({mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_17_n_5,mul_ln34_4_reg_1398_reg_i_18_n_5,mul_ln34_4_reg_1398_reg_i_19_n_5,mul_ln34_4_reg_1398_reg_i_20_n_5,mul_ln34_4_reg_1398_reg_i_21_n_5,mul_ln34_4_reg_1398_reg_i_22_n_5,mul_ln34_4_reg_1398_reg_i_23_n_5,mul_ln34_4_reg_1398_reg_i_24_n_5,mul_ln34_4_reg_1398_reg_i_25_n_5,mul_ln34_4_reg_1398_reg_i_26_n_5,mul_ln34_4_reg_1398_reg_i_27_n_5,mul_ln34_4_reg_1398_reg_i_28_n_5,mul_ln34_4_reg_1398_reg_i_29_n_5,mul_ln34_4_reg_1398_reg_i_30_n_5,mul_ln34_4_reg_1398_reg_i_31_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_4_reg_1398_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_630_p5[15],grp_fu_630_p5[15],grp_fu_630_p5[15],grp_fu_630_p5[15],grp_fu_630_p5[15],network_mux_32_16_3_1_x_U44_n_27,grp_fu_630_p5[11:7],network_mux_32_16_3_1_x_U44_n_28,grp_fu_630_p5[5:2],network_mux_32_16_3_1_x_U44_n_29,grp_fu_630_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_4_reg_1398_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_4_reg_1398_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_4_reg_1398_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_4_reg_1398_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln34_7_reg_13520),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_3_reg_13880),
        .CEP(mul_ln34_10_reg_14430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_4_reg_1398_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_4_reg_1398_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_4_reg_1398_reg_P_UNCONNECTED[47:30],trunc_ln40_s_reg_1418,mul_ln34_4_reg_1398_reg_n_97,mul_ln34_4_reg_1398_reg_n_98,mul_ln34_4_reg_1398_reg_n_99,mul_ln34_4_reg_1398_reg_n_100,mul_ln34_4_reg_1398_reg_n_101,mul_ln34_4_reg_1398_reg_n_102,mul_ln34_4_reg_1398_reg_n_103,mul_ln34_4_reg_1398_reg_n_104,mul_ln34_4_reg_1398_reg_n_105,mul_ln34_4_reg_1398_reg_n_106,mul_ln34_4_reg_1398_reg_n_107,mul_ln34_4_reg_1398_reg_n_108,mul_ln34_4_reg_1398_reg_n_109,mul_ln34_4_reg_1398_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_4_reg_1398_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_4_reg_1398_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_4_reg_1398_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_4_reg_1398_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hEEFFAAFFEEEEAAEA)) 
    mul_ln34_4_reg_1398_reg_i_1
       (.I0(mul_ln34_4_reg_1398_reg_i_32_n_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(mul_ln34_10_reg_14430),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(mul_ln34_4_reg_1398_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_16
       (.I0(q1_t0[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[15]),
        .O(mul_ln34_4_reg_1398_reg_i_16_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_17
       (.I0(q1_t0[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[14]),
        .O(mul_ln34_4_reg_1398_reg_i_17_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_18
       (.I0(q1_t0[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[13]),
        .O(mul_ln34_4_reg_1398_reg_i_18_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_19
       (.I0(q1_t0[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[12]),
        .O(mul_ln34_4_reg_1398_reg_i_19_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_20
       (.I0(q1_t0[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[11]),
        .O(mul_ln34_4_reg_1398_reg_i_20_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_21
       (.I0(q1_t0[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[10]),
        .O(mul_ln34_4_reg_1398_reg_i_21_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_22
       (.I0(q1_t0[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[9]),
        .O(mul_ln34_4_reg_1398_reg_i_22_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_23
       (.I0(q1_t0[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[8]),
        .O(mul_ln34_4_reg_1398_reg_i_23_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_24
       (.I0(q1_t0[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[7]),
        .O(mul_ln34_4_reg_1398_reg_i_24_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_25
       (.I0(q1_t0[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[6]),
        .O(mul_ln34_4_reg_1398_reg_i_25_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_26
       (.I0(q1_t0[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[5]),
        .O(mul_ln34_4_reg_1398_reg_i_26_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_27
       (.I0(q1_t0[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[4]),
        .O(mul_ln34_4_reg_1398_reg_i_27_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_28
       (.I0(q1_t0[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[3]),
        .O(mul_ln34_4_reg_1398_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_29
       (.I0(q1_t0[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[2]),
        .O(mul_ln34_4_reg_1398_reg_i_29_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_30
       (.I0(q1_t0[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[1]),
        .O(mul_ln34_4_reg_1398_reg_i_30_n_5));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    mul_ln34_4_reg_1398_reg_i_31
       (.I0(q1_t0[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_t0[0]),
        .O(mul_ln34_4_reg_1398_reg_i_31_n_5));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h20)) 
    mul_ln34_4_reg_1398_reg_i_32
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(mul_ln34_4_reg_1398_reg_i_32_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_5_reg_1453_reg
       (.A({mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,mul_ln34_5_reg_1453_reg_i_16_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_5_reg_1453_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_643_p5[15],grp_fu_643_p5[15],grp_fu_643_p5[15],grp_fu_643_p5[15],grp_fu_643_p5[15],network_mux_32_16_3_1_x_U44_n_30,grp_fu_643_p5[11:7],network_mux_32_16_3_1_x_U43_n_12,grp_fu_643_p5[5:2],network_mux_32_16_3_1_x_U43_n_17,grp_fu_643_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_5_reg_1453_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_5_reg_1453_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_5_reg_1453_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_3_reg_1388_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln34_7_reg_13520),
        .CEB2(mul_ln34_10_reg_14430),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_11_reg_14680),
        .CEP(add_ln40_7_reg_14930),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_5_reg_1453_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_5_reg_1453_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_5_reg_1453_reg_P_UNCONNECTED[47:30],trunc_ln40_1_reg_1478,mul_ln34_5_reg_1453_reg_n_97,mul_ln34_5_reg_1453_reg_n_98,mul_ln34_5_reg_1453_reg_n_99,mul_ln34_5_reg_1453_reg_n_100,mul_ln34_5_reg_1453_reg_n_101,mul_ln34_5_reg_1453_reg_n_102,mul_ln34_5_reg_1453_reg_n_103,mul_ln34_5_reg_1453_reg_n_104,mul_ln34_5_reg_1453_reg_n_105,mul_ln34_5_reg_1453_reg_n_106,mul_ln34_5_reg_1453_reg_n_107,mul_ln34_5_reg_1453_reg_n_108,mul_ln34_5_reg_1453_reg_n_109,mul_ln34_5_reg_1453_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_5_reg_1453_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_5_reg_1453_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_5_reg_1453_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_5_reg_1453_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_5_reg_1453_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln34_11_reg_14680));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_5_reg_1453_reg_i_16
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_5_reg_1453_reg_i_16_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_6_reg_1483_reg
       (.A({mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_16_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,mul_ln34_6_reg_1483_reg_i_17_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_6_reg_1483_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_651_p5[15],grp_fu_651_p5[15],grp_fu_651_p5[15],grp_fu_651_p5[15],grp_fu_651_p5[15],network_mux_32_16_3_1_x_U44_n_14,grp_fu_651_p5[11:7],network_mux_32_16_3_1_x_U44_n_20,grp_fu_651_p5[5:2],network_mux_32_16_3_1_x_U44_n_25,grp_fu_651_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_6_reg_1483_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_6_reg_1483_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_6_reg_1483_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_3_reg_1388_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln34_7_reg_13520),
        .CEB2(mul_ln34_10_reg_14430),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_7_reg_14930),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_6_reg_1483_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_6_reg_1483_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_6_reg_1483_reg_P_UNCONNECTED[47:30],trunc_ln40_2_fu_835_p4,mul_ln34_6_reg_1483_reg_n_97,mul_ln34_6_reg_1483_reg_n_98,mul_ln34_6_reg_1483_reg_n_99,mul_ln34_6_reg_1483_reg_n_100,mul_ln34_6_reg_1483_reg_n_101,mul_ln34_6_reg_1483_reg_n_102,mul_ln34_6_reg_1483_reg_n_103,mul_ln34_6_reg_1483_reg_n_104,mul_ln34_6_reg_1483_reg_n_105,mul_ln34_6_reg_1483_reg_n_106,mul_ln34_6_reg_1483_reg_n_107,mul_ln34_6_reg_1483_reg_n_108,mul_ln34_6_reg_1483_reg_n_109,mul_ln34_6_reg_1483_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_6_reg_1483_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_6_reg_1483_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_6_reg_1483_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_6_reg_1483_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_6_reg_1483_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln40_7_reg_14930));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_6_reg_1483_reg_i_16
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_6_reg_1483_reg_i_16_n_5));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_6_reg_1483_reg_i_17
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_6_reg_1483_reg_i_17_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_7_reg_1488_reg
       (.A({mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_16_n_5,mul_ln34_4_reg_1398_reg_i_17_n_5,mul_ln34_4_reg_1398_reg_i_18_n_5,mul_ln34_4_reg_1398_reg_i_19_n_5,mul_ln34_4_reg_1398_reg_i_20_n_5,mul_ln34_4_reg_1398_reg_i_21_n_5,mul_ln34_4_reg_1398_reg_i_22_n_5,mul_ln34_4_reg_1398_reg_i_23_n_5,mul_ln34_4_reg_1398_reg_i_24_n_5,mul_ln34_4_reg_1398_reg_i_25_n_5,mul_ln34_4_reg_1398_reg_i_26_n_5,mul_ln34_4_reg_1398_reg_i_27_n_5,mul_ln34_4_reg_1398_reg_i_28_n_5,mul_ln34_4_reg_1398_reg_i_29_n_5,mul_ln34_4_reg_1398_reg_i_30_n_5,mul_ln34_4_reg_1398_reg_i_31_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_7_reg_1488_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],grp_fu_618_p5[15],network_mux_32_16_3_1_x_U44_n_12,grp_fu_618_p5[11:7],network_mux_32_16_3_1_x_U41_n_13,grp_fu_618_p5[5:2],network_mux_32_16_3_1_x_U41_n_18,grp_fu_618_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_7_reg_1488_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_7_reg_1488_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_7_reg_1488_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_4_reg_1398_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln34_7_reg_13520),
        .CEB2(mul_ln34_3_reg_13880),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln40_7_reg_14930),
        .CEP(add_ln40_1_reg_15080),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_7_reg_1488_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_7_reg_1488_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_7_reg_1488_reg_P_UNCONNECTED[47:30],trunc_ln40_3_reg_1498,mul_ln34_7_reg_1488_reg_n_97,mul_ln34_7_reg_1488_reg_n_98,mul_ln34_7_reg_1488_reg_n_99,mul_ln34_7_reg_1488_reg_n_100,mul_ln34_7_reg_1488_reg_n_101,mul_ln34_7_reg_1488_reg_n_102,mul_ln34_7_reg_1488_reg_n_103,mul_ln34_7_reg_1488_reg_n_104,mul_ln34_7_reg_1488_reg_n_105,mul_ln34_7_reg_1488_reg_n_106,mul_ln34_7_reg_1488_reg_n_107,mul_ln34_7_reg_1488_reg_n_108,mul_ln34_7_reg_1488_reg_n_109,mul_ln34_7_reg_1488_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_7_reg_1488_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_7_reg_1488_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_7_reg_1488_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_7_reg_1488_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_8_reg_1503_reg
       (.A({mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_1_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_8_reg_1503_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_630_p5[15],grp_fu_630_p5[15],grp_fu_630_p5[15],grp_fu_630_p5[15],grp_fu_630_p5[15],network_mux_32_16_3_1_x_U44_n_27,grp_fu_630_p5[11:7],network_mux_32_16_3_1_x_U44_n_28,grp_fu_630_p5[5:2],network_mux_32_16_3_1_x_U44_n_29,grp_fu_630_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_8_reg_1503_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_8_reg_1503_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_8_reg_1503_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_3_reg_1388_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln34_7_reg_13520),
        .CEB2(mul_ln34_3_reg_13880),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_1_reg_15080),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_8_reg_1503_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_8_reg_1503_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_8_reg_1503_reg_P_UNCONNECTED[47:30],trunc_ln40_4_fu_871_p4,mul_ln34_8_reg_1503_reg_n_97,mul_ln34_8_reg_1503_reg_n_98,mul_ln34_8_reg_1503_reg_n_99,mul_ln34_8_reg_1503_reg_n_100,mul_ln34_8_reg_1503_reg_n_101,mul_ln34_8_reg_1503_reg_n_102,mul_ln34_8_reg_1503_reg_n_103,mul_ln34_8_reg_1503_reg_n_104,mul_ln34_8_reg_1503_reg_n_105,mul_ln34_8_reg_1503_reg_n_106,mul_ln34_8_reg_1503_reg_n_107,mul_ln34_8_reg_1503_reg_n_108,mul_ln34_8_reg_1503_reg_n_109,mul_ln34_8_reg_1503_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_8_reg_1503_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_8_reg_1503_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_8_reg_1503_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_8_reg_1503_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_8_reg_1503_reg_i_1
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_8_reg_1503_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_8_reg_1503_reg_i_2
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_8_reg_1503_reg_i_2_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_9_reg_1438_reg
       (.A({mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_8_reg_1503_reg_i_2_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,mul_ln34_9_reg_1438_reg_i_1_n_5,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_9_reg_1438_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_643_p5[15],grp_fu_643_p5[15],grp_fu_643_p5[15],grp_fu_643_p5[15],grp_fu_643_p5[15],network_mux_32_16_3_1_x_U44_n_30,grp_fu_643_p5[11:7],network_mux_32_16_3_1_x_U43_n_12,grp_fu_643_p5[5:2],network_mux_32_16_3_1_x_U43_n_17,grp_fu_643_p5[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_9_reg_1438_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_9_reg_1438_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_9_reg_1438_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln34_3_reg_1388_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln34_7_reg_13520),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln34_10_reg_14430),
        .CEP(mul_ln34_11_reg_14680),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_9_reg_1438_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_9_reg_1438_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_9_reg_1438_reg_P_UNCONNECTED[47:30],trunc_ln40_5_reg_1458,mul_ln34_9_reg_1438_reg_n_97,mul_ln34_9_reg_1438_reg_n_98,mul_ln34_9_reg_1438_reg_n_99,mul_ln34_9_reg_1438_reg_n_100,mul_ln34_9_reg_1438_reg_n_101,mul_ln34_9_reg_1438_reg_n_102,mul_ln34_9_reg_1438_reg_n_103,mul_ln34_9_reg_1438_reg_n_104,mul_ln34_9_reg_1438_reg_n_105,mul_ln34_9_reg_1438_reg_n_106,mul_ln34_9_reg_1438_reg_n_107,mul_ln34_9_reg_1438_reg_n_108,mul_ln34_9_reg_1438_reg_n_109,mul_ln34_9_reg_1438_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_9_reg_1438_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_9_reg_1438_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_9_reg_1438_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_9_reg_1438_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    mul_ln34_9_reg_1438_reg_i_1
       (.I0(q0_t0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln21_reg_1028_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q1_t0[15]),
        .O(mul_ln34_9_reg_1438_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'h56A6A95900000000)) 
    \mul_ln34_reg_1022[1]_i_2 
       (.I0(\zext_ln40_1_reg_1017[2]_i_1_n_5 ),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I2(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I3(out_d_0_reg_266[1]),
        .I4(B[0]),
        .I5(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_reg_1022[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \mul_ln34_reg_1022[1]_i_3 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_d_0_reg_266[1]),
        .O(\mul_ln34_reg_1022[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \mul_ln34_reg_1022[1]_i_4 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_d_0_reg_266[0]),
        .O(\mul_ln34_reg_1022[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h56A6A95900000000)) 
    \mul_ln34_reg_1022[1]_i_5 
       (.I0(\zext_ln40_1_reg_1017[2]_i_1_n_5 ),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I2(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I3(out_d_0_reg_266[1]),
        .I4(B[0]),
        .I5(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_reg_1022[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \mul_ln34_reg_1022[1]_i_6 
       (.I0(out_d_0_reg_266[1]),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I2(out_d_0_reg_266[0]),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .I5(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_reg_1022[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \mul_ln34_reg_1022[1]_i_7 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_d_0_reg_266[0]),
        .O(\mul_ln34_reg_1022[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hB80047FF47FFB800)) 
    \mul_ln34_reg_1022[5]_i_2 
       (.I0(out_d_0_reg_266[3]),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I3(mul_ln5_reg_1002[9]),
        .I4(\mul_ln34_reg_1022[8]_i_8_n_5 ),
        .I5(\mul_ln34_reg_1022_reg[5]_i_3_n_11 ),
        .O(\mul_ln34_reg_1022[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hB80047FF47FFB800)) 
    \mul_ln34_reg_1022[5]_i_4 
       (.I0(out_d_0_reg_266[3]),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I3(mul_ln5_reg_1002[9]),
        .I4(\mul_ln34_reg_1022[8]_i_8_n_5 ),
        .I5(\mul_ln34_reg_1022_reg[5]_i_3_n_11 ),
        .O(\mul_ln34_reg_1022[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h656AAAAA)) 
    \mul_ln34_reg_1022[5]_i_5 
       (.I0(\mul_ln34_reg_1022_reg[5]_i_3_n_12 ),
        .I1(out_d_0_reg_266[3]),
        .I2(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I3(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I4(mul_ln5_reg_1002[9]),
        .O(\mul_ln34_reg_1022[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000B800B800FF00)) 
    \mul_ln34_reg_1022[5]_i_6 
       (.I0(out_d_0_reg_266[2]),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(\select_ln28_3_reg_1068_reg_n_5_[2] ),
        .I3(mul_ln5_reg_1002[9]),
        .I4(B[0]),
        .I5(\out_d_reg_1032[2]_i_2_n_5 ),
        .O(\mul_ln34_reg_1022[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3F0000003F00)) 
    \mul_ln34_reg_1022[5]_i_7 
       (.I0(out_d_0_reg_266[1]),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(\select_ln28_3_reg_1068_reg_n_5_[2] ),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(out_d_0_reg_266[2]),
        .O(\mul_ln34_reg_1022[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h956A9595956A6A6A)) 
    \mul_ln34_reg_1022[5]_i_8 
       (.I0(\mul_ln34_reg_1022[5]_i_6_n_5 ),
        .I1(\zext_ln40_1_reg_1017[2]_i_1_n_5 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(out_d_0_reg_266[1]),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .O(\mul_ln34_reg_1022[5]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h6A9A9565)) 
    \mul_ln34_reg_1022[5]_i_9 
       (.I0(\mul_ln34_reg_1022[5]_i_6_n_5 ),
        .I1(\out_d_reg_1032[2]_i_2_n_5 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(\zext_ln40_1_reg_1017[2]_i_1_n_5 ),
        .I4(B[0]),
        .O(\mul_ln34_reg_1022[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hD0D0D0404040D040)) 
    \mul_ln34_reg_1022[8]_i_2 
       (.I0(\mul_ln34_reg_1022[8]_i_7_n_5 ),
        .I1(\mul_ln34_reg_1022_reg[5]_i_3_n_10 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(out_d_0_reg_266[3]),
        .O(\mul_ln34_reg_1022[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hD0D0D0404040D040)) 
    \mul_ln34_reg_1022[8]_i_3 
       (.I0(\mul_ln34_reg_1022[8]_i_7_n_5 ),
        .I1(\mul_ln34_reg_1022_reg[5]_i_3_n_11 ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(out_d_0_reg_266[3]),
        .O(\mul_ln34_reg_1022[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hE2E2001D00001DFF)) 
    \mul_ln34_reg_1022[8]_i_4 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(out_d_0_reg_266[3]),
        .I3(mul_ln5_reg_1002[9]),
        .I4(\mul_ln34_reg_1022[8]_i_7_n_5 ),
        .I5(\mul_ln34_reg_1022_reg[5]_i_3_n_5 ),
        .O(\mul_ln34_reg_1022[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \mul_ln34_reg_1022[8]_i_5 
       (.I0(\mul_ln34_reg_1022[8]_i_2_n_5 ),
        .I1(\mul_ln34_reg_1022_reg[5]_i_3_n_5 ),
        .I2(\mul_ln34_reg_1022[8]_i_8_n_5 ),
        .I3(out_d_0_reg_266[3]),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .O(\mul_ln34_reg_1022[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \mul_ln34_reg_1022[8]_i_6 
       (.I0(\mul_ln34_reg_1022[8]_i_3_n_5 ),
        .I1(\mul_ln34_reg_1022_reg[5]_i_3_n_10 ),
        .I2(\mul_ln34_reg_1022[8]_i_8_n_5 ),
        .I3(mul_ln5_reg_1002[9]),
        .I4(\mul_ln34_reg_1022[8]_i_9_n_5 ),
        .O(\mul_ln34_reg_1022[8]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \mul_ln34_reg_1022[8]_i_7 
       (.I0(out_d_0_reg_266[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[4] ),
        .O(\mul_ln34_reg_1022[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \mul_ln34_reg_1022[8]_i_8 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(\select_ln28_3_reg_1068_reg_n_5_[4] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_d_0_reg_266[4]),
        .O(\mul_ln34_reg_1022[8]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \mul_ln34_reg_1022[8]_i_9 
       (.I0(out_d_0_reg_266[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .O(\mul_ln34_reg_1022[8]_i_9_n_5 ));
  FDRE \mul_ln34_reg_1022_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[1]),
        .Q(mul_ln34_reg_1022[1]),
        .R(1'b0));
  CARRY4 \mul_ln34_reg_1022_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln34_reg_1022_reg[1]_i_1_n_5 ,\mul_ln34_reg_1022_reg[1]_i_1_n_6 ,\mul_ln34_reg_1022_reg[1]_i_1_n_7 ,\mul_ln34_reg_1022_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln34_reg_1022[1]_i_2_n_5 ,\mul_ln34_reg_1022[1]_i_3_n_5 ,\mul_ln34_reg_1022[1]_i_4_n_5 ,1'b0}),
        .O({\mul_ln34_reg_1022_reg[1]_i_1_n_9 ,\mul_ln34_reg_1022_reg[1]_i_1_n_10 ,mul_ln34_fu_382_p2[1],\NLW_mul_ln34_reg_1022_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln34_reg_1022[1]_i_5_n_5 ,\mul_ln34_reg_1022[1]_i_6_n_5 ,\mul_ln34_reg_1022[1]_i_7_n_5 ,1'b0}));
  FDRE \mul_ln34_reg_1022_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[2]),
        .Q(mul_ln34_reg_1022[2]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1022_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[3]),
        .Q(mul_ln34_reg_1022[3]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1022_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[4]),
        .Q(mul_ln34_reg_1022[4]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1022_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[5]),
        .Q(mul_ln34_reg_1022[5]),
        .R(1'b0));
  CARRY4 \mul_ln34_reg_1022_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln34_reg_1022_reg[5]_i_1_n_5 ,\mul_ln34_reg_1022_reg[5]_i_1_n_6 ,\mul_ln34_reg_1022_reg[5]_i_1_n_7 ,\mul_ln34_reg_1022_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln34_reg_1022[5]_i_2_n_5 ,\mul_ln34_reg_1022_reg[5]_i_3_n_12 ,\mul_ln34_reg_1022_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln34_fu_382_p2[5:2]),
        .S({\mul_ln34_reg_1022[5]_i_4_n_5 ,\mul_ln34_reg_1022[5]_i_5_n_5 ,\mul_ln34_reg_1022_reg[1]_i_1_n_9 ,\mul_ln34_reg_1022_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln34_reg_1022_reg[5]_i_3 
       (.CI(\mul_ln34_reg_1022_reg[1]_i_1_n_5 ),
        .CO({\mul_ln34_reg_1022_reg[5]_i_3_n_5 ,\NLW_mul_ln34_reg_1022_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln34_reg_1022_reg[5]_i_3_n_7 ,\mul_ln34_reg_1022_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zext_ln40_1_reg_1017[2]_i_1_n_5 ,\mul_ln34_reg_1022[5]_i_6_n_5 ,\mul_ln34_reg_1022[5]_i_6_n_5 }),
        .O({\NLW_mul_ln34_reg_1022_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln34_reg_1022_reg[5]_i_3_n_10 ,\mul_ln34_reg_1022_reg[5]_i_3_n_11 ,\mul_ln34_reg_1022_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln34_reg_1022[5]_i_7_n_5 ,\mul_ln34_reg_1022[5]_i_8_n_5 ,\mul_ln34_reg_1022[5]_i_9_n_5 }));
  FDRE \mul_ln34_reg_1022_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[6]),
        .Q(mul_ln34_reg_1022[6]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1022_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[7]),
        .Q(mul_ln34_reg_1022[7]),
        .R(1'b0));
  FDRE \mul_ln34_reg_1022_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln34_fu_382_p2[8]),
        .Q(mul_ln34_reg_1022[8]),
        .R(1'b0));
  CARRY4 \mul_ln34_reg_1022_reg[8]_i_1 
       (.CI(\mul_ln34_reg_1022_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln34_reg_1022_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln34_reg_1022_reg[8]_i_1_n_7 ,\mul_ln34_reg_1022_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln34_reg_1022[8]_i_2_n_5 ,\mul_ln34_reg_1022[8]_i_3_n_5 }),
        .O({\NLW_mul_ln34_reg_1022_reg[8]_i_1_O_UNCONNECTED [3],mul_ln34_fu_382_p2[8:6]}),
        .S({1'b0,\mul_ln34_reg_1022[8]_i_4_n_5 ,\mul_ln34_reg_1022[8]_i_5_n_5 ,\mul_ln34_reg_1022[8]_i_6_n_5 }));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln40_1_reg_1133[1]_i_2 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .I1(mul_ln5_reg_1002[7]),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .O(\mul_ln40_1_reg_1133[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_1_reg_1133[1]_i_3 
       (.I0(mul_ln5_reg_1002[7]),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .O(\mul_ln40_1_reg_1133[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln40_1_reg_1133[1]_i_4 
       (.I0(mul_ln5_reg_1002[7]),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .O(\mul_ln40_1_reg_1133[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln40_1_reg_1133[1]_i_5 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .I1(mul_ln5_reg_1002[7]),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .O(\mul_ln40_1_reg_1133[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_1_reg_1133[1]_i_6 
       (.I0(mul_ln5_reg_1002[7]),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .O(\mul_ln40_1_reg_1133[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC740)) 
    \mul_ln40_1_reg_1133[5]_i_10 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .I1(mul_ln5_reg_1002[9]),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .O(\mul_ln40_1_reg_1133[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \mul_ln40_1_reg_1133[5]_i_11 
       (.I0(\mul_ln40_1_reg_1133[5]_i_8_n_5 ),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .I3(mul_ln5_reg_1002[9]),
        .I4(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .O(\mul_ln40_1_reg_1133[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln40_1_reg_1133[5]_i_2 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .I1(mul_ln5_reg_1002[7]),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .I3(\mul_ln40_1_reg_1133_reg[5]_i_3_n_11 ),
        .O(\mul_ln40_1_reg_1133[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln40_1_reg_1133[5]_i_4 
       (.I0(\mul_ln40_1_reg_1133_reg[5]_i_3_n_11 ),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .I2(mul_ln5_reg_1002[7]),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .O(\mul_ln40_1_reg_1133[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln40_1_reg_1133[5]_i_5 
       (.I0(\mul_ln40_1_reg_1133_reg[5]_i_3_n_12 ),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .I2(mul_ln5_reg_1002[7]),
        .O(\mul_ln40_1_reg_1133[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_1_reg_1133[5]_i_6 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .O(\mul_ln40_1_reg_1133[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln40_1_reg_1133[5]_i_7 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .I2(mul_ln5_reg_1002[9]),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .O(\mul_ln40_1_reg_1133[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln40_1_reg_1133[5]_i_8 
       (.I0(mul_ln5_reg_1002[7]),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .O(\mul_ln40_1_reg_1133[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln40_1_reg_1133[5]_i_9 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .I2(mul_ln5_reg_1002[9]),
        .O(\mul_ln40_1_reg_1133[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln40_1_reg_1133[8]_i_2 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .I1(\mul_ln40_1_reg_1133_reg[5]_i_3_n_10 ),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .O(\mul_ln40_1_reg_1133[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln40_1_reg_1133[8]_i_3 
       (.I0(\mul_ln40_1_reg_1133_reg[5]_i_3_n_11 ),
        .I1(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .I2(mul_ln5_reg_1002[7]),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .O(\mul_ln40_1_reg_1133[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3480)) 
    \mul_ln40_1_reg_1133[8]_i_4 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .I1(mul_ln5_reg_1002[9]),
        .I2(\mul_ln40_1_reg_1133_reg[5]_i_3_n_5 ),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .O(\mul_ln40_1_reg_1133[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \mul_ln40_1_reg_1133[8]_i_5 
       (.I0(\mul_ln40_1_reg_1133[8]_i_2_n_5 ),
        .I1(mul_ln5_reg_1002[9]),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .I3(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .I4(\mul_ln40_1_reg_1133_reg[5]_i_3_n_5 ),
        .O(\mul_ln40_1_reg_1133[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln40_1_reg_1133[8]_i_6 
       (.I0(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .I1(\mul_ln40_1_reg_1133_reg[5]_i_3_n_10 ),
        .I2(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .I3(\mul_ln40_1_reg_1133[8]_i_3_n_5 ),
        .O(\mul_ln40_1_reg_1133[8]_i_6_n_5 ));
  FDRE \mul_ln40_1_reg_1133_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[1]),
        .Q(mul_ln40_1_reg_1133[1]),
        .R(1'b0));
  CARRY4 \mul_ln40_1_reg_1133_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_1_reg_1133_reg[1]_i_1_n_5 ,\mul_ln40_1_reg_1133_reg[1]_i_1_n_6 ,\mul_ln40_1_reg_1133_reg[1]_i_1_n_7 ,\mul_ln40_1_reg_1133_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_1_reg_1133[1]_i_2_n_5 ,\zext_ln40_2_reg_1074_reg_n_5_[0] ,\mul_ln40_1_reg_1133[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln40_1_reg_1133_reg[1]_i_1_n_9 ,\mul_ln40_1_reg_1133_reg[1]_i_1_n_10 ,mul_ln40_1_fu_476_p2[1],\NLW_mul_ln40_1_reg_1133_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln40_1_reg_1133[1]_i_4_n_5 ,\mul_ln40_1_reg_1133[1]_i_5_n_5 ,\mul_ln40_1_reg_1133[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln40_1_reg_1133_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[2]),
        .Q(mul_ln40_1_reg_1133[2]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1133_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[3]),
        .Q(mul_ln40_1_reg_1133[3]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1133_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[4]),
        .Q(mul_ln40_1_reg_1133[4]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1133_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[5]),
        .Q(mul_ln40_1_reg_1133[5]),
        .R(1'b0));
  CARRY4 \mul_ln40_1_reg_1133_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_1_reg_1133_reg[5]_i_1_n_5 ,\mul_ln40_1_reg_1133_reg[5]_i_1_n_6 ,\mul_ln40_1_reg_1133_reg[5]_i_1_n_7 ,\mul_ln40_1_reg_1133_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_1_reg_1133[5]_i_2_n_5 ,\mul_ln40_1_reg_1133_reg[5]_i_3_n_12 ,\mul_ln40_1_reg_1133_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln40_1_fu_476_p2[5:2]),
        .S({\mul_ln40_1_reg_1133[5]_i_4_n_5 ,\mul_ln40_1_reg_1133[5]_i_5_n_5 ,\mul_ln40_1_reg_1133_reg[1]_i_1_n_9 ,\mul_ln40_1_reg_1133_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln40_1_reg_1133_reg[5]_i_3 
       (.CI(\mul_ln40_1_reg_1133_reg[1]_i_1_n_5 ),
        .CO({\mul_ln40_1_reg_1133_reg[5]_i_3_n_5 ,\NLW_mul_ln40_1_reg_1133_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln40_1_reg_1133_reg[5]_i_3_n_7 ,\mul_ln40_1_reg_1133_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln40_1_reg_1133[5]_i_6_n_5 ,\mul_ln40_1_reg_1133[5]_i_7_n_5 ,\mul_ln40_1_reg_1133[5]_i_8_n_5 }),
        .O({\NLW_mul_ln40_1_reg_1133_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln40_1_reg_1133_reg[5]_i_3_n_10 ,\mul_ln40_1_reg_1133_reg[5]_i_3_n_11 ,\mul_ln40_1_reg_1133_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln40_1_reg_1133[5]_i_9_n_5 ,\mul_ln40_1_reg_1133[5]_i_10_n_5 ,\mul_ln40_1_reg_1133[5]_i_11_n_5 }));
  FDRE \mul_ln40_1_reg_1133_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[6]),
        .Q(mul_ln40_1_reg_1133[6]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1133_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[7]),
        .Q(mul_ln40_1_reg_1133[7]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1133_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(mul_ln40_1_fu_476_p2[8]),
        .Q(mul_ln40_1_reg_1133[8]),
        .R(1'b0));
  CARRY4 \mul_ln40_1_reg_1133_reg[8]_i_1 
       (.CI(\mul_ln40_1_reg_1133_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_1_reg_1133_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln40_1_reg_1133_reg[8]_i_1_n_7 ,\mul_ln40_1_reg_1133_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln40_1_reg_1133[8]_i_2_n_5 ,\mul_ln40_1_reg_1133[8]_i_3_n_5 }),
        .O({\NLW_mul_ln40_1_reg_1133_reg[8]_i_1_O_UNCONNECTED [3],mul_ln40_1_fu_476_p2[8:6]}),
        .S({1'b0,\mul_ln40_1_reg_1133[8]_i_4_n_5 ,\mul_ln40_1_reg_1133[8]_i_5_n_5 ,\mul_ln40_1_reg_1133[8]_i_6_n_5 }));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln40_reg_1098[1]_i_2 
       (.I0(zext_ln40_1_reg_1017_reg[2]),
        .I1(mul_ln5_reg_1002[7]),
        .I2(zext_ln40_1_reg_1017_reg[1]),
        .I3(zext_ln40_1_reg_1017_reg[0]),
        .O(\mul_ln40_reg_1098[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_reg_1098[1]_i_3 
       (.I0(zext_ln40_1_reg_1017_reg[0]),
        .I1(mul_ln5_reg_1002[7]),
        .O(\mul_ln40_reg_1098[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln40_reg_1098[1]_i_4 
       (.I0(mul_ln5_reg_1002[7]),
        .I1(zext_ln40_1_reg_1017_reg[2]),
        .I2(zext_ln40_1_reg_1017_reg[0]),
        .I3(zext_ln40_1_reg_1017_reg[1]),
        .O(\mul_ln40_reg_1098[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln40_reg_1098[1]_i_5 
       (.I0(zext_ln40_1_reg_1017_reg[1]),
        .I1(mul_ln5_reg_1002[7]),
        .I2(zext_ln40_1_reg_1017_reg[0]),
        .O(\mul_ln40_reg_1098[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_reg_1098[1]_i_6 
       (.I0(zext_ln40_1_reg_1017_reg[0]),
        .I1(mul_ln5_reg_1002[7]),
        .O(\mul_ln40_reg_1098[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC740)) 
    \mul_ln40_reg_1098[5]_i_10 
       (.I0(zext_ln40_1_reg_1017_reg[0]),
        .I1(mul_ln5_reg_1002[9]),
        .I2(zext_ln40_1_reg_1017_reg[1]),
        .I3(zext_ln40_1_reg_1017_reg[2]),
        .O(\mul_ln40_reg_1098[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \mul_ln40_reg_1098[5]_i_11 
       (.I0(\mul_ln40_reg_1098[5]_i_8_n_5 ),
        .I1(zext_ln40_1_reg_1017_reg[1]),
        .I2(zext_ln40_1_reg_1017_reg[2]),
        .I3(mul_ln5_reg_1002[9]),
        .I4(zext_ln40_1_reg_1017_reg[0]),
        .O(\mul_ln40_reg_1098[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln40_reg_1098[5]_i_2 
       (.I0(zext_ln40_1_reg_1017_reg[3]),
        .I1(mul_ln5_reg_1002[7]),
        .I2(zext_ln40_1_reg_1017_reg[4]),
        .I3(\mul_ln40_reg_1098_reg[5]_i_3_n_11 ),
        .O(\mul_ln40_reg_1098[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln40_reg_1098[5]_i_4 
       (.I0(\mul_ln40_reg_1098_reg[5]_i_3_n_11 ),
        .I1(zext_ln40_1_reg_1017_reg[4]),
        .I2(mul_ln5_reg_1002[7]),
        .I3(zext_ln40_1_reg_1017_reg[3]),
        .O(\mul_ln40_reg_1098[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln40_reg_1098[5]_i_5 
       (.I0(\mul_ln40_reg_1098_reg[5]_i_3_n_12 ),
        .I1(zext_ln40_1_reg_1017_reg[3]),
        .I2(mul_ln5_reg_1002[7]),
        .O(\mul_ln40_reg_1098[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_reg_1098[5]_i_6 
       (.I0(mul_ln5_reg_1002[9]),
        .I1(zext_ln40_1_reg_1017_reg[2]),
        .O(\mul_ln40_reg_1098[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln40_reg_1098[5]_i_7 
       (.I0(zext_ln40_1_reg_1017_reg[1]),
        .I1(zext_ln40_1_reg_1017_reg[2]),
        .I2(mul_ln5_reg_1002[9]),
        .I3(zext_ln40_1_reg_1017_reg[0]),
        .O(\mul_ln40_reg_1098[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln40_reg_1098[5]_i_8 
       (.I0(mul_ln5_reg_1002[7]),
        .I1(zext_ln40_1_reg_1017_reg[2]),
        .I2(zext_ln40_1_reg_1017_reg[0]),
        .I3(zext_ln40_1_reg_1017_reg[1]),
        .O(\mul_ln40_reg_1098[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln40_reg_1098[5]_i_9 
       (.I0(zext_ln40_1_reg_1017_reg[1]),
        .I1(zext_ln40_1_reg_1017_reg[2]),
        .I2(mul_ln5_reg_1002[9]),
        .O(\mul_ln40_reg_1098[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln40_reg_1098[8]_i_2 
       (.I0(zext_ln40_1_reg_1017_reg[4]),
        .I1(\mul_ln40_reg_1098_reg[5]_i_3_n_10 ),
        .I2(zext_ln40_1_reg_1017_reg[3]),
        .O(\mul_ln40_reg_1098[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln40_reg_1098[8]_i_3 
       (.I0(\mul_ln40_reg_1098_reg[5]_i_3_n_11 ),
        .I1(zext_ln40_1_reg_1017_reg[4]),
        .I2(mul_ln5_reg_1002[7]),
        .I3(zext_ln40_1_reg_1017_reg[3]),
        .O(\mul_ln40_reg_1098[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3480)) 
    \mul_ln40_reg_1098[8]_i_4 
       (.I0(zext_ln40_1_reg_1017_reg[3]),
        .I1(mul_ln5_reg_1002[9]),
        .I2(\mul_ln40_reg_1098_reg[5]_i_3_n_5 ),
        .I3(zext_ln40_1_reg_1017_reg[4]),
        .O(\mul_ln40_reg_1098[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \mul_ln40_reg_1098[8]_i_5 
       (.I0(\mul_ln40_reg_1098[8]_i_2_n_5 ),
        .I1(mul_ln5_reg_1002[9]),
        .I2(zext_ln40_1_reg_1017_reg[3]),
        .I3(zext_ln40_1_reg_1017_reg[4]),
        .I4(\mul_ln40_reg_1098_reg[5]_i_3_n_5 ),
        .O(\mul_ln40_reg_1098[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln40_reg_1098[8]_i_6 
       (.I0(zext_ln40_1_reg_1017_reg[4]),
        .I1(\mul_ln40_reg_1098_reg[5]_i_3_n_10 ),
        .I2(zext_ln40_1_reg_1017_reg[3]),
        .I3(\mul_ln40_reg_1098[8]_i_3_n_5 ),
        .O(\mul_ln40_reg_1098[8]_i_6_n_5 ));
  FDRE \mul_ln40_reg_1098_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[1]),
        .Q(mul_ln40_reg_1098[1]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1098_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_reg_1098_reg[1]_i_1_n_5 ,\mul_ln40_reg_1098_reg[1]_i_1_n_6 ,\mul_ln40_reg_1098_reg[1]_i_1_n_7 ,\mul_ln40_reg_1098_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_reg_1098[1]_i_2_n_5 ,zext_ln40_1_reg_1017_reg[0],\mul_ln40_reg_1098[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln40_reg_1098_reg[1]_i_1_n_9 ,\mul_ln40_reg_1098_reg[1]_i_1_n_10 ,mul_ln40_fu_443_p2[1],\NLW_mul_ln40_reg_1098_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln40_reg_1098[1]_i_4_n_5 ,\mul_ln40_reg_1098[1]_i_5_n_5 ,\mul_ln40_reg_1098[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln40_reg_1098_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[2]),
        .Q(mul_ln40_reg_1098[2]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1098_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[3]),
        .Q(mul_ln40_reg_1098[3]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1098_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[4]),
        .Q(mul_ln40_reg_1098[4]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1098_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[5]),
        .Q(mul_ln40_reg_1098[5]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1098_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_reg_1098_reg[5]_i_1_n_5 ,\mul_ln40_reg_1098_reg[5]_i_1_n_6 ,\mul_ln40_reg_1098_reg[5]_i_1_n_7 ,\mul_ln40_reg_1098_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_reg_1098[5]_i_2_n_5 ,\mul_ln40_reg_1098_reg[5]_i_3_n_12 ,\mul_ln40_reg_1098_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln40_fu_443_p2[5:2]),
        .S({\mul_ln40_reg_1098[5]_i_4_n_5 ,\mul_ln40_reg_1098[5]_i_5_n_5 ,\mul_ln40_reg_1098_reg[1]_i_1_n_9 ,\mul_ln40_reg_1098_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln40_reg_1098_reg[5]_i_3 
       (.CI(\mul_ln40_reg_1098_reg[1]_i_1_n_5 ),
        .CO({\mul_ln40_reg_1098_reg[5]_i_3_n_5 ,\NLW_mul_ln40_reg_1098_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln40_reg_1098_reg[5]_i_3_n_7 ,\mul_ln40_reg_1098_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln40_reg_1098[5]_i_6_n_5 ,\mul_ln40_reg_1098[5]_i_7_n_5 ,\mul_ln40_reg_1098[5]_i_8_n_5 }),
        .O({\NLW_mul_ln40_reg_1098_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln40_reg_1098_reg[5]_i_3_n_10 ,\mul_ln40_reg_1098_reg[5]_i_3_n_11 ,\mul_ln40_reg_1098_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln40_reg_1098[5]_i_9_n_5 ,\mul_ln40_reg_1098[5]_i_10_n_5 ,\mul_ln40_reg_1098[5]_i_11_n_5 }));
  FDRE \mul_ln40_reg_1098_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[6]),
        .Q(mul_ln40_reg_1098[6]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1098_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[7]),
        .Q(mul_ln40_reg_1098[7]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1098_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln40_fu_443_p2[8]),
        .Q(mul_ln40_reg_1098[8]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1098_reg[8]_i_1 
       (.CI(\mul_ln40_reg_1098_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_reg_1098_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln40_reg_1098_reg[8]_i_1_n_7 ,\mul_ln40_reg_1098_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln40_reg_1098[8]_i_2_n_5 ,\mul_ln40_reg_1098[8]_i_3_n_5 }),
        .O({\NLW_mul_ln40_reg_1098_reg[8]_i_1_O_UNCONNECTED [3],mul_ln40_fu_443_p2[8:6]}),
        .S({1'b0,\mul_ln40_reg_1098[8]_i_4_n_5 ,\mul_ln40_reg_1098[8]_i_5_n_5 ,\mul_ln40_reg_1098[8]_i_6_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln5_reg_1002[7]_i_1 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(mul_ln5_reg_1002[7]),
        .O(\mul_ln5_reg_1002[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln5_reg_1002[9]_i_1 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(mul_ln5_reg_1002[9]),
        .O(\mul_ln5_reg_1002[9]_i_1_n_5 ));
  FDRE \mul_ln5_reg_1002_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln5_reg_1002[7]_i_1_n_5 ),
        .Q(mul_ln5_reg_1002[7]),
        .R(1'b0));
  FDRE \mul_ln5_reg_1002_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln5_reg_1002[9]_i_1_n_5 ),
        .Q(mul_ln5_reg_1002[9]),
        .R(1'b0));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x network_mux_32_16_3_1_x_U41
       (.B({grp_fu_618_p5[15],grp_fu_618_p5[11:7],network_mux_32_16_3_1_x_U41_n_13,grp_fu_618_p5[5:2],network_mux_32_16_3_1_x_U41_n_18,grp_fu_618_p5[0]}),
        .Q({p_0_in,\trunc_ln28_reg_1085_pp0_iter1_reg_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .kernel1_load_reg_1248(kernel1_load_reg_1248),
        .kernel_load_reg_1240(kernel_load_reg_1240),
        .mul_ln34_11_reg_1468_reg(network_mux_32_16_3_1_x_U44_n_10),
        .\mux_1_0_reg_reg[10]_0 (mux_1_0_reg),
        .\mux_1_1_reg_reg[11]_0 (mux_1_1_reg),
        .sel1(sel1));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x_15 network_mux_32_16_3_1_x_U42
       (.B({grp_fu_630_p5[15],grp_fu_630_p5[11:7],grp_fu_630_p5[5:2],grp_fu_630_p5[0]}),
        .add_ln28_reg_1201(add_ln28_reg_1201),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mul_ln34_8_reg_1503_reg(mux_1_1_reg),
        .mul_ln34_8_reg_1503_reg_0(network_mux_32_16_3_1_x_U44_n_6),
        .mul_ln34_8_reg_1503_reg_1(network_mux_32_16_3_1_x_U44_n_10),
        .mul_ln34_8_reg_1503_reg_2(network_mux_32_16_3_1_x_U44_n_5),
        .mul_ln34_8_reg_1503_reg_3(network_mux_32_16_3_1_x_U44_n_11),
        .mul_ln34_8_reg_1503_reg_4(network_mux_32_16_3_1_x_U44_n_7),
        .mul_ln34_8_reg_1503_reg_5(network_mux_32_16_3_1_x_U44_n_8),
        .mul_ln34_8_reg_1503_reg_6(mux_1_0_reg),
        .mul_ln34_8_reg_1503_reg_7(network_mux_32_16_3_1_x_U44_n_9),
        .\sel1_reg[1]_0 (network_mux_32_16_3_1_x_U42_n_5));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x_16 network_mux_32_16_3_1_x_U43
       (.B({grp_fu_643_p5[15],grp_fu_643_p5[11:7],network_mux_32_16_3_1_x_U43_n_12,grp_fu_643_p5[5:2],network_mux_32_16_3_1_x_U43_n_17,grp_fu_643_p5[0]}),
        .Q(xor_ln28_reg_1206),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .kernel1_load_reg_1248(kernel1_load_reg_1248),
        .kernel_load_reg_1240(kernel_load_reg_1240),
        .mul_ln34_9_reg_1438_reg(mux_1_1_reg),
        .mul_ln34_9_reg_1438_reg_0(network_mux_32_16_3_1_x_U44_n_10),
        .mul_ln34_9_reg_1438_reg_1(mux_1_0_reg),
        .\sel1_reg[1]_0 (network_mux_32_16_3_1_x_U43_n_5));
  bd_0_hls_inst_0_network_mux_32_16_3_1_x_17 network_mux_32_16_3_1_x_U44
       (.B(network_mux_32_16_3_1_x_U44_n_12),
        .add_ln28_5_reg_1211(add_ln28_5_reg_1211),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .kernel1_load_reg_1248(kernel1_load_reg_1248),
        .kernel_load_reg_1240(kernel_load_reg_1240),
        .mul_ln34_10_reg_1443_reg(mux_1_1_reg),
        .mul_ln34_10_reg_1443_reg_0(mux_1_0_reg),
        .mul_ln34_4_reg_1398_reg(network_mux_32_16_3_1_x_U42_n_5),
        .mul_ln34_5_reg_1453_reg(network_mux_32_16_3_1_x_U43_n_5),
        .\mux_1_0_reg_reg[11]_0 (network_mux_32_16_3_1_x_U44_n_9),
        .\mux_1_0_reg_reg[12]_0 (network_mux_32_16_3_1_x_U44_n_10),
        .\mux_1_0_reg_reg[12]_1 ({network_mux_32_16_3_1_x_U44_n_27,network_mux_32_16_3_1_x_U44_n_28,network_mux_32_16_3_1_x_U44_n_29}),
        .\mux_1_0_reg_reg[12]_2 (network_mux_32_16_3_1_x_U44_n_30),
        .\mux_1_0_reg_reg[15]_0 (network_mux_32_16_3_1_x_U44_n_11),
        .\mux_1_0_reg_reg[15]_1 ({grp_fu_651_p5[15],network_mux_32_16_3_1_x_U44_n_14,grp_fu_651_p5[11:7],network_mux_32_16_3_1_x_U44_n_20,grp_fu_651_p5[5:2],network_mux_32_16_3_1_x_U44_n_25,grp_fu_651_p5[0]}),
        .\mux_1_0_reg_reg[2]_0 (network_mux_32_16_3_1_x_U44_n_5),
        .\mux_1_0_reg_reg[5]_0 (network_mux_32_16_3_1_x_U44_n_6),
        .\mux_1_0_reg_reg[7]_0 (network_mux_32_16_3_1_x_U44_n_7),
        .\mux_1_0_reg_reg[8]_0 (network_mux_32_16_3_1_x_U44_n_8),
        .sel1(sel1));
  FDRE \out_d_0_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .Q(out_d_0_reg_266[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .Q(out_d_0_reg_266[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_3_reg_1068_reg_n_5_[2] ),
        .Q(out_d_0_reg_266[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .Q(out_d_0_reg_266[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln28_3_reg_1068_reg_n_5_[4] ),
        .Q(out_d_0_reg_266[4]),
        .R(indvar_flatten39_reg_254));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \out_d_reg_1032[0]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_1032[1]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .I1(out_d_0_reg_266[0]),
        .I2(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(out_d_0_reg_266[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \out_d_reg_1032[2]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[2] ),
        .I1(out_d_0_reg_266[2]),
        .I2(\out_d_reg_1032[2]_i_2_n_5 ),
        .I3(out_d_0_reg_266[0]),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .O(\out_d_reg_1032[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \out_d_reg_1032[2]_i_2 
       (.I0(out_d_0_reg_266[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .O(\out_d_reg_1032[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCCAACCAA3C553CAA)) 
    \out_d_reg_1032[3]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I1(out_d_0_reg_266[3]),
        .I2(out_d_0_reg_266[2]),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[2] ),
        .I5(\out_d_reg_1032[3]_i_2_n_5 ),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \out_d_reg_1032[3]_i_2 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .I1(out_d_0_reg_266[0]),
        .I2(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I3(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I4(out_d_0_reg_266[1]),
        .O(\out_d_reg_1032[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \out_d_reg_1032[4]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[4] ),
        .I1(out_d_0_reg_266[4]),
        .I2(\out_d_reg_1032[4]_i_2_n_5 ),
        .I3(out_d_0_reg_266[3]),
        .I4(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I5(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .O(\out_d_reg_1032[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h47CF77FFFFFFFFFF)) 
    \out_d_reg_1032[4]_i_2 
       (.I0(out_d_0_reg_266[1]),
        .I1(\add_ln22_1_reg_1051[9]_i_4_n_5 ),
        .I2(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I3(out_d_0_reg_266[0]),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .I5(\zext_ln40_1_reg_1017[2]_i_1_n_5 ),
        .O(\out_d_reg_1032[4]_i_2_n_5 ));
  FDRE \out_d_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(B[0]),
        .Q(out_d_reg_1032[0]),
        .R(1'b0));
  FDRE \out_d_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(B[1]),
        .Q(out_d_reg_1032[1]),
        .R(1'b0));
  FDRE \out_d_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(\out_d_reg_1032[2]_i_1_n_5 ),
        .Q(out_d_reg_1032[2]),
        .R(1'b0));
  FDRE \out_d_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(B[3]),
        .Q(out_d_reg_1032[3]),
        .R(1'b0));
  FDRE \out_d_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_1_reg_10510),
        .D(\out_d_reg_1032[4]_i_1_n_5 ),
        .Q(out_d_reg_1032[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1156[0]),
        .Q(\out_h_0_reg_289_reg_n_5_[0] ),
        .R(out_h_0_reg_289));
  FDRE \out_h_0_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1156[1]),
        .Q(\out_h_0_reg_289_reg_n_5_[1] ),
        .R(out_h_0_reg_289));
  FDRE \out_h_0_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1156[2]),
        .Q(\out_h_0_reg_289_reg_n_5_[2] ),
        .R(out_h_0_reg_289));
  FDRE \out_h_0_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1156[3]),
        .Q(\out_h_0_reg_289_reg_n_5_[3] ),
        .R(out_h_0_reg_289));
  FDRE \out_h_0_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(select_ln22_reg_1156[4]),
        .Q(\out_h_0_reg_289_reg_n_5_[4] ),
        .R(out_h_0_reg_289));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_1112[0]_i_1 
       (.I0(\select_ln28_reg_1062_reg_n_5_[0] ),
        .O(out_h_fu_452_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_1112[1]_i_1 
       (.I0(\select_ln28_reg_1062_reg_n_5_[0] ),
        .I1(\select_ln28_reg_1062_reg_n_5_[1] ),
        .O(out_h_fu_452_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_reg_1112[2]_i_1 
       (.I0(\select_ln28_reg_1062_reg_n_5_[2] ),
        .I1(\select_ln28_reg_1062_reg_n_5_[1] ),
        .I2(\select_ln28_reg_1062_reg_n_5_[0] ),
        .O(out_h_fu_452_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_reg_1112[3]_i_1 
       (.I0(\select_ln28_reg_1062_reg_n_5_[3] ),
        .I1(\select_ln28_reg_1062_reg_n_5_[0] ),
        .I2(\select_ln28_reg_1062_reg_n_5_[1] ),
        .I3(\select_ln28_reg_1062_reg_n_5_[2] ),
        .O(out_h_fu_452_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_h_reg_1112[4]_i_1 
       (.I0(\select_ln28_reg_1062_reg_n_5_[4] ),
        .I1(\select_ln28_reg_1062_reg_n_5_[2] ),
        .I2(\select_ln28_reg_1062_reg_n_5_[1] ),
        .I3(\select_ln28_reg_1062_reg_n_5_[0] ),
        .I4(\select_ln28_reg_1062_reg_n_5_[3] ),
        .O(out_h_fu_452_p2[4]));
  FDRE \out_h_reg_1112_reg[0] 
       (.C(ap_clk),
        .CE(out_h_reg_11120),
        .D(out_h_fu_452_p2[0]),
        .Q(out_h_reg_1112[0]),
        .R(1'b0));
  FDRE \out_h_reg_1112_reg[1] 
       (.C(ap_clk),
        .CE(out_h_reg_11120),
        .D(out_h_fu_452_p2[1]),
        .Q(out_h_reg_1112[1]),
        .R(1'b0));
  FDRE \out_h_reg_1112_reg[2] 
       (.C(ap_clk),
        .CE(out_h_reg_11120),
        .D(out_h_fu_452_p2[2]),
        .Q(out_h_reg_1112[2]),
        .R(1'b0));
  FDRE \out_h_reg_1112_reg[3] 
       (.C(ap_clk),
        .CE(out_h_reg_11120),
        .D(out_h_fu_452_p2[3]),
        .Q(out_h_reg_1112[3]),
        .R(1'b0));
  FDRE \out_h_reg_1112_reg[4] 
       (.C(ap_clk),
        .CE(out_h_reg_11120),
        .D(out_h_fu_452_p2[4]),
        .Q(out_h_reg_1112[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1139[4]_i_1 
       (.I0(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(select_ln28_8_reg_1104),
        .I3(icmp_ln22_reg_1038),
        .O(out_w_0_mid2_reg_1139));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_mid2_reg_1139[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .O(mul_ln40_1_reg_11330));
  FDRE \out_w_0_mid2_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_w_0_reg_300[0]),
        .Q(\out_w_0_mid2_reg_1139_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1139));
  FDRE \out_w_0_mid2_reg_1139_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_w_0_reg_300[1]),
        .Q(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1139));
  FDRE \out_w_0_mid2_reg_1139_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_w_0_reg_300[2]),
        .Q(\out_w_0_mid2_reg_1139_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1139));
  FDRE \out_w_0_mid2_reg_1139_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_w_0_reg_300[3]),
        .Q(\out_w_0_mid2_reg_1139_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1139));
  FDRE \out_w_0_mid2_reg_1139_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_w_0_reg_300[4]),
        .Q(\out_w_0_mid2_reg_1139_reg_n_5_[4] ),
        .R(out_w_0_mid2_reg_1139));
  LUT5 #(
    .INIT(32'h88088888)) 
    \out_w_0_reg_300[4]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(out_h_0_reg_289));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_0_reg_300[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(out_h_0_reg_2890));
  FDRE \out_w_0_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1195[0]),
        .Q(out_w_0_reg_300[0]),
        .R(out_h_0_reg_289));
  FDRE \out_w_0_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1195[1]),
        .Q(out_w_0_reg_300[1]),
        .R(out_h_0_reg_289));
  FDRE \out_w_0_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1195[2]),
        .Q(out_w_0_reg_300[2]),
        .R(out_h_0_reg_289));
  FDRE \out_w_0_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1195[3]),
        .Q(out_w_0_reg_300[3]),
        .R(out_h_0_reg_289));
  FDRE \out_w_0_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2890),
        .D(out_w_reg_1195[4]),
        .Q(out_w_0_reg_300[4]),
        .R(out_h_0_reg_289));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1195[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[0] ),
        .O(\out_w_reg_1195[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1195[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .O(\out_w_reg_1195[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_1195[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1139_reg_n_5_[2] ),
        .O(\out_w_reg_1195[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_1195[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1139_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1139_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1139_reg_n_5_[3] ),
        .O(\out_w_reg_1195[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_1195[4]_i_1 
       (.I0(\out_w_0_mid2_reg_1139_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1139_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1139_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1139_reg_n_5_[3] ),
        .I4(\out_w_0_mid2_reg_1139_reg_n_5_[4] ),
        .O(\out_w_reg_1195[4]_i_1_n_5 ));
  FDRE \out_w_reg_1195_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1195[0]_i_1_n_5 ),
        .Q(out_w_reg_1195[0]),
        .R(1'b0));
  FDRE \out_w_reg_1195_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1195[1]_i_1_n_5 ),
        .Q(out_w_reg_1195[1]),
        .R(1'b0));
  FDRE \out_w_reg_1195_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1195[2]_i_1_n_5 ),
        .Q(out_w_reg_1195[2]),
        .R(1'b0));
  FDRE \out_w_reg_1195_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1195[3]_i_1_n_5 ),
        .Q(out_w_reg_1195[3]),
        .R(1'b0));
  FDRE \out_w_reg_1195_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\out_w_reg_1195[4]_i_1_n_5 ),
        .Q(out_w_reg_1195[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_102
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0));
  LUT6 #(
    .INIT(64'hFFFF88FFFCFF88FF)) 
    ram_reg_0_i_137
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_238_n_5),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1));
  LUT6 #(
    .INIT(64'h00000000EFEAEAEA)) 
    ram_reg_0_i_139
       (.I0(ram_reg_0_i_240_n_5),
        .I1(add_ln34_9_reg_1367_reg_n_97),
        .I2(ram_reg_0_i_241_n_5),
        .I3(add_ln34_7_reg_1352_reg_n_97),
        .I4(ram_reg_0_i_204_n_5),
        .I5(MemBank_B_address013_out),
        .O(add_ln34_9_reg_1367_reg_1));
  LUT6 #(
    .INIT(64'h00000000EFEAEAEA)) 
    ram_reg_0_i_144
       (.I0(ram_reg_0_i_245_n_5),
        .I1(add_ln34_9_reg_1367_reg_n_98),
        .I2(ram_reg_0_i_241_n_5),
        .I3(add_ln34_7_reg_1352_reg_n_98),
        .I4(ram_reg_0_i_204_n_5),
        .I5(MemBank_B_address013_out),
        .O(add_ln34_9_reg_1367_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_147
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_99),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_99),
        .I5(ram_reg_0_i_247_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[10]));
  LUT6 #(
    .INIT(64'h0F000F000F000E0E)) 
    ram_reg_0_i_151
       (.I0(ram_reg_0_i_249_n_5),
        .I1(ram_reg_0_i_250_n_5),
        .I2(Q[0]),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_154
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_101),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_101),
        .I5(ram_reg_0_i_256_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_159
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_102),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_102),
        .I5(ram_reg_0_i_261_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_164
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_103),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_103),
        .I5(ram_reg_0_i_266_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_169
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_104),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_104),
        .I5(ram_reg_0_i_271_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[6]));
  MUXF7 ram_reg_0_i_17
       (.I0(ram_reg_0_i_91_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[2]),
        .O(ADDRBWRADDR[2]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_174
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_105),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_105),
        .I5(ram_reg_0_i_276_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_179
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_106),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_106),
        .I5(ram_reg_0_i_281_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[4]));
  MUXF7 ram_reg_0_i_18
       (.I0(ram_reg_0_i_93_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[1]),
        .O(ADDRBWRADDR[1]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_184
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_107),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_107),
        .I5(ram_reg_0_i_286_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_189
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_108),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_108),
        .I5(ram_reg_0_i_291_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_194
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_109),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_109),
        .I5(ram_reg_0_i_296_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_0_i_199
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(add_ln34_7_reg_1352_reg_n_110),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln34_9_reg_1367_reg_n_110),
        .I5(ram_reg_0_i_301_n_5),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[0]));
  MUXF7 ram_reg_0_i_19__0
       (.I0(ram_reg_0_i_95_n_5),
        .I1(grp_max_pooling2d_fix16_fu_563_input_r_address1[0]),
        .O(ADDRBWRADDR[0]),
        .S(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_203
       (.I0(add_ln34_6_reg_1312_reg_n_97),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_97),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_97),
        .O(ram_reg_0_i_203_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_204
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_0_i_204_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_206
       (.I0(add_ln34_6_reg_1312_reg_n_98),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_98),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_98),
        .O(ram_reg_0_i_206_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_207
       (.I0(add_ln34_6_reg_1312_reg_n_99),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_99),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_99),
        .O(ram_reg_0_i_207_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_209
       (.I0(add_ln34_6_reg_1312_reg_n_100),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_100),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_100),
        .O(ram_reg_0_i_209_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_211
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[9]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_101),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_307_n_5),
        .O(add_ln34_8_reg_1362_reg_9));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_213
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[8]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_102),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_309_n_5),
        .O(add_ln34_8_reg_1362_reg_8));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_215
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[7]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_103),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_311_n_5),
        .O(add_ln34_8_reg_1362_reg_7));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_217
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[6]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_104),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_313_n_5),
        .O(add_ln34_8_reg_1362_reg_6));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_219
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[5]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_105),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_315_n_5),
        .O(add_ln34_8_reg_1362_reg_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_221
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[4]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_106),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_317_n_5),
        .O(add_ln34_8_reg_1362_reg_4));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_223
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[3]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_107),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_319_n_5),
        .O(add_ln34_8_reg_1362_reg_3));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_225
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[2]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_108),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_321_n_5),
        .O(add_ln34_8_reg_1362_reg_2));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_227
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[1]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_109),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_323_n_5),
        .O(add_ln34_8_reg_1362_reg_1));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_229
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[0]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_110),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_325_n_5),
        .O(add_ln34_8_reg_1362_reg_0));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    ram_reg_0_i_236
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0),
        .I5(MemBank_B_address013_out),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_0_i_238
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ram_reg_0_i_238_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_240
       (.I0(add_ln34_12_reg_1327_reg_n_97),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_97),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_97),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_240_n_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_241
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_0_i_241_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_245
       (.I0(add_ln34_12_reg_1327_reg_n_98),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_98),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_98),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_245_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_247
       (.I0(add_ln34_12_reg_1327_reg_n_99),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_99),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_99),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_247_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_249
       (.I0(add_ln34_12_reg_1327_reg_n_100),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_100),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_100),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_249_n_5));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    ram_reg_0_i_250
       (.I0(add_ln34_9_reg_1367_reg_n_100),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(add_ln34_7_reg_1352_reg_n_100),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_250_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_256
       (.I0(add_ln34_12_reg_1327_reg_n_101),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_101),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_101),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_256_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_261
       (.I0(add_ln34_12_reg_1327_reg_n_102),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_102),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_102),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_261_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_266
       (.I0(add_ln34_12_reg_1327_reg_n_103),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_103),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_103),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_266_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_271
       (.I0(add_ln34_12_reg_1327_reg_n_104),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_104),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_104),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_271_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_276
       (.I0(add_ln34_12_reg_1327_reg_n_105),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_105),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_105),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_276_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_281
       (.I0(add_ln34_12_reg_1327_reg_n_106),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_106),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_106),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_281_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_286
       (.I0(add_ln34_12_reg_1327_reg_n_107),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_107),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_107),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_286_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_291
       (.I0(add_ln34_12_reg_1327_reg_n_108),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_108),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_108),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_291_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_296
       (.I0(add_ln34_12_reg_1327_reg_n_109),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_109),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_109),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_296_n_5));
  LUT6 #(
    .INIT(64'h88888888C0CCC000)) 
    ram_reg_0_i_301
       (.I0(add_ln34_12_reg_1327_reg_n_110),
        .I1(ram_reg_0_i_238_n_5),
        .I2(add_ln34_11_reg_1302_reg_n_110),
        .I3(ram_reg_0_i_328_n_5),
        .I4(add_ln34_4_reg_1270_reg_n_110),
        .I5(mul_ln34_3_reg_1388_reg_i_35_n_5),
        .O(ram_reg_0_i_301_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_307
       (.I0(add_ln34_6_reg_1312_reg_n_101),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_101),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_101),
        .O(ram_reg_0_i_307_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_309
       (.I0(add_ln34_6_reg_1312_reg_n_102),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_102),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_102),
        .O(ram_reg_0_i_309_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_311
       (.I0(add_ln34_6_reg_1312_reg_n_103),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_103),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_103),
        .O(ram_reg_0_i_311_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_313
       (.I0(add_ln34_6_reg_1312_reg_n_104),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_104),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_104),
        .O(ram_reg_0_i_313_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_315
       (.I0(add_ln34_6_reg_1312_reg_n_105),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_105),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_105),
        .O(ram_reg_0_i_315_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_317
       (.I0(add_ln34_6_reg_1312_reg_n_106),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_106),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_106),
        .O(ram_reg_0_i_317_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_319
       (.I0(add_ln34_6_reg_1312_reg_n_107),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_107),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_107),
        .O(ram_reg_0_i_319_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_321
       (.I0(add_ln34_6_reg_1312_reg_n_108),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_108),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_108),
        .O(ram_reg_0_i_321_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_323
       (.I0(add_ln34_6_reg_1312_reg_n_109),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_109),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_109),
        .O(ram_reg_0_i_323_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_325
       (.I0(add_ln34_6_reg_1312_reg_n_110),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln34_10_reg_1297_reg_n_110),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln34_reg_1235_reg_n_110),
        .O(ram_reg_0_i_325_n_5));
  LUT6 #(
    .INIT(64'hFFFFBBBBFFB3BBB3)) 
    ram_reg_0_i_326
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_0_i_238_n_5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_328
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_328_n_5));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram_reg_0_i_91
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .I1(Q[0]),
        .I2(ram_reg_0_i_203_n_5),
        .I3(ram_reg_0_i_204_n_5),
        .I4(add_ln34_8_reg_1362_reg_n_97),
        .I5(MemBank_B_address013_out),
        .O(ram_reg_0_i_91_n_5));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram_reg_0_i_93
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .I1(Q[0]),
        .I2(ram_reg_0_i_206_n_5),
        .I3(ram_reg_0_i_204_n_5),
        .I4(add_ln34_8_reg_1362_reg_n_98),
        .I5(MemBank_B_address013_out),
        .O(ram_reg_0_i_93_n_5));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram_reg_0_i_95
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .I1(Q[0]),
        .I2(ram_reg_0_i_207_n_5),
        .I3(ram_reg_0_i_204_n_5),
        .I4(add_ln34_8_reg_1362_reg_n_99),
        .I5(MemBank_B_address013_out),
        .O(ram_reg_0_i_95_n_5));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h0E000000)) 
    ram_reg_0_i_97__0
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(icmp_ln21_reg_1028_pp0_iter3_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(data4));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_99
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1[10]),
        .I1(MemBank_B_address013_out),
        .I2(add_ln34_8_reg_1362_reg_n_100),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_0_i_209_n_5),
        .O(add_ln34_8_reg_1362_reg_10));
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln22_1_reg_1173[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln22_reg_1038),
        .O(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln22_1_reg_1173[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(select_ln22_1_reg_11730));
  FDSE \select_ln22_1_reg_1173_reg[0] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[0]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[0] ),
        .S(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[1]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[1] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[2]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[2] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[3]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[3] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[4] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[4]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[4] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[5] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[5]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[5] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[6] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[6]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[6] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[7] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[7]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[7] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[8] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[8]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[8] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  FDRE \select_ln22_1_reg_1173_reg[9] 
       (.C(ap_clk),
        .CE(select_ln22_1_reg_11730),
        .D(add_ln22_1_reg_1051[9]),
        .Q(\select_ln22_1_reg_1173_reg_n_5_[9] ),
        .R(\select_ln22_1_reg_1173[9]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1156[0]_i_1 
       (.I0(out_h_reg_1112[0]),
        .I1(select_ln28_8_reg_1104),
        .I2(\select_ln28_reg_1062_reg_n_5_[0] ),
        .O(select_ln22_fu_501_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1156[1]_i_1 
       (.I0(out_h_reg_1112[1]),
        .I1(select_ln28_8_reg_1104),
        .I2(\select_ln28_reg_1062_reg_n_5_[1] ),
        .O(select_ln22_fu_501_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1156[2]_i_1 
       (.I0(out_h_reg_1112[2]),
        .I1(select_ln28_8_reg_1104),
        .I2(\select_ln28_reg_1062_reg_n_5_[2] ),
        .O(select_ln22_fu_501_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1156[3]_i_1 
       (.I0(out_h_reg_1112[3]),
        .I1(select_ln28_8_reg_1104),
        .I2(\select_ln28_reg_1062_reg_n_5_[3] ),
        .O(select_ln22_fu_501_p3[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln22_reg_1156[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .O(select_ln22_reg_11560));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln22_reg_1156[4]_i_2 
       (.I0(out_h_reg_1112[4]),
        .I1(select_ln28_8_reg_1104),
        .I2(\select_ln28_reg_1062_reg_n_5_[4] ),
        .O(select_ln22_fu_501_p3[4]));
  FDRE \select_ln22_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11560),
        .D(select_ln22_fu_501_p3[0]),
        .Q(select_ln22_reg_1156[0]),
        .R(1'b0));
  FDRE \select_ln22_reg_1156_reg[1] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11560),
        .D(select_ln22_fu_501_p3[1]),
        .Q(select_ln22_reg_1156[1]),
        .R(1'b0));
  FDRE \select_ln22_reg_1156_reg[2] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11560),
        .D(select_ln22_fu_501_p3[2]),
        .Q(select_ln22_reg_1156[2]),
        .R(1'b0));
  FDRE \select_ln22_reg_1156_reg[3] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11560),
        .D(select_ln22_fu_501_p3[3]),
        .Q(select_ln22_reg_1156[3]),
        .R(1'b0));
  FDRE \select_ln22_reg_1156_reg[4] 
       (.C(ap_clk),
        .CE(select_ln22_reg_11560),
        .D(select_ln22_fu_501_p3[4]),
        .Q(select_ln22_reg_1156[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_3_reg_1068[0]_i_1 
       (.I0(out_d_reg_1032[0]),
        .I1(icmp_ln22_reg_1038),
        .I2(out_d_0_reg_266[0]),
        .O(\select_ln28_3_reg_1068[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_3_reg_1068[1]_i_1 
       (.I0(out_d_reg_1032[1]),
        .I1(icmp_ln22_reg_1038),
        .I2(out_d_0_reg_266[1]),
        .O(\select_ln28_3_reg_1068[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_3_reg_1068[2]_i_1 
       (.I0(out_d_reg_1032[2]),
        .I1(icmp_ln22_reg_1038),
        .I2(out_d_0_reg_266[2]),
        .O(\select_ln28_3_reg_1068[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_3_reg_1068[3]_i_1 
       (.I0(out_d_reg_1032[3]),
        .I1(icmp_ln22_reg_1038),
        .I2(out_d_0_reg_266[3]),
        .O(\select_ln28_3_reg_1068[3]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln28_3_reg_1068[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(select_ln28_3_reg_10680));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_3_reg_1068[4]_i_2 
       (.I0(out_d_reg_1032[4]),
        .I1(icmp_ln22_reg_1038),
        .I2(out_d_0_reg_266[4]),
        .O(\select_ln28_3_reg_1068[4]_i_2_n_5 ));
  FDRE \select_ln28_3_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(select_ln28_3_reg_10680),
        .D(\select_ln28_3_reg_1068[0]_i_1_n_5 ),
        .Q(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln28_3_reg_1068_reg[1] 
       (.C(ap_clk),
        .CE(select_ln28_3_reg_10680),
        .D(\select_ln28_3_reg_1068[1]_i_1_n_5 ),
        .Q(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln28_3_reg_1068_reg[2] 
       (.C(ap_clk),
        .CE(select_ln28_3_reg_10680),
        .D(\select_ln28_3_reg_1068[2]_i_1_n_5 ),
        .Q(\select_ln28_3_reg_1068_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln28_3_reg_1068_reg[3] 
       (.C(ap_clk),
        .CE(select_ln28_3_reg_10680),
        .D(\select_ln28_3_reg_1068[3]_i_1_n_5 ),
        .Q(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln28_3_reg_1068_reg[4] 
       (.C(ap_clk),
        .CE(select_ln28_3_reg_10680),
        .D(\select_ln28_3_reg_1068[4]_i_2_n_5 ),
        .Q(\select_ln28_3_reg_1068_reg_n_5_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_8_reg_1104[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .O(out_h_reg_11120));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_8_reg_1104[0]_i_2 
       (.I0(icmp_ln23_1_reg_1093),
        .I1(icmp_ln22_reg_1038),
        .O(select_ln28_8_fu_447_p3));
  FDRE \select_ln28_8_reg_1104_reg[0] 
       (.C(ap_clk),
        .CE(out_h_reg_11120),
        .D(select_ln28_8_fu_447_p3),
        .Q(select_ln28_8_reg_1104),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \select_ln28_reg_1062[0]_i_1 
       (.I0(select_ln22_reg_1156[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[0] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[0]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \select_ln28_reg_1062[1]_i_1 
       (.I0(select_ln22_reg_1156[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[1] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \select_ln28_reg_1062[2]_i_1 
       (.I0(select_ln22_reg_1156[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[2] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[2]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \select_ln28_reg_1062[3]_i_1 
       (.I0(select_ln22_reg_1156[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[3] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln28_reg_1062[4]_i_1 
       (.I0(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln22_reg_1038),
        .O(\select_ln28_reg_1062[4]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_reg_1062[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .O(p_9_in));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \select_ln28_reg_1062[4]_i_3 
       (.I0(select_ln22_reg_1156[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\out_h_0_reg_289_reg_n_5_[4] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[4]));
  FDRE \select_ln28_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .Q(\select_ln28_reg_1062_reg_n_5_[0] ),
        .R(\select_ln28_reg_1062[4]_i_1_n_5 ));
  FDRE \select_ln28_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .Q(\select_ln28_reg_1062_reg_n_5_[1] ),
        .R(\select_ln28_reg_1062[4]_i_1_n_5 ));
  FDRE \select_ln28_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .Q(\select_ln28_reg_1062_reg_n_5_[2] ),
        .R(\select_ln28_reg_1062[4]_i_1_n_5 ));
  FDRE \select_ln28_reg_1062_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .Q(\select_ln28_reg_1062_reg_n_5_[3] ),
        .R(\select_ln28_reg_1062[4]_i_1_n_5 ));
  FDRE \select_ln28_reg_1062_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[4]),
        .Q(\select_ln28_reg_1062_reg_n_5_[4] ),
        .R(\select_ln28_reg_1062[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp5_0_0_mid2_v_v_reg_1161[0]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[0]),
        .I1(select_ln28_8_reg_1104),
        .I2(tmp_0_0_reg_1118[0]),
        .I3(icmp_ln22_reg_1038),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[1]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[1]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[1]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[1]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[2]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[2]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[2]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[2]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[3]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[3]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[3]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[3]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[4]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[4]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[4]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[5]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[5]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[5]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[5]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[6]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[6]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[6]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[6]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[7]_i_1 
       (.I0(tmp_0_0_mid1_reg_1151[7]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[7]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[7]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_0_0_mid2_v_v_reg_1161[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .O(p_7_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp5_0_0_mid2_v_v_reg_1161[8]_i_2 
       (.I0(tmp_0_0_mid1_reg_1151[8]),
        .I1(select_ln28_8_reg_1104),
        .I2(mul_ln34_2_reg_1079[8]),
        .I3(icmp_ln22_reg_1038),
        .I4(tmp_0_0_reg_1118[8]),
        .O(\tmp5_0_0_mid2_v_v_reg_1161[8]_i_2_n_5 ));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[0]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[1]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[1]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[2]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[3]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[4]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[4]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[5]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[5]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[6]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[6]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[7]_i_1_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[7]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1161_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\tmp5_0_0_mid2_v_v_reg_1161[8]_i_2_n_5 ),
        .Q(tmp5_0_0_mid2_v_v_reg_1161[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp6_mid1_reg_1168[1]_i_1 
       (.I0(zext_ln34_4_cast_mid_reg_1146_reg[1]),
        .I1(mul_ln40_reg_1098[1]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln40_1_reg_1133[1]),
        .O(tmp6_mid1_fu_522_p2[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp6_mid1_reg_1168[4]_i_2 
       (.I0(zext_ln34_4_cast_mid_reg_1146_reg[4]),
        .I1(mul_ln40_reg_1098[4]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln40_1_reg_1133[4]),
        .O(\tmp6_mid1_reg_1168[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp6_mid1_reg_1168[4]_i_3 
       (.I0(zext_ln34_4_cast_mid_reg_1146_reg[3]),
        .I1(mul_ln40_reg_1098[3]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln40_1_reg_1133[3]),
        .O(\tmp6_mid1_reg_1168[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp6_mid1_reg_1168[4]_i_4 
       (.I0(zext_ln34_4_cast_mid_reg_1146_reg[2]),
        .I1(mul_ln40_reg_1098[2]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln40_1_reg_1133[2]),
        .O(\tmp6_mid1_reg_1168[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp6_mid1_reg_1168[4]_i_5 
       (.I0(zext_ln34_4_cast_mid_reg_1146_reg[1]),
        .I1(mul_ln40_reg_1098[1]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln40_1_reg_1133[1]),
        .O(\tmp6_mid1_reg_1168[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp6_mid1_reg_1168[8]_i_1 
       (.I0(select_ln28_8_reg_1104),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(tmp6_mid1_reg_11680));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp6_mid1_reg_1168[8]_i_3 
       (.I0(mul_ln40_1_reg_1133[8]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln40_reg_1098[8]),
        .O(select_ln28_5_fu_506_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp6_mid1_reg_1168[8]_i_4 
       (.I0(mul_ln40_1_reg_1133[7]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln40_reg_1098[7]),
        .O(select_ln28_5_fu_506_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp6_mid1_reg_1168[8]_i_5 
       (.I0(mul_ln40_1_reg_1133[6]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln40_reg_1098[6]),
        .O(select_ln28_5_fu_506_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp6_mid1_reg_1168[8]_i_6 
       (.I0(mul_ln40_1_reg_1133[5]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln40_reg_1098[5]),
        .O(select_ln28_5_fu_506_p3[5]));
  FDRE \tmp6_mid1_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(zext_ln34_4_cast_mid_reg_1146_reg[0]),
        .Q(tmp6_mid1_reg_1168[0]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[1]),
        .Q(tmp6_mid1_reg_1168[1]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[2]),
        .Q(tmp6_mid1_reg_1168[2]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[3]),
        .Q(tmp6_mid1_reg_1168[3]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[4]),
        .Q(tmp6_mid1_reg_1168[4]),
        .R(1'b0));
  CARRY4 \tmp6_mid1_reg_1168_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_mid1_reg_1168_reg[4]_i_1_n_5 ,\tmp6_mid1_reg_1168_reg[4]_i_1_n_6 ,\tmp6_mid1_reg_1168_reg[4]_i_1_n_7 ,\tmp6_mid1_reg_1168_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_4_cast_mid_reg_1146_reg[4:1]),
        .O({tmp6_mid1_fu_522_p2[4:2],\NLW_tmp6_mid1_reg_1168_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp6_mid1_reg_1168[4]_i_2_n_5 ,\tmp6_mid1_reg_1168[4]_i_3_n_5 ,\tmp6_mid1_reg_1168[4]_i_4_n_5 ,\tmp6_mid1_reg_1168[4]_i_5_n_5 }));
  FDRE \tmp6_mid1_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[5]),
        .Q(tmp6_mid1_reg_1168[5]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[6]),
        .Q(tmp6_mid1_reg_1168[6]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[7]),
        .Q(tmp6_mid1_reg_1168[7]),
        .R(1'b0));
  FDRE \tmp6_mid1_reg_1168_reg[8] 
       (.C(ap_clk),
        .CE(tmp6_mid1_reg_11680),
        .D(tmp6_mid1_fu_522_p2[8]),
        .Q(tmp6_mid1_reg_1168[8]),
        .R(1'b0));
  CARRY4 \tmp6_mid1_reg_1168_reg[8]_i_2 
       (.CI(\tmp6_mid1_reg_1168_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp6_mid1_reg_1168_reg[8]_i_2_CO_UNCONNECTED [3],\tmp6_mid1_reg_1168_reg[8]_i_2_n_6 ,\tmp6_mid1_reg_1168_reg[8]_i_2_n_7 ,\tmp6_mid1_reg_1168_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp6_mid1_fu_522_p2[8:5]),
        .S(select_ln28_5_fu_506_p3));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1123[1]_i_1 
       (.I0(mul_ln40_reg_1098[1]),
        .I1(C[1]),
        .O(tmp6_fu_461_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1123[4]_i_2 
       (.I0(mul_ln40_reg_1098[4]),
        .I1(C[4]),
        .O(\tmp6_reg_1123[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1123[4]_i_3 
       (.I0(mul_ln40_reg_1098[3]),
        .I1(C[3]),
        .O(\tmp6_reg_1123[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1123[4]_i_4 
       (.I0(mul_ln40_reg_1098[2]),
        .I1(C[2]),
        .O(\tmp6_reg_1123[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1123[4]_i_5 
       (.I0(mul_ln40_reg_1098[1]),
        .I1(C[1]),
        .O(\tmp6_reg_1123[4]_i_5_n_5 ));
  FDRE \tmp6_reg_1123_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[1]),
        .Q(tmp6_reg_1123[1]),
        .R(1'b0));
  FDRE \tmp6_reg_1123_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[2]),
        .Q(tmp6_reg_1123[2]),
        .R(1'b0));
  FDRE \tmp6_reg_1123_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[3]),
        .Q(tmp6_reg_1123[3]),
        .R(1'b0));
  FDRE \tmp6_reg_1123_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[4]),
        .Q(tmp6_reg_1123[4]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1123_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_1123_reg[4]_i_1_n_5 ,\tmp6_reg_1123_reg[4]_i_1_n_6 ,\tmp6_reg_1123_reg[4]_i_1_n_7 ,\tmp6_reg_1123_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln40_reg_1098[4:1]),
        .O({tmp6_fu_461_p2[4:2],\NLW_tmp6_reg_1123_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp6_reg_1123[4]_i_2_n_5 ,\tmp6_reg_1123[4]_i_3_n_5 ,\tmp6_reg_1123[4]_i_4_n_5 ,\tmp6_reg_1123[4]_i_5_n_5 }));
  FDRE \tmp6_reg_1123_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[5]),
        .Q(tmp6_reg_1123[5]),
        .R(1'b0));
  FDRE \tmp6_reg_1123_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[6]),
        .Q(tmp6_reg_1123[6]),
        .R(1'b0));
  FDRE \tmp6_reg_1123_reg[7] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[7]),
        .Q(tmp6_reg_1123[7]),
        .R(1'b0));
  FDRE \tmp6_reg_1123_reg[8] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp6_fu_461_p2[8]),
        .Q(tmp6_reg_1123[8]),
        .R(1'b0));
  CARRY4 \tmp6_reg_1123_reg[8]_i_1 
       (.CI(\tmp6_reg_1123_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp6_reg_1123_reg[8]_i_1_CO_UNCONNECTED [3],\tmp6_reg_1123_reg[8]_i_1_n_6 ,\tmp6_reg_1123_reg[8]_i_1_n_7 ,\tmp6_reg_1123_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln40_reg_1098[7:5]}),
        .O(tmp6_fu_461_p2[8:5]),
        .S(mul_ln40_reg_1098[8:5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_1151[1]_i_1 
       (.I0(out_h_reg_1112[1]),
        .I1(mul_ln34_reg_1022[1]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln34_2_reg_1079[1]),
        .O(tmp_0_0_mid1_fu_495_p2[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_1151[4]_i_2 
       (.I0(out_h_reg_1112[4]),
        .I1(mul_ln34_reg_1022[4]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln34_2_reg_1079[4]),
        .O(\tmp_0_0_mid1_reg_1151[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_1151[4]_i_3 
       (.I0(out_h_reg_1112[3]),
        .I1(mul_ln34_reg_1022[3]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln34_2_reg_1079[3]),
        .O(\tmp_0_0_mid1_reg_1151[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_1151[4]_i_4 
       (.I0(out_h_reg_1112[2]),
        .I1(mul_ln34_reg_1022[2]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln34_2_reg_1079[2]),
        .O(\tmp_0_0_mid1_reg_1151[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_1151[4]_i_5 
       (.I0(out_h_reg_1112[1]),
        .I1(mul_ln34_reg_1022[1]),
        .I2(icmp_ln22_reg_1038),
        .I3(mul_ln34_2_reg_1079[1]),
        .O(\tmp_0_0_mid1_reg_1151[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_0_0_mid1_reg_1151[8]_i_1 
       (.I0(select_ln28_8_reg_1104),
        .I1(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(tmp_0_0_mid1_reg_11510));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_1151[8]_i_3 
       (.I0(mul_ln34_2_reg_1079[8]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln34_reg_1022[8]),
        .O(select_ln28_4_fu_471_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_1151[8]_i_4 
       (.I0(mul_ln34_2_reg_1079[7]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln34_reg_1022[7]),
        .O(select_ln28_4_fu_471_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_1151[8]_i_5 
       (.I0(mul_ln34_2_reg_1079[6]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln34_reg_1022[6]),
        .O(select_ln28_4_fu_471_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_1151[8]_i_6 
       (.I0(mul_ln34_2_reg_1079[5]),
        .I1(icmp_ln22_reg_1038),
        .I2(mul_ln34_reg_1022[5]),
        .O(select_ln28_4_fu_471_p3[5]));
  FDRE \tmp_0_0_mid1_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(out_h_reg_1112[0]),
        .Q(tmp_0_0_mid1_reg_1151[0]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1151_reg[1] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[1]),
        .Q(tmp_0_0_mid1_reg_1151[1]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1151_reg[2] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[2]),
        .Q(tmp_0_0_mid1_reg_1151[2]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1151_reg[3] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[3]),
        .Q(tmp_0_0_mid1_reg_1151[3]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1151_reg[4] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[4]),
        .Q(tmp_0_0_mid1_reg_1151[4]),
        .R(1'b0));
  CARRY4 \tmp_0_0_mid1_reg_1151_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_5 ,\tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_6 ,\tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_7 ,\tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(out_h_reg_1112[4:1]),
        .O({tmp_0_0_mid1_fu_495_p2[4:2],\NLW_tmp_0_0_mid1_reg_1151_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_0_0_mid1_reg_1151[4]_i_2_n_5 ,\tmp_0_0_mid1_reg_1151[4]_i_3_n_5 ,\tmp_0_0_mid1_reg_1151[4]_i_4_n_5 ,\tmp_0_0_mid1_reg_1151[4]_i_5_n_5 }));
  FDRE \tmp_0_0_mid1_reg_1151_reg[5] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[5]),
        .Q(tmp_0_0_mid1_reg_1151[5]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1151_reg[6] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[6]),
        .Q(tmp_0_0_mid1_reg_1151[6]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1151_reg[7] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[7]),
        .Q(tmp_0_0_mid1_reg_1151[7]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_1151_reg[8] 
       (.C(ap_clk),
        .CE(tmp_0_0_mid1_reg_11510),
        .D(tmp_0_0_mid1_fu_495_p2[8]),
        .Q(tmp_0_0_mid1_reg_1151[8]),
        .R(1'b0));
  CARRY4 \tmp_0_0_mid1_reg_1151_reg[8]_i_2 
       (.CI(\tmp_0_0_mid1_reg_1151_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp_0_0_mid1_reg_1151_reg[8]_i_2_CO_UNCONNECTED [3],\tmp_0_0_mid1_reg_1151_reg[8]_i_2_n_6 ,\tmp_0_0_mid1_reg_1151_reg[8]_i_2_n_7 ,\tmp_0_0_mid1_reg_1151_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_mid1_fu_495_p2[8:5]),
        .S(select_ln28_4_fu_471_p3));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1118[1]_i_1 
       (.I0(mul_ln34_reg_1022[1]),
        .I1(C[1]),
        .O(tmp_0_0_fu_457_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1118[4]_i_2 
       (.I0(mul_ln34_reg_1022[4]),
        .I1(C[4]),
        .O(\tmp_0_0_reg_1118[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1118[4]_i_3 
       (.I0(mul_ln34_reg_1022[3]),
        .I1(C[3]),
        .O(\tmp_0_0_reg_1118[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1118[4]_i_4 
       (.I0(mul_ln34_reg_1022[2]),
        .I1(C[2]),
        .O(\tmp_0_0_reg_1118[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_1118[4]_i_5 
       (.I0(mul_ln34_reg_1022[1]),
        .I1(C[1]),
        .O(\tmp_0_0_reg_1118[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_0_0_reg_1118[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(select_ln28_8_reg_1104),
        .I2(icmp_ln22_reg_1038),
        .O(tmp6_reg_11230));
  FDRE \tmp_0_0_reg_1118_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(C[0]),
        .Q(tmp_0_0_reg_1118[0]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1118_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[1]),
        .Q(tmp_0_0_reg_1118[1]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1118_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[2]),
        .Q(tmp_0_0_reg_1118[2]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1118_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[3]),
        .Q(tmp_0_0_reg_1118[3]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1118_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[4]),
        .Q(tmp_0_0_reg_1118[4]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_1118_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_0_0_reg_1118_reg[4]_i_1_n_5 ,\tmp_0_0_reg_1118_reg[4]_i_1_n_6 ,\tmp_0_0_reg_1118_reg[4]_i_1_n_7 ,\tmp_0_0_reg_1118_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln34_reg_1022[4:1]),
        .O({tmp_0_0_fu_457_p2[4:2],\NLW_tmp_0_0_reg_1118_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_0_0_reg_1118[4]_i_2_n_5 ,\tmp_0_0_reg_1118[4]_i_3_n_5 ,\tmp_0_0_reg_1118[4]_i_4_n_5 ,\tmp_0_0_reg_1118[4]_i_5_n_5 }));
  FDRE \tmp_0_0_reg_1118_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[5]),
        .Q(tmp_0_0_reg_1118[5]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1118_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[6]),
        .Q(tmp_0_0_reg_1118[6]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1118_reg[7] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[7]),
        .Q(tmp_0_0_reg_1118[7]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1118_reg[8] 
       (.C(ap_clk),
        .CE(tmp6_reg_11230),
        .D(tmp_0_0_fu_457_p2[8]),
        .Q(tmp_0_0_reg_1118[8]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_1118_reg[8]_i_2 
       (.CI(\tmp_0_0_reg_1118_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp_0_0_reg_1118_reg[8]_i_2_CO_UNCONNECTED [3],\tmp_0_0_reg_1118_reg[8]_i_2_n_6 ,\tmp_0_0_reg_1118_reg[8]_i_2_n_7 ,\tmp_0_0_reg_1118_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln34_reg_1022[7:5]}),
        .O(tmp_0_0_fu_457_p2[8:5]),
        .S(mul_ln34_reg_1022[8:5]));
  FDRE \trunc_ln28_reg_1085_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(trunc_ln28_reg_1085[0]),
        .Q(\trunc_ln28_reg_1085_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1085_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(trunc_ln28_reg_1085[1]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\select_ln28_3_reg_1068[0]_i_1_n_5 ),
        .Q(trunc_ln28_reg_1085[0]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\select_ln28_3_reg_1068[1]_i_1_n_5 ),
        .Q(trunc_ln28_reg_1085[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln28_reg_1206[1]_i_1 
       (.I0(trunc_ln28_reg_1085[1]),
        .O(xor_ln28_fu_567_p2));
  FDRE \xor_ln28_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_5_reg_12110),
        .D(trunc_ln28_reg_1085[0]),
        .Q(xor_ln28_reg_1206[0]),
        .R(1'b0));
  FDRE \xor_ln28_reg_1206_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_5_reg_12110),
        .D(xor_ln28_fu_567_p2),
        .Q(xor_ln28_reg_1206[1]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_h_reg_1112[0]),
        .Q(zext_ln34_4_cast_mid_reg_1146_reg[0]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_h_reg_1112[1]),
        .Q(zext_ln34_4_cast_mid_reg_1146_reg[1]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_h_reg_1112[2]),
        .Q(zext_ln34_4_cast_mid_reg_1146_reg[2]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_h_reg_1112[3]),
        .Q(zext_ln34_4_cast_mid_reg_1146_reg[3]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_mid_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln40_1_reg_11330),
        .D(out_h_reg_1112[4]),
        .Q(zext_ln34_4_cast_mid_reg_1146_reg[4]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1056_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1056_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1056_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1056_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .Q(C[3]),
        .R(1'b0));
  FDRE \zext_ln34_4_cast_reg_1056_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[4]),
        .Q(C[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln40_1_reg_1017[0]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(out_d_0_reg_266[0]),
        .O(\zext_ln40_1_reg_1017[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln40_1_reg_1017[1]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(out_d_0_reg_266[1]),
        .O(\zext_ln40_1_reg_1017[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zext_ln40_1_reg_1017[2]_i_1 
       (.I0(out_d_0_reg_266[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln28_3_reg_1068_reg_n_5_[2] ),
        .O(\zext_ln40_1_reg_1017[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln40_1_reg_1017[3]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(out_d_0_reg_266[3]),
        .O(\zext_ln40_1_reg_1017[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln40_1_reg_1017[4]_i_1 
       (.I0(\select_ln28_3_reg_1068_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln21_reg_1028_reg_n_5_[0] ),
        .I3(out_d_0_reg_266[4]),
        .O(\zext_ln40_1_reg_1017[4]_i_1_n_5 ));
  FDRE \zext_ln40_1_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_1_reg_1017[0]_i_1_n_5 ),
        .Q(zext_ln40_1_reg_1017_reg[0]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_1_reg_1017[1]_i_1_n_5 ),
        .Q(zext_ln40_1_reg_1017_reg[1]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_1_reg_1017[2]_i_1_n_5 ),
        .Q(zext_ln40_1_reg_1017_reg[2]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_1_reg_1017[3]_i_1_n_5 ),
        .Q(zext_ln40_1_reg_1017_reg[3]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln40_1_reg_1017[4]_i_1_n_5 ),
        .Q(zext_ln40_1_reg_1017_reg[4]),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1074_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(out_d_reg_1032[0]),
        .Q(\zext_ln40_2_reg_1074_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1074_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(out_d_reg_1032[1]),
        .Q(\zext_ln40_2_reg_1074_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1074_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(out_d_reg_1032[2]),
        .Q(\zext_ln40_2_reg_1074_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1074_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(out_d_reg_1032[3]),
        .Q(\zext_ln40_2_reg_1074_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln40_2_reg_1074_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(out_d_reg_1032[4]),
        .Q(\zext_ln40_2_reg_1074_reg_n_5_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "max_pooling2d_fix16" *) 
module bd_0_hls_inst_0_max_pooling2d_fix16
   (\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ,
    grp_max_pooling2d_fix16_fu_563_input_r_ce0,
    \add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 ,
    MemBank_B_ce1,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[3]_0 ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[0] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[1] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[2] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[3] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[4] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[5] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[6] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[7] ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[8] ,
    \select_ln29_2_reg_942_reg[9]_0 ,
    \select_ln29_2_reg_942_reg[10]_0 ,
    \select_ln29_2_reg_942_reg[11]_0 ,
    \select_ln29_2_reg_942_reg[12]_0 ,
    \select_ln29_2_reg_942_reg[13]_0 ,
    D,
    \icmp_ln18_reg_703_pp0_iter6_reg_reg[0]_0 ,
    add_ln34_reg_957_reg_0,
    add_ln34_reg_957_reg_1,
    add_ln34_reg_957_reg_2,
    add_ln34_reg_957_reg_3,
    add_ln34_reg_957_reg_4,
    add_ln34_reg_957_reg_5,
    add_ln34_reg_957_reg_6,
    add_ln34_reg_957_reg_7,
    add_ln34_reg_957_reg_8,
    add_ln34_reg_957_reg_9,
    add_ln34_reg_957_reg_10,
    add_ln34_reg_957_reg_11,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[1]_6 ,
    \ap_CS_fsm_reg[1]_7 ,
    \ap_CS_fsm_reg[1]_8 ,
    \ap_CS_fsm_reg[1]_9 ,
    \ap_CS_fsm_reg[1]_10 ,
    \ap_CS_fsm_reg[1]_11 ,
    \ap_CS_fsm_reg[1]_12 ,
    \ap_CS_fsm_reg[1]_13 ,
    \ap_CS_fsm_reg[1]_14 ,
    \ap_CS_fsm_reg[1]_15 ,
    \ap_CS_fsm_reg[6]_0 ,
    ap_clk,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_max_pooling2d_fix16_fu_563_ap_start_reg,
    q1_t0,
    q0_t0,
    grp_depthwise_conv2d_fix_fu_509_input_r_ce1,
    ram_reg_7,
    grp_depthwise_conv2d_fix_fu_509_input_r_address1,
    ram_reg_0,
    MemBank_B_address014_out,
    grp_padding2d_fix16_fu_545_input_r_ce0,
    ram_reg_0_i_19,
    MemBank_B_address015_out,
    ram_reg_0_0,
    grp_padding2d_fix16_fu_545_output_r_address0,
    ram_reg_0_1,
    ram_reg_0_i_50,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    input_r_address0,
    ram_reg_0_6,
    ram_reg_7_0,
    ram_reg_7_1,
    input_data_data_V_0_sel,
    ram_reg_7_i_5__0_0,
    \reg_239_reg[15]_0 );
  output \icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ;
  output grp_max_pooling2d_fix16_fu_563_input_r_ce0;
  output [12:0]\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 ;
  output MemBank_B_ce1;
  output [0:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[3]_0 ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[0] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[1] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[2] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[3] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[4] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[5] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[6] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[7] ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[8] ;
  output \select_ln29_2_reg_942_reg[9]_0 ;
  output \select_ln29_2_reg_942_reg[10]_0 ;
  output \select_ln29_2_reg_942_reg[11]_0 ;
  output \select_ln29_2_reg_942_reg[12]_0 ;
  output \select_ln29_2_reg_942_reg[13]_0 ;
  output [3:0]D;
  output \icmp_ln18_reg_703_pp0_iter6_reg_reg[0]_0 ;
  output add_ln34_reg_957_reg_0;
  output add_ln34_reg_957_reg_1;
  output add_ln34_reg_957_reg_2;
  output add_ln34_reg_957_reg_3;
  output add_ln34_reg_957_reg_4;
  output add_ln34_reg_957_reg_5;
  output add_ln34_reg_957_reg_6;
  output add_ln34_reg_957_reg_7;
  output add_ln34_reg_957_reg_8;
  output add_ln34_reg_957_reg_9;
  output add_ln34_reg_957_reg_10;
  output add_ln34_reg_957_reg_11;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output \ap_CS_fsm_reg[1]_4 ;
  output \ap_CS_fsm_reg[1]_5 ;
  output \ap_CS_fsm_reg[1]_6 ;
  output \ap_CS_fsm_reg[1]_7 ;
  output \ap_CS_fsm_reg[1]_8 ;
  output \ap_CS_fsm_reg[1]_9 ;
  output \ap_CS_fsm_reg[1]_10 ;
  output \ap_CS_fsm_reg[1]_11 ;
  output \ap_CS_fsm_reg[1]_12 ;
  output \ap_CS_fsm_reg[1]_13 ;
  output \ap_CS_fsm_reg[1]_14 ;
  output \ap_CS_fsm_reg[1]_15 ;
  output \ap_CS_fsm_reg[6]_0 ;
  input ap_clk;
  input [8:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_max_pooling2d_fix16_fu_563_ap_start_reg;
  input [15:0]q1_t0;
  input [15:0]q0_t0;
  input grp_depthwise_conv2d_fix_fu_509_input_r_ce1;
  input ram_reg_7;
  input [0:0]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  input ram_reg_0;
  input MemBank_B_address014_out;
  input grp_padding2d_fix16_fu_545_input_r_ce0;
  input ram_reg_0_i_19;
  input MemBank_B_address015_out;
  input [8:0]ram_reg_0_0;
  input [8:0]grp_padding2d_fix16_fu_545_output_r_address0;
  input ram_reg_0_1;
  input ram_reg_0_i_50;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [9:0]input_r_address0;
  input [11:0]ram_reg_0_6;
  input [15:0]ram_reg_7_0;
  input [15:0]ram_reg_7_1;
  input input_data_data_V_0_sel;
  input [15:0]ram_reg_7_i_5__0_0;
  input [15:0]\reg_239_reg[15]_0 ;

  wire [8:1]A;
  wire [0:0]ADDRBWRADDR;
  wire [4:0]B;
  wire [3:0]D;
  wire MemBank_B_address014_out;
  wire MemBank_B_address015_out;
  wire MemBank_B_ce1;
  wire [8:0]Q;
  wire [12:0]add_ln18_fu_393_p2;
  wire [12:0]add_ln18_reg_761;
  wire add_ln18_reg_7610;
  wire \add_ln18_reg_761_reg[12]_i_2_n_6 ;
  wire \add_ln18_reg_761_reg[12]_i_2_n_7 ;
  wire \add_ln18_reg_761_reg[12]_i_2_n_8 ;
  wire \add_ln18_reg_761_reg[4]_i_1_n_5 ;
  wire \add_ln18_reg_761_reg[4]_i_1_n_6 ;
  wire \add_ln18_reg_761_reg[4]_i_1_n_7 ;
  wire \add_ln18_reg_761_reg[4]_i_1_n_8 ;
  wire \add_ln18_reg_761_reg[8]_i_1_n_5 ;
  wire \add_ln18_reg_761_reg[8]_i_1_n_6 ;
  wire \add_ln18_reg_761_reg[8]_i_1_n_7 ;
  wire \add_ln18_reg_761_reg[8]_i_1_n_8 ;
  wire [7:0]add_ln19_1_fu_345_p2;
  wire [7:0]add_ln19_1_reg_727;
  wire add_ln19_1_reg_7270;
  wire \add_ln19_1_reg_727[3]_i_2_n_5 ;
  wire \add_ln19_1_reg_727[4]_i_2_n_5 ;
  wire \add_ln19_1_reg_727[5]_i_2_n_5 ;
  wire \add_ln19_1_reg_727[6]_i_2_n_5 ;
  wire \add_ln19_1_reg_727[7]_i_3_n_5 ;
  wire \add_ln19_1_reg_727[7]_i_4_n_5 ;
  wire add_ln28_1_reg_8340;
  wire [13:0]add_ln28_1_reg_834_pp0_iter2_reg;
  wire add_ln28_1_reg_834_reg_n_100;
  wire add_ln28_1_reg_834_reg_n_101;
  wire add_ln28_1_reg_834_reg_n_102;
  wire add_ln28_1_reg_834_reg_n_103;
  wire add_ln28_1_reg_834_reg_n_104;
  wire add_ln28_1_reg_834_reg_n_105;
  wire add_ln28_1_reg_834_reg_n_106;
  wire add_ln28_1_reg_834_reg_n_107;
  wire add_ln28_1_reg_834_reg_n_108;
  wire add_ln28_1_reg_834_reg_n_109;
  wire add_ln28_1_reg_834_reg_n_110;
  wire add_ln28_1_reg_834_reg_n_97;
  wire add_ln28_1_reg_834_reg_n_98;
  wire add_ln28_1_reg_834_reg_n_99;
  wire add_ln28_2_reg_8720;
  wire [13:0]add_ln28_2_reg_872_pp0_iter3_reg;
  wire add_ln28_2_reg_872_reg_n_100;
  wire add_ln28_2_reg_872_reg_n_101;
  wire add_ln28_2_reg_872_reg_n_102;
  wire add_ln28_2_reg_872_reg_n_103;
  wire add_ln28_2_reg_872_reg_n_104;
  wire add_ln28_2_reg_872_reg_n_105;
  wire add_ln28_2_reg_872_reg_n_106;
  wire add_ln28_2_reg_872_reg_n_107;
  wire add_ln28_2_reg_872_reg_n_108;
  wire add_ln28_2_reg_872_reg_n_109;
  wire add_ln28_2_reg_872_reg_n_110;
  wire add_ln28_2_reg_872_reg_n_97;
  wire add_ln28_2_reg_872_reg_n_98;
  wire add_ln28_2_reg_872_reg_n_99;
  wire [13:0]add_ln28_3_reg_878_pp0_iter3_reg;
  wire [12:0]\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 ;
  wire [13:0]add_ln28_3_reg_878_pp0_iter4_reg;
  wire add_ln28_3_reg_878_reg_n_100;
  wire add_ln28_3_reg_878_reg_n_101;
  wire add_ln28_3_reg_878_reg_n_102;
  wire add_ln28_3_reg_878_reg_n_103;
  wire add_ln28_3_reg_878_reg_n_104;
  wire add_ln28_3_reg_878_reg_n_105;
  wire add_ln28_3_reg_878_reg_n_106;
  wire add_ln28_3_reg_878_reg_n_107;
  wire add_ln28_3_reg_878_reg_n_108;
  wire add_ln28_3_reg_878_reg_n_109;
  wire add_ln28_3_reg_878_reg_n_110;
  wire add_ln28_3_reg_878_reg_n_97;
  wire add_ln28_3_reg_878_reg_n_98;
  wire add_ln28_3_reg_878_reg_n_99;
  wire add_ln28_4_reg_8500;
  wire [13:0]add_ln28_reg_823_pp0_iter2_reg;
  wire add_ln28_reg_823_reg_n_100;
  wire add_ln28_reg_823_reg_n_101;
  wire add_ln28_reg_823_reg_n_102;
  wire add_ln28_reg_823_reg_n_103;
  wire add_ln28_reg_823_reg_n_104;
  wire add_ln28_reg_823_reg_n_105;
  wire add_ln28_reg_823_reg_n_106;
  wire add_ln28_reg_823_reg_n_107;
  wire add_ln28_reg_823_reg_n_108;
  wire add_ln28_reg_823_reg_n_109;
  wire add_ln28_reg_823_reg_n_110;
  wire add_ln28_reg_823_reg_n_97;
  wire add_ln28_reg_823_reg_n_98;
  wire add_ln28_reg_823_reg_n_99;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[0] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[1] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[2] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[3] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[4] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[5] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[6] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[7] ;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[8] ;
  wire add_ln34_reg_9570;
  wire add_ln34_reg_957_reg_0;
  wire add_ln34_reg_957_reg_1;
  wire add_ln34_reg_957_reg_10;
  wire add_ln34_reg_957_reg_11;
  wire add_ln34_reg_957_reg_2;
  wire add_ln34_reg_957_reg_3;
  wire add_ln34_reg_957_reg_4;
  wire add_ln34_reg_957_reg_5;
  wire add_ln34_reg_957_reg_6;
  wire add_ln34_reg_957_reg_7;
  wire add_ln34_reg_957_reg_8;
  wire add_ln34_reg_957_reg_9;
  wire \ap_CS_fsm[1]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_10 ;
  wire \ap_CS_fsm_reg[1]_11 ;
  wire \ap_CS_fsm_reg[1]_12 ;
  wire \ap_CS_fsm_reg[1]_13 ;
  wire \ap_CS_fsm_reg[1]_14 ;
  wire \ap_CS_fsm_reg[1]_15 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[1]_5 ;
  wire \ap_CS_fsm_reg[1]_6 ;
  wire \ap_CS_fsm_reg[1]_7 ;
  wire \ap_CS_fsm_reg[1]_8 ;
  wire \ap_CS_fsm_reg[1]_9 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire [6:1]ap_NS_fsm;
  wire ap_NS_fsm114_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter5_reg_n_5;
  wire ap_enable_reg_pp0_iter6_i_1_n_5;
  wire ap_enable_reg_pp0_iter6_i_2_n_5;
  wire ap_enable_reg_pp0_iter6_reg_n_5;
  wire [3:0]ap_phi_mux_out_h_0_phi_fu_213_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  wire grp_depthwise_conv2d_fix_fu_509_input_r_ce1;
  wire grp_fu_244_p2;
  wire grp_max_pooling2d_fix16_fu_563_ap_done;
  wire grp_max_pooling2d_fix16_fu_563_ap_ready;
  wire grp_max_pooling2d_fix16_fu_563_ap_start_reg;
  wire [10:10]grp_max_pooling2d_fix16_fu_563_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_563_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_563_input_r_ce1;
  wire [4:4]grp_max_pooling2d_fix16_fu_563_input_width;
  wire [11:0]grp_max_pooling2d_fix16_fu_563_output_r_address0;
  wire [15:0]grp_max_pooling2d_fix16_fu_563_output_r_d0;
  wire grp_padding2d_fix16_fu_545_input_r_ce0;
  wire [8:0]grp_padding2d_fix16_fu_545_output_r_address0;
  wire icmp_ln18_fu_329_p2;
  wire \icmp_ln18_reg_703[0]_i_10_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_11_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_12_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_13_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_14_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_15_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_3_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_4_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_5_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_6_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_7_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_8_n_5 ;
  wire \icmp_ln18_reg_703[0]_i_9_n_5 ;
  wire \icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ;
  wire \icmp_ln18_reg_703_pp0_iter3_reg_reg_n_5_[0] ;
  wire \icmp_ln18_reg_703_pp0_iter4_reg_reg_n_5_[0] ;
  wire \icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ;
  wire icmp_ln18_reg_703_pp0_iter6_reg;
  wire \icmp_ln18_reg_703_pp0_iter6_reg_reg[0]_0 ;
  wire \icmp_ln18_reg_703_reg[0]_i_2_n_5 ;
  wire \icmp_ln18_reg_703_reg[0]_i_2_n_6 ;
  wire \icmp_ln18_reg_703_reg[0]_i_2_n_7 ;
  wire \icmp_ln18_reg_703_reg[0]_i_2_n_8 ;
  wire \icmp_ln18_reg_703_reg_n_5_[0] ;
  wire icmp_ln19_fu_340_p2;
  wire icmp_ln19_reg_714;
  wire \icmp_ln19_reg_714[0]_i_2_n_5 ;
  wire \icmp_ln19_reg_714[0]_i_3_n_5 ;
  wire \icmp_ln19_reg_714[0]_i_4_n_5 ;
  wire \icmp_ln19_reg_714[0]_i_5_n_5 ;
  wire \icmp_ln19_reg_714[0]_i_6_n_5 ;
  wire \icmp_ln19_reg_714[0]_i_7_n_5 ;
  wire \icmp_ln19_reg_714_pp0_iter4_reg_reg[0]_srl4_n_5 ;
  wire icmp_ln19_reg_714_pp0_iter5_reg;
  wire icmp_ln20_1_reg_744;
  wire \icmp_ln20_1_reg_744[0]_i_1_n_5 ;
  wire \icmp_ln20_1_reg_744[0]_i_2_n_5 ;
  wire \icmp_ln20_1_reg_744[0]_i_3_n_5 ;
  wire \icmp_ln20_1_reg_744[0]_i_4_n_5 ;
  wire \icmp_ln20_1_reg_744[0]_i_5_n_5 ;
  wire icmp_ln29_1_reg_894;
  wire \icmp_ln29_1_reg_894[0]_i_1_n_5 ;
  wire icmp_ln29_2_reg_927;
  wire \icmp_ln29_2_reg_927[0]_i_1_n_5 ;
  wire icmp_ln29_reg_861;
  wire \icmp_ln29_reg_861[0]_i_10_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_11_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_12_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_13_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_14_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_15_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_16_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_17_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_18_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_19_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_1_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_4_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_5_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_6_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_7_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_8_n_5 ;
  wire \icmp_ln29_reg_861[0]_i_9_n_5 ;
  wire \icmp_ln29_reg_861_reg[0]_i_2_n_6 ;
  wire \icmp_ln29_reg_861_reg[0]_i_2_n_7 ;
  wire \icmp_ln29_reg_861_reg[0]_i_2_n_8 ;
  wire \icmp_ln29_reg_861_reg[0]_i_3_n_5 ;
  wire \icmp_ln29_reg_861_reg[0]_i_3_n_6 ;
  wire \icmp_ln29_reg_861_reg[0]_i_3_n_7 ;
  wire \icmp_ln29_reg_861_reg[0]_i_3_n_8 ;
  wire indvar_flatten39_reg_1740;
  wire \indvar_flatten39_reg_174[12]_i_1_n_5 ;
  wire \indvar_flatten39_reg_174_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[11] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[12] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_198;
  wire input_data_data_V_0_sel;
  wire [9:0]input_r_address0;
  wire [8:1]mul_ln28_1_fu_361_p2;
  wire [8:1]mul_ln28_1_reg_738;
  wire mul_ln28_1_reg_7380;
  wire \mul_ln28_1_reg_738[1]_i_2_n_5 ;
  wire \mul_ln28_1_reg_738[1]_i_3_n_5 ;
  wire \mul_ln28_1_reg_738[1]_i_4_n_5 ;
  wire \mul_ln28_1_reg_738[1]_i_5_n_5 ;
  wire \mul_ln28_1_reg_738[1]_i_6_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_10_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_11_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_2_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_4_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_5_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_6_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_7_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_8_n_5 ;
  wire \mul_ln28_1_reg_738[5]_i_9_n_5 ;
  wire \mul_ln28_1_reg_738[8]_i_2_n_5 ;
  wire \mul_ln28_1_reg_738[8]_i_3_n_5 ;
  wire \mul_ln28_1_reg_738[8]_i_4_n_5 ;
  wire \mul_ln28_1_reg_738[8]_i_5_n_5 ;
  wire \mul_ln28_1_reg_738[8]_i_6_n_5 ;
  wire \mul_ln28_1_reg_738_reg[1]_i_1_n_10 ;
  wire \mul_ln28_1_reg_738_reg[1]_i_1_n_5 ;
  wire \mul_ln28_1_reg_738_reg[1]_i_1_n_6 ;
  wire \mul_ln28_1_reg_738_reg[1]_i_1_n_7 ;
  wire \mul_ln28_1_reg_738_reg[1]_i_1_n_8 ;
  wire \mul_ln28_1_reg_738_reg[1]_i_1_n_9 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_1_n_5 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_1_n_6 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_1_n_7 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_1_n_8 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_3_n_10 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_3_n_11 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_3_n_12 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_3_n_5 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_3_n_7 ;
  wire \mul_ln28_1_reg_738_reg[5]_i_3_n_8 ;
  wire \mul_ln28_1_reg_738_reg[8]_i_1_n_7 ;
  wire \mul_ln28_1_reg_738_reg[8]_i_1_n_8 ;
  wire mul_ln28_2_reg_8070;
  wire mul_ln28_3_reg_8550;
  wire [8:1]mul_ln28_fu_324_p2;
  wire [8:1]mul_ln28_reg_697;
  wire \mul_ln28_reg_697[1]_i_2_n_5 ;
  wire \mul_ln28_reg_697[1]_i_3_n_5 ;
  wire \mul_ln28_reg_697[1]_i_4_n_5 ;
  wire \mul_ln28_reg_697[1]_i_5_n_5 ;
  wire \mul_ln28_reg_697[1]_i_6_n_5 ;
  wire \mul_ln28_reg_697[1]_i_7_n_5 ;
  wire \mul_ln28_reg_697[1]_i_8_n_5 ;
  wire \mul_ln28_reg_697[5]_i_10_n_5 ;
  wire \mul_ln28_reg_697[5]_i_11_n_5 ;
  wire \mul_ln28_reg_697[5]_i_2_n_5 ;
  wire \mul_ln28_reg_697[5]_i_4_n_5 ;
  wire \mul_ln28_reg_697[5]_i_5_n_5 ;
  wire \mul_ln28_reg_697[5]_i_6_n_5 ;
  wire \mul_ln28_reg_697[5]_i_7_n_5 ;
  wire \mul_ln28_reg_697[5]_i_8_n_5 ;
  wire \mul_ln28_reg_697[5]_i_9_n_5 ;
  wire \mul_ln28_reg_697[8]_i_2_n_5 ;
  wire \mul_ln28_reg_697[8]_i_3_n_5 ;
  wire \mul_ln28_reg_697[8]_i_4_n_5 ;
  wire \mul_ln28_reg_697[8]_i_5_n_5 ;
  wire \mul_ln28_reg_697[8]_i_6_n_5 ;
  wire \mul_ln28_reg_697[8]_i_7_n_5 ;
  wire \mul_ln28_reg_697[8]_i_8_n_5 ;
  wire \mul_ln28_reg_697_reg[1]_i_1_n_10 ;
  wire \mul_ln28_reg_697_reg[1]_i_1_n_5 ;
  wire \mul_ln28_reg_697_reg[1]_i_1_n_6 ;
  wire \mul_ln28_reg_697_reg[1]_i_1_n_7 ;
  wire \mul_ln28_reg_697_reg[1]_i_1_n_8 ;
  wire \mul_ln28_reg_697_reg[1]_i_1_n_9 ;
  wire \mul_ln28_reg_697_reg[5]_i_1_n_5 ;
  wire \mul_ln28_reg_697_reg[5]_i_1_n_6 ;
  wire \mul_ln28_reg_697_reg[5]_i_1_n_7 ;
  wire \mul_ln28_reg_697_reg[5]_i_1_n_8 ;
  wire \mul_ln28_reg_697_reg[5]_i_3_n_10 ;
  wire \mul_ln28_reg_697_reg[5]_i_3_n_11 ;
  wire \mul_ln28_reg_697_reg[5]_i_3_n_12 ;
  wire \mul_ln28_reg_697_reg[5]_i_3_n_5 ;
  wire \mul_ln28_reg_697_reg[5]_i_3_n_7 ;
  wire \mul_ln28_reg_697_reg[5]_i_3_n_8 ;
  wire \mul_ln28_reg_697_reg[8]_i_1_n_7 ;
  wire \mul_ln28_reg_697_reg[8]_i_1_n_8 ;
  wire mul_ln34_1_reg_9150;
  wire mul_ln34_1_reg_915_reg_n_103;
  wire mul_ln34_1_reg_915_reg_n_104;
  wire mul_ln34_1_reg_915_reg_n_105;
  wire mul_ln34_1_reg_915_reg_n_106;
  wire mul_ln34_1_reg_915_reg_n_107;
  wire mul_ln34_1_reg_915_reg_n_108;
  wire mul_ln34_1_reg_915_reg_n_109;
  wire mul_ln34_1_reg_915_reg_n_110;
  wire mul_ln34_1_reg_915_reg_n_111;
  wire mul_ln34_1_reg_915_reg_n_112;
  wire mul_ln34_1_reg_915_reg_n_113;
  wire mul_ln34_1_reg_915_reg_n_114;
  wire mul_ln34_1_reg_915_reg_n_115;
  wire mul_ln34_1_reg_915_reg_n_116;
  wire mul_ln34_1_reg_915_reg_n_117;
  wire mul_ln34_1_reg_915_reg_n_118;
  wire mul_ln34_1_reg_915_reg_n_119;
  wire mul_ln34_1_reg_915_reg_n_120;
  wire mul_ln34_1_reg_915_reg_n_121;
  wire mul_ln34_1_reg_915_reg_n_122;
  wire mul_ln34_1_reg_915_reg_n_123;
  wire mul_ln34_1_reg_915_reg_n_124;
  wire mul_ln34_1_reg_915_reg_n_125;
  wire mul_ln34_1_reg_915_reg_n_126;
  wire mul_ln34_1_reg_915_reg_n_127;
  wire mul_ln34_1_reg_915_reg_n_128;
  wire mul_ln34_1_reg_915_reg_n_129;
  wire mul_ln34_1_reg_915_reg_n_130;
  wire mul_ln34_1_reg_915_reg_n_131;
  wire mul_ln34_1_reg_915_reg_n_132;
  wire mul_ln34_1_reg_915_reg_n_133;
  wire mul_ln34_1_reg_915_reg_n_134;
  wire mul_ln34_1_reg_915_reg_n_135;
  wire mul_ln34_1_reg_915_reg_n_136;
  wire mul_ln34_1_reg_915_reg_n_137;
  wire mul_ln34_1_reg_915_reg_n_138;
  wire mul_ln34_1_reg_915_reg_n_139;
  wire mul_ln34_1_reg_915_reg_n_140;
  wire mul_ln34_1_reg_915_reg_n_141;
  wire mul_ln34_1_reg_915_reg_n_142;
  wire mul_ln34_1_reg_915_reg_n_143;
  wire mul_ln34_1_reg_915_reg_n_144;
  wire mul_ln34_1_reg_915_reg_n_145;
  wire mul_ln34_1_reg_915_reg_n_146;
  wire mul_ln34_1_reg_915_reg_n_147;
  wire mul_ln34_1_reg_915_reg_n_148;
  wire mul_ln34_1_reg_915_reg_n_149;
  wire mul_ln34_1_reg_915_reg_n_150;
  wire mul_ln34_1_reg_915_reg_n_151;
  wire mul_ln34_1_reg_915_reg_n_152;
  wire mul_ln34_1_reg_915_reg_n_153;
  wire mul_ln34_1_reg_915_reg_n_154;
  wire mul_ln34_1_reg_915_reg_n_155;
  wire mul_ln34_1_reg_915_reg_n_156;
  wire mul_ln34_1_reg_915_reg_n_157;
  wire mul_ln34_1_reg_915_reg_n_158;
  wire mul_ln34_reg_921_reg_i_1_n_5;
  wire mul_ln34_reg_921_reg_n_103;
  wire mul_ln34_reg_921_reg_n_104;
  wire mul_ln34_reg_921_reg_n_105;
  wire mul_ln34_reg_921_reg_n_106;
  wire mul_ln34_reg_921_reg_n_107;
  wire mul_ln34_reg_921_reg_n_108;
  wire mul_ln34_reg_921_reg_n_109;
  wire mul_ln34_reg_921_reg_n_110;
  wire mul_ln9_1_reg_687_reg_n_100;
  wire mul_ln9_1_reg_687_reg_n_101;
  wire mul_ln9_1_reg_687_reg_n_102;
  wire mul_ln9_1_reg_687_reg_n_103;
  wire mul_ln9_1_reg_687_reg_n_104;
  wire mul_ln9_1_reg_687_reg_n_105;
  wire mul_ln9_1_reg_687_reg_n_106;
  wire mul_ln9_1_reg_687_reg_n_107;
  wire mul_ln9_1_reg_687_reg_n_108;
  wire mul_ln9_1_reg_687_reg_n_109;
  wire mul_ln9_1_reg_687_reg_n_110;
  wire mul_ln9_1_reg_687_reg_n_98;
  wire mul_ln9_1_reg_687_reg_n_99;
  wire [5:2]mul_ln9_reg_658;
  wire \mul_ln9_reg_658[2]_i_1_n_5 ;
  wire \mul_ln9_reg_658[5]_i_1_n_5 ;
  wire [4:0]out_d_0_reg_186;
  wire [4:0]out_d_0_reg_186_pp0_iter1_reg;
  wire [4:0]out_d_0_reg_186_pp0_iter2_reg;
  wire [4:0]out_d_reg_707;
  wire \out_d_reg_707[2]_i_2_n_5 ;
  wire \out_d_reg_707[3]_i_1_n_5 ;
  wire \out_d_reg_707[3]_i_2_n_5 ;
  wire \out_d_reg_707[4]_i_2_n_5 ;
  wire [4:0]out_d_reg_707_pp0_iter1_reg;
  wire [4:0]out_d_reg_707_pp0_iter2_reg;
  wire out_h_0_reg_209;
  wire \out_h_0_reg_209_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire \out_h_0_reg_209_pp0_iter2_reg_reg[1]_srl2_n_5 ;
  wire \out_h_0_reg_209_pp0_iter2_reg_reg[2]_srl2_n_5 ;
  wire \out_h_0_reg_209_pp0_iter2_reg_reg[3]_srl2_n_5 ;
  wire [3:0]out_h_0_reg_209_pp0_iter3_reg;
  wire [3:0]out_h_fu_371_p2;
  wire out_h_reg_7490;
  wire \out_h_reg_749_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \out_h_reg_749_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \out_h_reg_749_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \out_h_reg_749_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire [3:0]out_h_reg_749_pp0_iter4_reg;
  wire out_w_0_reg_2210;
  wire \out_w_0_reg_221[3]_i_1_n_5 ;
  wire \out_w_0_reg_221_reg_n_5_[0] ;
  wire \out_w_0_reg_221_reg_n_5_[1] ;
  wire \out_w_0_reg_221_reg_n_5_[2] ;
  wire \out_w_0_reg_221_reg_n_5_[3] ;
  wire [3:0]out_w_fu_474_p2;
  wire [3:0]out_w_reg_813;
  wire \out_w_reg_813[3]_i_1_n_5 ;
  wire [15:0]q0_t0;
  wire [15:0]q1_t0;
  wire ram_reg_0;
  wire [8:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire [11:0]ram_reg_0_6;
  wire ram_reg_0_i_133_n_5;
  wire ram_reg_0_i_141_n_5;
  wire ram_reg_0_i_142_n_5;
  wire ram_reg_0_i_145_n_5;
  wire ram_reg_0_i_149_n_5;
  wire ram_reg_0_i_157_n_5;
  wire ram_reg_0_i_161_n_5;
  wire ram_reg_0_i_166_n_5;
  wire ram_reg_0_i_171_n_5;
  wire ram_reg_0_i_176_n_5;
  wire ram_reg_0_i_181_n_5;
  wire ram_reg_0_i_186_n_5;
  wire ram_reg_0_i_19;
  wire ram_reg_0_i_191_n_5;
  wire ram_reg_0_i_196_n_5;
  wire ram_reg_0_i_201_n_5;
  wire ram_reg_0_i_205_n_5;
  wire ram_reg_0_i_253_n_5;
  wire ram_reg_0_i_263_n_5;
  wire ram_reg_0_i_268_n_5;
  wire ram_reg_0_i_273_n_5;
  wire ram_reg_0_i_278_n_5;
  wire ram_reg_0_i_283_n_5;
  wire ram_reg_0_i_288_n_5;
  wire ram_reg_0_i_293_n_5;
  wire ram_reg_0_i_298_n_5;
  wire ram_reg_0_i_303_n_5;
  wire ram_reg_0_i_50;
  wire ram_reg_0_i_95__0_n_5;
  wire ram_reg_0_i_96__0_n_5;
  wire ram_reg_1_i_7_n_5;
  wire ram_reg_1_i_8_n_5;
  wire ram_reg_2_i_8_n_5;
  wire ram_reg_2_i_9_n_5;
  wire ram_reg_3_i_7_n_5;
  wire ram_reg_3_i_8_n_5;
  wire ram_reg_4_i_7_n_5;
  wire ram_reg_4_i_8_n_5;
  wire ram_reg_5_i_8_n_5;
  wire ram_reg_5_i_9_n_5;
  wire ram_reg_6_i_7_n_5;
  wire ram_reg_6_i_8_n_5;
  wire ram_reg_7;
  wire [15:0]ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire [15:0]ram_reg_7_i_5__0_0;
  wire ram_reg_7_i_8_n_5;
  wire ram_reg_7_i_9_n_5;
  wire \reg_233[0]_i_1_n_5 ;
  wire \reg_233[10]_i_1_n_5 ;
  wire \reg_233[11]_i_1_n_5 ;
  wire \reg_233[12]_i_1_n_5 ;
  wire \reg_233[13]_i_1_n_5 ;
  wire \reg_233[14]_i_1_n_5 ;
  wire \reg_233[15]_i_1_n_5 ;
  wire \reg_233[15]_i_2_n_5 ;
  wire \reg_233[1]_i_1_n_5 ;
  wire \reg_233[2]_i_1_n_5 ;
  wire \reg_233[3]_i_1_n_5 ;
  wire \reg_233[4]_i_1_n_5 ;
  wire \reg_233[5]_i_1_n_5 ;
  wire \reg_233[6]_i_1_n_5 ;
  wire \reg_233[7]_i_1_n_5 ;
  wire \reg_233[8]_i_1_n_5 ;
  wire \reg_233[9]_i_1_n_5 ;
  wire [15:0]reg_239;
  wire \reg_239[15]_i_1_n_5 ;
  wire [15:0]\reg_239_reg[15]_0 ;
  wire [4:0]select_ln18_fu_409_p3;
  wire [4:0]select_ln18_reg_774;
  wire select_ln18_reg_7740;
  wire \select_ln19_1_reg_784[7]_i_1_n_5 ;
  wire \select_ln19_1_reg_784_reg_n_5_[0] ;
  wire \select_ln19_1_reg_784_reg_n_5_[1] ;
  wire \select_ln19_1_reg_784_reg_n_5_[2] ;
  wire \select_ln19_1_reg_784_reg_n_5_[3] ;
  wire \select_ln19_1_reg_784_reg_n_5_[4] ;
  wire \select_ln19_1_reg_784_reg_n_5_[5] ;
  wire \select_ln19_1_reg_784_reg_n_5_[6] ;
  wire \select_ln19_1_reg_784_reg_n_5_[7] ;
  wire [3:0]select_ln19_fu_461_p3;
  wire [3:0]select_ln19_reg_802;
  wire [8:1]select_ln28_1_reg_796;
  wire select_ln28_1_reg_7960;
  wire [8:1]select_ln28_1_reg_796_pp0_iter2_reg;
  wire [7:0]select_ln28_2_fu_615_p3;
  wire select_ln28_2_reg_9470;
  wire select_ln28_reg_789;
  wire \select_ln28_reg_789_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \select_ln28_reg_789_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \select_ln28_reg_789_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \select_ln28_reg_789_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire [3:0]select_ln28_reg_789_pp0_iter4_reg;
  wire [13:0]select_ln29_1_fu_552_p3;
  wire [13:0]select_ln29_1_reg_899;
  wire select_ln29_1_reg_8990;
  wire [13:0]select_ln29_1_reg_899_pp0_iter5_reg;
  wire [13:0]select_ln29_2_fu_605_p3;
  wire [13:0]select_ln29_2_reg_942;
  wire select_ln29_2_reg_9420;
  wire \select_ln29_2_reg_942_reg[10]_0 ;
  wire \select_ln29_2_reg_942_reg[11]_0 ;
  wire \select_ln29_2_reg_942_reg[12]_0 ;
  wire \select_ln29_2_reg_942_reg[13]_0 ;
  wire \select_ln29_2_reg_942_reg[9]_0 ;
  wire [13:0]select_ln29_fu_531_p3;
  wire [13:0]select_ln29_reg_866;
  wire [13:0]select_ln29_reg_866_pp0_iter3_reg;
  wire select_ln34_12_fu_404_p3;
  wire select_ln34_12_reg_766;
  wire select_ln34_12_reg_7660;
  wire \select_ln34_12_reg_766_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire select_ln34_12_reg_766_pp0_iter4_reg;
  wire [8:5]select_ln34_8_fu_399_p3;
  wire \select_ln34_reg_732[3]_i_1_n_5 ;
  wire \select_ln34_reg_732_reg_n_5_[0] ;
  wire \select_ln34_reg_732_reg_n_5_[1] ;
  wire \select_ln34_reg_732_reg_n_5_[2] ;
  wire \select_ln34_reg_732_reg_n_5_[3] ;
  wire [4:1]shl_ln28_1_fu_479_p3;
  wire [7:0]tmp2_mid1_fu_599_p2;
  wire [7:0]tmp2_mid1_reg_937;
  wire tmp2_mid1_reg_9370;
  wire \tmp2_mid1_reg_937[3]_i_2_n_5 ;
  wire \tmp2_mid1_reg_937[3]_i_3_n_5 ;
  wire \tmp2_mid1_reg_937[3]_i_4_n_5 ;
  wire \tmp2_mid1_reg_937[3]_i_5_n_5 ;
  wire \tmp2_mid1_reg_937_reg[3]_i_1_n_5 ;
  wire \tmp2_mid1_reg_937_reg[3]_i_1_n_6 ;
  wire \tmp2_mid1_reg_937_reg[3]_i_1_n_7 ;
  wire \tmp2_mid1_reg_937_reg[3]_i_1_n_8 ;
  wire \tmp2_mid1_reg_937_reg[7]_i_2_n_6 ;
  wire \tmp2_mid1_reg_937_reg[7]_i_2_n_7 ;
  wire \tmp2_mid1_reg_937_reg[7]_i_2_n_8 ;
  wire tmp2_reg_9320;
  wire tmp2_reg_932_reg_n_103;
  wire tmp2_reg_932_reg_n_104;
  wire tmp2_reg_932_reg_n_105;
  wire tmp2_reg_932_reg_n_106;
  wire tmp2_reg_932_reg_n_107;
  wire tmp2_reg_932_reg_n_108;
  wire tmp2_reg_932_reg_n_109;
  wire tmp2_reg_932_reg_n_110;
  wire [8:1]tmp_0_0_fu_388_p2;
  wire [8:1]tmp_0_0_mid1_fu_426_p2;
  wire [8:1]tmp_0_0_mid1_reg_779;
  wire \tmp_0_0_mid1_reg_779[3]_i_2_n_5 ;
  wire \tmp_0_0_mid1_reg_779[3]_i_3_n_5 ;
  wire \tmp_0_0_mid1_reg_779[3]_i_4_n_5 ;
  wire \tmp_0_0_mid1_reg_779[7]_i_5_n_5 ;
  wire \tmp_0_0_mid1_reg_779_reg[3]_i_1_n_5 ;
  wire \tmp_0_0_mid1_reg_779_reg[3]_i_1_n_6 ;
  wire \tmp_0_0_mid1_reg_779_reg[3]_i_1_n_7 ;
  wire \tmp_0_0_mid1_reg_779_reg[3]_i_1_n_8 ;
  wire \tmp_0_0_mid1_reg_779_reg[7]_i_1_n_5 ;
  wire \tmp_0_0_mid1_reg_779_reg[7]_i_1_n_6 ;
  wire \tmp_0_0_mid1_reg_779_reg[7]_i_1_n_7 ;
  wire \tmp_0_0_mid1_reg_779_reg[7]_i_1_n_8 ;
  wire [8:1]tmp_0_0_reg_756;
  wire tmp_0_0_reg_7560;
  wire \tmp_0_0_reg_756[4]_i_2_n_5 ;
  wire \tmp_0_0_reg_756[4]_i_3_n_5 ;
  wire \tmp_0_0_reg_756[4]_i_4_n_5 ;
  wire \tmp_0_0_reg_756[4]_i_5_n_5 ;
  wire \tmp_0_0_reg_756_reg[4]_i_1_n_5 ;
  wire \tmp_0_0_reg_756_reg[4]_i_1_n_6 ;
  wire \tmp_0_0_reg_756_reg[4]_i_1_n_7 ;
  wire \tmp_0_0_reg_756_reg[4]_i_1_n_8 ;
  wire \tmp_0_0_reg_756_reg[8]_i_2_n_6 ;
  wire \tmp_0_0_reg_756_reg[8]_i_2_n_7 ;
  wire \tmp_0_0_reg_756_reg[8]_i_2_n_8 ;
  wire tmp_0_0_reg_756_reg__0_n_5;
  wire tmp_0_0_reg_756_reg__1_n_5;
  wire tmp_0_0_reg_756_reg__2_n_5;
  wire tmp_0_0_reg_756_reg_n_5;
  wire [4:1]zext_ln28_13_fu_422_p1;
  wire [4:1]zext_ln28_7_reg_818;
  wire [4:1]zext_ln28_7_reg_818_pp0_iter2_reg;
  wire \zext_ln28_reg_664[1]_i_1_n_5 ;
  wire \zext_ln28_reg_664[4]_i_1_n_5 ;
  wire [4:1]zext_ln28_reg_664_reg;
  wire [3:3]\NLW_add_ln18_reg_761_reg[12]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln28_1_reg_834_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_1_reg_834_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_1_reg_834_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_1_reg_834_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_1_reg_834_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_1_reg_834_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_1_reg_834_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_1_reg_834_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_1_reg_834_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_1_reg_834_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_1_reg_834_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_872_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_872_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_872_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_2_reg_872_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_872_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_872_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_2_reg_872_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_2_reg_872_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_2_reg_872_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_2_reg_872_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_2_reg_872_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_878_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_878_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_878_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_3_reg_878_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_878_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_878_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_3_reg_878_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_3_reg_878_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_3_reg_878_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_3_reg_878_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_3_reg_878_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln28_reg_823_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_reg_823_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_reg_823_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_reg_823_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_reg_823_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_reg_823_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_reg_823_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_reg_823_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_reg_823_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_reg_823_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_reg_823_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_957_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_957_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_957_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_reg_957_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_957_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_957_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_reg_957_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_reg_957_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_reg_957_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln34_reg_957_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_reg_957_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln18_reg_703_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln18_reg_703_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln18_reg_703_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln29_reg_861_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln29_reg_861_reg[0]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln28_1_reg_738_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln28_1_reg_738_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln28_1_reg_738_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln28_1_reg_738_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln28_1_reg_738_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln28_reg_697_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln28_reg_697_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln28_reg_697_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln28_reg_697_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln28_reg_697_reg[8]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_1_reg_915_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_915_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_915_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_915_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_915_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_915_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_1_reg_915_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_1_reg_915_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_1_reg_915_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_mul_ln34_1_reg_915_reg_P_UNCONNECTED;
  wire NLW_mul_ln34_reg_921_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_921_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_921_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_reg_921_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_921_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_921_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_reg_921_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_reg_921_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_reg_921_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_mul_ln34_reg_921_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_reg_921_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_687_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_687_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_687_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_687_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_687_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_687_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln9_1_reg_687_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln9_1_reg_687_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln9_1_reg_687_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_mul_ln9_1_reg_687_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln9_1_reg_687_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp2_mid1_reg_937_reg[7]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp2_reg_932_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp2_reg_932_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp2_reg_932_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp2_reg_932_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp2_reg_932_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp2_reg_932_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp2_reg_932_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp2_reg_932_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp2_reg_932_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp2_reg_932_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp2_reg_932_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_tmp_0_0_mid1_reg_779_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_0_0_mid1_reg_779_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_0_0_mid1_reg_779_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_0_0_reg_756_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_0_0_reg_756_reg[8]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln18_reg_761[0]_i_1 
       (.I0(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .O(add_ln18_fu_393_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln18_reg_761[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln18_reg_7610));
  FDRE \add_ln18_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[0]),
        .Q(add_ln18_reg_761[0]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[10] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[10]),
        .Q(add_ln18_reg_761[10]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[11] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[11]),
        .Q(add_ln18_reg_761[11]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[12] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[12]),
        .Q(add_ln18_reg_761[12]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_761_reg[12]_i_2 
       (.CI(\add_ln18_reg_761_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln18_reg_761_reg[12]_i_2_CO_UNCONNECTED [3],\add_ln18_reg_761_reg[12]_i_2_n_6 ,\add_ln18_reg_761_reg[12]_i_2_n_7 ,\add_ln18_reg_761_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln18_fu_393_p2[12:9]),
        .S({\indvar_flatten39_reg_174_reg_n_5_[12] ,\indvar_flatten39_reg_174_reg_n_5_[11] ,\indvar_flatten39_reg_174_reg_n_5_[10] ,\indvar_flatten39_reg_174_reg_n_5_[9] }));
  FDRE \add_ln18_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[1]),
        .Q(add_ln18_reg_761[1]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[2]),
        .Q(add_ln18_reg_761[2]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[3]),
        .Q(add_ln18_reg_761[3]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[4]),
        .Q(add_ln18_reg_761[4]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_761_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_reg_761_reg[4]_i_1_n_5 ,\add_ln18_reg_761_reg[4]_i_1_n_6 ,\add_ln18_reg_761_reg[4]_i_1_n_7 ,\add_ln18_reg_761_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln18_fu_393_p2[4:1]),
        .S({\indvar_flatten39_reg_174_reg_n_5_[4] ,\indvar_flatten39_reg_174_reg_n_5_[3] ,\indvar_flatten39_reg_174_reg_n_5_[2] ,\indvar_flatten39_reg_174_reg_n_5_[1] }));
  FDRE \add_ln18_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[5]),
        .Q(add_ln18_reg_761[5]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[6]),
        .Q(add_ln18_reg_761[6]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[7]),
        .Q(add_ln18_reg_761[7]),
        .R(1'b0));
  FDRE \add_ln18_reg_761_reg[8] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[8]),
        .Q(add_ln18_reg_761[8]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_761_reg[8]_i_1 
       (.CI(\add_ln18_reg_761_reg[4]_i_1_n_5 ),
        .CO({\add_ln18_reg_761_reg[8]_i_1_n_5 ,\add_ln18_reg_761_reg[8]_i_1_n_6 ,\add_ln18_reg_761_reg[8]_i_1_n_7 ,\add_ln18_reg_761_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln18_fu_393_p2[8:5]),
        .S({\indvar_flatten39_reg_174_reg_n_5_[8] ,\indvar_flatten39_reg_174_reg_n_5_[7] ,\indvar_flatten39_reg_174_reg_n_5_[6] ,\indvar_flatten39_reg_174_reg_n_5_[5] }));
  FDRE \add_ln18_reg_761_reg[9] 
       (.C(ap_clk),
        .CE(add_ln18_reg_7610),
        .D(add_ln18_fu_393_p2[9]),
        .Q(add_ln18_reg_761[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \add_ln19_1_reg_727[0]_i_1 
       (.I0(indvar_flatten_reg_198[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln19_1_reg_784_reg_n_5_[0] ),
        .O(add_ln19_1_fu_345_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln19_1_reg_727[1]_i_1 
       (.I0(\select_ln19_1_reg_784_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_198[0]),
        .I2(\select_ln19_1_reg_784_reg_n_5_[1] ),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(indvar_flatten_reg_198[1]),
        .O(add_ln19_1_fu_345_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln19_1_reg_727[2]_i_1 
       (.I0(indvar_flatten_reg_198[1]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[1] ),
        .I2(add_ln19_1_fu_345_p2[0]),
        .I3(\select_ln19_1_reg_784_reg_n_5_[2] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[2]),
        .O(add_ln19_1_fu_345_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln19_1_reg_727[3]_i_1 
       (.I0(indvar_flatten_reg_198[2]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[2] ),
        .I2(\add_ln19_1_reg_727[3]_i_2_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[3] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[3]),
        .O(add_ln19_1_fu_345_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln19_1_reg_727[3]_i_2 
       (.I0(\select_ln19_1_reg_784_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_198[0]),
        .I2(\select_ln19_1_reg_784_reg_n_5_[1] ),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(indvar_flatten_reg_198[1]),
        .O(\add_ln19_1_reg_727[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln19_1_reg_727[4]_i_1 
       (.I0(indvar_flatten_reg_198[3]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[3] ),
        .I2(\add_ln19_1_reg_727[4]_i_2_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[4] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[4]),
        .O(add_ln19_1_fu_345_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln19_1_reg_727[4]_i_2 
       (.I0(indvar_flatten_reg_198[1]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[1] ),
        .I2(add_ln19_1_fu_345_p2[0]),
        .I3(\select_ln19_1_reg_784_reg_n_5_[2] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[2]),
        .O(\add_ln19_1_reg_727[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln19_1_reg_727[5]_i_1 
       (.I0(indvar_flatten_reg_198[4]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[4] ),
        .I2(\add_ln19_1_reg_727[5]_i_2_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[5] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[5]),
        .O(add_ln19_1_fu_345_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln19_1_reg_727[5]_i_2 
       (.I0(indvar_flatten_reg_198[2]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[2] ),
        .I2(\add_ln19_1_reg_727[3]_i_2_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[3] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[3]),
        .O(\add_ln19_1_reg_727[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln19_1_reg_727[6]_i_1 
       (.I0(indvar_flatten_reg_198[5]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[5] ),
        .I2(\add_ln19_1_reg_727[6]_i_2_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[6] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[6]),
        .O(add_ln19_1_fu_345_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln19_1_reg_727[6]_i_2 
       (.I0(indvar_flatten_reg_198[3]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[3] ),
        .I2(\add_ln19_1_reg_727[4]_i_2_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[4] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[4]),
        .O(\add_ln19_1_reg_727[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln19_1_reg_727[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln18_fu_329_p2),
        .O(add_ln19_1_reg_7270));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln19_1_reg_727[7]_i_2 
       (.I0(indvar_flatten_reg_198[6]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[6] ),
        .I2(\add_ln19_1_reg_727[7]_i_3_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[7] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[7]),
        .O(add_ln19_1_fu_345_p2[7]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln19_1_reg_727[7]_i_3 
       (.I0(indvar_flatten_reg_198[4]),
        .I1(\select_ln19_1_reg_784_reg_n_5_[4] ),
        .I2(\add_ln19_1_reg_727[5]_i_2_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[5] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[5]),
        .O(\add_ln19_1_reg_727[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \add_ln19_1_reg_727[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\add_ln19_1_reg_727[7]_i_4_n_5 ));
  FDRE \add_ln19_1_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[0]),
        .Q(add_ln19_1_reg_727[0]),
        .R(1'b0));
  FDRE \add_ln19_1_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[1]),
        .Q(add_ln19_1_reg_727[1]),
        .R(1'b0));
  FDRE \add_ln19_1_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[2]),
        .Q(add_ln19_1_reg_727[2]),
        .R(1'b0));
  FDRE \add_ln19_1_reg_727_reg[3] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[3]),
        .Q(add_ln19_1_reg_727[3]),
        .R(1'b0));
  FDRE \add_ln19_1_reg_727_reg[4] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[4]),
        .Q(add_ln19_1_reg_727[4]),
        .R(1'b0));
  FDRE \add_ln19_1_reg_727_reg[5] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[5]),
        .Q(add_ln19_1_reg_727[5]),
        .R(1'b0));
  FDRE \add_ln19_1_reg_727_reg[6] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[6]),
        .Q(add_ln19_1_reg_727[6]),
        .R(1'b0));
  FDRE \add_ln19_1_reg_727_reg[7] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(add_ln19_1_fu_345_p2[7]),
        .Q(add_ln19_1_reg_727[7]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_110),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_100),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_99),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_98),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_97),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_109),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_108),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_107),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_106),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_105),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_104),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_103),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_102),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_834_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_1_reg_834_reg_n_101),
        .Q(add_ln28_1_reg_834_pp0_iter2_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_1_reg_834_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_1_reg_834_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_1_reg_834_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,shl_ln28_1_fu_479_p3,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_1_reg_834_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_1_reg_834_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln28_1_reg_7960),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_2_reg_8070),
        .CEP(add_ln28_1_reg_8340),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_1_reg_834_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_1_reg_834_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_1_reg_834_reg_P_UNCONNECTED[47:14],add_ln28_1_reg_834_reg_n_97,add_ln28_1_reg_834_reg_n_98,add_ln28_1_reg_834_reg_n_99,add_ln28_1_reg_834_reg_n_100,add_ln28_1_reg_834_reg_n_101,add_ln28_1_reg_834_reg_n_102,add_ln28_1_reg_834_reg_n_103,add_ln28_1_reg_834_reg_n_104,add_ln28_1_reg_834_reg_n_105,add_ln28_1_reg_834_reg_n_106,add_ln28_1_reg_834_reg_n_107,add_ln28_1_reg_834_reg_n_108,add_ln28_1_reg_834_reg_n_109,add_ln28_1_reg_834_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_1_reg_834_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_1_reg_834_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_1_reg_834_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_1_reg_834_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln28_1_reg_834_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .O(mul_ln28_2_reg_8070));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_10
       (.I0(tmp_0_0_mid1_reg_779[1]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[1]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln28_1_reg_834_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln28_1_reg_8340));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_3
       (.I0(tmp_0_0_mid1_reg_779[8]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[8]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_4
       (.I0(tmp_0_0_mid1_reg_779[7]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[7]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[7]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_5
       (.I0(tmp_0_0_mid1_reg_779[6]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[6]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_6
       (.I0(tmp_0_0_mid1_reg_779[5]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[5]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_7
       (.I0(tmp_0_0_mid1_reg_779[4]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[4]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_8
       (.I0(tmp_0_0_mid1_reg_779[3]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[3]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_reg_834_reg_i_9
       (.I0(tmp_0_0_mid1_reg_779[2]),
        .I1(select_ln34_12_reg_766),
        .I2(mul_ln28_1_reg_738[2]),
        .I3(icmp_ln19_reg_714),
        .I4(tmp_0_0_reg_756[2]),
        .O(A[2]));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_110),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_100),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_99),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_98),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_97),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_109),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_108),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_107),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_106),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_105),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_104),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_103),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_102),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_872_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_2_reg_872_reg_n_101),
        .Q(add_ln28_2_reg_872_pp0_iter3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_2_reg_872_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln28_1_reg_796_pp0_iter2_reg,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_2_reg_872_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_2_reg_872_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln28_7_reg_818,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_2_reg_872_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_2_reg_872_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln28_4_reg_8500),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(ap_CS_fsm_pp0_stage2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_3_reg_8550),
        .CEP(add_ln28_2_reg_8720),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_2_reg_872_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_2_reg_872_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_2_reg_872_reg_P_UNCONNECTED[47:14],add_ln28_2_reg_872_reg_n_97,add_ln28_2_reg_872_reg_n_98,add_ln28_2_reg_872_reg_n_99,add_ln28_2_reg_872_reg_n_100,add_ln28_2_reg_872_reg_n_101,add_ln28_2_reg_872_reg_n_102,add_ln28_2_reg_872_reg_n_103,add_ln28_2_reg_872_reg_n_104,add_ln28_2_reg_872_reg_n_105,add_ln28_2_reg_872_reg_n_106,add_ln28_2_reg_872_reg_n_107,add_ln28_2_reg_872_reg_n_108,add_ln28_2_reg_872_reg_n_109,add_ln28_2_reg_872_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_2_reg_872_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_2_reg_872_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_2_reg_872_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_2_reg_872_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln28_2_reg_872_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln28_4_reg_8500));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln28_2_reg_872_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln28_3_reg_8550));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_110),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_100),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_99),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_98),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_97),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_109),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_108),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_107),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_106),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_105),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_104),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_103),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_102),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_reg_n_101),
        .Q(add_ln28_3_reg_878_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[0]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[10]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[11]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[12]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[13]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[1]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[2]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[3]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[4]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[5]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[6]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[7]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[8]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_878_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln28_3_reg_878_pp0_iter3_reg[9]),
        .Q(add_ln28_3_reg_878_pp0_iter4_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_3_reg_878_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln28_1_reg_796_pp0_iter2_reg,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_3_reg_878_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_3_reg_878_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln28_7_reg_818_pp0_iter2_reg,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_3_reg_878_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_3_reg_878_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln28_4_reg_8500),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_3_reg_8550),
        .CEP(add_ln28_2_reg_8720),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_3_reg_878_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_3_reg_878_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_3_reg_878_reg_P_UNCONNECTED[47:14],add_ln28_3_reg_878_reg_n_97,add_ln28_3_reg_878_reg_n_98,add_ln28_3_reg_878_reg_n_99,add_ln28_3_reg_878_reg_n_100,add_ln28_3_reg_878_reg_n_101,add_ln28_3_reg_878_reg_n_102,add_ln28_3_reg_878_reg_n_103,add_ln28_3_reg_878_reg_n_104,add_ln28_3_reg_878_reg_n_105,add_ln28_3_reg_878_reg_n_106,add_ln28_3_reg_878_reg_n_107,add_ln28_3_reg_878_reg_n_108,add_ln28_3_reg_878_reg_n_109,add_ln28_3_reg_878_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_3_reg_878_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_3_reg_878_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_3_reg_878_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_3_reg_878_reg_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_110),
        .Q(add_ln28_reg_823_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_100),
        .Q(add_ln28_reg_823_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_99),
        .Q(add_ln28_reg_823_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_98),
        .Q(add_ln28_reg_823_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_97),
        .Q(add_ln28_reg_823_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_109),
        .Q(add_ln28_reg_823_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_108),
        .Q(add_ln28_reg_823_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_107),
        .Q(add_ln28_reg_823_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_106),
        .Q(add_ln28_reg_823_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_105),
        .Q(add_ln28_reg_823_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_104),
        .Q(add_ln28_reg_823_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_103),
        .Q(add_ln28_reg_823_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_102),
        .Q(add_ln28_reg_823_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln28_reg_823_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_reg_823_reg_n_101),
        .Q(add_ln28_reg_823_pp0_iter2_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_reg_823_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_reg_823_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_reg_823_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_reg_221_reg_n_5_[3] ,\out_w_0_reg_221_reg_n_5_[2] ,\out_w_0_reg_221_reg_n_5_[1] ,\out_w_0_reg_221_reg_n_5_[0] ,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_reg_823_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_reg_823_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln28_1_reg_7960),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(select_ln28_1_reg_7960),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_2_reg_8070),
        .CEP(add_ln28_1_reg_8340),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_reg_823_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_reg_823_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_reg_823_reg_P_UNCONNECTED[47:14],add_ln28_reg_823_reg_n_97,add_ln28_reg_823_reg_n_98,add_ln28_reg_823_reg_n_99,add_ln28_reg_823_reg_n_100,add_ln28_reg_823_reg_n_101,add_ln28_reg_823_reg_n_102,add_ln28_reg_823_reg_n_103,add_ln28_reg_823_reg_n_104,add_ln28_reg_823_reg_n_105,add_ln28_reg_823_reg_n_106,add_ln28_reg_823_reg_n_107,add_ln28_reg_823_reg_n_108,add_ln28_reg_823_reg_n_109,add_ln28_reg_823_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_reg_823_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_reg_823_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_reg_823_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(select_ln28_reg_789),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_reg_823_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_reg_957_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln28_2_fu_615_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_reg_957_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_reg_957_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln28_reg_789_pp0_iter4_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_reg_957_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_reg_957_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln28_2_reg_9470),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(ap_CS_fsm_pp0_stage0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln34_reg_9570),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_reg_957_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_reg_957_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_reg_957_reg_P_UNCONNECTED[47:12],grp_max_pooling2d_fix16_fu_563_output_r_address0}),
        .PATTERNBDETECT(NLW_add_ln34_reg_957_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_reg_957_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_reg_957_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_reg_957_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln34_reg_957_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .O(select_ln28_2_reg_9470));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_10
       (.I0(tmp2_mid1_reg_937[0]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_110),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_110),
        .O(select_ln28_2_fu_615_p3[0]));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln34_reg_957_reg_i_2
       (.I0(ap_enable_reg_pp0_iter5_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .O(add_ln34_reg_9570));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_3
       (.I0(tmp2_mid1_reg_937[7]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_103),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_103),
        .O(select_ln28_2_fu_615_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_4
       (.I0(tmp2_mid1_reg_937[6]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_104),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_104),
        .O(select_ln28_2_fu_615_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_5
       (.I0(tmp2_mid1_reg_937[5]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_105),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_105),
        .O(select_ln28_2_fu_615_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_6
       (.I0(tmp2_mid1_reg_937[4]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_106),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_106),
        .O(select_ln28_2_fu_615_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_7
       (.I0(tmp2_mid1_reg_937[3]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_107),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_107),
        .O(select_ln28_2_fu_615_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_8
       (.I0(tmp2_mid1_reg_937[2]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_108),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_108),
        .O(select_ln28_2_fu_615_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_957_reg_i_9
       (.I0(tmp2_mid1_reg_937[1]),
        .I1(select_ln34_12_reg_766_pp0_iter4_reg),
        .I2(mul_ln34_1_reg_915_reg_n_109),
        .I3(icmp_ln19_reg_714_pp0_iter5_reg),
        .I4(tmp2_reg_932_reg_n_109),
        .O(select_ln28_2_fu_615_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_max_pooling2d_fix16_fu_563_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I3(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(Q[3]),
        .I1(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .I2(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I3(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .I4(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .I2(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm[1]_i_2__0_n_5 ),
        .I3(ap_CS_fsm_state2),
        .I4(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .I5(ap_NS_fsm114_out),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[1]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[6]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_563_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF051F00000000000)) 
    ap_enable_reg_pp0_iter5_i_1__1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter5_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter5_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter6_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter5_reg_n_5),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter6_i_2_n_5),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter6_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter6_i_2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter6_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter6_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_max_pooling2d_fix16_fu_563_ap_start_reg_i_1
       (.I0(grp_max_pooling2d_fix16_fu_563_ap_ready),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_10 
       (.I0(mul_ln9_1_reg_687_reg_n_103),
        .I1(add_ln18_reg_761[7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[7] ),
        .O(\icmp_ln18_reg_703[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_11 
       (.I0(mul_ln9_1_reg_687_reg_n_104),
        .I1(add_ln18_reg_761[6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[6] ),
        .O(\icmp_ln18_reg_703[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_12 
       (.I0(mul_ln9_1_reg_687_reg_n_106),
        .I1(add_ln18_reg_761[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[4] ),
        .O(\icmp_ln18_reg_703[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_13 
       (.I0(mul_ln9_1_reg_687_reg_n_107),
        .I1(add_ln18_reg_761[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[3] ),
        .O(\icmp_ln18_reg_703[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_14 
       (.I0(mul_ln9_1_reg_687_reg_n_109),
        .I1(add_ln18_reg_761[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[1] ),
        .O(\icmp_ln18_reg_703[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_15 
       (.I0(mul_ln9_1_reg_687_reg_n_110),
        .I1(add_ln18_reg_761[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .O(\icmp_ln18_reg_703[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAA9AAAAA55955555)) 
    \icmp_ln18_reg_703[0]_i_3 
       (.I0(mul_ln9_1_reg_687_reg_n_98),
        .I1(add_ln18_reg_761[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[12] ),
        .O(\icmp_ln18_reg_703[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_703[0]_i_4 
       (.I0(\icmp_ln18_reg_703[0]_i_8_n_5 ),
        .I1(mul_ln9_1_reg_687_reg_n_99),
        .I2(add_ln18_reg_761[11]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(\indvar_flatten39_reg_174_reg_n_5_[11] ),
        .I5(\icmp_ln18_reg_703[0]_i_9_n_5 ),
        .O(\icmp_ln18_reg_703[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_703[0]_i_5 
       (.I0(\icmp_ln18_reg_703[0]_i_10_n_5 ),
        .I1(mul_ln9_1_reg_687_reg_n_102),
        .I2(add_ln18_reg_761[8]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(\indvar_flatten39_reg_174_reg_n_5_[8] ),
        .I5(\icmp_ln18_reg_703[0]_i_11_n_5 ),
        .O(\icmp_ln18_reg_703[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_703[0]_i_6 
       (.I0(\icmp_ln18_reg_703[0]_i_12_n_5 ),
        .I1(mul_ln9_1_reg_687_reg_n_105),
        .I2(add_ln18_reg_761[5]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(\indvar_flatten39_reg_174_reg_n_5_[5] ),
        .I5(\icmp_ln18_reg_703[0]_i_13_n_5 ),
        .O(\icmp_ln18_reg_703[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_703[0]_i_7 
       (.I0(\icmp_ln18_reg_703[0]_i_14_n_5 ),
        .I1(mul_ln9_1_reg_687_reg_n_108),
        .I2(add_ln18_reg_761[2]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(\indvar_flatten39_reg_174_reg_n_5_[2] ),
        .I5(\icmp_ln18_reg_703[0]_i_15_n_5 ),
        .O(\icmp_ln18_reg_703[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_8 
       (.I0(mul_ln9_1_reg_687_reg_n_100),
        .I1(add_ln18_reg_761[10]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[10] ),
        .O(\icmp_ln18_reg_703[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln18_reg_703[0]_i_9 
       (.I0(mul_ln9_1_reg_687_reg_n_101),
        .I1(add_ln18_reg_761[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\indvar_flatten39_reg_174_reg_n_5_[9] ),
        .O(\icmp_ln18_reg_703[0]_i_9_n_5 ));
  FDRE \icmp_ln18_reg_703_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .Q(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln18_reg_703_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln18_reg_703_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(\icmp_ln18_reg_703_pp0_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln18_reg_703_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_703_pp0_iter3_reg_reg_n_5_[0] ),
        .Q(\icmp_ln18_reg_703_pp0_iter4_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln18_reg_703_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_703_pp0_iter4_reg_reg_n_5_[0] ),
        .Q(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln18_reg_703_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .Q(icmp_ln18_reg_703_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln18_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln18_fu_329_p2),
        .Q(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln18_reg_703_reg[0]_i_1 
       (.CI(\icmp_ln18_reg_703_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln18_reg_703_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln18_fu_329_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln18_reg_703_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln18_reg_703[0]_i_3_n_5 }));
  CARRY4 \icmp_ln18_reg_703_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln18_reg_703_reg[0]_i_2_n_5 ,\icmp_ln18_reg_703_reg[0]_i_2_n_6 ,\icmp_ln18_reg_703_reg[0]_i_2_n_7 ,\icmp_ln18_reg_703_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln18_reg_703_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln18_reg_703[0]_i_4_n_5 ,\icmp_ln18_reg_703[0]_i_5_n_5 ,\icmp_ln18_reg_703[0]_i_6_n_5 ,\icmp_ln18_reg_703[0]_i_7_n_5 }));
  LUT6 #(
    .INIT(64'h0808082020200820)) 
    \icmp_ln19_reg_714[0]_i_1 
       (.I0(\icmp_ln19_reg_714[0]_i_2_n_5 ),
        .I1(mul_ln9_reg_658[2]),
        .I2(\icmp_ln19_reg_714[0]_i_3_n_5 ),
        .I3(\select_ln19_1_reg_784_reg_n_5_[7] ),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(indvar_flatten_reg_198[7]),
        .O(icmp_ln19_fu_340_p2));
  LUT6 #(
    .INIT(64'h0000000000801000)) 
    \icmp_ln19_reg_714[0]_i_2 
       (.I0(\icmp_ln19_reg_714[0]_i_4_n_5 ),
        .I1(\icmp_ln19_reg_714[0]_i_5_n_5 ),
        .I2(\icmp_ln19_reg_714[0]_i_6_n_5 ),
        .I3(mul_ln9_reg_658[5]),
        .I4(add_ln19_1_fu_345_p2[0]),
        .I5(\icmp_ln19_reg_714[0]_i_7_n_5 ),
        .O(\icmp_ln19_reg_714[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln19_reg_714[0]_i_3 
       (.I0(indvar_flatten_reg_198[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln19_1_reg_784_reg_n_5_[6] ),
        .O(\icmp_ln19_reg_714[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln19_reg_714[0]_i_4 
       (.I0(indvar_flatten_reg_198[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln19_1_reg_784_reg_n_5_[5] ),
        .O(\icmp_ln19_reg_714[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln19_reg_714[0]_i_5 
       (.I0(indvar_flatten_reg_198[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln19_1_reg_784_reg_n_5_[4] ),
        .O(\icmp_ln19_reg_714[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln19_reg_714[0]_i_6 
       (.I0(indvar_flatten_reg_198[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln19_1_reg_784_reg_n_5_[3] ),
        .O(\icmp_ln19_reg_714[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCFAACFFFFCFFFCAA)) 
    \icmp_ln19_reg_714[0]_i_7 
       (.I0(\select_ln19_1_reg_784_reg_n_5_[1] ),
        .I1(indvar_flatten_reg_198[1]),
        .I2(indvar_flatten_reg_198[2]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(\select_ln19_1_reg_784_reg_n_5_[2] ),
        .I5(mul_ln9_reg_658[2]),
        .O(\icmp_ln19_reg_714[0]_i_7_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/icmp_ln19_reg_714_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/icmp_ln19_reg_714_pp0_iter4_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln19_reg_714_pp0_iter4_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(icmp_ln19_reg_714),
        .Q(\icmp_ln19_reg_714_pp0_iter4_reg_reg[0]_srl4_n_5 ));
  FDRE \icmp_ln19_reg_714_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln19_reg_714_pp0_iter4_reg_reg[0]_srl4_n_5 ),
        .Q(icmp_ln19_reg_714_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln19_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(icmp_ln19_fu_340_p2),
        .Q(icmp_ln19_reg_714),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \icmp_ln20_1_reg_744[0]_i_1 
       (.I0(\icmp_ln20_1_reg_744[0]_i_2_n_5 ),
        .I1(\icmp_ln20_1_reg_744[0]_i_3_n_5 ),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(icmp_ln19_reg_714),
        .I5(icmp_ln20_1_reg_744),
        .O(\icmp_ln20_1_reg_744[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00000000F8080808)) 
    \icmp_ln20_1_reg_744[0]_i_2 
       (.I0(out_w_reg_813[2]),
        .I1(out_w_reg_813[1]),
        .I2(\icmp_ln20_1_reg_744[0]_i_4_n_5 ),
        .I3(\out_w_0_reg_221_reg_n_5_[2] ),
        .I4(\out_w_0_reg_221_reg_n_5_[1] ),
        .I5(\icmp_ln20_1_reg_744[0]_i_5_n_5 ),
        .O(\icmp_ln20_1_reg_744[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln20_1_reg_744[0]_i_3 
       (.I0(mul_ln9_reg_658[2]),
        .I1(out_w_reg_813[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\out_w_0_reg_221_reg_n_5_[3] ),
        .O(\icmp_ln20_1_reg_744[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \icmp_ln20_1_reg_744[0]_i_4 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln20_1_reg_744[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \icmp_ln20_1_reg_744[0]_i_5 
       (.I0(mul_ln9_reg_658[5]),
        .I1(out_w_reg_813[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\out_w_0_reg_221_reg_n_5_[0] ),
        .O(\icmp_ln20_1_reg_744[0]_i_5_n_5 ));
  FDRE \icmp_ln20_1_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln20_1_reg_744[0]_i_1_n_5 ),
        .Q(icmp_ln20_1_reg_744),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln29_1_reg_894[0]_i_1 
       (.I0(grp_fu_244_p2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln18_reg_703_pp0_iter3_reg_reg_n_5_[0] ),
        .I4(icmp_ln29_1_reg_894),
        .O(\icmp_ln29_1_reg_894[0]_i_1_n_5 ));
  FDRE \icmp_ln29_1_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln29_1_reg_894[0]_i_1_n_5 ),
        .Q(icmp_ln29_1_reg_894),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln29_2_reg_927[0]_i_1 
       (.I0(grp_fu_244_p2),
        .I1(\icmp_ln18_reg_703_pp0_iter4_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln29_2_reg_927),
        .O(\icmp_ln29_2_reg_927[0]_i_1_n_5 ));
  FDRE \icmp_ln29_2_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln29_2_reg_927[0]_i_1_n_5 ),
        .Q(icmp_ln29_2_reg_927),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \icmp_ln29_reg_861[0]_i_1 
       (.I0(grp_fu_244_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(icmp_ln29_reg_861),
        .O(\icmp_ln29_reg_861[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_10 
       (.I0(reg_239[10]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[10]),
        .I2(reg_239[11]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[11]),
        .O(\icmp_ln29_reg_861[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_11 
       (.I0(reg_239[8]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[8]),
        .I2(reg_239[9]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[9]),
        .O(\icmp_ln29_reg_861[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_12 
       (.I0(reg_239[6]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[6]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[7]),
        .I3(reg_239[7]),
        .O(\icmp_ln29_reg_861[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_13 
       (.I0(reg_239[4]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[4]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[5]),
        .I3(reg_239[5]),
        .O(\icmp_ln29_reg_861[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_14 
       (.I0(reg_239[2]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[2]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[3]),
        .I3(reg_239[3]),
        .O(\icmp_ln29_reg_861[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_15 
       (.I0(reg_239[0]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[0]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[1]),
        .I3(reg_239[1]),
        .O(\icmp_ln29_reg_861[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_16 
       (.I0(reg_239[6]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[6]),
        .I2(reg_239[7]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[7]),
        .O(\icmp_ln29_reg_861[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_17 
       (.I0(reg_239[4]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[4]),
        .I2(reg_239[5]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[5]),
        .O(\icmp_ln29_reg_861[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_18 
       (.I0(reg_239[2]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[2]),
        .I2(reg_239[3]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[3]),
        .O(\icmp_ln29_reg_861[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_19 
       (.I0(reg_239[0]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[0]),
        .I2(reg_239[1]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[1]),
        .O(\icmp_ln29_reg_861[0]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_4 
       (.I0(reg_239[14]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[14]),
        .I2(reg_239[15]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[15]),
        .O(\icmp_ln29_reg_861[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_5 
       (.I0(reg_239[12]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[12]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[13]),
        .I3(reg_239[13]),
        .O(\icmp_ln29_reg_861[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_6 
       (.I0(reg_239[10]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[10]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[11]),
        .I3(reg_239[11]),
        .O(\icmp_ln29_reg_861[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln29_reg_861[0]_i_7 
       (.I0(reg_239[8]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[8]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[9]),
        .I3(reg_239[9]),
        .O(\icmp_ln29_reg_861[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_8 
       (.I0(reg_239[14]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[14]),
        .I2(grp_max_pooling2d_fix16_fu_563_output_r_d0[15]),
        .I3(reg_239[15]),
        .O(\icmp_ln29_reg_861[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln29_reg_861[0]_i_9 
       (.I0(reg_239[12]),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[12]),
        .I2(reg_239[13]),
        .I3(grp_max_pooling2d_fix16_fu_563_output_r_d0[13]),
        .O(\icmp_ln29_reg_861[0]_i_9_n_5 ));
  FDRE \icmp_ln29_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln29_reg_861[0]_i_1_n_5 ),
        .Q(icmp_ln29_reg_861),
        .R(1'b0));
  CARRY4 \icmp_ln29_reg_861_reg[0]_i_2 
       (.CI(\icmp_ln29_reg_861_reg[0]_i_3_n_5 ),
        .CO({grp_fu_244_p2,\icmp_ln29_reg_861_reg[0]_i_2_n_6 ,\icmp_ln29_reg_861_reg[0]_i_2_n_7 ,\icmp_ln29_reg_861_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln29_reg_861[0]_i_4_n_5 ,\icmp_ln29_reg_861[0]_i_5_n_5 ,\icmp_ln29_reg_861[0]_i_6_n_5 ,\icmp_ln29_reg_861[0]_i_7_n_5 }),
        .O(\NLW_icmp_ln29_reg_861_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln29_reg_861[0]_i_8_n_5 ,\icmp_ln29_reg_861[0]_i_9_n_5 ,\icmp_ln29_reg_861[0]_i_10_n_5 ,\icmp_ln29_reg_861[0]_i_11_n_5 }));
  CARRY4 \icmp_ln29_reg_861_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln29_reg_861_reg[0]_i_3_n_5 ,\icmp_ln29_reg_861_reg[0]_i_3_n_6 ,\icmp_ln29_reg_861_reg[0]_i_3_n_7 ,\icmp_ln29_reg_861_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln29_reg_861[0]_i_12_n_5 ,\icmp_ln29_reg_861[0]_i_13_n_5 ,\icmp_ln29_reg_861[0]_i_14_n_5 ,\icmp_ln29_reg_861[0]_i_15_n_5 }),
        .O(\NLW_icmp_ln29_reg_861_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln29_reg_861[0]_i_16_n_5 ,\icmp_ln29_reg_861[0]_i_17_n_5 ,\icmp_ln29_reg_861[0]_i_18_n_5 ,\icmp_ln29_reg_861[0]_i_19_n_5 }));
  LUT4 #(
    .INIT(16'hDF00)) 
    \indvar_flatten39_reg_174[12]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state2),
        .O(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten39_reg_174[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten39_reg_1740));
  FDRE \indvar_flatten39_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[0]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[10]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[10] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[11]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[11] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[12]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[12] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[1]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[1] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[2]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[2] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[3]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[3] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[4]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[4] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[5]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[5] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[6]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[6] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[7]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[7] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[8]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[8] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln18_reg_761[9]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[9] ),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_198[0]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_198[1]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_198[2]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_198[3]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_198[4]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_198[5]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_198[6]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(\select_ln19_1_reg_784_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_198[7]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln28_1_reg_738[1]_i_2 
       (.I0(out_d_reg_707[2]),
        .I1(zext_ln28_reg_664_reg[1]),
        .I2(out_d_reg_707[1]),
        .I3(out_d_reg_707[0]),
        .O(\mul_ln28_1_reg_738[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln28_1_reg_738[1]_i_3 
       (.I0(zext_ln28_reg_664_reg[1]),
        .I1(out_d_reg_707[0]),
        .O(\mul_ln28_1_reg_738[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln28_1_reg_738[1]_i_4 
       (.I0(zext_ln28_reg_664_reg[1]),
        .I1(out_d_reg_707[2]),
        .I2(out_d_reg_707[0]),
        .I3(out_d_reg_707[1]),
        .O(\mul_ln28_1_reg_738[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln28_1_reg_738[1]_i_5 
       (.I0(out_d_reg_707[1]),
        .I1(zext_ln28_reg_664_reg[1]),
        .I2(out_d_reg_707[0]),
        .O(\mul_ln28_1_reg_738[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln28_1_reg_738[1]_i_6 
       (.I0(zext_ln28_reg_664_reg[1]),
        .I1(out_d_reg_707[0]),
        .O(\mul_ln28_1_reg_738[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC740)) 
    \mul_ln28_1_reg_738[5]_i_10 
       (.I0(out_d_reg_707[0]),
        .I1(zext_ln28_reg_664_reg[4]),
        .I2(out_d_reg_707[1]),
        .I3(out_d_reg_707[2]),
        .O(\mul_ln28_1_reg_738[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \mul_ln28_1_reg_738[5]_i_11 
       (.I0(\mul_ln28_1_reg_738[5]_i_8_n_5 ),
        .I1(out_d_reg_707[1]),
        .I2(out_d_reg_707[2]),
        .I3(zext_ln28_reg_664_reg[4]),
        .I4(out_d_reg_707[0]),
        .O(\mul_ln28_1_reg_738[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln28_1_reg_738[5]_i_2 
       (.I0(out_d_reg_707[3]),
        .I1(zext_ln28_reg_664_reg[1]),
        .I2(out_d_reg_707[4]),
        .I3(\mul_ln28_1_reg_738_reg[5]_i_3_n_11 ),
        .O(\mul_ln28_1_reg_738[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln28_1_reg_738[5]_i_4 
       (.I0(\mul_ln28_1_reg_738_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_707[4]),
        .I2(zext_ln28_reg_664_reg[1]),
        .I3(out_d_reg_707[3]),
        .O(\mul_ln28_1_reg_738[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln28_1_reg_738[5]_i_5 
       (.I0(\mul_ln28_1_reg_738_reg[5]_i_3_n_12 ),
        .I1(out_d_reg_707[3]),
        .I2(zext_ln28_reg_664_reg[1]),
        .O(\mul_ln28_1_reg_738[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln28_1_reg_738[5]_i_6 
       (.I0(zext_ln28_reg_664_reg[4]),
        .I1(out_d_reg_707[2]),
        .O(\mul_ln28_1_reg_738[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln28_1_reg_738[5]_i_7 
       (.I0(out_d_reg_707[1]),
        .I1(out_d_reg_707[2]),
        .I2(zext_ln28_reg_664_reg[4]),
        .I3(out_d_reg_707[0]),
        .O(\mul_ln28_1_reg_738[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln28_1_reg_738[5]_i_8 
       (.I0(zext_ln28_reg_664_reg[1]),
        .I1(out_d_reg_707[2]),
        .I2(out_d_reg_707[0]),
        .I3(out_d_reg_707[1]),
        .O(\mul_ln28_1_reg_738[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln28_1_reg_738[5]_i_9 
       (.I0(out_d_reg_707[1]),
        .I1(out_d_reg_707[2]),
        .I2(zext_ln28_reg_664_reg[4]),
        .O(\mul_ln28_1_reg_738[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln28_1_reg_738[8]_i_2 
       (.I0(out_d_reg_707[4]),
        .I1(\mul_ln28_1_reg_738_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_707[3]),
        .O(\mul_ln28_1_reg_738[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln28_1_reg_738[8]_i_3 
       (.I0(\mul_ln28_1_reg_738_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_707[4]),
        .I2(zext_ln28_reg_664_reg[1]),
        .I3(out_d_reg_707[3]),
        .O(\mul_ln28_1_reg_738[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3480)) 
    \mul_ln28_1_reg_738[8]_i_4 
       (.I0(out_d_reg_707[3]),
        .I1(zext_ln28_reg_664_reg[4]),
        .I2(\mul_ln28_1_reg_738_reg[5]_i_3_n_5 ),
        .I3(out_d_reg_707[4]),
        .O(\mul_ln28_1_reg_738[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \mul_ln28_1_reg_738[8]_i_5 
       (.I0(\mul_ln28_1_reg_738[8]_i_2_n_5 ),
        .I1(zext_ln28_reg_664_reg[4]),
        .I2(out_d_reg_707[3]),
        .I3(out_d_reg_707[4]),
        .I4(\mul_ln28_1_reg_738_reg[5]_i_3_n_5 ),
        .O(\mul_ln28_1_reg_738[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln28_1_reg_738[8]_i_6 
       (.I0(out_d_reg_707[4]),
        .I1(\mul_ln28_1_reg_738_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_707[3]),
        .I3(\mul_ln28_1_reg_738[8]_i_3_n_5 ),
        .O(\mul_ln28_1_reg_738[8]_i_6_n_5 ));
  FDRE \mul_ln28_1_reg_738_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[1]),
        .Q(mul_ln28_1_reg_738[1]),
        .R(1'b0));
  CARRY4 \mul_ln28_1_reg_738_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln28_1_reg_738_reg[1]_i_1_n_5 ,\mul_ln28_1_reg_738_reg[1]_i_1_n_6 ,\mul_ln28_1_reg_738_reg[1]_i_1_n_7 ,\mul_ln28_1_reg_738_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln28_1_reg_738[1]_i_2_n_5 ,out_d_reg_707[0],\mul_ln28_1_reg_738[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln28_1_reg_738_reg[1]_i_1_n_9 ,\mul_ln28_1_reg_738_reg[1]_i_1_n_10 ,mul_ln28_1_fu_361_p2[1],\NLW_mul_ln28_1_reg_738_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln28_1_reg_738[1]_i_4_n_5 ,\mul_ln28_1_reg_738[1]_i_5_n_5 ,\mul_ln28_1_reg_738[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln28_1_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[2]),
        .Q(mul_ln28_1_reg_738[2]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[3]),
        .Q(mul_ln28_1_reg_738[3]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[4]),
        .Q(mul_ln28_1_reg_738[4]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_738_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[5]),
        .Q(mul_ln28_1_reg_738[5]),
        .R(1'b0));
  CARRY4 \mul_ln28_1_reg_738_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln28_1_reg_738_reg[5]_i_1_n_5 ,\mul_ln28_1_reg_738_reg[5]_i_1_n_6 ,\mul_ln28_1_reg_738_reg[5]_i_1_n_7 ,\mul_ln28_1_reg_738_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln28_1_reg_738[5]_i_2_n_5 ,\mul_ln28_1_reg_738_reg[5]_i_3_n_12 ,\mul_ln28_1_reg_738_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln28_1_fu_361_p2[5:2]),
        .S({\mul_ln28_1_reg_738[5]_i_4_n_5 ,\mul_ln28_1_reg_738[5]_i_5_n_5 ,\mul_ln28_1_reg_738_reg[1]_i_1_n_9 ,\mul_ln28_1_reg_738_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln28_1_reg_738_reg[5]_i_3 
       (.CI(\mul_ln28_1_reg_738_reg[1]_i_1_n_5 ),
        .CO({\mul_ln28_1_reg_738_reg[5]_i_3_n_5 ,\NLW_mul_ln28_1_reg_738_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln28_1_reg_738_reg[5]_i_3_n_7 ,\mul_ln28_1_reg_738_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln28_1_reg_738[5]_i_6_n_5 ,\mul_ln28_1_reg_738[5]_i_7_n_5 ,\mul_ln28_1_reg_738[5]_i_8_n_5 }),
        .O({\NLW_mul_ln28_1_reg_738_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln28_1_reg_738_reg[5]_i_3_n_10 ,\mul_ln28_1_reg_738_reg[5]_i_3_n_11 ,\mul_ln28_1_reg_738_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln28_1_reg_738[5]_i_9_n_5 ,\mul_ln28_1_reg_738[5]_i_10_n_5 ,\mul_ln28_1_reg_738[5]_i_11_n_5 }));
  FDRE \mul_ln28_1_reg_738_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[6]),
        .Q(mul_ln28_1_reg_738[6]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_738_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[7]),
        .Q(mul_ln28_1_reg_738[7]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_738_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(mul_ln28_1_fu_361_p2[8]),
        .Q(mul_ln28_1_reg_738[8]),
        .R(1'b0));
  CARRY4 \mul_ln28_1_reg_738_reg[8]_i_1 
       (.CI(\mul_ln28_1_reg_738_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln28_1_reg_738_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln28_1_reg_738_reg[8]_i_1_n_7 ,\mul_ln28_1_reg_738_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln28_1_reg_738[8]_i_2_n_5 ,\mul_ln28_1_reg_738[8]_i_3_n_5 }),
        .O({\NLW_mul_ln28_1_reg_738_reg[8]_i_1_O_UNCONNECTED [3],mul_ln28_1_fu_361_p2[8:6]}),
        .S({1'b0,\mul_ln28_1_reg_738[8]_i_4_n_5 ,\mul_ln28_1_reg_738[8]_i_5_n_5 ,\mul_ln28_1_reg_738[8]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'hE21D1DE2E21DE21D)) 
    \mul_ln28_reg_697[1]_i_2 
       (.I0(select_ln18_reg_774[0]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(out_d_0_reg_186[0]),
        .I3(\mul_ln28_reg_697[1]_i_8_n_5 ),
        .I4(\out_d_reg_707[2]_i_2_n_5 ),
        .I5(zext_ln28_reg_664_reg[1]),
        .O(\mul_ln28_reg_697[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \mul_ln28_reg_697[1]_i_3 
       (.I0(zext_ln28_reg_664_reg[1]),
        .I1(select_ln18_reg_774[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_d_0_reg_186[1]),
        .O(\mul_ln28_reg_697[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \mul_ln28_reg_697[1]_i_4 
       (.I0(zext_ln28_reg_664_reg[1]),
        .I1(select_ln18_reg_774[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_d_0_reg_186[0]),
        .O(\mul_ln28_reg_697[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE21D1DE2E21DE21D)) 
    \mul_ln28_reg_697[1]_i_5 
       (.I0(select_ln18_reg_774[0]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(out_d_0_reg_186[0]),
        .I3(\mul_ln28_reg_697[1]_i_8_n_5 ),
        .I4(\out_d_reg_707[2]_i_2_n_5 ),
        .I5(zext_ln28_reg_664_reg[1]),
        .O(\mul_ln28_reg_697[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \mul_ln28_reg_697[1]_i_6 
       (.I0(out_d_0_reg_186[1]),
        .I1(select_ln18_reg_774[1]),
        .I2(zext_ln28_reg_664_reg[1]),
        .I3(select_ln18_reg_774[0]),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(out_d_0_reg_186[0]),
        .O(\mul_ln28_reg_697[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \mul_ln28_reg_697[1]_i_7 
       (.I0(zext_ln28_reg_664_reg[1]),
        .I1(select_ln18_reg_774[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(out_d_0_reg_186[0]),
        .O(\mul_ln28_reg_697[1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \mul_ln28_reg_697[1]_i_8 
       (.I0(out_d_0_reg_186[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln18_reg_774[1]),
        .O(\mul_ln28_reg_697[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0047000047FFFF00)) 
    \mul_ln28_reg_697[5]_i_10 
       (.I0(out_d_0_reg_186[0]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(select_ln18_reg_774[0]),
        .I3(\mul_ln28_reg_697[1]_i_8_n_5 ),
        .I4(zext_ln28_reg_664_reg[4]),
        .I5(\out_d_reg_707[2]_i_2_n_5 ),
        .O(\mul_ln28_reg_697[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \mul_ln28_reg_697[5]_i_11 
       (.I0(\mul_ln28_reg_697[5]_i_8_n_5 ),
        .I1(\out_d_reg_707[2]_i_2_n_5 ),
        .I2(\mul_ln28_reg_697[1]_i_8_n_5 ),
        .I3(zext_ln28_reg_664_reg[4]),
        .I4(B[0]),
        .O(\mul_ln28_reg_697[5]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hE21D1DE21DE21DE2)) 
    \mul_ln28_reg_697[5]_i_2 
       (.I0(select_ln18_reg_774[3]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(out_d_0_reg_186[3]),
        .I3(\mul_ln28_reg_697_reg[5]_i_3_n_11 ),
        .I4(zext_ln28_reg_664_reg[1]),
        .I5(\mul_ln28_reg_697[8]_i_7_n_5 ),
        .O(\mul_ln28_reg_697[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE21D1DE21DE21DE2)) 
    \mul_ln28_reg_697[5]_i_4 
       (.I0(select_ln18_reg_774[3]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(out_d_0_reg_186[3]),
        .I3(\mul_ln28_reg_697_reg[5]_i_3_n_11 ),
        .I4(zext_ln28_reg_664_reg[1]),
        .I5(\mul_ln28_reg_697[8]_i_7_n_5 ),
        .O(\mul_ln28_reg_697[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h656AAAAA)) 
    \mul_ln28_reg_697[5]_i_5 
       (.I0(\mul_ln28_reg_697_reg[5]_i_3_n_12 ),
        .I1(out_d_0_reg_186[3]),
        .I2(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I3(select_ln18_reg_774[3]),
        .I4(zext_ln28_reg_664_reg[1]),
        .O(\mul_ln28_reg_697[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \mul_ln28_reg_697[5]_i_6 
       (.I0(select_ln18_reg_774[2]),
        .I1(out_d_0_reg_186[2]),
        .I2(zext_ln28_reg_664_reg[4]),
        .I3(out_d_0_reg_186[1]),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(select_ln18_reg_774[1]),
        .O(\mul_ln28_reg_697[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h7171711111117111)) 
    \mul_ln28_reg_697[5]_i_7 
       (.I0(\out_d_reg_707[2]_i_2_n_5 ),
        .I1(\mul_ln28_reg_697[1]_i_8_n_5 ),
        .I2(zext_ln28_reg_664_reg[4]),
        .I3(select_ln18_reg_774[0]),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(out_d_0_reg_186[0]),
        .O(\mul_ln28_reg_697[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E2FF00E200E2)) 
    \mul_ln28_reg_697[5]_i_8 
       (.I0(select_ln18_reg_774[0]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(out_d_0_reg_186[0]),
        .I3(\mul_ln28_reg_697[1]_i_8_n_5 ),
        .I4(\out_d_reg_707[2]_i_2_n_5 ),
        .I5(zext_ln28_reg_664_reg[1]),
        .O(\mul_ln28_reg_697[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    \mul_ln28_reg_697[5]_i_9 
       (.I0(select_ln18_reg_774[1]),
        .I1(out_d_0_reg_186[1]),
        .I2(out_d_0_reg_186[2]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(select_ln18_reg_774[2]),
        .I5(zext_ln28_reg_664_reg[4]),
        .O(\mul_ln28_reg_697[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFB8FC88BB30B800)) 
    \mul_ln28_reg_697[8]_i_2 
       (.I0(out_d_0_reg_186[3]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(select_ln18_reg_774[3]),
        .I3(\mul_ln28_reg_697_reg[5]_i_3_n_10 ),
        .I4(select_ln18_reg_774[4]),
        .I5(out_d_0_reg_186[4]),
        .O(\mul_ln28_reg_697[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFB8B800B800B800)) 
    \mul_ln28_reg_697[8]_i_3 
       (.I0(out_d_0_reg_186[3]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(select_ln18_reg_774[3]),
        .I3(\mul_ln28_reg_697_reg[5]_i_3_n_11 ),
        .I4(zext_ln28_reg_664_reg[1]),
        .I5(\mul_ln28_reg_697[8]_i_7_n_5 ),
        .O(\mul_ln28_reg_697[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h4828484848282828)) 
    \mul_ln28_reg_697[8]_i_4 
       (.I0(\mul_ln28_reg_697[8]_i_7_n_5 ),
        .I1(\mul_ln28_reg_697_reg[5]_i_3_n_5 ),
        .I2(zext_ln28_reg_664_reg[4]),
        .I3(out_d_0_reg_186[3]),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(select_ln18_reg_774[3]),
        .O(\mul_ln28_reg_697[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8BED7412)) 
    \mul_ln28_reg_697[8]_i_5 
       (.I0(\mul_ln28_reg_697_reg[5]_i_3_n_10 ),
        .I1(\mul_ln28_reg_697[8]_i_8_n_5 ),
        .I2(zext_ln28_reg_664_reg[4]),
        .I3(\mul_ln28_reg_697[8]_i_7_n_5 ),
        .I4(\mul_ln28_reg_697_reg[5]_i_3_n_5 ),
        .O(\mul_ln28_reg_697[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \mul_ln28_reg_697[8]_i_6 
       (.I0(\mul_ln28_reg_697[8]_i_3_n_5 ),
        .I1(\mul_ln28_reg_697_reg[5]_i_3_n_10 ),
        .I2(\mul_ln28_reg_697[8]_i_7_n_5 ),
        .I3(out_d_0_reg_186[3]),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(select_ln18_reg_774[3]),
        .O(\mul_ln28_reg_697[8]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \mul_ln28_reg_697[8]_i_7 
       (.I0(out_d_0_reg_186[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln18_reg_774[4]),
        .O(\mul_ln28_reg_697[8]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \mul_ln28_reg_697[8]_i_8 
       (.I0(out_d_0_reg_186[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln18_reg_774[3]),
        .O(\mul_ln28_reg_697[8]_i_8_n_5 ));
  FDRE \mul_ln28_reg_697_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[1]),
        .Q(mul_ln28_reg_697[1]),
        .R(1'b0));
  CARRY4 \mul_ln28_reg_697_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln28_reg_697_reg[1]_i_1_n_5 ,\mul_ln28_reg_697_reg[1]_i_1_n_6 ,\mul_ln28_reg_697_reg[1]_i_1_n_7 ,\mul_ln28_reg_697_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln28_reg_697[1]_i_2_n_5 ,\mul_ln28_reg_697[1]_i_3_n_5 ,\mul_ln28_reg_697[1]_i_4_n_5 ,1'b0}),
        .O({\mul_ln28_reg_697_reg[1]_i_1_n_9 ,\mul_ln28_reg_697_reg[1]_i_1_n_10 ,mul_ln28_fu_324_p2[1],\NLW_mul_ln28_reg_697_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln28_reg_697[1]_i_5_n_5 ,\mul_ln28_reg_697[1]_i_6_n_5 ,\mul_ln28_reg_697[1]_i_7_n_5 ,1'b0}));
  FDRE \mul_ln28_reg_697_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[2]),
        .Q(mul_ln28_reg_697[2]),
        .R(1'b0));
  FDRE \mul_ln28_reg_697_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[3]),
        .Q(mul_ln28_reg_697[3]),
        .R(1'b0));
  FDRE \mul_ln28_reg_697_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[4]),
        .Q(mul_ln28_reg_697[4]),
        .R(1'b0));
  FDRE \mul_ln28_reg_697_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[5]),
        .Q(mul_ln28_reg_697[5]),
        .R(1'b0));
  CARRY4 \mul_ln28_reg_697_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln28_reg_697_reg[5]_i_1_n_5 ,\mul_ln28_reg_697_reg[5]_i_1_n_6 ,\mul_ln28_reg_697_reg[5]_i_1_n_7 ,\mul_ln28_reg_697_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln28_reg_697[5]_i_2_n_5 ,\mul_ln28_reg_697_reg[5]_i_3_n_12 ,\mul_ln28_reg_697_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln28_fu_324_p2[5:2]),
        .S({\mul_ln28_reg_697[5]_i_4_n_5 ,\mul_ln28_reg_697[5]_i_5_n_5 ,\mul_ln28_reg_697_reg[1]_i_1_n_9 ,\mul_ln28_reg_697_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln28_reg_697_reg[5]_i_3 
       (.CI(\mul_ln28_reg_697_reg[1]_i_1_n_5 ),
        .CO({\mul_ln28_reg_697_reg[5]_i_3_n_5 ,\NLW_mul_ln28_reg_697_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln28_reg_697_reg[5]_i_3_n_7 ,\mul_ln28_reg_697_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln28_reg_697[5]_i_6_n_5 ,\mul_ln28_reg_697[5]_i_7_n_5 ,\mul_ln28_reg_697[5]_i_8_n_5 }),
        .O({\NLW_mul_ln28_reg_697_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln28_reg_697_reg[5]_i_3_n_10 ,\mul_ln28_reg_697_reg[5]_i_3_n_11 ,\mul_ln28_reg_697_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln28_reg_697[5]_i_9_n_5 ,\mul_ln28_reg_697[5]_i_10_n_5 ,\mul_ln28_reg_697[5]_i_11_n_5 }));
  FDRE \mul_ln28_reg_697_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[6]),
        .Q(mul_ln28_reg_697[6]),
        .R(1'b0));
  FDRE \mul_ln28_reg_697_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[7]),
        .Q(mul_ln28_reg_697[7]),
        .R(1'b0));
  FDRE \mul_ln28_reg_697_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln28_fu_324_p2[8]),
        .Q(mul_ln28_reg_697[8]),
        .R(1'b0));
  CARRY4 \mul_ln28_reg_697_reg[8]_i_1 
       (.CI(\mul_ln28_reg_697_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln28_reg_697_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln28_reg_697_reg[8]_i_1_n_7 ,\mul_ln28_reg_697_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln28_reg_697[8]_i_2_n_5 ,\mul_ln28_reg_697[8]_i_3_n_5 }),
        .O({\NLW_mul_ln28_reg_697_reg[8]_i_1_O_UNCONNECTED [3],mul_ln28_fu_324_p2[8:6]}),
        .S({1'b0,\mul_ln28_reg_697[8]_i_4_n_5 ,\mul_ln28_reg_697[8]_i_5_n_5 ,\mul_ln28_reg_697[8]_i_6_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_1_reg_915_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_1_reg_915_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d_reg_707_pp0_iter2_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_1_reg_915_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_1_reg_915_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_1_reg_915_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_pp0_stage0),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln34_1_reg_9150),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_1_reg_915_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_1_reg_915_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_1_reg_915_reg_P_UNCONNECTED[47:8],mul_ln34_1_reg_915_reg_n_103,mul_ln34_1_reg_915_reg_n_104,mul_ln34_1_reg_915_reg_n_105,mul_ln34_1_reg_915_reg_n_106,mul_ln34_1_reg_915_reg_n_107,mul_ln34_1_reg_915_reg_n_108,mul_ln34_1_reg_915_reg_n_109,mul_ln34_1_reg_915_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_1_reg_915_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_1_reg_915_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln34_1_reg_915_reg_n_111,mul_ln34_1_reg_915_reg_n_112,mul_ln34_1_reg_915_reg_n_113,mul_ln34_1_reg_915_reg_n_114,mul_ln34_1_reg_915_reg_n_115,mul_ln34_1_reg_915_reg_n_116,mul_ln34_1_reg_915_reg_n_117,mul_ln34_1_reg_915_reg_n_118,mul_ln34_1_reg_915_reg_n_119,mul_ln34_1_reg_915_reg_n_120,mul_ln34_1_reg_915_reg_n_121,mul_ln34_1_reg_915_reg_n_122,mul_ln34_1_reg_915_reg_n_123,mul_ln34_1_reg_915_reg_n_124,mul_ln34_1_reg_915_reg_n_125,mul_ln34_1_reg_915_reg_n_126,mul_ln34_1_reg_915_reg_n_127,mul_ln34_1_reg_915_reg_n_128,mul_ln34_1_reg_915_reg_n_129,mul_ln34_1_reg_915_reg_n_130,mul_ln34_1_reg_915_reg_n_131,mul_ln34_1_reg_915_reg_n_132,mul_ln34_1_reg_915_reg_n_133,mul_ln34_1_reg_915_reg_n_134,mul_ln34_1_reg_915_reg_n_135,mul_ln34_1_reg_915_reg_n_136,mul_ln34_1_reg_915_reg_n_137,mul_ln34_1_reg_915_reg_n_138,mul_ln34_1_reg_915_reg_n_139,mul_ln34_1_reg_915_reg_n_140,mul_ln34_1_reg_915_reg_n_141,mul_ln34_1_reg_915_reg_n_142,mul_ln34_1_reg_915_reg_n_143,mul_ln34_1_reg_915_reg_n_144,mul_ln34_1_reg_915_reg_n_145,mul_ln34_1_reg_915_reg_n_146,mul_ln34_1_reg_915_reg_n_147,mul_ln34_1_reg_915_reg_n_148,mul_ln34_1_reg_915_reg_n_149,mul_ln34_1_reg_915_reg_n_150,mul_ln34_1_reg_915_reg_n_151,mul_ln34_1_reg_915_reg_n_152,mul_ln34_1_reg_915_reg_n_153,mul_ln34_1_reg_915_reg_n_154,mul_ln34_1_reg_915_reg_n_155,mul_ln34_1_reg_915_reg_n_156,mul_ln34_1_reg_915_reg_n_157,mul_ln34_1_reg_915_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_1_reg_915_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_1_reg_915_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_703_pp0_iter4_reg_reg_n_5_[0] ),
        .O(mul_ln34_1_reg_9150));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_reg_921_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_reg_921_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d_0_reg_186_pp0_iter2_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_reg_921_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_reg_921_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_reg_921_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_pp0_stage0),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_pp0_stage0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_reg_921_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,icmp_ln19_reg_714_pp0_iter5_reg,1'b0,mul_ln34_reg_921_reg_i_1_n_5,1'b0,mul_ln34_reg_921_reg_i_1_n_5}),
        .OVERFLOW(NLW_mul_ln34_reg_921_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_reg_921_reg_P_UNCONNECTED[47:8],mul_ln34_reg_921_reg_n_103,mul_ln34_reg_921_reg_n_104,mul_ln34_reg_921_reg_n_105,mul_ln34_reg_921_reg_n_106,mul_ln34_reg_921_reg_n_107,mul_ln34_reg_921_reg_n_108,mul_ln34_reg_921_reg_n_109,mul_ln34_reg_921_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_reg_921_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_reg_921_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_ln34_1_reg_915_reg_n_111,mul_ln34_1_reg_915_reg_n_112,mul_ln34_1_reg_915_reg_n_113,mul_ln34_1_reg_915_reg_n_114,mul_ln34_1_reg_915_reg_n_115,mul_ln34_1_reg_915_reg_n_116,mul_ln34_1_reg_915_reg_n_117,mul_ln34_1_reg_915_reg_n_118,mul_ln34_1_reg_915_reg_n_119,mul_ln34_1_reg_915_reg_n_120,mul_ln34_1_reg_915_reg_n_121,mul_ln34_1_reg_915_reg_n_122,mul_ln34_1_reg_915_reg_n_123,mul_ln34_1_reg_915_reg_n_124,mul_ln34_1_reg_915_reg_n_125,mul_ln34_1_reg_915_reg_n_126,mul_ln34_1_reg_915_reg_n_127,mul_ln34_1_reg_915_reg_n_128,mul_ln34_1_reg_915_reg_n_129,mul_ln34_1_reg_915_reg_n_130,mul_ln34_1_reg_915_reg_n_131,mul_ln34_1_reg_915_reg_n_132,mul_ln34_1_reg_915_reg_n_133,mul_ln34_1_reg_915_reg_n_134,mul_ln34_1_reg_915_reg_n_135,mul_ln34_1_reg_915_reg_n_136,mul_ln34_1_reg_915_reg_n_137,mul_ln34_1_reg_915_reg_n_138,mul_ln34_1_reg_915_reg_n_139,mul_ln34_1_reg_915_reg_n_140,mul_ln34_1_reg_915_reg_n_141,mul_ln34_1_reg_915_reg_n_142,mul_ln34_1_reg_915_reg_n_143,mul_ln34_1_reg_915_reg_n_144,mul_ln34_1_reg_915_reg_n_145,mul_ln34_1_reg_915_reg_n_146,mul_ln34_1_reg_915_reg_n_147,mul_ln34_1_reg_915_reg_n_148,mul_ln34_1_reg_915_reg_n_149,mul_ln34_1_reg_915_reg_n_150,mul_ln34_1_reg_915_reg_n_151,mul_ln34_1_reg_915_reg_n_152,mul_ln34_1_reg_915_reg_n_153,mul_ln34_1_reg_915_reg_n_154,mul_ln34_1_reg_915_reg_n_155,mul_ln34_1_reg_915_reg_n_156,mul_ln34_1_reg_915_reg_n_157,mul_ln34_1_reg_915_reg_n_158}),
        .PCOUT(NLW_mul_ln34_reg_921_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_reg_921_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln34_reg_921_reg_i_1
       (.I0(icmp_ln19_reg_714_pp0_iter5_reg),
        .O(mul_ln34_reg_921_reg_i_1_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln9_1_reg_687_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,grp_max_pooling2d_fix16_fu_563_input_width,Q[5],Q[5],1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b0,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln9_1_reg_687_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,Q[5],1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln9_1_reg_687_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln9_1_reg_687_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln9_1_reg_687_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm114_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln9_1_reg_687_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln9_1_reg_687_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln9_1_reg_687_reg_P_UNCONNECTED[47:13],mul_ln9_1_reg_687_reg_n_98,mul_ln9_1_reg_687_reg_n_99,mul_ln9_1_reg_687_reg_n_100,mul_ln9_1_reg_687_reg_n_101,mul_ln9_1_reg_687_reg_n_102,mul_ln9_1_reg_687_reg_n_103,mul_ln9_1_reg_687_reg_n_104,mul_ln9_1_reg_687_reg_n_105,mul_ln9_1_reg_687_reg_n_106,mul_ln9_1_reg_687_reg_n_107,mul_ln9_1_reg_687_reg_n_108,mul_ln9_1_reg_687_reg_n_109,mul_ln9_1_reg_687_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln9_1_reg_687_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln9_1_reg_687_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln9_1_reg_687_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln9_1_reg_687_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln9_1_reg_687_reg_i_1
       (.I0(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm114_out));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln9_1_reg_687_reg_i_2
       (.I0(Q[5]),
        .O(grp_max_pooling2d_fix16_fu_563_input_width));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln9_reg_658[2]_i_1 
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(mul_ln9_reg_658[2]),
        .O(\mul_ln9_reg_658[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln9_reg_658[5]_i_1 
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(mul_ln9_reg_658[5]),
        .O(\mul_ln9_reg_658[5]_i_1_n_5 ));
  FDRE \mul_ln9_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln9_reg_658[2]_i_1_n_5 ),
        .Q(mul_ln9_reg_658[2]),
        .R(1'b0));
  FDRE \mul_ln9_reg_658_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln9_reg_658[5]_i_1_n_5 ),
        .Q(mul_ln9_reg_658[5]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186[0]),
        .Q(out_d_0_reg_186_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186[1]),
        .Q(out_d_0_reg_186_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186[2]),
        .Q(out_d_0_reg_186_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186[3]),
        .Q(out_d_0_reg_186_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186[4]),
        .Q(out_d_0_reg_186_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186_pp0_iter1_reg[0]),
        .Q(out_d_0_reg_186_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186_pp0_iter1_reg[1]),
        .Q(out_d_0_reg_186_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186_pp0_iter1_reg[2]),
        .Q(out_d_0_reg_186_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186_pp0_iter1_reg[3]),
        .Q(out_d_0_reg_186_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_186_pp0_iter1_reg[4]),
        .Q(out_d_0_reg_186_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln18_reg_774[0]),
        .Q(out_d_0_reg_186[0]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln18_reg_774[1]),
        .Q(out_d_0_reg_186[1]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln18_reg_774[2]),
        .Q(out_d_0_reg_186[2]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln18_reg_774[3]),
        .Q(out_d_0_reg_186[3]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln18_reg_774[4]),
        .Q(out_d_0_reg_186[4]),
        .R(\indvar_flatten39_reg_174[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \out_d_reg_707[0]_i_1 
       (.I0(out_d_0_reg_186[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln18_reg_774[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_707[1]_i_1 
       (.I0(select_ln18_reg_774[0]),
        .I1(out_d_0_reg_186[0]),
        .I2(select_ln18_reg_774[1]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(out_d_0_reg_186[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hA5A5995555559955)) 
    \out_d_reg_707[2]_i_1 
       (.I0(\out_d_reg_707[2]_i_2_n_5 ),
        .I1(select_ln18_reg_774[0]),
        .I2(out_d_0_reg_186[0]),
        .I3(select_ln18_reg_774[1]),
        .I4(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I5(out_d_0_reg_186[1]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \out_d_reg_707[2]_i_2 
       (.I0(out_d_0_reg_186[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln18_reg_774[2]),
        .O(\out_d_reg_707[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \out_d_reg_707[3]_i_1 
       (.I0(select_ln18_reg_774[3]),
        .I1(out_d_0_reg_186[3]),
        .I2(out_d_0_reg_186[2]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(select_ln18_reg_774[2]),
        .I5(\out_d_reg_707[3]_i_2_n_5 ),
        .O(\out_d_reg_707[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \out_d_reg_707[3]_i_2 
       (.I0(select_ln18_reg_774[0]),
        .I1(out_d_0_reg_186[0]),
        .I2(select_ln18_reg_774[1]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(out_d_0_reg_186[1]),
        .O(\out_d_reg_707[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \out_d_reg_707[4]_i_1 
       (.I0(select_ln18_reg_774[4]),
        .I1(out_d_0_reg_186[4]),
        .I2(out_d_0_reg_186[3]),
        .I3(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I4(select_ln18_reg_774[3]),
        .I5(\out_d_reg_707[4]_i_2_n_5 ),
        .O(B[4]));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \out_d_reg_707[4]_i_2 
       (.I0(out_d_0_reg_186[1]),
        .I1(\add_ln19_1_reg_727[7]_i_4_n_5 ),
        .I2(select_ln18_reg_774[1]),
        .I3(out_d_0_reg_186[0]),
        .I4(select_ln18_reg_774[0]),
        .I5(\out_d_reg_707[2]_i_2_n_5 ),
        .O(\out_d_reg_707[4]_i_2_n_5 ));
  FDRE \out_d_reg_707_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707[0]),
        .Q(out_d_reg_707_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707[1]),
        .Q(out_d_reg_707_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707[2]),
        .Q(out_d_reg_707_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707[3]),
        .Q(out_d_reg_707_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707[4]),
        .Q(out_d_reg_707_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707_pp0_iter1_reg[0]),
        .Q(out_d_reg_707_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707_pp0_iter1_reg[1]),
        .Q(out_d_reg_707_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707_pp0_iter1_reg[2]),
        .Q(out_d_reg_707_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707_pp0_iter1_reg[3]),
        .Q(out_d_reg_707_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_d_reg_707_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_707_pp0_iter1_reg[4]),
        .Q(out_d_reg_707_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \out_d_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(B[0]),
        .Q(out_d_reg_707[0]),
        .R(1'b0));
  FDRE \out_d_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(B[1]),
        .Q(out_d_reg_707[1]),
        .R(1'b0));
  FDRE \out_d_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(B[2]),
        .Q(out_d_reg_707[2]),
        .R(1'b0));
  FDRE \out_d_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(\out_d_reg_707[3]_i_1_n_5 ),
        .Q(out_d_reg_707[3]),
        .R(1'b0));
  FDRE \out_d_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(add_ln19_1_reg_7270),
        .D(B[4]),
        .Q(out_d_reg_707[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \out_h_0_reg_209_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(tmp_0_0_reg_756_reg__2_n_5),
        .Q(\out_h_0_reg_209_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \out_h_0_reg_209_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(tmp_0_0_reg_756_reg__1_n_5),
        .Q(\out_h_0_reg_209_pp0_iter2_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \out_h_0_reg_209_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(tmp_0_0_reg_756_reg__0_n_5),
        .Q(\out_h_0_reg_209_pp0_iter2_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_0_reg_209_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \out_h_0_reg_209_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(tmp_0_0_reg_756_reg_n_5),
        .Q(\out_h_0_reg_209_pp0_iter2_reg_reg[3]_srl2_n_5 ));
  FDRE \out_h_0_reg_209_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_0_reg_209_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(out_h_0_reg_209_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \out_h_0_reg_209_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_0_reg_209_pp0_iter2_reg_reg[1]_srl2_n_5 ),
        .Q(out_h_0_reg_209_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \out_h_0_reg_209_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_0_reg_209_pp0_iter2_reg_reg[2]_srl2_n_5 ),
        .Q(out_h_0_reg_209_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \out_h_0_reg_209_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_0_reg_209_pp0_iter2_reg_reg[3]_srl2_n_5 ),
        .Q(out_h_0_reg_209_pp0_iter3_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_749[0]_i_1 
       (.I0(\select_ln34_reg_732_reg_n_5_[0] ),
        .O(out_h_fu_371_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_749[1]_i_1 
       (.I0(\select_ln34_reg_732_reg_n_5_[0] ),
        .I1(\select_ln34_reg_732_reg_n_5_[1] ),
        .O(out_h_fu_371_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_reg_749[2]_i_1 
       (.I0(\select_ln34_reg_732_reg_n_5_[2] ),
        .I1(\select_ln34_reg_732_reg_n_5_[1] ),
        .I2(\select_ln34_reg_732_reg_n_5_[0] ),
        .O(out_h_fu_371_p2[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_749[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .O(out_h_reg_7490));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_reg_749[3]_i_2 
       (.I0(\select_ln34_reg_732_reg_n_5_[3] ),
        .I1(\select_ln34_reg_732_reg_n_5_[0] ),
        .I2(\select_ln34_reg_732_reg_n_5_[1] ),
        .I3(\select_ln34_reg_732_reg_n_5_[2] ),
        .O(out_h_fu_371_p2[3]));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \out_h_reg_749_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(zext_ln28_13_fu_422_p1[1]),
        .Q(\out_h_reg_749_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \out_h_reg_749_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(zext_ln28_13_fu_422_p1[2]),
        .Q(\out_h_reg_749_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \out_h_reg_749_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(zext_ln28_13_fu_422_p1[3]),
        .Q(\out_h_reg_749_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/out_h_reg_749_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \out_h_reg_749_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(zext_ln28_13_fu_422_p1[4]),
        .Q(\out_h_reg_749_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  FDRE \out_h_reg_749_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\out_h_reg_749_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(out_h_reg_749_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \out_h_reg_749_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\out_h_reg_749_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(out_h_reg_749_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \out_h_reg_749_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\out_h_reg_749_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(out_h_reg_749_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \out_h_reg_749_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\out_h_reg_749_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(out_h_reg_749_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \out_h_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(out_h_reg_7490),
        .D(out_h_fu_371_p2[0]),
        .Q(zext_ln28_13_fu_422_p1[1]),
        .R(1'b0));
  FDRE \out_h_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(out_h_reg_7490),
        .D(out_h_fu_371_p2[1]),
        .Q(zext_ln28_13_fu_422_p1[2]),
        .R(1'b0));
  FDRE \out_h_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(out_h_reg_7490),
        .D(out_h_fu_371_p2[2]),
        .Q(zext_ln28_13_fu_422_p1[3]),
        .R(1'b0));
  FDRE \out_h_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(out_h_reg_7490),
        .D(out_h_fu_371_p2[3]),
        .Q(zext_ln28_13_fu_422_p1[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF00)) 
    \out_w_0_reg_221[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_state2),
        .O(\out_w_0_reg_221[3]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_0_reg_221[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(out_w_0_reg_2210));
  FDRE \out_w_0_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2210),
        .D(out_w_reg_813[0]),
        .Q(\out_w_0_reg_221_reg_n_5_[0] ),
        .R(\out_w_0_reg_221[3]_i_1_n_5 ));
  FDRE \out_w_0_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2210),
        .D(out_w_reg_813[1]),
        .Q(\out_w_0_reg_221_reg_n_5_[1] ),
        .R(\out_w_0_reg_221[3]_i_1_n_5 ));
  FDRE \out_w_0_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2210),
        .D(out_w_reg_813[2]),
        .Q(\out_w_0_reg_221_reg_n_5_[2] ),
        .R(\out_w_0_reg_221[3]_i_1_n_5 ));
  FDRE \out_w_0_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2210),
        .D(out_w_reg_813[3]),
        .Q(\out_w_0_reg_221_reg_n_5_[3] ),
        .R(\out_w_0_reg_221[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_813[0]_i_1 
       (.I0(shl_ln28_1_fu_479_p3[1]),
        .O(out_w_fu_474_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_813[1]_i_1 
       (.I0(shl_ln28_1_fu_479_p3[1]),
        .I1(shl_ln28_1_fu_479_p3[2]),
        .O(out_w_fu_474_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_813[2]_i_1 
       (.I0(shl_ln28_1_fu_479_p3[1]),
        .I1(shl_ln28_1_fu_479_p3[2]),
        .I2(shl_ln28_1_fu_479_p3[3]),
        .O(out_w_fu_474_p2[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_reg_813[3]_i_1 
       (.I0(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\out_w_reg_813[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_813[3]_i_2 
       (.I0(shl_ln28_1_fu_479_p3[2]),
        .I1(shl_ln28_1_fu_479_p3[1]),
        .I2(shl_ln28_1_fu_479_p3[3]),
        .I3(shl_ln28_1_fu_479_p3[4]),
        .O(out_w_fu_474_p2[3]));
  FDRE \out_w_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(out_w_fu_474_p2[0]),
        .Q(out_w_reg_813[0]),
        .R(1'b0));
  FDRE \out_w_reg_813_reg[1] 
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(out_w_fu_474_p2[1]),
        .Q(out_w_reg_813[1]),
        .R(1'b0));
  FDRE \out_w_reg_813_reg[2] 
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(out_w_fu_474_p2[2]),
        .Q(out_w_reg_813[2]),
        .R(1'b0));
  FDRE \out_w_reg_813_reg[3] 
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(out_w_fu_474_p2[3]),
        .Q(out_w_reg_813[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_101__0
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[9]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_101),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_101),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_103
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[8]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_102),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_102),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_105
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[7]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_103),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_103),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_107
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[6]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_104),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_104),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_109
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[5]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_105),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_105),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_111
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[4]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_106),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_106),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_113
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[3]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_107),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_107),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_115
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[2]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_108),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_108),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_117
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[1]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_109),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_109),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_119
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[0]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_110),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_110),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    ram_reg_0_i_132
       (.I0(grp_max_pooling2d_fix16_fu_563_input_r_ce1),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter6_reg_n_5),
        .O(grp_max_pooling2d_fix16_fu_563_input_r_ce0));
  LUT6 #(
    .INIT(64'hFFFFFCA0FCA0FCA0)) 
    ram_reg_0_i_133
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_133_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_141
       (.I0(select_ln29_1_reg_899[13]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[13]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_97),
        .O(ram_reg_0_i_141_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_142
       (.I0(ap_enable_reg_pp0_iter5_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_142_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_145
       (.I0(select_ln29_1_reg_899[12]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[12]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_98),
        .O(ram_reg_0_i_145_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_149
       (.I0(select_ln29_1_reg_899[11]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[11]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_99),
        .O(ram_reg_0_i_149_n_5));
  LUT6 #(
    .INIT(64'hEAEEEEEEEAAAAAAA)) 
    ram_reg_0_i_152
       (.I0(ram_reg_0_i_50),
        .I1(MemBank_B_address015_out),
        .I2(select_ln29_2_reg_942[10]),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_0_i_253_n_5),
        .O(\select_ln29_2_reg_942_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_157
       (.I0(select_ln29_1_reg_899[9]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[9]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_101),
        .O(ram_reg_0_i_157_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_161
       (.I0(ram_reg_0_i_263_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_161_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_166
       (.I0(ram_reg_0_i_268_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[7]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_166_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_171
       (.I0(ram_reg_0_i_273_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[6]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_171_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_176
       (.I0(ram_reg_0_i_278_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_176_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_181
       (.I0(ram_reg_0_i_283_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[4]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_181_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_186
       (.I0(ram_reg_0_i_288_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[3]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_186_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_191
       (.I0(ram_reg_0_i_293_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_191_n_5));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_196
       (.I0(ram_reg_0_i_298_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[1]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_196_n_5));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_2
       (.I0(grp_max_pooling2d_fix16_fu_563_input_r_ce1),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(grp_depthwise_conv2d_fix_fu_509_input_r_ce1),
        .I4(Q[1]),
        .I5(ram_reg_7),
        .O(MemBank_B_ce1));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_20
       (.I0(grp_max_pooling2d_fix16_fu_563_input_r_address1),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .I4(Q[1]),
        .I5(ram_reg_0),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A0000)) 
    ram_reg_0_i_201
       (.I0(ram_reg_0_i_303_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(select_ln29_2_reg_942[0]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_0_i_201_n_5));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_205
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_0_i_205_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_253
       (.I0(select_ln29_1_reg_899[10]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[10]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_100),
        .O(ram_reg_0_i_253_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_263
       (.I0(select_ln29_1_reg_899[8]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[8]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_102),
        .O(ram_reg_0_i_263_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_268
       (.I0(select_ln29_1_reg_899[7]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[7]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_103),
        .O(ram_reg_0_i_268_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_273
       (.I0(select_ln29_1_reg_899[6]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[6]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_104),
        .O(ram_reg_0_i_273_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_278
       (.I0(select_ln29_1_reg_899[5]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[5]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_105),
        .O(ram_reg_0_i_278_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_283
       (.I0(select_ln29_1_reg_899[4]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[4]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_106),
        .O(ram_reg_0_i_283_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_288
       (.I0(select_ln29_1_reg_899[3]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[3]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_107),
        .O(ram_reg_0_i_288_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_293
       (.I0(select_ln29_1_reg_899[2]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[2]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_108),
        .O(ram_reg_0_i_293_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_298
       (.I0(select_ln29_1_reg_899[1]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_109),
        .O(ram_reg_0_i_298_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_303
       (.I0(select_ln29_1_reg_899[0]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(select_ln29_reg_866[0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_1_reg_834_reg_n_110),
        .O(ram_reg_0_i_303_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_35
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[11]),
        .I1(input_r_address0[9]),
        .I2(ram_reg_0_6[11]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_0));
  LUT6 #(
    .INIT(64'hFFDCFFDCFFDCFCDC)) 
    ram_reg_0_i_37
       (.I0(\ap_CS_fsm[1]_i_2__0_n_5 ),
        .I1(ram_reg_0_i_133_n_5),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter3),
        .O(grp_max_pooling2d_fix16_fu_563_input_r_ce1));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_39__0
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[10]),
        .I1(input_r_address0[9]),
        .I2(ram_reg_0_6[10]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_1));
  LUT6 #(
    .INIT(64'hFFFFE20000000000)) 
    ram_reg_0_i_41
       (.I0(ram_reg_0_i_141_n_5),
        .I1(ram_reg_0_i_142_n_5),
        .I2(select_ln29_2_reg_942[13]),
        .I3(MemBank_B_address015_out),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_4),
        .O(\select_ln29_2_reg_942_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_43__0
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[9]),
        .I1(input_r_address0[9]),
        .I2(ram_reg_0_6[9]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_2));
  LUT6 #(
    .INIT(64'hFFFFE20000000000)) 
    ram_reg_0_i_44
       (.I0(ram_reg_0_i_145_n_5),
        .I1(ram_reg_0_i_142_n_5),
        .I2(select_ln29_2_reg_942[12]),
        .I3(MemBank_B_address015_out),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(\select_ln29_2_reg_942_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_47
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[8]),
        .I1(input_r_address0[8]),
        .I2(ram_reg_0_6[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_3));
  LUT6 #(
    .INIT(64'hEAEEEEEEEAAAAAAA)) 
    ram_reg_0_i_48
       (.I0(ram_reg_0_2),
        .I1(MemBank_B_address015_out),
        .I2(select_ln29_2_reg_942[11]),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_0_i_149_n_5),
        .O(\select_ln29_2_reg_942_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_51
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[7]),
        .I1(input_r_address0[7]),
        .I2(ram_reg_0_6[7]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_4));
  LUT6 #(
    .INIT(64'hEAEEEEEEEAAAAAAA)) 
    ram_reg_0_i_53
       (.I0(ram_reg_0_1),
        .I1(MemBank_B_address015_out),
        .I2(select_ln29_2_reg_942[9]),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_0_i_157_n_5),
        .O(\select_ln29_2_reg_942_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_55
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[6]),
        .I1(input_r_address0[6]),
        .I2(ram_reg_0_6[6]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_5));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_57
       (.I0(ram_reg_0_i_161_n_5),
        .I1(ram_reg_0_0[8]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[8]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[8] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_59
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[5]),
        .I1(input_r_address0[5]),
        .I2(ram_reg_0_6[5]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_6));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_61
       (.I0(ram_reg_0_i_166_n_5),
        .I1(ram_reg_0_0[7]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[7]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[7] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_63
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[4]),
        .I1(input_r_address0[4]),
        .I2(ram_reg_0_6[4]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_7));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_65
       (.I0(ram_reg_0_i_171_n_5),
        .I1(ram_reg_0_0[6]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[6]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[6] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_67
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[3]),
        .I1(input_r_address0[3]),
        .I2(ram_reg_0_6[3]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_8));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_69
       (.I0(ram_reg_0_i_176_n_5),
        .I1(ram_reg_0_0[5]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[5]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_71
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[2]),
        .I1(input_r_address0[2]),
        .I2(ram_reg_0_6[2]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_9));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_73
       (.I0(ram_reg_0_i_181_n_5),
        .I1(ram_reg_0_0[4]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[4]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[4] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_75
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[1]),
        .I1(input_r_address0[1]),
        .I2(ram_reg_0_6[1]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_10));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_77
       (.I0(ram_reg_0_i_186_n_5),
        .I1(ram_reg_0_0[3]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[3]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_79
       (.I0(grp_max_pooling2d_fix16_fu_563_output_r_address0[0]),
        .I1(input_r_address0[0]),
        .I2(ram_reg_0_6[0]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(add_ln34_reg_957_reg_11));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_81
       (.I0(ram_reg_0_i_191_n_5),
        .I1(ram_reg_0_0[2]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[2]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[2] ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_0_i_83
       (.I0(ram_reg_0_i_95__0_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[1]),
        .I3(ram_reg_7_1[1]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_85
       (.I0(ram_reg_0_i_196_n_5),
        .I1(ram_reg_0_0[1]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[1]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_0_i_85__0
       (.I0(ram_reg_0_i_96__0_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[0]),
        .I3(ram_reg_7_1[0]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAEEAA00)) 
    ram_reg_0_i_89
       (.I0(ram_reg_0_i_201_n_5),
        .I1(ram_reg_0_0[0]),
        .I2(grp_padding2d_fix16_fu_545_output_r_address0[0]),
        .I3(MemBank_B_address015_out),
        .I4(Q[6]),
        .I5(MemBank_B_address014_out),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_92
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[13]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_97),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_97),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [12]));
  LUT6 #(
    .INIT(64'hFFD800D800D800D8)) 
    ram_reg_0_i_93__0
       (.I0(MemBank_B_address014_out),
        .I1(grp_padding2d_fix16_fu_545_input_r_ce0),
        .I2(ram_reg_0_i_19),
        .I3(MemBank_B_address015_out),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter6_reg_n_5),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_94
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[12]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_98),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_98),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [11]));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_0_i_95__0
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[1]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[1]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_0_i_95__0_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_96
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[11]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_99),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_99),
        .O(\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 [10]));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_0_i_96__0
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[0]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[0]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_0_i_96__0_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_97
       (.I0(add_ln28_3_reg_878_pp0_iter3_reg[10]),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln28_2_reg_872_reg_n_100),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(add_ln28_reg_823_reg_n_100),
        .O(grp_max_pooling2d_fix16_fu_563_input_r_address1));
  LUT5 #(
    .INIT(32'h40404000)) 
    ram_reg_0_i_98__0
       (.I0(icmp_ln18_reg_703_pp0_iter6_reg),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6_reg_n_5),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\icmp_ln18_reg_703_pp0_iter6_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_1_i_4__0
       (.I0(ram_reg_1_i_7_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[3]),
        .I3(ram_reg_7_1[3]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_1_i_6__0
       (.I0(ram_reg_1_i_8_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[2]),
        .I3(ram_reg_7_1[2]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_1_i_7
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[3]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[3]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_1_i_7_n_5));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_1_i_8
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[2]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[2]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_1_i_8_n_5));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_2_i_5__0
       (.I0(ram_reg_2_i_8_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[5]),
        .I3(ram_reg_7_1[5]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_5 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_2_i_7__0
       (.I0(ram_reg_2_i_9_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[4]),
        .I3(ram_reg_7_1[4]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_2_i_8
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[5]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[5]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_2_i_8_n_5));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_2_i_9
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[4]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[4]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_2_i_9_n_5));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_3_i_4__0
       (.I0(ram_reg_3_i_7_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[7]),
        .I3(ram_reg_7_1[7]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_7 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_3_i_6__0
       (.I0(ram_reg_3_i_8_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[6]),
        .I3(ram_reg_7_1[6]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_3_i_7
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[7]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[7]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_3_i_7_n_5));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_3_i_8
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[6]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[6]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_3_i_8_n_5));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_4_i_4__0
       (.I0(ram_reg_4_i_7_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[9]),
        .I3(ram_reg_7_1[9]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_9 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_4_i_6__0
       (.I0(ram_reg_4_i_8_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[8]),
        .I3(ram_reg_7_1[8]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_8 ));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_4_i_7
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[9]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[9]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_4_i_7_n_5));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_4_i_8
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[8]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[8]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_4_i_8_n_5));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_5_i_5__0
       (.I0(ram_reg_5_i_8_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[11]),
        .I3(ram_reg_7_1[11]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_11 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_5_i_7__0
       (.I0(ram_reg_5_i_9_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[10]),
        .I3(ram_reg_7_1[10]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_10 ));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_5_i_8
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[11]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[11]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_5_i_8_n_5));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_5_i_9
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[10]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[10]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_5_i_9_n_5));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_6_i_4__0
       (.I0(ram_reg_6_i_7_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[13]),
        .I3(ram_reg_7_1[13]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_13 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_6_i_6__0
       (.I0(ram_reg_6_i_8_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[12]),
        .I3(ram_reg_7_1[12]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_12 ));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_6_i_7
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[13]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[13]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_6_i_7_n_5));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_6_i_8
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[12]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[12]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_6_i_8_n_5));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_7_i_5__0
       (.I0(ram_reg_7_i_8_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[15]),
        .I3(ram_reg_7_1[15]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_15 ));
  LUT5 #(
    .INIT(32'hEAEAEEAA)) 
    ram_reg_7_i_7
       (.I0(ram_reg_7_i_9_n_5),
        .I1(Q[0]),
        .I2(ram_reg_7_0[14]),
        .I3(ram_reg_7_1[14]),
        .I4(input_data_data_V_0_sel),
        .O(\ap_CS_fsm_reg[1]_14 ));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_7_i_8
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[15]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[15]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_7_i_8_n_5));
  LUT6 #(
    .INIT(64'h0F000F000F000808)) 
    ram_reg_7_i_9
       (.I0(MemBank_B_address015_out),
        .I1(grp_max_pooling2d_fix16_fu_563_output_r_d0[14]),
        .I2(Q[0]),
        .I3(ram_reg_7_i_5__0_0[14]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(ram_reg_7_i_9_n_5));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[0]_i_1 
       (.I0(q1_t0[0]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[0]),
        .O(\reg_233[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[10]_i_1 
       (.I0(q1_t0[10]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[10]),
        .O(\reg_233[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[11]_i_1 
       (.I0(q1_t0[11]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[11]),
        .O(\reg_233[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[12]_i_1 
       (.I0(q1_t0[12]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[12]),
        .O(\reg_233[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[13]_i_1 
       (.I0(q1_t0[13]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[13]),
        .O(\reg_233[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[14]_i_1 
       (.I0(q1_t0[14]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[14]),
        .O(\reg_233[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \reg_233[15]_i_1 
       (.I0(\reg_239[15]_i_1_n_5 ),
        .I1(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter6_reg_n_5),
        .O(\reg_233[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[15]_i_2 
       (.I0(q1_t0[15]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[15]),
        .O(\reg_233[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBFBF00BFBFBF)) 
    \reg_233[15]_i_3 
       (.I0(\icmp_ln18_reg_703_pp0_iter3_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln18_reg_703_pp0_iter4_reg_reg_n_5_[0] ),
        .O(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[1]_i_1 
       (.I0(q1_t0[1]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[1]),
        .O(\reg_233[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[2]_i_1 
       (.I0(q1_t0[2]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[2]),
        .O(\reg_233[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[3]_i_1 
       (.I0(q1_t0[3]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[3]),
        .O(\reg_233[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[4]_i_1 
       (.I0(q1_t0[4]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[4]),
        .O(\reg_233[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[5]_i_1 
       (.I0(q1_t0[5]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[5]),
        .O(\reg_233[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[6]_i_1 
       (.I0(q1_t0[6]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[6]),
        .O(\reg_233[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[7]_i_1 
       (.I0(q1_t0[7]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[7]),
        .O(\reg_233[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[8]_i_1 
       (.I0(q1_t0[8]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[8]),
        .O(\reg_233[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBFBBBBBB80888888)) 
    \reg_233[9]_i_1 
       (.I0(q1_t0[9]),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .I2(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(q0_t0[9]),
        .O(\reg_233[9]_i_1_n_5 ));
  FDRE \reg_233_reg[0] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[0]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[0]),
        .R(1'b0));
  FDRE \reg_233_reg[10] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[10]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[10]),
        .R(1'b0));
  FDRE \reg_233_reg[11] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[11]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[11]),
        .R(1'b0));
  FDRE \reg_233_reg[12] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[12]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[12]),
        .R(1'b0));
  FDRE \reg_233_reg[13] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[13]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[13]),
        .R(1'b0));
  FDRE \reg_233_reg[14] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[14]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[14]),
        .R(1'b0));
  FDRE \reg_233_reg[15] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[15]_i_2_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[15]),
        .R(1'b0));
  FDRE \reg_233_reg[1] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[1]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[1]),
        .R(1'b0));
  FDRE \reg_233_reg[2] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[2]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[2]),
        .R(1'b0));
  FDRE \reg_233_reg[3] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[3]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[3]),
        .R(1'b0));
  FDRE \reg_233_reg[4] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[4]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[4]),
        .R(1'b0));
  FDRE \reg_233_reg[5] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[5]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[5]),
        .R(1'b0));
  FDRE \reg_233_reg[6] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[6]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[6]),
        .R(1'b0));
  FDRE \reg_233_reg[7] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[7]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[7]),
        .R(1'b0));
  FDRE \reg_233_reg[8] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[8]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[8]),
        .R(1'b0));
  FDRE \reg_233_reg[9] 
       (.C(ap_clk),
        .CE(\reg_233[15]_i_1_n_5 ),
        .D(\reg_233[9]_i_1_n_5 ),
        .Q(grp_max_pooling2d_fix16_fu_563_output_r_d0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h20FF)) 
    \reg_239[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 ),
        .O(\reg_239[15]_i_1_n_5 ));
  FDRE \reg_239_reg[0] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [0]),
        .Q(reg_239[0]),
        .R(1'b0));
  FDRE \reg_239_reg[10] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [10]),
        .Q(reg_239[10]),
        .R(1'b0));
  FDRE \reg_239_reg[11] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [11]),
        .Q(reg_239[11]),
        .R(1'b0));
  FDRE \reg_239_reg[12] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [12]),
        .Q(reg_239[12]),
        .R(1'b0));
  FDRE \reg_239_reg[13] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [13]),
        .Q(reg_239[13]),
        .R(1'b0));
  FDRE \reg_239_reg[14] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [14]),
        .Q(reg_239[14]),
        .R(1'b0));
  FDRE \reg_239_reg[15] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [15]),
        .Q(reg_239[15]),
        .R(1'b0));
  FDRE \reg_239_reg[1] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [1]),
        .Q(reg_239[1]),
        .R(1'b0));
  FDRE \reg_239_reg[2] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [2]),
        .Q(reg_239[2]),
        .R(1'b0));
  FDRE \reg_239_reg[3] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [3]),
        .Q(reg_239[3]),
        .R(1'b0));
  FDRE \reg_239_reg[4] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [4]),
        .Q(reg_239[4]),
        .R(1'b0));
  FDRE \reg_239_reg[5] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [5]),
        .Q(reg_239[5]),
        .R(1'b0));
  FDRE \reg_239_reg[6] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [6]),
        .Q(reg_239[6]),
        .R(1'b0));
  FDRE \reg_239_reg[7] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [7]),
        .Q(reg_239[7]),
        .R(1'b0));
  FDRE \reg_239_reg[8] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [8]),
        .Q(reg_239[8]),
        .R(1'b0));
  FDRE \reg_239_reg[9] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239_reg[15]_0 [9]),
        .Q(reg_239[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_774[0]_i_1 
       (.I0(out_d_reg_707[0]),
        .I1(icmp_ln19_reg_714),
        .I2(out_d_0_reg_186[0]),
        .O(select_ln18_fu_409_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_774[1]_i_1 
       (.I0(out_d_reg_707[1]),
        .I1(icmp_ln19_reg_714),
        .I2(out_d_0_reg_186[1]),
        .O(select_ln18_fu_409_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_774[2]_i_1 
       (.I0(out_d_reg_707[2]),
        .I1(icmp_ln19_reg_714),
        .I2(out_d_0_reg_186[2]),
        .O(select_ln18_fu_409_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_774[3]_i_1 
       (.I0(out_d_reg_707[3]),
        .I1(icmp_ln19_reg_714),
        .I2(out_d_0_reg_186[3]),
        .O(select_ln18_fu_409_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_774[4]_i_1 
       (.I0(out_d_reg_707[4]),
        .I1(icmp_ln19_reg_714),
        .I2(out_d_0_reg_186[4]),
        .O(select_ln18_fu_409_p3[4]));
  FDRE \select_ln18_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(select_ln18_fu_409_p3[0]),
        .Q(select_ln18_reg_774[0]),
        .R(1'b0));
  FDRE \select_ln18_reg_774_reg[1] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(select_ln18_fu_409_p3[1]),
        .Q(select_ln18_reg_774[1]),
        .R(1'b0));
  FDRE \select_ln18_reg_774_reg[2] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(select_ln18_fu_409_p3[2]),
        .Q(select_ln18_reg_774[2]),
        .R(1'b0));
  FDRE \select_ln18_reg_774_reg[3] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(select_ln18_fu_409_p3[3]),
        .Q(select_ln18_reg_774[3]),
        .R(1'b0));
  FDRE \select_ln18_reg_774_reg[4] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(select_ln18_fu_409_p3[4]),
        .Q(select_ln18_reg_774[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln19_1_reg_784[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln19_reg_714),
        .O(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln19_1_reg_784[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(select_ln18_reg_7740));
  FDSE \select_ln19_1_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[0]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[0] ),
        .S(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  FDRE \select_ln19_1_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[1]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[1] ),
        .R(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  FDRE \select_ln19_1_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[2]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[2] ),
        .R(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  FDRE \select_ln19_1_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[3]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[3] ),
        .R(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  FDRE \select_ln19_1_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[4]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[4] ),
        .R(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  FDRE \select_ln19_1_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[5]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[5] ),
        .R(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  FDRE \select_ln19_1_reg_784_reg[6] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[6]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[6] ),
        .R(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  FDRE \select_ln19_1_reg_784_reg[7] 
       (.C(ap_clk),
        .CE(select_ln18_reg_7740),
        .D(add_ln19_1_reg_727[7]),
        .Q(\select_ln19_1_reg_784_reg_n_5_[7] ),
        .R(\select_ln19_1_reg_784[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_802[0]_i_1 
       (.I0(zext_ln28_13_fu_422_p1[1]),
        .I1(select_ln34_12_reg_766),
        .I2(\select_ln34_reg_732_reg_n_5_[0] ),
        .O(select_ln19_fu_461_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_802[1]_i_1 
       (.I0(zext_ln28_13_fu_422_p1[2]),
        .I1(select_ln34_12_reg_766),
        .I2(\select_ln34_reg_732_reg_n_5_[1] ),
        .O(select_ln19_fu_461_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_802[2]_i_1 
       (.I0(zext_ln28_13_fu_422_p1[3]),
        .I1(select_ln34_12_reg_766),
        .I2(\select_ln34_reg_732_reg_n_5_[2] ),
        .O(select_ln19_fu_461_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_802[3]_i_1 
       (.I0(zext_ln28_13_fu_422_p1[4]),
        .I1(select_ln34_12_reg_766),
        .I2(\select_ln34_reg_732_reg_n_5_[3] ),
        .O(select_ln19_fu_461_p3[3]));
  FDRE \select_ln19_reg_802_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_fu_461_p3[0]),
        .Q(select_ln19_reg_802[0]),
        .R(1'b0));
  FDRE \select_ln19_reg_802_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_fu_461_p3[1]),
        .Q(select_ln19_reg_802[1]),
        .R(1'b0));
  FDRE \select_ln19_reg_802_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_fu_461_p3[2]),
        .Q(select_ln19_reg_802[2]),
        .R(1'b0));
  FDRE \select_ln19_reg_802_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_fu_461_p3[3]),
        .Q(select_ln19_reg_802[3]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[1]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[2]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[3]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[4]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[5]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[6]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[7]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln28_1_reg_796[8]),
        .Q(select_ln28_1_reg_796_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[1]),
        .Q(select_ln28_1_reg_796[1]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[2]),
        .Q(select_ln28_1_reg_796[2]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[3]),
        .Q(select_ln28_1_reg_796[3]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[4]),
        .Q(select_ln28_1_reg_796[4]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[5]),
        .Q(select_ln28_1_reg_796[5]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[6]),
        .Q(select_ln28_1_reg_796[6]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[7]),
        .Q(select_ln28_1_reg_796[7]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_796_reg[8] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(A[8]),
        .Q(select_ln28_1_reg_796[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \select_ln28_reg_789[3]_i_1 
       (.I0(select_ln34_12_reg_766),
        .I1(icmp_ln19_reg_714),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .O(select_ln28_reg_789));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_reg_789[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .O(select_ln28_1_reg_7960));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln28_reg_789_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(shl_ln28_1_fu_479_p3[1]),
        .Q(\select_ln28_reg_789_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln28_reg_789_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(shl_ln28_1_fu_479_p3[2]),
        .Q(\select_ln28_reg_789_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln28_reg_789_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(shl_ln28_1_fu_479_p3[3]),
        .Q(\select_ln28_reg_789_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln28_reg_789_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln28_reg_789_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(shl_ln28_1_fu_479_p3[4]),
        .Q(\select_ln28_reg_789_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  FDRE \select_ln28_reg_789_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln28_reg_789_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(select_ln28_reg_789_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln28_reg_789_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln28_reg_789_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(select_ln28_reg_789_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln28_reg_789_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln28_reg_789_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(select_ln28_reg_789_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln28_reg_789_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln28_reg_789_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(select_ln28_reg_789_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln28_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(\out_w_0_reg_221_reg_n_5_[0] ),
        .Q(shl_ln28_1_fu_479_p3[1]),
        .R(select_ln28_reg_789));
  FDRE \select_ln28_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(\out_w_0_reg_221_reg_n_5_[1] ),
        .Q(shl_ln28_1_fu_479_p3[2]),
        .R(select_ln28_reg_789));
  FDRE \select_ln28_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(\out_w_0_reg_221_reg_n_5_[2] ),
        .Q(shl_ln28_1_fu_479_p3[3]),
        .R(select_ln28_reg_789));
  FDRE \select_ln28_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(select_ln28_1_reg_7960),
        .D(\out_w_0_reg_221_reg_n_5_[3] ),
        .Q(shl_ln28_1_fu_479_p3[4]),
        .R(select_ln28_reg_789));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[0]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[0]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[0]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[10]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[10]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[10]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[11]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[11]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[11]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[12]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[12]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[12]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_1_reg_899[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln18_reg_703_pp0_iter3_reg_reg_n_5_[0] ),
        .O(select_ln29_1_reg_8990));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[13]_i_2 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[13]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[13]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[1]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[1]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[1]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[2]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[2]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[2]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[3]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[3]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[3]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[4]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[4]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[4]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[5]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[5]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[5]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[6]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[6]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[6]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[7]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[7]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[7]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[8]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[8]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[8]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_1_reg_899[9]_i_1 
       (.I0(add_ln28_2_reg_872_pp0_iter3_reg[9]),
        .I1(select_ln29_reg_866_pp0_iter3_reg[9]),
        .I2(icmp_ln29_1_reg_894),
        .O(select_ln29_1_fu_552_p3[9]));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[0]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[10]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[10]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[11]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[11]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[12]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[13]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[1]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[2]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[3]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[4]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[5]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[6]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[7]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[8]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_pp0_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_1_reg_899[9]),
        .Q(select_ln29_1_reg_899_pp0_iter5_reg[9]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[0]),
        .Q(select_ln29_1_reg_899[0]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[10] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[10]),
        .Q(select_ln29_1_reg_899[10]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[11] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[11]),
        .Q(select_ln29_1_reg_899[11]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[12] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[12]),
        .Q(select_ln29_1_reg_899[12]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[13] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[13]),
        .Q(select_ln29_1_reg_899[13]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[1] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[1]),
        .Q(select_ln29_1_reg_899[1]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[2] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[2]),
        .Q(select_ln29_1_reg_899[2]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[3] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[3]),
        .Q(select_ln29_1_reg_899[3]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[4] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[4]),
        .Q(select_ln29_1_reg_899[4]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[5] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[5]),
        .Q(select_ln29_1_reg_899[5]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[6] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[6]),
        .Q(select_ln29_1_reg_899[6]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[7] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[7]),
        .Q(select_ln29_1_reg_899[7]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[8] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[8]),
        .Q(select_ln29_1_reg_899[8]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_899_reg[9] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8990),
        .D(select_ln29_1_fu_552_p3[9]),
        .Q(select_ln29_1_reg_899[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[0]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[0]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[0]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[10]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[10]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[10]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[11]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[11]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[11]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[12]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[12]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[12]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_2_reg_942[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .O(select_ln29_2_reg_9420));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[13]_i_2 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[13]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[13]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[1]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[1]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[1]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[2]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[2]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[2]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[3]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[3]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[3]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[4]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[4]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[4]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[5]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[5]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[5]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[6]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[6]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[6]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[7]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[7]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[7]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[8]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[8]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[8]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_2_reg_942[9]_i_1 
       (.I0(add_ln28_3_reg_878_pp0_iter4_reg[9]),
        .I1(select_ln29_1_reg_899_pp0_iter5_reg[9]),
        .I2(icmp_ln29_2_reg_927),
        .O(select_ln29_2_fu_605_p3[9]));
  FDRE \select_ln29_2_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[0]),
        .Q(select_ln29_2_reg_942[0]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[10] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[10]),
        .Q(select_ln29_2_reg_942[10]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[11] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[11]),
        .Q(select_ln29_2_reg_942[11]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[12] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[12]),
        .Q(select_ln29_2_reg_942[12]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[13] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[13]),
        .Q(select_ln29_2_reg_942[13]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[1]),
        .Q(select_ln29_2_reg_942[1]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[2]),
        .Q(select_ln29_2_reg_942[2]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[3]),
        .Q(select_ln29_2_reg_942[3]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[4]),
        .Q(select_ln29_2_reg_942[4]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[5]),
        .Q(select_ln29_2_reg_942[5]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[6]),
        .Q(select_ln29_2_reg_942[6]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[7]),
        .Q(select_ln29_2_reg_942[7]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[8] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[8]),
        .Q(select_ln29_2_reg_942[8]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_942_reg[9] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_9420),
        .D(select_ln29_2_fu_605_p3[9]),
        .Q(select_ln29_2_reg_942[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[0]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[0]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[0]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[10]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[10]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[10]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[11]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[11]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[11]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[12]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[12]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[12]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_reg_866[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln18_reg_703_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln28_2_reg_8720));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[13]_i_2 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[13]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[13]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[1]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[1]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[1]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[2]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[2]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[2]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[3]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[3]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[3]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[4]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[4]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[4]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[5]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[5]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[5]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[6]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[6]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[6]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[7]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[7]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[7]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[8]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[8]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[8]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_866[9]_i_1 
       (.I0(add_ln28_1_reg_834_pp0_iter2_reg[9]),
        .I1(add_ln28_reg_823_pp0_iter2_reg[9]),
        .I2(icmp_ln29_reg_861),
        .O(select_ln29_fu_531_p3[9]));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[0]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[10]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[11]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[12]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[13]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[1]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[2]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[3]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[4]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[5]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[6]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[7]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[8]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(select_ln29_reg_866[9]),
        .Q(select_ln29_reg_866_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[0]),
        .Q(select_ln29_reg_866[0]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[10]),
        .Q(select_ln29_reg_866[10]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[11]),
        .Q(select_ln29_reg_866[11]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[12]),
        .Q(select_ln29_reg_866[12]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[13]),
        .Q(select_ln29_reg_866[13]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[1]),
        .Q(select_ln29_reg_866[1]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[2]),
        .Q(select_ln29_reg_866[2]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[3]),
        .Q(select_ln29_reg_866[3]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[4]),
        .Q(select_ln29_reg_866[4]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[5]),
        .Q(select_ln29_reg_866[5]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[6]),
        .Q(select_ln29_reg_866[6]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[7]),
        .Q(select_ln29_reg_866[7]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[8]),
        .Q(select_ln29_reg_866[8]),
        .R(1'b0));
  FDRE \select_ln29_reg_866_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8720),
        .D(select_ln29_fu_531_p3[9]),
        .Q(select_ln29_reg_866[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln34_12_reg_766[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .O(select_ln34_12_reg_7660));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln34_12_reg_766[0]_i_2 
       (.I0(icmp_ln20_1_reg_744),
        .I1(icmp_ln19_reg_714),
        .O(select_ln34_12_fu_404_p3));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln34_12_reg_766_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_563/select_ln34_12_reg_766_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln34_12_reg_766_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage3),
        .CLK(ap_clk),
        .D(select_ln34_12_reg_766),
        .Q(\select_ln34_12_reg_766_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  FDRE \select_ln34_12_reg_766_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\select_ln34_12_reg_766_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(select_ln34_12_reg_766_pp0_iter4_reg),
        .R(1'b0));
  FDRE \select_ln34_12_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(select_ln34_12_fu_404_p3),
        .Q(select_ln34_12_reg_766),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln34_reg_732[0]_i_1 
       (.I0(select_ln19_reg_802[0]),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(tmp_0_0_reg_756_reg__2_n_5),
        .O(ap_phi_mux_out_h_0_phi_fu_213_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln34_reg_732[1]_i_1 
       (.I0(select_ln19_reg_802[1]),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(tmp_0_0_reg_756_reg__1_n_5),
        .O(ap_phi_mux_out_h_0_phi_fu_213_p4[1]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln34_reg_732[2]_i_1 
       (.I0(select_ln19_reg_802[2]),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(tmp_0_0_reg_756_reg__0_n_5),
        .O(ap_phi_mux_out_h_0_phi_fu_213_p4[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln34_reg_732[3]_i_1 
       (.I0(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln19_reg_714),
        .O(\select_ln34_reg_732[3]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln34_reg_732[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln18_reg_703_reg_n_5_[0] ),
        .O(mul_ln28_1_reg_7380));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln34_reg_732[3]_i_3 
       (.I0(select_ln19_reg_802[3]),
        .I1(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(tmp_0_0_reg_756_reg_n_5),
        .O(ap_phi_mux_out_h_0_phi_fu_213_p4[3]));
  FDRE \select_ln34_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(ap_phi_mux_out_h_0_phi_fu_213_p4[0]),
        .Q(\select_ln34_reg_732_reg_n_5_[0] ),
        .R(\select_ln34_reg_732[3]_i_1_n_5 ));
  FDRE \select_ln34_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(ap_phi_mux_out_h_0_phi_fu_213_p4[1]),
        .Q(\select_ln34_reg_732_reg_n_5_[1] ),
        .R(\select_ln34_reg_732[3]_i_1_n_5 ));
  FDRE \select_ln34_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(ap_phi_mux_out_h_0_phi_fu_213_p4[2]),
        .Q(\select_ln34_reg_732_reg_n_5_[2] ),
        .R(\select_ln34_reg_732[3]_i_1_n_5 ));
  FDRE \select_ln34_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7380),
        .D(ap_phi_mux_out_h_0_phi_fu_213_p4[3]),
        .Q(\select_ln34_reg_732_reg_n_5_[3] ),
        .R(\select_ln34_reg_732[3]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_mid1_reg_937[3]_i_2 
       (.I0(out_h_reg_749_pp0_iter4_reg[3]),
        .I1(mul_ln34_reg_921_reg_n_107),
        .O(\tmp2_mid1_reg_937[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_mid1_reg_937[3]_i_3 
       (.I0(out_h_reg_749_pp0_iter4_reg[2]),
        .I1(mul_ln34_reg_921_reg_n_108),
        .O(\tmp2_mid1_reg_937[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_mid1_reg_937[3]_i_4 
       (.I0(out_h_reg_749_pp0_iter4_reg[1]),
        .I1(mul_ln34_reg_921_reg_n_109),
        .O(\tmp2_mid1_reg_937[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_mid1_reg_937[3]_i_5 
       (.I0(out_h_reg_749_pp0_iter4_reg[0]),
        .I1(mul_ln34_reg_921_reg_n_110),
        .O(\tmp2_mid1_reg_937[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp2_mid1_reg_937[7]_i_1 
       (.I0(select_ln34_12_reg_766_pp0_iter4_reg),
        .I1(\icmp_ln18_reg_703_pp0_iter5_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(tmp2_mid1_reg_9370));
  FDRE \tmp2_mid1_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[0]),
        .Q(tmp2_mid1_reg_937[0]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[1]),
        .Q(tmp2_mid1_reg_937[1]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[2]),
        .Q(tmp2_mid1_reg_937[2]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[3]),
        .Q(tmp2_mid1_reg_937[3]),
        .R(1'b0));
  CARRY4 \tmp2_mid1_reg_937_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_mid1_reg_937_reg[3]_i_1_n_5 ,\tmp2_mid1_reg_937_reg[3]_i_1_n_6 ,\tmp2_mid1_reg_937_reg[3]_i_1_n_7 ,\tmp2_mid1_reg_937_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(out_h_reg_749_pp0_iter4_reg),
        .O(tmp2_mid1_fu_599_p2[3:0]),
        .S({\tmp2_mid1_reg_937[3]_i_2_n_5 ,\tmp2_mid1_reg_937[3]_i_3_n_5 ,\tmp2_mid1_reg_937[3]_i_4_n_5 ,\tmp2_mid1_reg_937[3]_i_5_n_5 }));
  FDRE \tmp2_mid1_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[4]),
        .Q(tmp2_mid1_reg_937[4]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[5]),
        .Q(tmp2_mid1_reg_937[5]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[6]),
        .Q(tmp2_mid1_reg_937[6]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_9370),
        .D(tmp2_mid1_fu_599_p2[7]),
        .Q(tmp2_mid1_reg_937[7]),
        .R(1'b0));
  CARRY4 \tmp2_mid1_reg_937_reg[7]_i_2 
       (.CI(\tmp2_mid1_reg_937_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp2_mid1_reg_937_reg[7]_i_2_CO_UNCONNECTED [3],\tmp2_mid1_reg_937_reg[7]_i_2_n_6 ,\tmp2_mid1_reg_937_reg[7]_i_2_n_7 ,\tmp2_mid1_reg_937_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_mid1_fu_599_p2[7:4]),
        .S({mul_ln34_reg_921_reg_n_103,mul_ln34_reg_921_reg_n_104,mul_ln34_reg_921_reg_n_105,mul_ln34_reg_921_reg_n_106}));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp2_reg_932_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_563_input_width,1'b1,1'b1,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp2_reg_932_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d_0_reg_186_pp0_iter2_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp2_reg_932_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_h_0_reg_209_pp0_iter3_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp2_reg_932_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp2_reg_932_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_pp0_stage0),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(ap_CS_fsm_pp0_stage1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_pp0_stage0),
        .CEP(tmp2_reg_9320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp2_reg_932_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp2_reg_932_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp2_reg_932_reg_P_UNCONNECTED[47:8],tmp2_reg_932_reg_n_103,tmp2_reg_932_reg_n_104,tmp2_reg_932_reg_n_105,tmp2_reg_932_reg_n_106,tmp2_reg_932_reg_n_107,tmp2_reg_932_reg_n_108,tmp2_reg_932_reg_n_109,tmp2_reg_932_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp2_reg_932_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp2_reg_932_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp2_reg_932_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp2_reg_932_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    tmp2_reg_932_reg_i_1
       (.I0(select_ln34_12_reg_766_pp0_iter4_reg),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln19_reg_714_pp0_iter5_reg),
        .O(tmp2_reg_9320));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_779[3]_i_2 
       (.I0(zext_ln28_13_fu_422_p1[3]),
        .I1(mul_ln28_reg_697[3]),
        .I2(icmp_ln19_reg_714),
        .I3(mul_ln28_1_reg_738[3]),
        .O(\tmp_0_0_mid1_reg_779[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_779[3]_i_3 
       (.I0(zext_ln28_13_fu_422_p1[2]),
        .I1(mul_ln28_reg_697[2]),
        .I2(icmp_ln19_reg_714),
        .I3(mul_ln28_1_reg_738[2]),
        .O(\tmp_0_0_mid1_reg_779[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_779[3]_i_4 
       (.I0(zext_ln28_13_fu_422_p1[1]),
        .I1(mul_ln28_reg_697[1]),
        .I2(icmp_ln19_reg_714),
        .I3(mul_ln28_1_reg_738[1]),
        .O(\tmp_0_0_mid1_reg_779[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_779[7]_i_2 
       (.I0(mul_ln28_1_reg_738[7]),
        .I1(icmp_ln19_reg_714),
        .I2(mul_ln28_reg_697[7]),
        .O(select_ln34_8_fu_399_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_779[7]_i_3 
       (.I0(mul_ln28_1_reg_738[6]),
        .I1(icmp_ln19_reg_714),
        .I2(mul_ln28_reg_697[6]),
        .O(select_ln34_8_fu_399_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_779[7]_i_4 
       (.I0(mul_ln28_1_reg_738[5]),
        .I1(icmp_ln19_reg_714),
        .I2(mul_ln28_reg_697[5]),
        .O(select_ln34_8_fu_399_p3[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_0_0_mid1_reg_779[7]_i_5 
       (.I0(zext_ln28_13_fu_422_p1[4]),
        .I1(mul_ln28_reg_697[4]),
        .I2(icmp_ln19_reg_714),
        .I3(mul_ln28_1_reg_738[4]),
        .O(\tmp_0_0_mid1_reg_779[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_0_0_mid1_reg_779[8]_i_2 
       (.I0(mul_ln28_1_reg_738[8]),
        .I1(icmp_ln19_reg_714),
        .I2(mul_ln28_reg_697[8]),
        .O(select_ln34_8_fu_399_p3[8]));
  FDRE \tmp_0_0_mid1_reg_779_reg[1] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[1]),
        .Q(tmp_0_0_mid1_reg_779[1]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_779_reg[2] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[2]),
        .Q(tmp_0_0_mid1_reg_779[2]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_779_reg[3] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[3]),
        .Q(tmp_0_0_mid1_reg_779[3]),
        .R(1'b0));
  CARRY4 \tmp_0_0_mid1_reg_779_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_0_0_mid1_reg_779_reg[3]_i_1_n_5 ,\tmp_0_0_mid1_reg_779_reg[3]_i_1_n_6 ,\tmp_0_0_mid1_reg_779_reg[3]_i_1_n_7 ,\tmp_0_0_mid1_reg_779_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln28_13_fu_422_p1[3:1],1'b0}),
        .O({tmp_0_0_mid1_fu_426_p2[3:1],\NLW_tmp_0_0_mid1_reg_779_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_0_0_mid1_reg_779[3]_i_2_n_5 ,\tmp_0_0_mid1_reg_779[3]_i_3_n_5 ,\tmp_0_0_mid1_reg_779[3]_i_4_n_5 ,1'b0}));
  FDRE \tmp_0_0_mid1_reg_779_reg[4] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[4]),
        .Q(tmp_0_0_mid1_reg_779[4]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_779_reg[5] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[5]),
        .Q(tmp_0_0_mid1_reg_779[5]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_779_reg[6] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[6]),
        .Q(tmp_0_0_mid1_reg_779[6]),
        .R(1'b0));
  FDRE \tmp_0_0_mid1_reg_779_reg[7] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[7]),
        .Q(tmp_0_0_mid1_reg_779[7]),
        .R(1'b0));
  CARRY4 \tmp_0_0_mid1_reg_779_reg[7]_i_1 
       (.CI(\tmp_0_0_mid1_reg_779_reg[3]_i_1_n_5 ),
        .CO({\tmp_0_0_mid1_reg_779_reg[7]_i_1_n_5 ,\tmp_0_0_mid1_reg_779_reg[7]_i_1_n_6 ,\tmp_0_0_mid1_reg_779_reg[7]_i_1_n_7 ,\tmp_0_0_mid1_reg_779_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln28_13_fu_422_p1[4]}),
        .O(tmp_0_0_mid1_fu_426_p2[7:4]),
        .S({select_ln34_8_fu_399_p3[7:5],\tmp_0_0_mid1_reg_779[7]_i_5_n_5 }));
  FDRE \tmp_0_0_mid1_reg_779_reg[8] 
       (.C(ap_clk),
        .CE(select_ln34_12_reg_7660),
        .D(tmp_0_0_mid1_fu_426_p2[8]),
        .Q(tmp_0_0_mid1_reg_779[8]),
        .R(1'b0));
  CARRY4 \tmp_0_0_mid1_reg_779_reg[8]_i_1 
       (.CI(\tmp_0_0_mid1_reg_779_reg[7]_i_1_n_5 ),
        .CO(\NLW_tmp_0_0_mid1_reg_779_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_0_0_mid1_reg_779_reg[8]_i_1_O_UNCONNECTED [3:1],tmp_0_0_mid1_fu_426_p2[8]}),
        .S({1'b0,1'b0,1'b0,select_ln34_8_fu_399_p3[8]}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_756[1]_i_1 
       (.I0(tmp_0_0_reg_756_reg__2_n_5),
        .I1(mul_ln28_reg_697[1]),
        .O(tmp_0_0_fu_388_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_756[4]_i_2 
       (.I0(tmp_0_0_reg_756_reg_n_5),
        .I1(mul_ln28_reg_697[4]),
        .O(\tmp_0_0_reg_756[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_756[4]_i_3 
       (.I0(tmp_0_0_reg_756_reg__0_n_5),
        .I1(mul_ln28_reg_697[3]),
        .O(\tmp_0_0_reg_756[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_756[4]_i_4 
       (.I0(tmp_0_0_reg_756_reg__1_n_5),
        .I1(mul_ln28_reg_697[2]),
        .O(\tmp_0_0_reg_756[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_0_0_reg_756[4]_i_5 
       (.I0(tmp_0_0_reg_756_reg__2_n_5),
        .I1(mul_ln28_reg_697[1]),
        .O(\tmp_0_0_reg_756[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_0_0_reg_756[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(icmp_ln19_reg_714),
        .O(tmp_0_0_reg_7560));
  LUT4 #(
    .INIT(16'hAA2A)) 
    tmp_0_0_reg_756__0_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln18_reg_703_pp0_iter1_reg_reg_n_5_[0] ),
        .O(out_h_0_reg_209));
  FDRE tmp_0_0_reg_756_reg
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(select_ln19_reg_802[3]),
        .Q(tmp_0_0_reg_756_reg_n_5),
        .R(out_h_0_reg_209));
  FDRE \tmp_0_0_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[1]),
        .Q(tmp_0_0_reg_756[1]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[2]),
        .Q(tmp_0_0_reg_756[2]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[3]),
        .Q(tmp_0_0_reg_756[3]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[4]),
        .Q(tmp_0_0_reg_756[4]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_756_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_0_0_reg_756_reg[4]_i_1_n_5 ,\tmp_0_0_reg_756_reg[4]_i_1_n_6 ,\tmp_0_0_reg_756_reg[4]_i_1_n_7 ,\tmp_0_0_reg_756_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({tmp_0_0_reg_756_reg_n_5,tmp_0_0_reg_756_reg__0_n_5,tmp_0_0_reg_756_reg__1_n_5,tmp_0_0_reg_756_reg__2_n_5}),
        .O({tmp_0_0_fu_388_p2[4:2],\NLW_tmp_0_0_reg_756_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_0_0_reg_756[4]_i_2_n_5 ,\tmp_0_0_reg_756[4]_i_3_n_5 ,\tmp_0_0_reg_756[4]_i_4_n_5 ,\tmp_0_0_reg_756[4]_i_5_n_5 }));
  FDRE \tmp_0_0_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[5]),
        .Q(tmp_0_0_reg_756[5]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[6]),
        .Q(tmp_0_0_reg_756[6]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[7]),
        .Q(tmp_0_0_reg_756[7]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_756_reg[8] 
       (.C(ap_clk),
        .CE(tmp_0_0_reg_7560),
        .D(tmp_0_0_fu_388_p2[8]),
        .Q(tmp_0_0_reg_756[8]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_756_reg[8]_i_2 
       (.CI(\tmp_0_0_reg_756_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp_0_0_reg_756_reg[8]_i_2_CO_UNCONNECTED [3],\tmp_0_0_reg_756_reg[8]_i_2_n_6 ,\tmp_0_0_reg_756_reg[8]_i_2_n_7 ,\tmp_0_0_reg_756_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_fu_388_p2[8:5]),
        .S(mul_ln28_reg_697[8:5]));
  FDRE tmp_0_0_reg_756_reg__0
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(select_ln19_reg_802[2]),
        .Q(tmp_0_0_reg_756_reg__0_n_5),
        .R(out_h_0_reg_209));
  FDRE tmp_0_0_reg_756_reg__1
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(select_ln19_reg_802[1]),
        .Q(tmp_0_0_reg_756_reg__1_n_5),
        .R(out_h_0_reg_209));
  FDRE tmp_0_0_reg_756_reg__2
       (.C(ap_clk),
        .CE(\out_w_reg_813[3]_i_1_n_5 ),
        .D(select_ln19_reg_802[0]),
        .Q(tmp_0_0_reg_756_reg__2_n_5),
        .R(out_h_0_reg_209));
  FDRE \zext_ln28_7_reg_818_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(zext_ln28_7_reg_818[1]),
        .Q(zext_ln28_7_reg_818_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \zext_ln28_7_reg_818_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(zext_ln28_7_reg_818[2]),
        .Q(zext_ln28_7_reg_818_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \zext_ln28_7_reg_818_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(zext_ln28_7_reg_818[3]),
        .Q(zext_ln28_7_reg_818_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \zext_ln28_7_reg_818_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(zext_ln28_7_reg_818[4]),
        .Q(zext_ln28_7_reg_818_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \zext_ln28_7_reg_818_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_8340),
        .D(shl_ln28_1_fu_479_p3[1]),
        .Q(zext_ln28_7_reg_818[1]),
        .R(1'b0));
  FDRE \zext_ln28_7_reg_818_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_8340),
        .D(shl_ln28_1_fu_479_p3[2]),
        .Q(zext_ln28_7_reg_818[2]),
        .R(1'b0));
  FDRE \zext_ln28_7_reg_818_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_8340),
        .D(shl_ln28_1_fu_479_p3[3]),
        .Q(zext_ln28_7_reg_818[3]),
        .R(1'b0));
  FDRE \zext_ln28_7_reg_818_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_8340),
        .D(shl_ln28_1_fu_479_p3[4]),
        .Q(zext_ln28_7_reg_818[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln28_reg_664[1]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln28_reg_664_reg[1]),
        .O(\zext_ln28_reg_664[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \zext_ln28_reg_664[4]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln28_reg_664_reg[4]),
        .O(\zext_ln28_reg_664[4]_i_1_n_5 ));
  FDRE \zext_ln28_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln28_reg_664[1]_i_1_n_5 ),
        .Q(zext_ln28_reg_664_reg[1]),
        .R(1'b0));
  FDRE \zext_ln28_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln28_reg_664[4]_i_1_n_5 ),
        .Q(zext_ln28_reg_664_reg[4]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "network" *) 
(* ap_ST_fsm_pp1_stage0 = "46'b0000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp2_stage0 = "46'b0010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "46'b0000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "46'b0000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "46'b0000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "46'b0000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "46'b0000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "46'b0000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "46'b0000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "46'b0000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "46'b0000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "46'b0000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "46'b0000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "46'b0000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "46'b0000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "46'b0000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "46'b0000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "46'b0000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "46'b0000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "46'b0000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "46'b0000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "46'b0000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "46'b0000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "46'b0000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "46'b0000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "46'b0000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "46'b0000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "46'b0000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "46'b0000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "46'b0000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "46'b0000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "46'b0000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "46'b0000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "46'b0000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "46'b0000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "46'b0000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "46'b0000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "46'b0000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "46'b0001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "46'b0000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state51 = "46'b0100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "46'b1000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "46'b0000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "46'b0000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "46'b0000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "46'b0000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [1:0]input_data_TKEEP;
  input [1:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [15:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [1:0]output_data_TKEEP;
  output [1:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire MemBank_A_U_n_10;
  wire MemBank_A_U_n_5;
  wire MemBank_A_U_n_7;
  wire MemBank_A_address01;
  wire [15:0]MemBank_A_q0;
  wire MemBank_B_U_n_10;
  wire MemBank_B_U_n_11;
  wire MemBank_B_U_n_12;
  wire MemBank_B_U_n_13;
  wire MemBank_B_U_n_14;
  wire MemBank_B_U_n_15;
  wire MemBank_B_U_n_16;
  wire MemBank_B_U_n_17;
  wire MemBank_B_U_n_18;
  wire MemBank_B_U_n_19;
  wire MemBank_B_U_n_20;
  wire MemBank_B_U_n_5;
  wire MemBank_B_U_n_53;
  wire MemBank_B_U_n_54;
  wire MemBank_B_U_n_55;
  wire MemBank_B_U_n_56;
  wire MemBank_B_U_n_57;
  wire MemBank_B_U_n_58;
  wire MemBank_B_U_n_59;
  wire MemBank_B_U_n_6;
  wire MemBank_B_U_n_60;
  wire MemBank_B_U_n_61;
  wire MemBank_B_U_n_62;
  wire MemBank_B_U_n_63;
  wire MemBank_B_U_n_64;
  wire MemBank_B_U_n_65;
  wire MemBank_B_U_n_66;
  wire MemBank_B_U_n_67;
  wire MemBank_B_U_n_68;
  wire MemBank_B_U_n_7;
  wire MemBank_B_U_n_8;
  wire MemBank_B_U_n_85;
  wire MemBank_B_U_n_87;
  wire MemBank_B_U_n_89;
  wire MemBank_B_U_n_9;
  wire MemBank_B_U_n_90;
  wire MemBank_B_address01;
  wire MemBank_B_address013_out;
  wire MemBank_B_address014_out;
  wire MemBank_B_address015_out;
  wire [13:0]MemBank_B_address1;
  wire MemBank_B_ce01;
  wire MemBank_B_ce1;
  wire [15:0]MemBank_B_load_reg_729;
  wire \MemBank_B_load_reg_729[15]_i_1_n_5 ;
  wire [15:0]MemBank_B_q0;
  wire [15:0]MemBank_B_q1;
  wire \ap_CS_fsm[3]_i_1__2_n_5 ;
  wire \ap_CS_fsm[41]_i_2_n_5 ;
  wire \ap_CS_fsm[42]_i_1_n_5 ;
  wire \ap_CS_fsm[44]_i_2_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[11] ;
  wire \ap_CS_fsm_reg_n_5_[13] ;
  wire \ap_CS_fsm_reg_n_5_[16] ;
  wire \ap_CS_fsm_reg_n_5_[17] ;
  wire \ap_CS_fsm_reg_n_5_[19] ;
  wire \ap_CS_fsm_reg_n_5_[1] ;
  wire \ap_CS_fsm_reg_n_5_[21] ;
  wire \ap_CS_fsm_reg_n_5_[24] ;
  wire \ap_CS_fsm_reg_n_5_[25] ;
  wire \ap_CS_fsm_reg_n_5_[27] ;
  wire \ap_CS_fsm_reg_n_5_[29] ;
  wire \ap_CS_fsm_reg_n_5_[32] ;
  wire \ap_CS_fsm_reg_n_5_[33] ;
  wire \ap_CS_fsm_reg_n_5_[35] ;
  wire \ap_CS_fsm_reg_n_5_[37] ;
  wire \ap_CS_fsm_reg_n_5_[3] ;
  wire \ap_CS_fsm_reg_n_5_[44] ;
  wire \ap_CS_fsm_reg_n_5_[45] ;
  wire \ap_CS_fsm_reg_n_5_[9] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [45:0]ap_NS_fsm;
  wire ap_NS_fsm1104_out;
  wire ap_NS_fsm1105_out;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_5;
  wire ap_enable_reg_pp2_iter1_i_1_n_5;
  wire ap_enable_reg_pp2_iter1_reg_n_5;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter2_i_1_n_5;
  wire ap_enable_reg_pp2_iter3_i_1_n_5;
  wire ap_enable_reg_pp2_iter3_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire data4;
  wire grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_479_input_r_address1;
  wire grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_12;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_13;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_14;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_15;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_16;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_17;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_18;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_19;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_20;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_21;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_22;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_23;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_24;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_25;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_26;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_27;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_28;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_5;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_6;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_7;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_479_output_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  wire [11:0]grp_depthwise_conv2d_fix_2_fu_449_input_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_11;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_12;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_13;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_14;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_15;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_16;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_17;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_18;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_19;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_20;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_21;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_22;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_26;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_27;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_28;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_5;
  wire [13:0]grp_depthwise_conv2d_fix_2_fu_449_output_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_449_output_r_d0;
  wire grp_depthwise_conv2d_fix_fu_509_ap_start_reg;
  wire [13:13]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  wire grp_depthwise_conv2d_fix_fu_509_input_r_ce1;
  wire grp_depthwise_conv2d_fix_fu_509_n_10;
  wire grp_depthwise_conv2d_fix_fu_509_n_11;
  wire grp_depthwise_conv2d_fix_fu_509_n_24;
  wire grp_depthwise_conv2d_fix_fu_509_n_25;
  wire grp_depthwise_conv2d_fix_fu_509_n_26;
  wire grp_depthwise_conv2d_fix_fu_509_n_27;
  wire grp_depthwise_conv2d_fix_fu_509_n_28;
  wire grp_depthwise_conv2d_fix_fu_509_n_29;
  wire grp_depthwise_conv2d_fix_fu_509_n_30;
  wire grp_depthwise_conv2d_fix_fu_509_n_31;
  wire grp_depthwise_conv2d_fix_fu_509_n_32;
  wire grp_depthwise_conv2d_fix_fu_509_n_33;
  wire grp_depthwise_conv2d_fix_fu_509_n_34;
  wire grp_depthwise_conv2d_fix_fu_509_n_35;
  wire grp_depthwise_conv2d_fix_fu_509_n_36;
  wire grp_depthwise_conv2d_fix_fu_509_n_37;
  wire grp_depthwise_conv2d_fix_fu_509_n_38;
  wire grp_depthwise_conv2d_fix_fu_509_n_39;
  wire grp_depthwise_conv2d_fix_fu_509_n_40;
  wire grp_depthwise_conv2d_fix_fu_509_n_41;
  wire grp_depthwise_conv2d_fix_fu_509_n_42;
  wire grp_depthwise_conv2d_fix_fu_509_n_43;
  wire grp_depthwise_conv2d_fix_fu_509_n_44;
  wire grp_depthwise_conv2d_fix_fu_509_n_45;
  wire grp_depthwise_conv2d_fix_fu_509_n_46;
  wire grp_depthwise_conv2d_fix_fu_509_n_47;
  wire grp_depthwise_conv2d_fix_fu_509_n_48;
  wire grp_depthwise_conv2d_fix_fu_509_n_49;
  wire grp_depthwise_conv2d_fix_fu_509_n_50;
  wire grp_depthwise_conv2d_fix_fu_509_n_51;
  wire grp_depthwise_conv2d_fix_fu_509_n_52;
  wire grp_depthwise_conv2d_fix_fu_509_n_53;
  wire grp_depthwise_conv2d_fix_fu_509_n_54;
  wire grp_depthwise_conv2d_fix_fu_509_n_6;
  wire grp_depthwise_conv2d_fix_fu_509_n_9;
  wire grp_depthwise_conv2d_fix_fu_509_output_r_ce0;
  wire [15:0]grp_depthwise_conv2d_fix_fu_509_output_r_d0;
  wire [13:0]grp_fu_659_p2;
  wire grp_max_pooling2d_fix16_fu_563_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_fu_563_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_563_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_563_n_22;
  wire grp_max_pooling2d_fix16_fu_563_n_23;
  wire grp_max_pooling2d_fix16_fu_563_n_24;
  wire grp_max_pooling2d_fix16_fu_563_n_25;
  wire grp_max_pooling2d_fix16_fu_563_n_26;
  wire grp_max_pooling2d_fix16_fu_563_n_27;
  wire grp_max_pooling2d_fix16_fu_563_n_28;
  wire grp_max_pooling2d_fix16_fu_563_n_29;
  wire grp_max_pooling2d_fix16_fu_563_n_30;
  wire grp_max_pooling2d_fix16_fu_563_n_31;
  wire grp_max_pooling2d_fix16_fu_563_n_32;
  wire grp_max_pooling2d_fix16_fu_563_n_33;
  wire grp_max_pooling2d_fix16_fu_563_n_34;
  wire grp_max_pooling2d_fix16_fu_563_n_35;
  wire grp_max_pooling2d_fix16_fu_563_n_36;
  wire grp_max_pooling2d_fix16_fu_563_n_41;
  wire grp_max_pooling2d_fix16_fu_563_n_42;
  wire grp_max_pooling2d_fix16_fu_563_n_43;
  wire grp_max_pooling2d_fix16_fu_563_n_44;
  wire grp_max_pooling2d_fix16_fu_563_n_45;
  wire grp_max_pooling2d_fix16_fu_563_n_46;
  wire grp_max_pooling2d_fix16_fu_563_n_47;
  wire grp_max_pooling2d_fix16_fu_563_n_48;
  wire grp_max_pooling2d_fix16_fu_563_n_49;
  wire grp_max_pooling2d_fix16_fu_563_n_5;
  wire grp_max_pooling2d_fix16_fu_563_n_50;
  wire grp_max_pooling2d_fix16_fu_563_n_51;
  wire grp_max_pooling2d_fix16_fu_563_n_52;
  wire grp_max_pooling2d_fix16_fu_563_n_53;
  wire grp_max_pooling2d_fix16_fu_563_n_54;
  wire grp_max_pooling2d_fix16_fu_563_n_55;
  wire grp_max_pooling2d_fix16_fu_563_n_56;
  wire grp_max_pooling2d_fix16_fu_563_n_57;
  wire grp_max_pooling2d_fix16_fu_563_n_58;
  wire grp_max_pooling2d_fix16_fu_563_n_59;
  wire grp_max_pooling2d_fix16_fu_563_n_60;
  wire grp_max_pooling2d_fix16_fu_563_n_61;
  wire grp_max_pooling2d_fix16_fu_563_n_62;
  wire grp_max_pooling2d_fix16_fu_563_n_63;
  wire grp_max_pooling2d_fix16_fu_563_n_64;
  wire grp_max_pooling2d_fix16_fu_563_n_65;
  wire grp_max_pooling2d_fix16_fu_563_n_66;
  wire grp_max_pooling2d_fix16_fu_563_n_67;
  wire grp_max_pooling2d_fix16_fu_563_n_68;
  wire grp_max_pooling2d_fix16_fu_563_n_69;
  wire grp_max_pooling2d_fix16_fu_563_n_70;
  wire grp_padding2d_fix16_fu_545_ap_start_reg;
  wire grp_padding2d_fix16_fu_545_ap_start_reg0;
  wire [11:0]grp_padding2d_fix16_fu_545_input_r_address0;
  wire grp_padding2d_fix16_fu_545_input_r_ce0;
  wire grp_padding2d_fix16_fu_545_n_10;
  wire grp_padding2d_fix16_fu_545_n_11;
  wire grp_padding2d_fix16_fu_545_n_12;
  wire grp_padding2d_fix16_fu_545_n_13;
  wire grp_padding2d_fix16_fu_545_n_14;
  wire grp_padding2d_fix16_fu_545_n_15;
  wire grp_padding2d_fix16_fu_545_n_16;
  wire grp_padding2d_fix16_fu_545_n_17;
  wire grp_padding2d_fix16_fu_545_n_18;
  wire grp_padding2d_fix16_fu_545_n_19;
  wire grp_padding2d_fix16_fu_545_n_20;
  wire grp_padding2d_fix16_fu_545_n_21;
  wire grp_padding2d_fix16_fu_545_n_22;
  wire grp_padding2d_fix16_fu_545_n_23;
  wire grp_padding2d_fix16_fu_545_n_24;
  wire grp_padding2d_fix16_fu_545_n_25;
  wire grp_padding2d_fix16_fu_545_n_26;
  wire grp_padding2d_fix16_fu_545_n_39;
  wire grp_padding2d_fix16_fu_545_n_40;
  wire grp_padding2d_fix16_fu_545_n_41;
  wire grp_padding2d_fix16_fu_545_n_5;
  wire grp_padding2d_fix16_fu_545_n_6;
  wire grp_padding2d_fix16_fu_545_n_7;
  wire grp_padding2d_fix16_fu_545_n_8;
  wire grp_padding2d_fix16_fu_545_n_9;
  wire [8:0]grp_padding2d_fix16_fu_545_output_r_address0;
  wire grp_padding2d_fix16_fu_545_output_r_ce0;
  wire grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_521_input_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_17;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_18;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_19;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_22;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_23;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_24;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_25;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_26;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_27;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_28;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_29;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_30;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_31;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_32;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_33;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_34;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_35;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_36;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_37;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_38;
  wire grp_pointwise_conv2d_fix_1_fu_521_n_39;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_537_input_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_537_n_10;
  wire grp_pointwise_conv2d_fix_2_fu_537_n_11;
  wire grp_pointwise_conv2d_fix_2_fu_537_n_7;
  wire grp_pointwise_conv2d_fix_2_fu_537_n_8;
  wire grp_pointwise_conv2d_fix_2_fu_537_n_9;
  wire [8:0]grp_pointwise_conv2d_fix_2_fu_537_output_r_address0;
  wire [14:0]grp_pointwise_conv2d_fix_2_fu_537_output_r_d0;
  wire grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_10;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_11;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_12;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_13;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_14;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_15;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_16;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_17;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_18;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_19;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_20;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_23;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_24;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_25;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_26;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_27;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_28;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_29;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_30;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_31;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_32;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_33;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_34;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_35;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_36;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_37;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_38;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_39;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_40;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_41;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_7;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_8;
  wire grp_pointwise_conv2d_fix_3_fu_529_n_9;
  wire [13:13]grp_pointwise_conv2d_fix_3_fu_529_output_r_address0;
  wire [14:0]grp_pointwise_conv2d_fix_3_fu_529_output_r_d0;
  wire grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_515_input_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_515_n_19;
  wire grp_pointwise_conv2d_fix_4_fu_515_n_20;
  wire grp_pointwise_conv2d_fix_4_fu_515_n_21;
  wire grp_pointwise_conv2d_fix_4_fu_515_n_22;
  wire grp_pointwise_conv2d_fix_4_fu_515_n_7;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_515_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0;
  wire [14:0]grp_pointwise_conv2d_fix_4_fu_515_output_r_d0;
  wire grp_pointwise_conv2d_fix_fu_584_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_fu_584_input_r_address0;
  wire grp_pointwise_conv2d_fix_fu_584_n_22;
  wire grp_pointwise_conv2d_fix_fu_584_n_7;
  wire grp_pointwise_conv2d_fix_fu_584_n_8;
  wire [13:0]grp_pointwise_conv2d_fix_fu_584_output_r_address0;
  wire grp_pointwise_conv2d_fix_fu_584_output_r_ce0;
  wire [14:0]grp_pointwise_conv2d_fix_fu_584_output_r_d0;
  wire grp_up_sampling2d_fix16_fu_592_ap_start_reg;
  wire [11:10]grp_up_sampling2d_fix16_fu_592_input_r_address0;
  wire grp_up_sampling2d_fix16_fu_592_n_11;
  wire grp_up_sampling2d_fix16_fu_592_n_14;
  wire grp_up_sampling2d_fix16_fu_592_n_15;
  wire grp_up_sampling2d_fix16_fu_592_n_16;
  wire grp_up_sampling2d_fix16_fu_592_n_17;
  wire grp_up_sampling2d_fix16_fu_592_n_18;
  wire grp_up_sampling2d_fix16_fu_592_n_19;
  wire grp_up_sampling2d_fix16_fu_592_n_20;
  wire grp_up_sampling2d_fix16_fu_592_n_21;
  wire grp_up_sampling2d_fix16_fu_592_n_22;
  wire grp_up_sampling2d_fix16_fu_592_n_23;
  wire grp_up_sampling2d_fix16_fu_592_n_24;
  wire grp_up_sampling2d_fix16_fu_592_n_25;
  wire grp_up_sampling2d_fix16_fu_592_n_26;
  wire grp_up_sampling2d_fix16_fu_592_n_27;
  wire grp_up_sampling2d_fix16_fu_592_n_28;
  wire grp_up_sampling2d_fix16_fu_592_n_29;
  wire grp_up_sampling2d_fix16_fu_592_n_30;
  wire grp_up_sampling2d_fix16_fu_592_n_31;
  wire grp_up_sampling2d_fix16_fu_592_n_32;
  wire grp_up_sampling2d_fix16_fu_592_n_33;
  wire grp_up_sampling2d_fix16_fu_592_n_34;
  wire grp_up_sampling2d_fix16_fu_592_n_35;
  wire grp_up_sampling2d_fix16_fu_592_n_36;
  wire grp_up_sampling2d_fix16_fu_592_n_37;
  wire grp_up_sampling2d_fix16_fu_592_n_5;
  wire grp_up_sampling2d_fix16_fu_592_n_6;
  wire grp_up_sampling2d_fix16_fu_592_output_r_ce0;
  wire [15:0]grp_up_sampling2d_fix16_fu_592_output_r_d0;
  wire \i_1_reg_427[9]_i_2_n_5 ;
  wire \i_1_reg_427[9]_i_4_n_5 ;
  wire [9:0]i_1_reg_427_reg;
  wire \i_2_reg_438[9]_i_3_n_5 ;
  wire [9:0]i_2_reg_438_reg;
  wire [9:0]i_3_fu_671_p2;
  wire [9:0]i_4_fu_688_p2;
  wire icmp_ln177_fu_665_p2;
  wire icmp_ln177_reg_710;
  wire \icmp_ln177_reg_710[0]_i_2_n_5 ;
  wire icmp_ln177_reg_710_pp1_iter1_reg;
  wire icmp_ln177_reg_710_pp1_iter2_reg;
  wire icmp_ln201_fu_682_p2;
  wire icmp_ln201_reg_734;
  wire \icmp_ln201_reg_734[0]_i_1_n_5 ;
  wire \icmp_ln201_reg_734_pp2_iter1_reg[0]_i_1_n_5 ;
  wire \icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln201_reg_734_pp2_iter2_reg;
  wire \icmp_ln201_reg_734_pp2_iter2_reg[0]_i_1_n_5 ;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire input_data_data_V_0_ack_out;
  wire [15:0]input_data_data_V_0_payload_A;
  wire \input_data_data_V_0_payload_A[15]_i_1_n_5 ;
  wire [15:0]input_data_data_V_0_payload_B;
  wire \input_data_data_V_0_payload_B[15]_i_1_n_5 ;
  wire input_data_data_V_0_sel;
  wire input_data_data_V_0_sel_rd_i_1_n_5;
  wire input_data_data_V_0_sel_wr;
  wire input_data_data_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_data_V_0_state;
  wire \input_data_data_V_0_state[0]_i_1_n_5 ;
  wire \input_data_data_V_0_state_reg_n_5_[0] ;
  wire \input_data_data_V_0_state_reg_n_5_[1] ;
  wire input_data_dest_V_0_payload_A;
  wire \input_data_dest_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_dest_V_0_payload_B;
  wire \input_data_dest_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_dest_V_0_sel;
  wire input_data_dest_V_0_sel_rd_i_1_n_5;
  wire input_data_dest_V_0_sel_wr;
  wire input_data_dest_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_dest_V_0_state;
  wire \input_data_dest_V_0_state[0]_i_1_n_5 ;
  wire \input_data_dest_V_0_state_reg_n_5_[0] ;
  wire input_data_id_V_0_payload_A;
  wire \input_data_id_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_id_V_0_payload_B;
  wire \input_data_id_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_id_V_0_sel;
  wire input_data_id_V_0_sel_rd_i_1_n_5;
  wire input_data_id_V_0_sel_wr;
  wire input_data_id_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_id_V_0_state;
  wire \input_data_id_V_0_state[0]_i_1_n_5 ;
  wire \input_data_id_V_0_state_reg_n_5_[0] ;
  wire \input_data_id_V_0_state_reg_n_5_[1] ;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire \input_data_keep_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire \input_data_keep_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_keep_V_0_sel;
  wire input_data_keep_V_0_sel_rd_i_1_n_5;
  wire input_data_keep_V_0_sel_wr;
  wire input_data_keep_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_keep_V_0_state;
  wire \input_data_keep_V_0_state[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_state_reg_n_5_[0] ;
  wire \input_data_keep_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_0_payload_A;
  wire \input_data_last_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_last_V_0_payload_B;
  wire \input_data_last_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_0_sel_rd_i_1_n_5;
  wire input_data_last_V_0_sel_wr;
  wire input_data_last_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_last_V_0_state;
  wire \input_data_last_V_0_state[0]_i_1_n_5 ;
  wire \input_data_last_V_0_state_reg_n_5_[0] ;
  wire \input_data_last_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_tm_reg_701;
  wire \input_data_last_V_tm_reg_701[0]_i_1_n_5 ;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire \input_data_strb_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire \input_data_strb_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_strb_V_0_sel;
  wire input_data_strb_V_0_sel_rd_i_1_n_5;
  wire input_data_strb_V_0_sel_wr;
  wire input_data_strb_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_strb_V_0_state;
  wire \input_data_strb_V_0_state[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_state_reg_n_5_[0] ;
  wire \input_data_strb_V_0_state_reg_n_5_[1] ;
  wire input_data_user_V_0_payload_A;
  wire \input_data_user_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_user_V_0_payload_B;
  wire \input_data_user_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_user_V_0_sel;
  wire input_data_user_V_0_sel_rd_i_1_n_5;
  wire input_data_user_V_0_sel_wr;
  wire input_data_user_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_user_V_0_state;
  wire \input_data_user_V_0_state[0]_i_1_n_5 ;
  wire \input_data_user_V_0_state_reg_n_5_[0] ;
  wire \input_data_user_V_0_state_reg_n_5_[1] ;
  wire interrupt;
  wire \mul_ln13_reg_779[6]_i_11_n_5 ;
  wire [15:0]\network_MemBank_A_ram_U/q0_t0 ;
  wire [15:0]\network_MemBank_Out_ram_U/q0_t0 ;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_load_B;
  wire [15:0]output_data_data_V_1_payload_A;
  wire \output_data_data_V_1_payload_A[15]_i_1_n_5 ;
  wire [15:0]output_data_data_V_1_payload_B;
  wire output_data_data_V_1_sel;
  wire output_data_data_V_1_sel_rd_i_1_n_5;
  wire output_data_data_V_1_sel_wr;
  wire output_data_data_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_data_V_1_state;
  wire \output_data_data_V_1_state[0]_i_1_n_5 ;
  wire \output_data_data_V_1_state_reg_n_5_[0] ;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire output_data_dest_V_1_sel;
  wire output_data_dest_V_1_sel_rd_i_1_n_5;
  wire output_data_dest_V_1_sel_wr;
  wire output_data_dest_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_dest_V_1_state;
  wire \output_data_dest_V_1_state[0]_i_1_n_5 ;
  wire \output_data_dest_V_1_state[0]_i_2_n_5 ;
  wire \output_data_dest_V_1_state_reg_n_5_[1] ;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel;
  wire output_data_id_V_1_sel_rd_i_1_n_5;
  wire output_data_id_V_1_sel_wr;
  wire output_data_id_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_id_V_1_state;
  wire \output_data_id_V_1_state[0]_i_1_n_5 ;
  wire \output_data_id_V_1_state_reg_n_5_[0] ;
  wire \output_data_id_V_1_state_reg_n_5_[1] ;
  wire [1:0]output_data_keep_V_1_payload_A;
  wire [1:0]output_data_keep_V_1_payload_B;
  wire output_data_keep_V_1_sel;
  wire output_data_keep_V_1_sel_rd_i_1_n_5;
  wire output_data_keep_V_1_sel_wr;
  wire output_data_keep_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_keep_V_1_state;
  wire \output_data_keep_V_1_state[0]_i_1_n_5 ;
  wire \output_data_keep_V_1_state_reg_n_5_[0] ;
  wire \output_data_keep_V_1_state_reg_n_5_[1] ;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel;
  wire output_data_last_V_1_sel_rd_i_1_n_5;
  wire output_data_last_V_1_sel_wr;
  wire output_data_last_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_last_V_1_state;
  wire \output_data_last_V_1_state[0]_i_1_n_5 ;
  wire \output_data_last_V_1_state_reg_n_5_[0] ;
  wire \output_data_last_V_1_state_reg_n_5_[1] ;
  wire [1:0]output_data_strb_V_1_payload_A;
  wire [1:0]output_data_strb_V_1_payload_B;
  wire output_data_strb_V_1_sel;
  wire output_data_strb_V_1_sel_rd_i_1_n_5;
  wire output_data_strb_V_1_sel_wr;
  wire output_data_strb_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_strb_V_1_state;
  wire \output_data_strb_V_1_state[0]_i_1_n_5 ;
  wire \output_data_strb_V_1_state_reg_n_5_[0] ;
  wire \output_data_strb_V_1_state_reg_n_5_[1] ;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel;
  wire output_data_user_V_1_sel_rd_i_1_n_5;
  wire output_data_user_V_1_sel_wr;
  wire output_data_user_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_user_V_1_state;
  wire \output_data_user_V_1_state[0]_i_1_n_5 ;
  wire \output_data_user_V_1_state_reg_n_5_[0] ;
  wire \output_data_user_V_1_state_reg_n_5_[1] ;
  wire [15:0]p_1_in;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sel;
  wire sel00;
  wire [13:0]sext_ln75_fu_613_p1;
  wire sig_buffer_dest_V_U_n_10;
  wire sig_buffer_dest_V_U_n_11;
  wire sig_buffer_dest_V_U_n_12;
  wire sig_buffer_dest_V_U_n_13;
  wire sig_buffer_dest_V_U_n_14;
  wire sig_buffer_dest_V_U_n_15;
  wire sig_buffer_dest_V_U_n_16;
  wire sig_buffer_dest_V_U_n_17;
  wire sig_buffer_dest_V_U_n_18;
  wire sig_buffer_dest_V_U_n_8;
  wire sig_buffer_dest_V_U_n_9;
  wire sig_buffer_dest_V_ce0;
  wire sig_buffer_id_V_U_n_10;
  wire sig_buffer_id_V_U_n_11;
  wire sig_buffer_id_V_U_n_5;
  wire sig_buffer_id_V_U_n_6;
  wire sig_buffer_id_V_U_n_7;
  wire sig_buffer_id_V_U_n_8;
  wire sig_buffer_id_V_U_n_9;
  wire sig_buffer_keep_V_U_n_5;
  wire sig_buffer_keep_V_U_n_6;
  wire sig_buffer_keep_V_U_n_7;
  wire sig_buffer_keep_V_U_n_8;
  wire [9:0]sig_buffer_keep_V_address0;
  wire sig_buffer_keep_V_ce0;
  wire sig_buffer_last_V_U_n_5;
  wire sig_buffer_last_V_U_n_6;
  wire sig_buffer_strb_V_U_n_16;
  wire sig_buffer_strb_V_U_n_17;
  wire sig_buffer_strb_V_U_n_18;
  wire sig_buffer_strb_V_U_n_19;
  wire sig_buffer_user_V_U_n_5;
  wire sig_buffer_user_V_U_n_6;
  wire [9:0]zext_ln180_reg_719_pp1_iter1_reg_reg;
  wire [9:0]zext_ln180_reg_719_pp1_iter2_reg_reg;
  wire [9:0]zext_ln180_reg_719_reg;
  wire zext_ln180_reg_719_reg0;
  wire \zext_ln204_reg_743[9]_i_1_n_5 ;
  wire \zext_ln204_reg_743[9]_i_3_n_5 ;
  wire [9:0]zext_ln204_reg_743_reg;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  bd_0_hls_inst_0_network_MemBank_A MemBank_A_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_3_fu_529_n_23,grp_pointwise_conv2d_fix_3_fu_529_n_24,grp_pointwise_conv2d_fix_3_fu_529_n_25,grp_pointwise_conv2d_fix_3_fu_529_n_26,grp_pointwise_conv2d_fix_3_fu_529_n_27,grp_pointwise_conv2d_fix_3_fu_529_n_28,grp_pointwise_conv2d_fix_3_fu_529_n_29,grp_pointwise_conv2d_fix_3_fu_529_n_30,grp_pointwise_conv2d_fix_3_fu_529_n_31,grp_pointwise_conv2d_fix_3_fu_529_n_32,grp_pointwise_conv2d_fix_3_fu_529_n_33,grp_pointwise_conv2d_fix_3_fu_529_n_34,grp_pointwise_conv2d_fix_3_fu_529_n_35,grp_pointwise_conv2d_fix_3_fu_529_n_36}),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .MemBank_B_ce01(MemBank_B_ce01),
        .Q({ap_CS_fsm_state41,ap_CS_fsm_state39,ap_CS_fsm_state35,\ap_CS_fsm_reg_n_5_[32] ,ap_CS_fsm_state27,ap_CS_fsm_state19,\ap_CS_fsm_reg_n_5_[16] ,ap_CS_fsm_state15,ap_CS_fsm_state11,sel00,\ap_CS_fsm_reg_n_5_[1] }),
        .WEA({grp_depthwise_conv2d_fix_fu_509_n_24,grp_depthwise_conv2d_fix_fu_509_n_25}),
        .\ap_CS_fsm_reg[16] (MemBank_A_U_n_10),
        .\ap_CS_fsm_reg[26] (MemBank_A_U_n_5),
        .\ap_CS_fsm_reg[26]_0 (MemBank_A_U_n_7),
        .ap_clk(ap_clk),
        .d0({grp_depthwise_conv2d_fix_1_fu_479_n_12,grp_depthwise_conv2d_fix_1_fu_479_n_13,grp_depthwise_conv2d_fix_1_fu_479_n_14,grp_depthwise_conv2d_fix_1_fu_479_n_15,grp_depthwise_conv2d_fix_1_fu_479_n_16,grp_depthwise_conv2d_fix_1_fu_479_n_17,grp_depthwise_conv2d_fix_1_fu_479_n_18,grp_depthwise_conv2d_fix_1_fu_479_n_19,grp_depthwise_conv2d_fix_1_fu_479_n_20,grp_depthwise_conv2d_fix_1_fu_479_n_21,grp_depthwise_conv2d_fix_1_fu_479_n_22,grp_depthwise_conv2d_fix_1_fu_479_n_23,grp_depthwise_conv2d_fix_1_fu_479_n_24,grp_depthwise_conv2d_fix_1_fu_479_n_25,grp_depthwise_conv2d_fix_1_fu_479_n_26,grp_depthwise_conv2d_fix_1_fu_479_n_27}),
        .q0_t0(\network_MemBank_A_ram_U/q0_t0 ),
        .\q0_t1_reg[15] (MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_3_fu_529_n_8),
        .ram_reg_2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .ram_reg_7({grp_depthwise_conv2d_fix_fu_509_n_26,grp_depthwise_conv2d_fix_fu_509_n_27}));
  bd_0_hls_inst_0_network_MemBank_B MemBank_B_U
       (.ADDRARDADDR({grp_depthwise_conv2d_fix_fu_509_n_9,grp_depthwise_conv2d_fix_fu_509_n_10,grp_pointwise_conv2d_fix_3_fu_529_n_9,grp_pointwise_conv2d_fix_3_fu_529_n_10,grp_pointwise_conv2d_fix_3_fu_529_n_11,grp_pointwise_conv2d_fix_3_fu_529_n_12,grp_pointwise_conv2d_fix_3_fu_529_n_13,grp_pointwise_conv2d_fix_3_fu_529_n_14,grp_pointwise_conv2d_fix_3_fu_529_n_15,grp_pointwise_conv2d_fix_3_fu_529_n_16,grp_pointwise_conv2d_fix_3_fu_529_n_17,grp_pointwise_conv2d_fix_3_fu_529_n_18,grp_pointwise_conv2d_fix_3_fu_529_n_19,grp_pointwise_conv2d_fix_3_fu_529_n_20}),
        .ADDRBWRADDR(MemBank_B_address1),
        .B({MemBank_B_U_n_5,MemBank_B_U_n_6,MemBank_B_U_n_7,MemBank_B_U_n_8,MemBank_B_U_n_9,MemBank_B_U_n_10,MemBank_B_U_n_11,MemBank_B_U_n_12,MemBank_B_U_n_13,MemBank_B_U_n_14,MemBank_B_U_n_15,MemBank_B_U_n_16,MemBank_B_U_n_17,MemBank_B_U_n_18,MemBank_B_U_n_19,MemBank_B_U_n_20}),
        .D(p_1_in),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address013_out(MemBank_B_address013_out),
        .MemBank_B_address014_out(MemBank_B_address014_out),
        .MemBank_B_ce1(MemBank_B_ce1),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state37,ap_CS_fsm_state35,ap_CS_fsm_state31,ap_CS_fsm_state29,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_5_[24] ,ap_CS_fsm_state23,ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state13,ap_CS_fsm_state11,sel00,ap_CS_fsm_state5}),
        .WEA({grp_pointwise_conv2d_fix_3_fu_529_n_37,grp_pointwise_conv2d_fix_3_fu_529_n_38}),
        .\ap_CS_fsm_reg[24] (MemBank_B_U_n_85),
        .\ap_CS_fsm_reg[24]_0 (MemBank_B_U_n_87),
        .\ap_CS_fsm_reg[26] (MemBank_B_U_n_89),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(MemBank_B_U_n_90),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .d0({grp_padding2d_fix16_fu_545_n_40,grp_pointwise_conv2d_fix_1_fu_521_n_22,grp_pointwise_conv2d_fix_1_fu_521_n_23,grp_pointwise_conv2d_fix_1_fu_521_n_24,grp_pointwise_conv2d_fix_1_fu_521_n_25,grp_pointwise_conv2d_fix_1_fu_521_n_26,grp_pointwise_conv2d_fix_1_fu_521_n_27,grp_pointwise_conv2d_fix_1_fu_521_n_28,grp_pointwise_conv2d_fix_1_fu_521_n_29,grp_pointwise_conv2d_fix_1_fu_521_n_30,grp_pointwise_conv2d_fix_1_fu_521_n_31,grp_pointwise_conv2d_fix_1_fu_521_n_32,grp_pointwise_conv2d_fix_1_fu_521_n_33,grp_pointwise_conv2d_fix_1_fu_521_n_34,grp_pointwise_conv2d_fix_1_fu_521_n_35,grp_pointwise_conv2d_fix_1_fu_521_n_36}),
        .mul_ln34_3_reg_1497_reg(grp_depthwise_conv2d_fix_fu_509_n_6),
        .q0_t0(MemBank_B_q0),
        .q1_t0(MemBank_B_q1),
        .ram_reg_7({MemBank_B_U_n_53,MemBank_B_U_n_54,MemBank_B_U_n_55,MemBank_B_U_n_56,MemBank_B_U_n_57,MemBank_B_U_n_58,MemBank_B_U_n_59,MemBank_B_U_n_60,MemBank_B_U_n_61,MemBank_B_U_n_62,MemBank_B_U_n_63,MemBank_B_U_n_64,MemBank_B_U_n_65,MemBank_B_U_n_66,MemBank_B_U_n_67,MemBank_B_U_n_68}),
        .ram_reg_7_0(grp_pointwise_conv2d_fix_3_fu_529_n_7),
        .ram_reg_7_1({grp_pointwise_conv2d_fix_3_fu_529_n_39,grp_pointwise_conv2d_fix_3_fu_529_n_40}),
        .\reg_239_reg[15] (grp_max_pooling2d_fix16_fu_563_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \MemBank_B_load_reg_729[15]_i_1 
       (.I0(icmp_ln177_reg_710_pp1_iter1_reg),
        .O(\MemBank_B_load_reg_729[15]_i_1_n_5 ));
  FDRE \MemBank_B_load_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[0]),
        .Q(MemBank_B_load_reg_729[0]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[10]),
        .Q(MemBank_B_load_reg_729[10]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[11]),
        .Q(MemBank_B_load_reg_729[11]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[12]),
        .Q(MemBank_B_load_reg_729[12]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[13]),
        .Q(MemBank_B_load_reg_729[13]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[14]),
        .Q(MemBank_B_load_reg_729[14]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[15]),
        .Q(MemBank_B_load_reg_729[15]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[1]),
        .Q(MemBank_B_load_reg_729[1]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[2]),
        .Q(MemBank_B_load_reg_729[2]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[3]),
        .Q(MemBank_B_load_reg_729[3]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[4]),
        .Q(MemBank_B_load_reg_729[4]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[5]),
        .Q(MemBank_B_load_reg_729[5]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[6]),
        .Q(MemBank_B_load_reg_729[6]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[7]),
        .Q(MemBank_B_load_reg_729[7]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[8]),
        .Q(MemBank_B_load_reg_729[8]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(\MemBank_B_load_reg_729[15]_i_1_n_5 ),
        .D(MemBank_B_q0[9]),
        .Q(MemBank_B_load_reg_729[9]),
        .R(1'b0));
  bd_0_hls_inst_0_network_MemBank_Out MemBank_Out_U
       (.D(\network_MemBank_Out_ram_U/q0_t0 ),
        .Q(MemBank_B_load_reg_729),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .icmp_ln177_reg_710_pp1_iter2_reg(icmp_ln177_reg_710_pp1_iter2_reg),
        .ram_reg(ap_enable_reg_pp2_iter1_reg_n_5),
        .ram_reg_0(ap_CS_fsm_pp2_stage0),
        .ram_reg_1(i_2_reg_438_reg),
        .ram_reg_2(zext_ln180_reg_719_pp1_iter2_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair980" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(input_data_last_V_tm_reg_701),
        .I1(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[3]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'hB0BBBBBB)) 
    \ap_CS_fsm[41]_i_2 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(icmp_ln177_fu_665_p2),
        .O(\ap_CS_fsm[41]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln177_fu_665_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(ap_enable_reg_pp1_iter2),
        .O(\ap_CS_fsm[42]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair997" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_CS_fsm_state46),
        .I1(\ap_CS_fsm[44]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[43]));
  (* SOFT_HLUTNM = "soft_lutpair997" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\ap_CS_fsm[44]_i_2_n_5 ),
        .O(ap_NS_fsm[44]));
  LUT6 #(
    .INIT(64'h0000000020FF2020)) 
    \ap_CS_fsm[44]_i_2 
       (.I0(icmp_ln201_fu_682_p2),
        .I1(ap_enable_reg_pp2_iter1_reg_n_5),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(ap_enable_reg_pp2_iter3_reg_n_5),
        .I5(ap_block_pp2_stage0_subdone),
        .O(\ap_CS_fsm[44]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[44] ),
        .I1(ap_done),
        .I2(\ap_CS_fsm_reg_n_5_[45] ),
        .O(ap_NS_fsm[45]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(\ap_CS_fsm_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(\ap_CS_fsm_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(\ap_CS_fsm_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(\ap_CS_fsm_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(\ap_CS_fsm_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(\ap_CS_fsm_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(\ap_CS_fsm_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(\ap_CS_fsm_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(\ap_CS_fsm_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(\ap_CS_fsm_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(\ap_CS_fsm_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(\ap_CS_fsm_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(\ap_CS_fsm_reg_n_5_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__2_n_5 ),
        .Q(\ap_CS_fsm_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[42]_i_1_n_5 ),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(\ap_CS_fsm_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(sel00),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_515_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_rst_n),
        .I2(icmp_ln177_fu_665_p2),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state46),
        .I2(ap_rst_n),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(icmp_ln201_fu_682_p2),
        .O(ap_enable_reg_pp2_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC000C0A0)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_5),
        .I2(ap_rst_n),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(icmp_ln201_fu_682_p2),
        .O(ap_enable_reg_pp2_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABABBBBAA8AAA8A)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_enable_reg_pp2_iter1_reg_n_5),
        .I1(output_data_data_V_1_ack_in),
        .I2(ap_enable_reg_pp2_iter3_reg_n_5),
        .I3(icmp_ln201_reg_734_pp2_iter2_reg),
        .I4(\icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ),
        .I5(ap_enable_reg_pp2_iter2),
        .O(ap_enable_reg_pp2_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp2_iter3_i_1
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(ap_enable_reg_pp2_iter3_reg_n_5),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state46),
        .I4(ap_block_pp2_stage0_subdone),
        .O(ap_enable_reg_pp2_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter3_reg_n_5),
        .R(1'b0));
  bd_0_hls_inst_0_depthwise_conv2d_fix_1 grp_depthwise_conv2d_fix_1_fu_479
       (.D({ap_NS_fsm[31:30],ap_NS_fsm[23:22]}),
        .MemBank_B_address013_out(MemBank_B_address013_out),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .MemBank_B_ce01(MemBank_B_ce01),
        .Q({ap_CS_fsm_state39,ap_CS_fsm_state35,ap_CS_fsm_state31,\ap_CS_fsm_reg_n_5_[29] ,ap_CS_fsm_state27,ap_CS_fsm_state23,\ap_CS_fsm_reg_n_5_[21] ,ap_CS_fsm_state15,ap_CS_fsm_state7,\ap_CS_fsm_reg_n_5_[1] }),
        .\ap_CS_fsm_reg[38] (grp_depthwise_conv2d_fix_1_fu_479_n_5),
        .\ap_CS_fsm_reg[6]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_6),
        .\ap_CS_fsm_reg[6]_1 (grp_depthwise_conv2d_fix_1_fu_479_n_7),
        .\ap_CS_fsm_reg[6]_2 (grp_depthwise_conv2d_fix_1_fu_479_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_depthwise_conv2d_fix_1_fu_479_n_12,grp_depthwise_conv2d_fix_1_fu_479_n_13,grp_depthwise_conv2d_fix_1_fu_479_n_14,grp_depthwise_conv2d_fix_1_fu_479_n_15,grp_depthwise_conv2d_fix_1_fu_479_n_16,grp_depthwise_conv2d_fix_1_fu_479_n_17,grp_depthwise_conv2d_fix_1_fu_479_n_18,grp_depthwise_conv2d_fix_1_fu_479_n_19,grp_depthwise_conv2d_fix_1_fu_479_n_20,grp_depthwise_conv2d_fix_1_fu_479_n_21,grp_depthwise_conv2d_fix_1_fu_479_n_22,grp_depthwise_conv2d_fix_1_fu_479_n_23,grp_depthwise_conv2d_fix_1_fu_479_n_24,grp_depthwise_conv2d_fix_1_fu_479_n_25,grp_depthwise_conv2d_fix_1_fu_479_n_26,grp_depthwise_conv2d_fix_1_fu_479_n_27}),
        .data4(data4),
        .grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_address0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_address1(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0),
        .grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1),
        .grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .grp_depthwise_conv2d_fix_fu_509_output_r_ce0(grp_depthwise_conv2d_fix_fu_509_output_r_ce0),
        .output_r_address0(grp_depthwise_conv2d_fix_1_fu_479_output_r_address0),
        .q0_t0(MemBank_B_q0),
        .q1_t0(MemBank_B_q1),
        .ram_reg_0(grp_max_pooling2d_fix16_fu_563_n_55),
        .ram_reg_0_0(grp_max_pooling2d_fix16_fu_563_n_54),
        .ram_reg_1(grp_max_pooling2d_fix16_fu_563_n_57),
        .ram_reg_1_0(grp_max_pooling2d_fix16_fu_563_n_56),
        .ram_reg_2(grp_max_pooling2d_fix16_fu_563_n_59),
        .ram_reg_2_0(grp_max_pooling2d_fix16_fu_563_n_58),
        .ram_reg_3(grp_max_pooling2d_fix16_fu_563_n_61),
        .ram_reg_3_0(grp_max_pooling2d_fix16_fu_563_n_60),
        .ram_reg_4(grp_max_pooling2d_fix16_fu_563_n_63),
        .ram_reg_4_0(grp_max_pooling2d_fix16_fu_563_n_62),
        .ram_reg_5(grp_max_pooling2d_fix16_fu_563_n_65),
        .ram_reg_5_0(grp_max_pooling2d_fix16_fu_563_n_64),
        .ram_reg_6(grp_max_pooling2d_fix16_fu_563_n_67),
        .ram_reg_6_0(grp_max_pooling2d_fix16_fu_563_n_66),
        .ram_reg_7(grp_max_pooling2d_fix16_fu_563_n_69),
        .ram_reg_7_0(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0),
        .ram_reg_7_1(grp_depthwise_conv2d_fix_fu_509_output_r_d0),
        .ram_reg_7_2(grp_max_pooling2d_fix16_fu_563_n_68));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_479_n_28),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_depthwise_conv2d_fix_2 grp_depthwise_conv2d_fix_2_fu_449
       (.ADDRBWRADDR(MemBank_B_address1[13:11]),
        .D({ap_NS_fsm[39:38],ap_NS_fsm[15:14]}),
        .MemBank_B_address013_out(MemBank_B_address013_out),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .Q({ap_CS_fsm_state39,\ap_CS_fsm_reg_n_5_[37] ,ap_CS_fsm_state31,ap_CS_fsm_state23,ap_CS_fsm_state15,\ap_CS_fsm_reg_n_5_[13] ,ap_CS_fsm_state7}),
        .add_ln34_8_reg_1362_reg_0(grp_depthwise_conv2d_fix_2_fu_449_n_12),
        .add_ln34_8_reg_1362_reg_1(grp_depthwise_conv2d_fix_2_fu_449_n_13),
        .add_ln34_8_reg_1362_reg_10(grp_depthwise_conv2d_fix_2_fu_449_n_22),
        .add_ln34_8_reg_1362_reg_2(grp_depthwise_conv2d_fix_2_fu_449_n_14),
        .add_ln34_8_reg_1362_reg_3(grp_depthwise_conv2d_fix_2_fu_449_n_15),
        .add_ln34_8_reg_1362_reg_4(grp_depthwise_conv2d_fix_2_fu_449_n_16),
        .add_ln34_8_reg_1362_reg_5(grp_depthwise_conv2d_fix_2_fu_449_n_17),
        .add_ln34_8_reg_1362_reg_6(grp_depthwise_conv2d_fix_2_fu_449_n_18),
        .add_ln34_8_reg_1362_reg_7(grp_depthwise_conv2d_fix_2_fu_449_n_19),
        .add_ln34_8_reg_1362_reg_8(grp_depthwise_conv2d_fix_2_fu_449_n_20),
        .add_ln34_8_reg_1362_reg_9(grp_depthwise_conv2d_fix_2_fu_449_n_21),
        .add_ln34_9_reg_1367_reg_0(grp_depthwise_conv2d_fix_2_fu_449_n_26),
        .add_ln34_9_reg_1367_reg_1(grp_depthwise_conv2d_fix_2_fu_449_n_27),
        .\ap_CS_fsm_reg[14] (grp_depthwise_conv2d_fix_2_fu_449_n_5),
        .\ap_CS_fsm_reg[6]_0 (grp_depthwise_conv2d_fix_2_fu_449_n_11),
        .\ap_CS_fsm_reg[6]_1 (grp_depthwise_conv2d_fix_2_fu_449_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data4(data4),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_address0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[10]),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_address1(grp_depthwise_conv2d_fix_1_fu_479_input_r_address1),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce0),
        .grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .grp_depthwise_conv2d_fix_2_fu_449_input_r_address0({grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[11],grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[9:0]}),
        .grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce1),
        .grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .grp_depthwise_conv2d_fix_fu_509_input_r_address1(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .grp_max_pooling2d_fix16_fu_563_input_r_address1(grp_max_pooling2d_fix16_fu_563_input_r_address1[13:11]),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0),
        .output_r_d0(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0),
        .q0_t0(MemBank_B_q0),
        .q1_t0(MemBank_B_q1));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_449_n_28),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_depthwise_conv2d_fix grp_depthwise_conv2d_fix_fu_509
       (.ADDRARDADDR({grp_depthwise_conv2d_fix_fu_509_n_9,grp_depthwise_conv2d_fix_fu_509_n_10}),
        .ADDRBWRADDR(MemBank_B_address1[9:0]),
        .B({MemBank_B_U_n_5,MemBank_B_U_n_6,MemBank_B_U_n_7,MemBank_B_U_n_8,MemBank_B_U_n_9,MemBank_B_U_n_10,MemBank_B_U_n_11,MemBank_B_U_n_12,MemBank_B_U_n_13,MemBank_B_U_n_14,MemBank_B_U_n_15,MemBank_B_U_n_16,MemBank_B_U_n_17,MemBank_B_U_n_18,MemBank_B_U_n_19,MemBank_B_U_n_20}),
        .D(ap_NS_fsm[7:6]),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address013_out(MemBank_B_address013_out),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .Q({ap_CS_fsm_state31,ap_CS_fsm_state23,sel00,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .WEA({grp_depthwise_conv2d_fix_fu_509_n_24,grp_depthwise_conv2d_fix_fu_509_n_25}),
        .\add_ln34_8_reg_1386_reg[10]_0 (grp_depthwise_conv2d_fix_fu_509_n_11),
        .\add_ln40_8_reg_1562_reg[15]_0 (grp_depthwise_conv2d_fix_fu_509_output_r_d0),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[0]_0 (grp_depthwise_conv2d_fix_fu_509_n_54),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_0 (grp_depthwise_conv2d_fix_fu_509_n_41),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_1 (grp_depthwise_conv2d_fix_fu_509_n_42),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_2 (grp_depthwise_conv2d_fix_fu_509_n_43),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[10]_3 (grp_depthwise_conv2d_fix_fu_509_n_44),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[1]_0 (grp_depthwise_conv2d_fix_fu_509_n_53),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[2]_0 (grp_depthwise_conv2d_fix_fu_509_n_52),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[3]_0 (grp_depthwise_conv2d_fix_fu_509_n_51),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[4]_0 (grp_depthwise_conv2d_fix_fu_509_n_50),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[5]_0 (grp_depthwise_conv2d_fix_fu_509_n_49),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[6]_0 (grp_depthwise_conv2d_fix_fu_509_n_48),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[7]_0 (grp_depthwise_conv2d_fix_fu_509_n_47),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[8]_0 (grp_depthwise_conv2d_fix_fu_509_n_46),
        .\add_ln40_reg_1341_pp0_iter3_reg_reg[9]_0 (grp_depthwise_conv2d_fix_fu_509_n_45),
        .\ap_CS_fsm_reg[1]_0 (grp_depthwise_conv2d_fix_fu_509_n_6),
        .\ap_CS_fsm_reg[22] (grp_depthwise_conv2d_fix_fu_509_n_39),
        .\ap_CS_fsm_reg[6]_0 ({grp_depthwise_conv2d_fix_fu_509_n_26,grp_depthwise_conv2d_fix_fu_509_n_27}),
        .\ap_CS_fsm_reg[6]_1 (grp_depthwise_conv2d_fix_fu_509_n_29),
        .\ap_CS_fsm_reg[6]_10 (grp_depthwise_conv2d_fix_fu_509_n_38),
        .\ap_CS_fsm_reg[6]_11 (grp_depthwise_conv2d_fix_fu_509_n_40),
        .\ap_CS_fsm_reg[6]_2 (grp_depthwise_conv2d_fix_fu_509_n_30),
        .\ap_CS_fsm_reg[6]_3 (grp_depthwise_conv2d_fix_fu_509_n_31),
        .\ap_CS_fsm_reg[6]_4 (grp_depthwise_conv2d_fix_fu_509_n_32),
        .\ap_CS_fsm_reg[6]_5 (grp_depthwise_conv2d_fix_fu_509_n_33),
        .\ap_CS_fsm_reg[6]_6 (grp_depthwise_conv2d_fix_fu_509_n_34),
        .\ap_CS_fsm_reg[6]_7 (grp_depthwise_conv2d_fix_fu_509_n_35),
        .\ap_CS_fsm_reg[6]_8 (grp_depthwise_conv2d_fix_fu_509_n_36),
        .\ap_CS_fsm_reg[6]_9 (grp_depthwise_conv2d_fix_fu_509_n_37),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_depthwise_conv2d_fix_fu_509_n_28),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_address0(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[9:0]),
        .grp_depthwise_conv2d_fix_2_fu_449_input_r_address0({grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[11],grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[9:0]}),
        .grp_depthwise_conv2d_fix_fu_509_ap_start_reg(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .grp_depthwise_conv2d_fix_fu_509_input_r_address1(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .grp_depthwise_conv2d_fix_fu_509_input_r_ce1(grp_depthwise_conv2d_fix_fu_509_input_r_ce1),
        .grp_depthwise_conv2d_fix_fu_509_output_r_ce0(grp_depthwise_conv2d_fix_fu_509_output_r_ce0),
        .grp_max_pooling2d_fix16_fu_563_input_r_address1(grp_max_pooling2d_fix16_fu_563_input_r_address1[9:0]),
        .mul_ln34_3_reg_1497_reg_0({MemBank_B_U_n_53,MemBank_B_U_n_54,MemBank_B_U_n_55,MemBank_B_U_n_56,MemBank_B_U_n_57,MemBank_B_U_n_58,MemBank_B_U_n_59,MemBank_B_U_n_60,MemBank_B_U_n_61,MemBank_B_U_n_62,MemBank_B_U_n_63,MemBank_B_U_n_64,MemBank_B_U_n_65,MemBank_B_U_n_66,MemBank_B_U_n_67,MemBank_B_U_n_68}),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0),
        .ram_reg_0(grp_max_pooling2d_fix16_fu_563_n_35),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_fu_584_output_r_address0[13:12]),
        .ram_reg_0_1(MemBank_B_U_n_87),
        .ram_reg_0_10(grp_depthwise_conv2d_fix_2_fu_449_n_15),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_2_fu_449_n_16),
        .ram_reg_0_12(grp_depthwise_conv2d_fix_2_fu_449_n_17),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_2_fu_449_n_18),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_2_fu_449_n_19),
        .ram_reg_0_15(grp_depthwise_conv2d_fix_2_fu_449_n_20),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_2_fu_449_n_21),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_1_fu_479_output_r_address0),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_2_fu_449_n_26),
        .ram_reg_0_3(MemBank_A_U_n_10),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_4_fu_515_n_22),
        .ram_reg_0_5(grp_max_pooling2d_fix16_fu_563_n_36),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_2_fu_449_n_27),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_2_fu_449_n_12),
        .ram_reg_0_8(grp_depthwise_conv2d_fix_2_fu_449_n_13),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_2_fu_449_n_14),
        .ram_reg_0_i_34(grp_depthwise_conv2d_fix_2_fu_449_n_5),
        .ram_reg_2(grp_depthwise_conv2d_fix_1_fu_479_n_6),
        .ram_reg_2_0(MemBank_A_U_n_5),
        .ram_reg_2_1(grp_up_sampling2d_fix16_fu_592_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_fu_509_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_509_n_40),
        .Q(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_563
       (.ADDRBWRADDR(MemBank_B_address1[10]),
        .D({ap_NS_fsm[19:18],ap_NS_fsm[11:10]}),
        .MemBank_B_address014_out(MemBank_B_address014_out),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .MemBank_B_ce1(MemBank_B_ce1),
        .Q({ap_CS_fsm_state35,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_5_[24] ,ap_CS_fsm_state19,\ap_CS_fsm_reg_n_5_[17] ,ap_CS_fsm_state11,\ap_CS_fsm_reg_n_5_[9] ,ap_CS_fsm_state7,\ap_CS_fsm_reg_n_5_[1] }),
        .\add_ln28_3_reg_878_pp0_iter3_reg_reg[13]_0 ({grp_max_pooling2d_fix16_fu_563_input_r_address1[13:11],grp_max_pooling2d_fix16_fu_563_input_r_address1[9:0]}),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[0] (grp_max_pooling2d_fix16_fu_563_n_23),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[1] (grp_max_pooling2d_fix16_fu_563_n_24),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[2] (grp_max_pooling2d_fix16_fu_563_n_25),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[3] (grp_max_pooling2d_fix16_fu_563_n_26),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[4] (grp_max_pooling2d_fix16_fu_563_n_27),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[5] (grp_max_pooling2d_fix16_fu_563_n_28),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[6] (grp_max_pooling2d_fix16_fu_563_n_29),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[7] (grp_max_pooling2d_fix16_fu_563_n_30),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[8] (grp_max_pooling2d_fix16_fu_563_n_31),
        .add_ln34_reg_957_reg_0(grp_max_pooling2d_fix16_fu_563_n_42),
        .add_ln34_reg_957_reg_1(grp_max_pooling2d_fix16_fu_563_n_43),
        .add_ln34_reg_957_reg_10(grp_max_pooling2d_fix16_fu_563_n_52),
        .add_ln34_reg_957_reg_11(grp_max_pooling2d_fix16_fu_563_n_53),
        .add_ln34_reg_957_reg_2(grp_max_pooling2d_fix16_fu_563_n_44),
        .add_ln34_reg_957_reg_3(grp_max_pooling2d_fix16_fu_563_n_45),
        .add_ln34_reg_957_reg_4(grp_max_pooling2d_fix16_fu_563_n_46),
        .add_ln34_reg_957_reg_5(grp_max_pooling2d_fix16_fu_563_n_47),
        .add_ln34_reg_957_reg_6(grp_max_pooling2d_fix16_fu_563_n_48),
        .add_ln34_reg_957_reg_7(grp_max_pooling2d_fix16_fu_563_n_49),
        .add_ln34_reg_957_reg_8(grp_max_pooling2d_fix16_fu_563_n_50),
        .add_ln34_reg_957_reg_9(grp_max_pooling2d_fix16_fu_563_n_51),
        .\ap_CS_fsm_reg[1]_0 (grp_max_pooling2d_fix16_fu_563_n_54),
        .\ap_CS_fsm_reg[1]_1 (grp_max_pooling2d_fix16_fu_563_n_55),
        .\ap_CS_fsm_reg[1]_10 (grp_max_pooling2d_fix16_fu_563_n_64),
        .\ap_CS_fsm_reg[1]_11 (grp_max_pooling2d_fix16_fu_563_n_65),
        .\ap_CS_fsm_reg[1]_12 (grp_max_pooling2d_fix16_fu_563_n_66),
        .\ap_CS_fsm_reg[1]_13 (grp_max_pooling2d_fix16_fu_563_n_67),
        .\ap_CS_fsm_reg[1]_14 (grp_max_pooling2d_fix16_fu_563_n_68),
        .\ap_CS_fsm_reg[1]_15 (grp_max_pooling2d_fix16_fu_563_n_69),
        .\ap_CS_fsm_reg[1]_2 (grp_max_pooling2d_fix16_fu_563_n_56),
        .\ap_CS_fsm_reg[1]_3 (grp_max_pooling2d_fix16_fu_563_n_57),
        .\ap_CS_fsm_reg[1]_4 (grp_max_pooling2d_fix16_fu_563_n_58),
        .\ap_CS_fsm_reg[1]_5 (grp_max_pooling2d_fix16_fu_563_n_59),
        .\ap_CS_fsm_reg[1]_6 (grp_max_pooling2d_fix16_fu_563_n_60),
        .\ap_CS_fsm_reg[1]_7 (grp_max_pooling2d_fix16_fu_563_n_61),
        .\ap_CS_fsm_reg[1]_8 (grp_max_pooling2d_fix16_fu_563_n_62),
        .\ap_CS_fsm_reg[1]_9 (grp_max_pooling2d_fix16_fu_563_n_63),
        .\ap_CS_fsm_reg[3]_0 (grp_max_pooling2d_fix16_fu_563_n_22),
        .\ap_CS_fsm_reg[6]_0 (grp_max_pooling2d_fix16_fu_563_n_70),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_fu_509_input_r_address1(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .grp_depthwise_conv2d_fix_fu_509_input_r_ce1(grp_depthwise_conv2d_fix_fu_509_input_r_ce1),
        .grp_max_pooling2d_fix16_fu_563_ap_start_reg(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_563_input_r_ce0(grp_max_pooling2d_fix16_fu_563_input_r_ce0),
        .grp_padding2d_fix16_fu_545_input_r_ce0(grp_padding2d_fix16_fu_545_input_r_ce0),
        .grp_padding2d_fix16_fu_545_output_r_address0(grp_padding2d_fix16_fu_545_output_r_address0),
        .\icmp_ln18_reg_703_pp0_iter3_reg_reg[0]_0 (grp_max_pooling2d_fix16_fu_563_n_5),
        .\icmp_ln18_reg_703_pp0_iter6_reg_reg[0]_0 (grp_max_pooling2d_fix16_fu_563_n_41),
        .input_data_data_V_0_sel(input_data_data_V_0_sel),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_537_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_537_input_r_address0[8:0]}),
        .q0_t0(MemBank_B_q0),
        .q1_t0(MemBank_B_q1),
        .ram_reg_0(grp_depthwise_conv2d_fix_2_fu_449_n_22),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_2_fu_537_output_r_address0),
        .ram_reg_0_1(grp_padding2d_fix16_fu_545_n_6),
        .ram_reg_0_2(grp_padding2d_fix16_fu_545_n_8),
        .ram_reg_0_3(grp_padding2d_fix16_fu_545_n_9),
        .ram_reg_0_4(MemBank_B_U_n_87),
        .ram_reg_0_5(grp_padding2d_fix16_fu_545_n_10),
        .ram_reg_0_6(grp_padding2d_fix16_fu_545_input_r_address0),
        .ram_reg_0_i_19(grp_pointwise_conv2d_fix_2_fu_537_n_8),
        .ram_reg_0_i_50(grp_padding2d_fix16_fu_545_n_7),
        .ram_reg_7(grp_depthwise_conv2d_fix_1_fu_479_n_5),
        .ram_reg_7_0(input_data_data_V_0_payload_B),
        .ram_reg_7_1(input_data_data_V_0_payload_A),
        .ram_reg_7_i_5__0_0(grp_up_sampling2d_fix16_fu_592_output_r_d0),
        .\reg_239_reg[15]_0 (p_1_in),
        .\select_ln29_2_reg_942_reg[10]_0 (grp_max_pooling2d_fix16_fu_563_n_33),
        .\select_ln29_2_reg_942_reg[11]_0 (grp_max_pooling2d_fix16_fu_563_n_34),
        .\select_ln29_2_reg_942_reg[12]_0 (grp_max_pooling2d_fix16_fu_563_n_35),
        .\select_ln29_2_reg_942_reg[13]_0 (grp_max_pooling2d_fix16_fu_563_n_36),
        .\select_ln29_2_reg_942_reg[9]_0 (grp_max_pooling2d_fix16_fu_563_n_32));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_563_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_563_n_70),
        .Q(grp_max_pooling2d_fix16_fu_563_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_padding2d_fix16 grp_padding2d_fix16_fu_545
       (.D({ap_NS_fsm[37:36],ap_NS_fsm[29:28],ap_NS_fsm[21:20],ap_NS_fsm[13:12],ap_NS_fsm[5:4]}),
        .MemBank_B_address014_out(MemBank_B_address014_out),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .Q({ap_CS_fsm_state37,\ap_CS_fsm_reg_n_5_[35] ,ap_CS_fsm_state29,\ap_CS_fsm_reg_n_5_[27] ,\ap_CS_fsm_reg_n_5_[24] ,ap_CS_fsm_state21,\ap_CS_fsm_reg_n_5_[19] ,ap_CS_fsm_state19,ap_CS_fsm_state13,\ap_CS_fsm_reg_n_5_[11] ,ap_CS_fsm_state11,sel00,ap_CS_fsm_state5,\ap_CS_fsm_reg_n_5_[3] }),
        .S(\mul_ln13_reg_779[6]_i_11_n_5 ),
        .\ap_CS_fsm_reg[13]_0 (grp_padding2d_fix16_fu_545_n_6),
        .\ap_CS_fsm_reg[13]_1 (grp_padding2d_fix16_fu_545_n_7),
        .\ap_CS_fsm_reg[13]_2 (grp_padding2d_fix16_fu_545_n_8),
        .\ap_CS_fsm_reg[13]_3 (grp_padding2d_fix16_fu_545_n_9),
        .\ap_CS_fsm_reg[13]_4 (grp_padding2d_fix16_fu_545_n_10),
        .\ap_CS_fsm_reg[24] (grp_padding2d_fix16_fu_545_n_11),
        .\ap_CS_fsm_reg[24]_0 (grp_padding2d_fix16_fu_545_n_12),
        .\ap_CS_fsm_reg[24]_1 (grp_padding2d_fix16_fu_545_n_13),
        .\ap_CS_fsm_reg[24]_10 (grp_padding2d_fix16_fu_545_n_22),
        .\ap_CS_fsm_reg[24]_11 (grp_padding2d_fix16_fu_545_n_23),
        .\ap_CS_fsm_reg[24]_12 (grp_padding2d_fix16_fu_545_n_24),
        .\ap_CS_fsm_reg[24]_13 (grp_padding2d_fix16_fu_545_n_25),
        .\ap_CS_fsm_reg[24]_2 (grp_padding2d_fix16_fu_545_n_14),
        .\ap_CS_fsm_reg[24]_3 (grp_padding2d_fix16_fu_545_n_15),
        .\ap_CS_fsm_reg[24]_4 (grp_padding2d_fix16_fu_545_n_16),
        .\ap_CS_fsm_reg[24]_5 (grp_padding2d_fix16_fu_545_n_17),
        .\ap_CS_fsm_reg[24]_6 (grp_padding2d_fix16_fu_545_n_18),
        .\ap_CS_fsm_reg[24]_7 (grp_padding2d_fix16_fu_545_n_19),
        .\ap_CS_fsm_reg[24]_8 (grp_padding2d_fix16_fu_545_n_20),
        .\ap_CS_fsm_reg[24]_9 (grp_padding2d_fix16_fu_545_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(grp_padding2d_fix16_fu_545_n_40),
        .grp_padding2d_fix16_fu_545_ap_start_reg(grp_padding2d_fix16_fu_545_ap_start_reg),
        .grp_padding2d_fix16_fu_545_ap_start_reg0(grp_padding2d_fix16_fu_545_ap_start_reg0),
        .grp_padding2d_fix16_fu_545_ap_start_reg_reg(grp_padding2d_fix16_fu_545_n_41),
        .grp_padding2d_fix16_fu_545_input_r_ce0(grp_padding2d_fix16_fu_545_input_r_ce0),
        .grp_padding2d_fix16_fu_545_output_r_address0(grp_padding2d_fix16_fu_545_output_r_address0),
        .grp_padding2d_fix16_fu_545_output_r_ce0(grp_padding2d_fix16_fu_545_output_r_ce0),
        .grp_pointwise_conv2d_fix_2_fu_537_output_r_d0(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0),
        .\i_count_2_reg_310_reg[12]_0 (grp_padding2d_fix16_fu_545_n_39),
        .\i_count_2_reg_310_reg[13]_0 (grp_padding2d_fix16_fu_545_n_26),
        .\icmp_ln25_reg_883_pp1_iter2_reg_reg[0]_0 (grp_padding2d_fix16_fu_545_n_5),
        .input_r_address0(grp_padding2d_fix16_fu_545_input_r_address0),
        .input_r_q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_2_fu_537_input_r_address0[13]),
        .ram_reg_0_i_41(grp_pointwise_conv2d_fix_2_fu_537_n_11));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_padding2d_fix16_fu_545_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[35] ),
        .I1(\ap_CS_fsm_reg_n_5_[19] ),
        .I2(\ap_CS_fsm_reg_n_5_[27] ),
        .I3(\ap_CS_fsm_reg_n_5_[11] ),
        .I4(\ap_CS_fsm_reg_n_5_[3] ),
        .O(grp_padding2d_fix16_fu_545_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_545_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_545_n_41),
        .Q(grp_padding2d_fix16_fu_545_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_pointwise_conv2d_fix_1 grp_pointwise_conv2d_fix_1_fu_521
       (.D(ap_NS_fsm[17:16]),
        .MemBank_B_address014_out(MemBank_B_address014_out),
        .Q({\ap_CS_fsm_reg_n_5_[32] ,\ap_CS_fsm_reg_n_5_[24] ,\ap_CS_fsm_reg_n_5_[16] ,ap_CS_fsm_state16,sel00}),
        .\ap_CS_fsm_reg[15] (grp_pointwise_conv2d_fix_1_fu_521_n_37),
        .\ap_CS_fsm_reg[16] (grp_pointwise_conv2d_fix_1_fu_521_n_38),
        .\ap_CS_fsm_reg[16]_0 (grp_pointwise_conv2d_fix_1_fu_521_n_39),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_pointwise_conv2d_fix_1_fu_521_n_22,grp_pointwise_conv2d_fix_1_fu_521_n_23,grp_pointwise_conv2d_fix_1_fu_521_n_24,grp_pointwise_conv2d_fix_1_fu_521_n_25,grp_pointwise_conv2d_fix_1_fu_521_n_26,grp_pointwise_conv2d_fix_1_fu_521_n_27,grp_pointwise_conv2d_fix_1_fu_521_n_28,grp_pointwise_conv2d_fix_1_fu_521_n_29,grp_pointwise_conv2d_fix_1_fu_521_n_30,grp_pointwise_conv2d_fix_1_fu_521_n_31,grp_pointwise_conv2d_fix_1_fu_521_n_32,grp_pointwise_conv2d_fix_1_fu_521_n_33,grp_pointwise_conv2d_fix_1_fu_521_n_34,grp_pointwise_conv2d_fix_1_fu_521_n_35,grp_pointwise_conv2d_fix_1_fu_521_n_36}),
        .grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .grp_pointwise_conv2d_fix_1_fu_521_output_r_address0({grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[10:0]}),
        .grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0(grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0),
        .grp_pointwise_conv2d_fix_3_fu_529_output_r_d0(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0),
        .grp_pointwise_conv2d_fix_4_fu_515_output_r_d0(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0),
        .grp_pointwise_conv2d_fix_fu_584_output_r_d0(grp_pointwise_conv2d_fix_fu_584_output_r_d0),
        .input_r_address0({grp_pointwise_conv2d_fix_1_fu_521_input_r_address0[13],grp_pointwise_conv2d_fix_1_fu_521_input_r_address0[11:0]}),
        .input_r_q0(\network_MemBank_A_ram_U/q0_t0 ),
        .mul_ln29_1_reg_1293_reg_0(grp_pointwise_conv2d_fix_3_fu_529_n_8),
        .ram_reg_0(grp_padding2d_fix16_fu_545_n_24),
        .ram_reg_0_0(grp_padding2d_fix16_fu_545_n_25),
        .ram_reg_1(grp_padding2d_fix16_fu_545_n_22),
        .ram_reg_1_0(grp_padding2d_fix16_fu_545_n_23),
        .ram_reg_2(grp_padding2d_fix16_fu_545_n_20),
        .ram_reg_2_0(grp_padding2d_fix16_fu_545_n_21),
        .ram_reg_3(grp_padding2d_fix16_fu_545_n_18),
        .ram_reg_3_0(grp_padding2d_fix16_fu_545_n_19),
        .ram_reg_4(grp_padding2d_fix16_fu_545_n_16),
        .ram_reg_4_0(grp_padding2d_fix16_fu_545_n_17),
        .ram_reg_5(grp_padding2d_fix16_fu_545_n_14),
        .ram_reg_5_0(grp_padding2d_fix16_fu_545_n_15),
        .ram_reg_6(grp_padding2d_fix16_fu_545_n_12),
        .ram_reg_6_0(grp_padding2d_fix16_fu_545_n_13),
        .ram_reg_7(grp_padding2d_fix16_fu_545_n_11),
        .sel3_reg_r(grp_pointwise_conv2d_fix_1_fu_521_n_17),
        .sel4_reg_r(grp_pointwise_conv2d_fix_1_fu_521_n_18),
        .sel5_reg_r(grp_pointwise_conv2d_fix_1_fu_521_n_19));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_521_n_37),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_pointwise_conv2d_fix_2 grp_pointwise_conv2d_fix_2_fu_537
       (.D(ap_NS_fsm[25:24]),
        .MemBank_B_address014_out(MemBank_B_address014_out),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .Q({\ap_CS_fsm_reg_n_5_[24] ,ap_CS_fsm_state24,ap_CS_fsm_state19,ap_CS_fsm_state11,sel00}),
        .\add_ln34_1_reg_986_pp0_iter3_reg_reg[9]_0 (grp_pointwise_conv2d_fix_2_fu_537_n_11),
        .\ap_CS_fsm_reg[24] (grp_pointwise_conv2d_fix_2_fu_537_n_7),
        .\ap_CS_fsm_reg[6]_0 (grp_pointwise_conv2d_fix_2_fu_537_n_8),
        .\ap_CS_fsm_reg[6]_1 (grp_pointwise_conv2d_fix_2_fu_537_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_padding2d_fix16_fu_545_output_r_ce0(grp_padding2d_fix16_fu_545_output_r_ce0),
        .grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .grp_pointwise_conv2d_fix_2_fu_537_output_r_d0(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_537_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_537_input_r_address0[8:0]}),
        .input_r_q0(\network_MemBank_A_ram_U/q0_t0 ),
        .mul_ln29_2_reg_1011_reg_0(grp_pointwise_conv2d_fix_3_fu_529_n_8),
        .\out_d_0_reg_243_reg[0]_0 (grp_pointwise_conv2d_fix_2_fu_537_n_9),
        .output_r_address0(grp_pointwise_conv2d_fix_2_fu_537_output_r_address0),
        .\sel4_reg[4] (grp_pointwise_conv2d_fix_1_fu_521_n_17),
        .\sel5_reg[5] (grp_pointwise_conv2d_fix_1_fu_521_n_18));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_537_n_9),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_pointwise_conv2d_fix_3 grp_pointwise_conv2d_fix_3_fu_529
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_3_fu_529_n_9,grp_pointwise_conv2d_fix_3_fu_529_n_10,grp_pointwise_conv2d_fix_3_fu_529_n_11,grp_pointwise_conv2d_fix_3_fu_529_n_12,grp_pointwise_conv2d_fix_3_fu_529_n_13,grp_pointwise_conv2d_fix_3_fu_529_n_14,grp_pointwise_conv2d_fix_3_fu_529_n_15,grp_pointwise_conv2d_fix_3_fu_529_n_16,grp_pointwise_conv2d_fix_3_fu_529_n_17,grp_pointwise_conv2d_fix_3_fu_529_n_18,grp_pointwise_conv2d_fix_3_fu_529_n_19,grp_pointwise_conv2d_fix_3_fu_529_n_20}),
        .D(ap_NS_fsm[33:32]),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .Q({ap_CS_fsm_state41,\ap_CS_fsm_reg_n_5_[32] ,ap_CS_fsm_state32,\ap_CS_fsm_reg_n_5_[16] ,sel00}),
        .WEA({grp_pointwise_conv2d_fix_3_fu_529_n_37,grp_pointwise_conv2d_fix_3_fu_529_n_38}),
        .\add_ln34_1_reg_1268_pp0_iter5_reg_reg[12]__0_0 (grp_pointwise_conv2d_fix_3_fu_529_output_r_address0),
        .\ap_CS_fsm_reg[26] ({grp_pointwise_conv2d_fix_3_fu_529_n_23,grp_pointwise_conv2d_fix_3_fu_529_n_24,grp_pointwise_conv2d_fix_3_fu_529_n_25,grp_pointwise_conv2d_fix_3_fu_529_n_26,grp_pointwise_conv2d_fix_3_fu_529_n_27,grp_pointwise_conv2d_fix_3_fu_529_n_28,grp_pointwise_conv2d_fix_3_fu_529_n_29,grp_pointwise_conv2d_fix_3_fu_529_n_30,grp_pointwise_conv2d_fix_3_fu_529_n_31,grp_pointwise_conv2d_fix_3_fu_529_n_32,grp_pointwise_conv2d_fix_3_fu_529_n_33,grp_pointwise_conv2d_fix_3_fu_529_n_34,grp_pointwise_conv2d_fix_3_fu_529_n_35,grp_pointwise_conv2d_fix_3_fu_529_n_36}),
        .\ap_CS_fsm_reg[31] (grp_pointwise_conv2d_fix_3_fu_529_n_41),
        .\ap_CS_fsm_reg[8] (grp_pointwise_conv2d_fix_3_fu_529_n_7),
        .\ap_CS_fsm_reg[8]_0 (grp_pointwise_conv2d_fix_3_fu_529_n_8),
        .\ap_CS_fsm_reg[8]_1 ({grp_pointwise_conv2d_fix_3_fu_529_n_39,grp_pointwise_conv2d_fix_3_fu_529_n_40}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_max_pooling2d_fix16_fu_563_input_r_ce0(grp_max_pooling2d_fix16_fu_563_input_r_ce0),
        .grp_pointwise_conv2d_fix_1_fu_521_output_r_address0({grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[10:0]}),
        .grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0(grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0),
        .grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .grp_pointwise_conv2d_fix_3_fu_529_output_r_d0(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0),
        .grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0(grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0),
        .grp_up_sampling2d_fix16_fu_592_output_r_ce0(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_r_address0(grp_up_sampling2d_fix16_fu_592_input_r_address0[10]),
        .input_r_q0(\network_MemBank_A_ram_U/q0_t0 ),
        .mul_ln29_reg_1293_reg_0(grp_pointwise_conv2d_fix_fu_584_n_7),
        .mul_ln29_reg_1293_reg_1(MemBank_A_U_n_10),
        .mul_ln29_reg_1293_reg_2(grp_depthwise_conv2d_fix_1_fu_479_n_7),
        .mul_ln29_reg_1293_reg_3(grp_max_pooling2d_fix16_fu_563_n_22),
        .ram_reg_0(MemBank_B_U_n_87),
        .ram_reg_0_0(MemBank_B_U_n_89),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_fu_509_n_29),
        .ram_reg_0_10(grp_depthwise_conv2d_fix_fu_509_n_32),
        .ram_reg_0_11(grp_max_pooling2d_fix16_fu_563_n_26),
        .ram_reg_0_12(grp_up_sampling2d_fix16_fu_592_n_19),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_fu_509_n_33),
        .ram_reg_0_14(grp_max_pooling2d_fix16_fu_563_n_27),
        .ram_reg_0_15(grp_up_sampling2d_fix16_fu_592_n_18),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_fu_509_n_34),
        .ram_reg_0_17(grp_max_pooling2d_fix16_fu_563_n_28),
        .ram_reg_0_18(grp_up_sampling2d_fix16_fu_592_n_17),
        .ram_reg_0_19(grp_depthwise_conv2d_fix_fu_509_n_35),
        .ram_reg_0_2(grp_max_pooling2d_fix16_fu_563_n_23),
        .ram_reg_0_20(grp_max_pooling2d_fix16_fu_563_n_29),
        .ram_reg_0_21(grp_up_sampling2d_fix16_fu_592_n_16),
        .ram_reg_0_22(grp_depthwise_conv2d_fix_fu_509_n_36),
        .ram_reg_0_23(grp_max_pooling2d_fix16_fu_563_n_30),
        .ram_reg_0_24(grp_up_sampling2d_fix16_fu_592_n_15),
        .ram_reg_0_25(grp_depthwise_conv2d_fix_fu_509_n_37),
        .ram_reg_0_26(grp_max_pooling2d_fix16_fu_563_n_31),
        .ram_reg_0_27(grp_up_sampling2d_fix16_fu_592_n_14),
        .ram_reg_0_28(grp_depthwise_conv2d_fix_fu_509_n_38),
        .ram_reg_0_29(grp_max_pooling2d_fix16_fu_563_n_32),
        .ram_reg_0_3(grp_up_sampling2d_fix16_fu_592_n_22),
        .ram_reg_0_30(grp_up_sampling2d_fix16_fu_592_n_11),
        .ram_reg_0_31(grp_pointwise_conv2d_fix_fu_584_output_r_address0[10]),
        .ram_reg_0_32(grp_depthwise_conv2d_fix_2_fu_449_n_11),
        .ram_reg_0_33(grp_depthwise_conv2d_fix_fu_509_n_11),
        .ram_reg_0_34(grp_max_pooling2d_fix16_fu_563_n_33),
        .ram_reg_0_35(grp_depthwise_conv2d_fix_fu_509_n_39),
        .ram_reg_0_36(grp_max_pooling2d_fix16_fu_563_n_34),
        .ram_reg_0_37(grp_pointwise_conv2d_fix_fu_584_n_8),
        .ram_reg_0_38(MemBank_A_U_n_7),
        .ram_reg_0_39(grp_depthwise_conv2d_fix_fu_509_n_41),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_fu_509_n_30),
        .ram_reg_0_40(grp_padding2d_fix16_fu_545_n_26),
        .ram_reg_0_41(grp_up_sampling2d_fix16_fu_592_n_23),
        .ram_reg_0_42(grp_depthwise_conv2d_fix_fu_509_n_42),
        .ram_reg_0_43(grp_padding2d_fix16_fu_545_n_39),
        .ram_reg_0_44(grp_up_sampling2d_fix16_fu_592_n_24),
        .ram_reg_0_45(grp_depthwise_conv2d_fix_fu_509_n_43),
        .ram_reg_0_46(grp_max_pooling2d_fix16_fu_563_n_42),
        .ram_reg_0_47(grp_up_sampling2d_fix16_fu_592_n_25),
        .ram_reg_0_48(grp_depthwise_conv2d_fix_fu_509_n_44),
        .ram_reg_0_49(grp_max_pooling2d_fix16_fu_563_n_43),
        .ram_reg_0_5(grp_max_pooling2d_fix16_fu_563_n_24),
        .ram_reg_0_50(grp_up_sampling2d_fix16_fu_592_n_26),
        .ram_reg_0_51(grp_depthwise_conv2d_fix_fu_509_n_45),
        .ram_reg_0_52(grp_max_pooling2d_fix16_fu_563_n_44),
        .ram_reg_0_53(grp_up_sampling2d_fix16_fu_592_n_27),
        .ram_reg_0_54(grp_depthwise_conv2d_fix_fu_509_n_46),
        .ram_reg_0_55(grp_max_pooling2d_fix16_fu_563_n_45),
        .ram_reg_0_56(grp_up_sampling2d_fix16_fu_592_n_28),
        .ram_reg_0_57(grp_depthwise_conv2d_fix_fu_509_n_47),
        .ram_reg_0_58(grp_max_pooling2d_fix16_fu_563_n_46),
        .ram_reg_0_59(grp_up_sampling2d_fix16_fu_592_n_29),
        .ram_reg_0_6(grp_up_sampling2d_fix16_fu_592_n_21),
        .ram_reg_0_60(grp_depthwise_conv2d_fix_fu_509_n_48),
        .ram_reg_0_61(grp_max_pooling2d_fix16_fu_563_n_47),
        .ram_reg_0_62(grp_up_sampling2d_fix16_fu_592_n_30),
        .ram_reg_0_63(grp_depthwise_conv2d_fix_fu_509_n_49),
        .ram_reg_0_64(grp_max_pooling2d_fix16_fu_563_n_48),
        .ram_reg_0_65(grp_up_sampling2d_fix16_fu_592_n_31),
        .ram_reg_0_66(grp_depthwise_conv2d_fix_fu_509_n_50),
        .ram_reg_0_67(grp_max_pooling2d_fix16_fu_563_n_49),
        .ram_reg_0_68(grp_up_sampling2d_fix16_fu_592_n_32),
        .ram_reg_0_69(grp_depthwise_conv2d_fix_fu_509_n_51),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_fu_509_n_31),
        .ram_reg_0_70(grp_max_pooling2d_fix16_fu_563_n_50),
        .ram_reg_0_71(grp_up_sampling2d_fix16_fu_592_n_33),
        .ram_reg_0_72(grp_depthwise_conv2d_fix_fu_509_n_52),
        .ram_reg_0_73(grp_max_pooling2d_fix16_fu_563_n_51),
        .ram_reg_0_74(grp_up_sampling2d_fix16_fu_592_n_34),
        .ram_reg_0_75(grp_depthwise_conv2d_fix_fu_509_n_53),
        .ram_reg_0_76(grp_max_pooling2d_fix16_fu_563_n_52),
        .ram_reg_0_77(grp_up_sampling2d_fix16_fu_592_n_35),
        .ram_reg_0_78(grp_depthwise_conv2d_fix_fu_509_n_54),
        .ram_reg_0_79(grp_max_pooling2d_fix16_fu_563_n_53),
        .ram_reg_0_8(grp_max_pooling2d_fix16_fu_563_n_25),
        .ram_reg_0_80(grp_up_sampling2d_fix16_fu_592_n_36),
        .ram_reg_0_81({grp_pointwise_conv2d_fix_4_fu_515_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_515_output_r_address0[9:0]}),
        .ram_reg_0_82(grp_pointwise_conv2d_fix_4_fu_515_input_r_address0),
        .ram_reg_0_83({grp_pointwise_conv2d_fix_1_fu_521_input_r_address0[13],grp_pointwise_conv2d_fix_1_fu_521_input_r_address0[11:0]}),
        .ram_reg_0_9(grp_up_sampling2d_fix16_fu_592_n_20),
        .ram_reg_0_i_19_0(grp_pointwise_conv2d_fix_1_fu_521_n_38),
        .ram_reg_0_i_19_1(grp_pointwise_conv2d_fix_4_fu_515_n_19),
        .ram_reg_2(MemBank_B_U_n_85),
        .ram_reg_2_0(grp_padding2d_fix16_fu_545_n_5),
        .ram_reg_2_1(grp_pointwise_conv2d_fix_2_fu_537_n_10),
        .ram_reg_7(MemBank_B_U_n_90),
        .ram_reg_7_0(grp_pointwise_conv2d_fix_fu_584_output_r_ce0),
        .ram_reg_7_1(grp_up_sampling2d_fix16_fu_592_n_6),
        .ram_reg_7_2(grp_depthwise_conv2d_fix_fu_509_n_28),
        .ram_reg_7_3(grp_pointwise_conv2d_fix_2_fu_537_n_7),
        .ram_reg_7_4(grp_pointwise_conv2d_fix_1_fu_521_n_39),
        .ram_reg_7_5(grp_pointwise_conv2d_fix_4_fu_515_n_20),
        .\sel4_reg[4] (grp_pointwise_conv2d_fix_1_fu_521_n_17),
        .\sel5_reg[5] (grp_pointwise_conv2d_fix_1_fu_521_n_18),
        .\sel6_reg[6] (grp_pointwise_conv2d_fix_1_fu_521_n_19));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_529_n_41),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_pointwise_conv2d_fix_4 grp_pointwise_conv2d_fix_4_fu_515
       (.D(ap_NS_fsm[41:40]),
        .E(zext_ln180_reg_719_reg0),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state41,ap_CS_fsm_state40,\ap_CS_fsm_reg_n_5_[32] ,\ap_CS_fsm_reg_n_5_[16] }),
        .SR(clear),
        .\ap_CS_fsm_reg[16] (grp_pointwise_conv2d_fix_4_fu_515_n_20),
        .\ap_CS_fsm_reg[16]_0 (grp_pointwise_conv2d_fix_4_fu_515_n_22),
        .\ap_CS_fsm_reg[40] (grp_pointwise_conv2d_fix_4_fu_515_n_19),
        .\ap_CS_fsm_reg[41] (\ap_CS_fsm[41]_i_2_n_5 ),
        .\ap_CS_fsm_reg[5]_0 (grp_pointwise_conv2d_fix_4_fu_515_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(grp_pointwise_conv2d_fix_4_fu_515_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_pointwise_conv2d_fix_1_fu_521_output_r_address0(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[13]),
        .grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0(grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0),
        .grp_pointwise_conv2d_fix_4_fu_515_output_r_d0(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0),
        .icmp_ln177_fu_665_p2(icmp_ln177_fu_665_p2),
        .input_r_address0(grp_pointwise_conv2d_fix_4_fu_515_input_r_address0),
        .mul_ln29_reg_888_reg_0(grp_pointwise_conv2d_fix_3_fu_529_n_8),
        .output_r_address0({grp_pointwise_conv2d_fix_4_fu_515_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_515_output_r_address0[9:0]}),
        .q0_t0(\network_MemBank_A_ram_U/q0_t0 ),
        .ram_reg_0_i_40(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0),
        .ram_reg_0_i_40_0(MemBank_B_U_n_87));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_515_n_21),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_pointwise_conv2d_fix grp_pointwise_conv2d_fix_fu_584
       (.D(ap_NS_fsm[9:8]),
        .MemBank_A_address01(MemBank_A_address01),
        .Q({ap_CS_fsm_pp1_stage0,sel00,ap_CS_fsm_state8}),
        .\add_ln34_1_reg_716_reg[11]_0 (grp_pointwise_conv2d_fix_fu_584_n_8),
        .\ap_CS_fsm_reg[1]_0 (grp_pointwise_conv2d_fix_fu_584_n_22),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(grp_pointwise_conv2d_fix_fu_584_n_7),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_pointwise_conv2d_fix_fu_584_ap_start_reg(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .grp_pointwise_conv2d_fix_fu_584_output_r_d0(grp_pointwise_conv2d_fix_fu_584_output_r_d0),
        .\input_addr_reg_671_reg[10]_0 ({grp_pointwise_conv2d_fix_fu_584_input_r_address0[13],grp_pointwise_conv2d_fix_fu_584_input_r_address0[9:0]}),
        .input_r_address0(grp_up_sampling2d_fix16_fu_592_input_r_address0[11]),
        .mul_ln29_reg_686_reg_0(grp_pointwise_conv2d_fix_3_fu_529_n_8),
        .output_r_address0({grp_pointwise_conv2d_fix_fu_584_output_r_address0[13:12],grp_pointwise_conv2d_fix_fu_584_output_r_address0[10:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_fu_584_output_r_ce0),
        .q0_t0(\network_MemBank_A_ram_U/q0_t0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_fu_584_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_584_n_22),
        .Q(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_592
       (.D({ap_NS_fsm[35:34],ap_NS_fsm[27:26]}),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01(MemBank_B_address01),
        .Q({ap_CS_fsm_state35,\ap_CS_fsm_reg_n_5_[33] ,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_5_[25] ,sel00,\ap_CS_fsm_reg_n_5_[1] }),
        .add_ln21_1_reg_694_reg_0(grp_up_sampling2d_fix16_fu_592_n_23),
        .add_ln21_1_reg_694_reg_1(grp_up_sampling2d_fix16_fu_592_n_24),
        .add_ln21_1_reg_694_reg_10(grp_up_sampling2d_fix16_fu_592_n_33),
        .add_ln21_1_reg_694_reg_11(grp_up_sampling2d_fix16_fu_592_n_34),
        .add_ln21_1_reg_694_reg_12(grp_up_sampling2d_fix16_fu_592_n_35),
        .add_ln21_1_reg_694_reg_13(grp_up_sampling2d_fix16_fu_592_n_36),
        .add_ln21_1_reg_694_reg_2(grp_up_sampling2d_fix16_fu_592_n_25),
        .add_ln21_1_reg_694_reg_3(grp_up_sampling2d_fix16_fu_592_n_26),
        .add_ln21_1_reg_694_reg_4(grp_up_sampling2d_fix16_fu_592_n_27),
        .add_ln21_1_reg_694_reg_5(grp_up_sampling2d_fix16_fu_592_n_28),
        .add_ln21_1_reg_694_reg_6(grp_up_sampling2d_fix16_fu_592_n_29),
        .add_ln21_1_reg_694_reg_7(grp_up_sampling2d_fix16_fu_592_n_30),
        .add_ln21_1_reg_694_reg_8(grp_up_sampling2d_fix16_fu_592_n_31),
        .add_ln21_1_reg_694_reg_9(grp_up_sampling2d_fix16_fu_592_n_32),
        .add_ln21_reg_684_reg_0(grp_up_sampling2d_fix16_fu_592_n_11),
        .add_ln21_reg_684_reg_1(grp_up_sampling2d_fix16_fu_592_n_14),
        .add_ln21_reg_684_reg_2(grp_up_sampling2d_fix16_fu_592_n_15),
        .add_ln21_reg_684_reg_3(grp_up_sampling2d_fix16_fu_592_n_16),
        .add_ln21_reg_684_reg_4(grp_up_sampling2d_fix16_fu_592_n_17),
        .add_ln21_reg_684_reg_5(grp_up_sampling2d_fix16_fu_592_n_18),
        .add_ln21_reg_684_reg_6(grp_up_sampling2d_fix16_fu_592_n_19),
        .add_ln21_reg_684_reg_7(grp_up_sampling2d_fix16_fu_592_n_20),
        .add_ln21_reg_684_reg_8(grp_up_sampling2d_fix16_fu_592_n_21),
        .add_ln21_reg_684_reg_9(grp_up_sampling2d_fix16_fu_592_n_22),
        .\ap_CS_fsm_reg[3]_0 (grp_up_sampling2d_fix16_fu_592_n_6),
        .\ap_CS_fsm_reg[5]_0 (grp_up_sampling2d_fix16_fu_592_n_37),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(grp_up_sampling2d_fix16_fu_592_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_up_sampling2d_fix16_fu_592_ap_start_reg(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .grp_up_sampling2d_fix16_fu_592_output_r_ce0(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_r_address0(grp_up_sampling2d_fix16_fu_592_input_r_address0),
        .output_r_address0(grp_pointwise_conv2d_fix_fu_584_output_r_address0[9:0]),
        .output_r_d0(grp_up_sampling2d_fix16_fu_592_output_r_d0),
        .q0_t0(MemBank_B_q0),
        .ram_reg_0(i_1_reg_427_reg),
        .ram_reg_0_0({grp_pointwise_conv2d_fix_fu_584_input_r_address0[13],grp_pointwise_conv2d_fix_fu_584_input_r_address0[9:0]}),
        .ram_reg_0_1(sext_ln75_fu_613_p1),
        .ram_reg_2(grp_max_pooling2d_fix16_fu_563_n_41));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_592_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_592_n_37),
        .Q(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \i_0_reg_415[13]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(input_data_last_V_tm_reg_701),
        .O(ap_NS_fsm1104_out));
  FDRE \i_0_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[0]),
        .Q(sext_ln75_fu_613_p1[0]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[10]),
        .Q(sext_ln75_fu_613_p1[10]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[11]),
        .Q(sext_ln75_fu_613_p1[11]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[12]),
        .Q(sext_ln75_fu_613_p1[12]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[13]),
        .Q(sext_ln75_fu_613_p1[13]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[1]),
        .Q(sext_ln75_fu_613_p1[1]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[2]),
        .Q(sext_ln75_fu_613_p1[2]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[3]),
        .Q(sext_ln75_fu_613_p1[3]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[4]),
        .Q(sext_ln75_fu_613_p1[4]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[5]),
        .Q(sext_ln75_fu_613_p1[5]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[6]),
        .Q(sext_ln75_fu_613_p1[6]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[7]),
        .Q(sext_ln75_fu_613_p1[7]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[8]),
        .Q(sext_ln75_fu_613_p1[8]),
        .R(ap_NS_fsm1105_out));
  FDRE \i_0_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1104_out),
        .D(grp_fu_659_p2[9]),
        .Q(sext_ln75_fu_613_p1[9]),
        .R(ap_NS_fsm1105_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_427[0]_i_1 
       (.I0(i_1_reg_427_reg[0]),
        .O(i_3_fu_671_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair996" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_427[1]_i_1 
       (.I0(i_1_reg_427_reg[0]),
        .I1(i_1_reg_427_reg[1]),
        .O(i_3_fu_671_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair996" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_427[2]_i_1 
       (.I0(i_1_reg_427_reg[0]),
        .I1(i_1_reg_427_reg[1]),
        .I2(i_1_reg_427_reg[2]),
        .O(i_3_fu_671_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair982" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_427[3]_i_1 
       (.I0(i_1_reg_427_reg[1]),
        .I1(i_1_reg_427_reg[0]),
        .I2(i_1_reg_427_reg[2]),
        .I3(i_1_reg_427_reg[3]),
        .O(i_3_fu_671_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair982" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_427[4]_i_1 
       (.I0(i_1_reg_427_reg[2]),
        .I1(i_1_reg_427_reg[0]),
        .I2(i_1_reg_427_reg[1]),
        .I3(i_1_reg_427_reg[3]),
        .I4(i_1_reg_427_reg[4]),
        .O(i_3_fu_671_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_427[5]_i_1 
       (.I0(i_1_reg_427_reg[3]),
        .I1(i_1_reg_427_reg[1]),
        .I2(i_1_reg_427_reg[0]),
        .I3(i_1_reg_427_reg[2]),
        .I4(i_1_reg_427_reg[4]),
        .I5(i_1_reg_427_reg[5]),
        .O(i_3_fu_671_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair1002" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_427[6]_i_1 
       (.I0(\i_1_reg_427[9]_i_4_n_5 ),
        .I1(i_1_reg_427_reg[6]),
        .O(i_3_fu_671_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair1002" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_427[7]_i_1 
       (.I0(\i_1_reg_427[9]_i_4_n_5 ),
        .I1(i_1_reg_427_reg[6]),
        .I2(i_1_reg_427_reg[7]),
        .O(i_3_fu_671_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair981" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_427[8]_i_1 
       (.I0(i_1_reg_427_reg[6]),
        .I1(\i_1_reg_427[9]_i_4_n_5 ),
        .I2(i_1_reg_427_reg[7]),
        .I3(i_1_reg_427_reg[8]),
        .O(i_3_fu_671_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_reg_427[9]_i_2 
       (.I0(zext_ln180_reg_719_reg0),
        .I1(ap_enable_reg_pp1_iter0),
        .O(\i_1_reg_427[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair981" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_427[9]_i_3 
       (.I0(i_1_reg_427_reg[7]),
        .I1(\i_1_reg_427[9]_i_4_n_5 ),
        .I2(i_1_reg_427_reg[6]),
        .I3(i_1_reg_427_reg[8]),
        .I4(i_1_reg_427_reg[9]),
        .O(i_3_fu_671_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_427[9]_i_4 
       (.I0(i_1_reg_427_reg[5]),
        .I1(i_1_reg_427_reg[3]),
        .I2(i_1_reg_427_reg[1]),
        .I3(i_1_reg_427_reg[0]),
        .I4(i_1_reg_427_reg[2]),
        .I5(i_1_reg_427_reg[4]),
        .O(\i_1_reg_427[9]_i_4_n_5 ));
  FDRE \i_1_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[0]),
        .Q(i_1_reg_427_reg[0]),
        .R(clear));
  FDRE \i_1_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[1]),
        .Q(i_1_reg_427_reg[1]),
        .R(clear));
  FDRE \i_1_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[2]),
        .Q(i_1_reg_427_reg[2]),
        .R(clear));
  FDRE \i_1_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[3]),
        .Q(i_1_reg_427_reg[3]),
        .R(clear));
  FDRE \i_1_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[4]),
        .Q(i_1_reg_427_reg[4]),
        .R(clear));
  FDRE \i_1_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[5]),
        .Q(i_1_reg_427_reg[5]),
        .R(clear));
  FDRE \i_1_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[6]),
        .Q(i_1_reg_427_reg[6]),
        .R(clear));
  FDRE \i_1_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[7]),
        .Q(i_1_reg_427_reg[7]),
        .R(clear));
  FDRE \i_1_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[8]),
        .Q(i_1_reg_427_reg[8]),
        .R(clear));
  FDRE \i_1_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[9]),
        .Q(i_1_reg_427_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_438[0]_i_1 
       (.I0(i_2_reg_438_reg[0]),
        .O(i_4_fu_688_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair999" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_438[1]_i_1 
       (.I0(i_2_reg_438_reg[0]),
        .I1(i_2_reg_438_reg[1]),
        .O(i_4_fu_688_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair999" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_438[2]_i_1 
       (.I0(i_2_reg_438_reg[0]),
        .I1(i_2_reg_438_reg[1]),
        .I2(i_2_reg_438_reg[2]),
        .O(i_4_fu_688_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair984" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_438[3]_i_1 
       (.I0(i_2_reg_438_reg[1]),
        .I1(i_2_reg_438_reg[0]),
        .I2(i_2_reg_438_reg[2]),
        .I3(i_2_reg_438_reg[3]),
        .O(i_4_fu_688_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair984" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_438[4]_i_1 
       (.I0(i_2_reg_438_reg[2]),
        .I1(i_2_reg_438_reg[0]),
        .I2(i_2_reg_438_reg[1]),
        .I3(i_2_reg_438_reg[3]),
        .I4(i_2_reg_438_reg[4]),
        .O(i_4_fu_688_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_438[5]_i_1 
       (.I0(i_2_reg_438_reg[3]),
        .I1(i_2_reg_438_reg[1]),
        .I2(i_2_reg_438_reg[0]),
        .I3(i_2_reg_438_reg[2]),
        .I4(i_2_reg_438_reg[4]),
        .I5(i_2_reg_438_reg[5]),
        .O(i_4_fu_688_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair1000" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_438[6]_i_1 
       (.I0(\i_2_reg_438[9]_i_3_n_5 ),
        .I1(i_2_reg_438_reg[6]),
        .O(i_4_fu_688_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair1000" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_438[7]_i_1 
       (.I0(\i_2_reg_438[9]_i_3_n_5 ),
        .I1(i_2_reg_438_reg[6]),
        .I2(i_2_reg_438_reg[7]),
        .O(i_4_fu_688_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair983" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_438[8]_i_1 
       (.I0(i_2_reg_438_reg[6]),
        .I1(\i_2_reg_438[9]_i_3_n_5 ),
        .I2(i_2_reg_438_reg[7]),
        .I3(i_2_reg_438_reg[8]),
        .O(i_4_fu_688_p2[8]));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_2_reg_438[9]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_block_pp2_stage0_subdone),
        .I3(icmp_ln201_fu_682_p2),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair983" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_438[9]_i_2 
       (.I0(i_2_reg_438_reg[7]),
        .I1(\i_2_reg_438[9]_i_3_n_5 ),
        .I2(i_2_reg_438_reg[6]),
        .I3(i_2_reg_438_reg[8]),
        .I4(i_2_reg_438_reg[9]),
        .O(i_4_fu_688_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_438[9]_i_3 
       (.I0(i_2_reg_438_reg[5]),
        .I1(i_2_reg_438_reg[3]),
        .I2(i_2_reg_438_reg[1]),
        .I3(i_2_reg_438_reg[0]),
        .I4(i_2_reg_438_reg[2]),
        .I5(i_2_reg_438_reg[4]),
        .O(\i_2_reg_438[9]_i_3_n_5 ));
  FDRE \i_2_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[0]),
        .Q(i_2_reg_438_reg[0]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[1]),
        .Q(i_2_reg_438_reg[1]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[2]),
        .Q(i_2_reg_438_reg[2]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[3]),
        .Q(i_2_reg_438_reg[3]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[4]),
        .Q(i_2_reg_438_reg[4]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[5]),
        .Q(i_2_reg_438_reg[5]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[6]),
        .Q(i_2_reg_438_reg[6]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[7]),
        .Q(i_2_reg_438_reg[7]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[8]),
        .Q(i_2_reg_438_reg[8]),
        .R(ap_CS_fsm_state46));
  FDRE \i_2_reg_438_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[9]),
        .Q(i_2_reg_438_reg[9]),
        .R(ap_CS_fsm_state46));
  LUT5 #(
    .INIT(32'h00002000)) 
    \icmp_ln177_reg_710[0]_i_1 
       (.I0(i_1_reg_427_reg[9]),
        .I1(i_1_reg_427_reg[7]),
        .I2(i_1_reg_427_reg[8]),
        .I3(\icmp_ln177_reg_710[0]_i_2_n_5 ),
        .I4(i_1_reg_427_reg[6]),
        .O(icmp_ln177_fu_665_p2));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln177_reg_710[0]_i_2 
       (.I0(i_1_reg_427_reg[3]),
        .I1(i_1_reg_427_reg[0]),
        .I2(i_1_reg_427_reg[1]),
        .I3(i_1_reg_427_reg[2]),
        .I4(i_1_reg_427_reg[4]),
        .I5(i_1_reg_427_reg[5]),
        .O(\icmp_ln177_reg_710[0]_i_2_n_5 ));
  FDRE \icmp_ln177_reg_710_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln177_reg_710),
        .Q(icmp_ln177_reg_710_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln177_reg_710_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln177_reg_710_pp1_iter1_reg),
        .Q(icmp_ln177_reg_710_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln177_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln177_fu_665_p2),
        .Q(icmp_ln177_reg_710),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair993" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln201_reg_734[0]_i_1 
       (.I0(icmp_ln201_fu_682_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_block_pp2_stage0_subdone),
        .I3(icmp_ln201_reg_734),
        .O(\icmp_ln201_reg_734[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair993" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln201_reg_734_pp2_iter1_reg[0]_i_1 
       (.I0(icmp_ln201_reg_734),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_block_pp2_stage0_subdone),
        .I3(\icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ),
        .O(\icmp_ln201_reg_734_pp2_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln201_reg_734_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln201_reg_734_pp2_iter1_reg[0]_i_1_n_5 ),
        .Q(\icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair985" *) 
  LUT5 #(
    .INIT(32'hFB50FB00)) 
    \icmp_ln201_reg_734_pp2_iter2_reg[0]_i_1 
       (.I0(output_data_data_V_1_ack_in),
        .I1(ap_enable_reg_pp2_iter3_reg_n_5),
        .I2(icmp_ln201_reg_734_pp2_iter2_reg),
        .I3(\icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp2_iter2),
        .O(\icmp_ln201_reg_734_pp2_iter2_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln201_reg_734_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln201_reg_734_pp2_iter2_reg[0]_i_1_n_5 ),
        .Q(icmp_ln201_reg_734_pp2_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln201_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln201_reg_734[0]_i_1_n_5 ),
        .Q(icmp_ln201_reg_734),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0B)) 
    \input_data_data_V_0_payload_A[15]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(input_data_data_V_0_sel_wr),
        .O(\input_data_data_V_0_payload_A[15]_i_1_n_5 ));
  FDRE \input_data_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_A[15]_i_1_n_5 ),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \input_data_data_V_0_payload_B[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_data_V_0_payload_B[15]_i_1_n_5 ));
  FDRE \input_data_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(\input_data_data_V_0_payload_B[15]_i_1_n_5 ),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair986" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(input_data_data_V_0_sel),
        .O(input_data_data_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_rd_i_1_n_5),
        .Q(input_data_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair992" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(input_data_data_V_0_sel_wr),
        .O(input_data_data_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_wr_i_1_n_5),
        .Q(input_data_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \input_data_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\ap_CS_fsm_reg_n_5_[1] ),
        .O(\input_data_data_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair992" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \input_data_data_V_0_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_data_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_data_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_state),
        .Q(\input_data_data_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBA008A)) 
    \input_data_dest_V_0_payload_A[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_TREADY),
        .I2(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I3(input_data_dest_V_0_sel_wr),
        .I4(input_data_dest_V_0_payload_A),
        .O(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_dest_V_0_payload_B[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_B),
        .O(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_dest_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I3(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_rd_i_1_n_5),
        .Q(input_data_dest_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1013" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_dest_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(input_data_TREADY),
        .I2(input_data_dest_V_0_sel_wr),
        .O(input_data_dest_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_wr_i_1_n_5),
        .Q(input_data_dest_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(input_data_TVALID),
        .I4(input_data_TREADY),
        .I5(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .O(\input_data_dest_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF333FBBB)) 
    \input_data_dest_V_0_state[1]_i_2 
       (.I0(input_data_TREADY),
        .I1(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I4(input_data_TVALID),
        .O(input_data_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_id_V_0_payload_A[0]_i_1 
       (.I0(input_data_TID),
        .I1(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I3(input_data_id_V_0_sel_wr),
        .I4(input_data_id_V_0_payload_A),
        .O(\input_data_id_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_id_V_0_payload_B[0]_i_1 
       (.I0(input_data_TID),
        .I1(input_data_id_V_0_sel_wr),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I4(input_data_id_V_0_payload_B),
        .O(\input_data_id_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_id_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(input_data_id_V_0_sel),
        .O(input_data_id_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_rd_i_1_n_5),
        .Q(input_data_id_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1013" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_id_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I2(input_data_id_V_0_sel_wr),
        .O(input_data_id_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_wr_i_1_n_5),
        .Q(input_data_id_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_id_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(input_data_TVALID),
        .I4(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_id_V_0_state_reg_n_5_[0] ),
        .O(\input_data_id_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_id_V_0_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_id_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_id_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_state),
        .Q(\input_data_id_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_keep_V_0_payload_A[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(input_data_keep_V_0_sel_wr),
        .I4(input_data_keep_V_0_payload_A[0]),
        .O(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_keep_V_0_payload_A[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(input_data_keep_V_0_sel_wr),
        .I4(input_data_keep_V_0_payload_A[1]),
        .O(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_keep_V_0_payload_B[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_keep_V_0_payload_B[0]),
        .O(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_keep_V_0_payload_B[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_keep_V_0_payload_B[1]),
        .O(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair986" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_keep_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_rd_i_1_n_5),
        .Q(input_data_keep_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1004" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_keep_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I2(input_data_keep_V_0_sel_wr),
        .O(input_data_keep_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_wr_i_1_n_5),
        .Q(input_data_keep_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_keep_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(input_data_TVALID),
        .I4(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .O(\input_data_keep_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_keep_V_0_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_keep_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_state),
        .Q(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_last_V_0_payload_A[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I3(input_data_last_V_0_sel_wr),
        .I4(input_data_last_V_0_payload_A),
        .O(\input_data_last_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_last_V_0_payload_B[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(input_data_last_V_0_sel_wr),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I4(input_data_last_V_0_payload_B),
        .O(\input_data_last_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_last_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(input_data_last_V_0_sel),
        .O(input_data_last_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_rd_i_1_n_5),
        .Q(input_data_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1004" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_last_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I2(input_data_last_V_0_sel_wr),
        .O(input_data_last_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_wr_i_1_n_5),
        .Q(input_data_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(input_data_TVALID),
        .I4(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_last_V_0_state_reg_n_5_[0] ),
        .O(\input_data_last_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_last_V_0_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_last_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_state),
        .Q(\input_data_last_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hACFFFFFFAC000000)) 
    \input_data_last_V_tm_reg_701[0]_i_1 
       (.I0(input_data_last_V_0_payload_B),
        .I1(input_data_last_V_0_payload_A),
        .I2(input_data_last_V_0_sel),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg_n_5_[1] ),
        .I5(input_data_last_V_tm_reg_701),
        .O(\input_data_last_V_tm_reg_701[0]_i_1_n_5 ));
  FDRE \input_data_last_V_tm_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_tm_reg_701[0]_i_1_n_5 ),
        .Q(input_data_last_V_tm_reg_701),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_strb_V_0_payload_A[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(input_data_strb_V_0_sel_wr),
        .I4(input_data_strb_V_0_payload_A[0]),
        .O(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_strb_V_0_payload_A[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(input_data_strb_V_0_sel_wr),
        .I4(input_data_strb_V_0_payload_A[1]),
        .O(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_strb_V_0_payload_B[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_strb_V_0_payload_B[0]),
        .O(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_strb_V_0_payload_B[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_strb_V_0_payload_B[1]),
        .O(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_strb_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_rd_i_1_n_5),
        .Q(input_data_strb_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1012" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_strb_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I2(input_data_strb_V_0_sel_wr),
        .O(input_data_strb_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_wr_i_1_n_5),
        .Q(input_data_strb_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_strb_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .O(\input_data_strb_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair980" *) 
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_strb_V_0_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_strb_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_state),
        .Q(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_user_V_0_payload_A[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I3(input_data_user_V_0_sel_wr),
        .I4(input_data_user_V_0_payload_A),
        .O(\input_data_user_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_user_V_0_payload_B[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(input_data_user_V_0_sel_wr),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I4(input_data_user_V_0_payload_B),
        .O(\input_data_user_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_user_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(input_data_user_V_0_sel),
        .O(input_data_user_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_rd_i_1_n_5),
        .Q(input_data_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1012" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_user_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I2(input_data_user_V_0_sel_wr),
        .O(input_data_user_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_wr_i_1_n_5),
        .Q(input_data_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_user_V_0_state_reg_n_5_[0] ),
        .O(\input_data_user_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_user_V_0_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_user_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_state),
        .Q(\input_data_user_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h2)) 
    \mul_ln13_reg_779[6]_i_11 
       (.I0(ap_CS_fsm_state21),
        .O(\mul_ln13_reg_779[6]_i_11_n_5 ));
  bd_0_hls_inst_0_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({\ap_CS_fsm_reg_n_5_[45] ,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_5_[1] ,\ap_CS_fsm_reg_n_5_[0] }),
        .SR(ap_NS_fsm1105_out),
        .\ap_CS_fsm_reg[1] (\input_data_data_V_0_state_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_data_last_V_tm_reg_701(input_data_last_V_tm_reg_701),
        .int_ap_ready_i_2_0(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_i_2_1(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_i_5_0(\output_data_id_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_i_5_1(\output_data_id_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_i_8_0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_0(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_1(output_data_TVALID),
        .int_ap_ready_reg_2(\output_data_user_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_3(\output_data_user_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_4(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_5(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_6(\output_data_last_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_7(\output_data_last_V_1_state_reg_n_5_[0] ),
        .interrupt(interrupt),
        .output_data_TREADY(output_data_TREADY),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  bd_0_hls_inst_0_network_add_32s_32ns_32_2_1 network_add_32s_32ns_32_2_1_U143
       (.Q({ap_CS_fsm_state3,\ap_CS_fsm_reg_n_5_[1] }),
        .ap_clk(ap_clk),
        .\sum_s1_reg[13] (grp_fu_659_p2),
        .\sum_s1_reg[13]_0 (\input_data_data_V_0_state_reg_n_5_[0] ),
        .\sum_s1_reg[13]_1 (sext_ln75_fu_613_p1));
  (* SOFT_HLUTNM = "soft_lutpair1005" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_data_V_1_payload_B[0]),
        .I1(output_data_data_V_1_payload_A[0]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair1011" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_data_V_1_payload_B[10]),
        .I1(output_data_data_V_1_payload_A[10]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair1007" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_data_V_1_payload_B[11]),
        .I1(output_data_data_V_1_payload_A[11]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair1010" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_data_V_1_payload_B[12]),
        .I1(output_data_data_V_1_payload_A[12]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair1009" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_data_V_1_payload_B[13]),
        .I1(output_data_data_V_1_payload_A[13]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair1008" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_data_V_1_payload_B[14]),
        .I1(output_data_data_V_1_payload_A[14]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair1005" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_data_V_1_payload_B[15]),
        .I1(output_data_data_V_1_payload_A[15]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair1007" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_data_V_1_payload_B[1]),
        .I1(output_data_data_V_1_payload_A[1]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair1008" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_data_V_1_payload_B[2]),
        .I1(output_data_data_V_1_payload_A[2]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair1009" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_data_V_1_payload_B[3]),
        .I1(output_data_data_V_1_payload_A[3]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair1010" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_data_V_1_payload_B[4]),
        .I1(output_data_data_V_1_payload_A[4]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair1011" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_data_V_1_payload_B[5]),
        .I1(output_data_data_V_1_payload_A[5]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair1015" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_data_V_1_payload_B[6]),
        .I1(output_data_data_V_1_payload_A[6]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair1016" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_data_V_1_payload_B[7]),
        .I1(output_data_data_V_1_payload_A[7]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair1016" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_data_V_1_payload_B[8]),
        .I1(output_data_data_V_1_payload_A[8]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair1015" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_data_V_1_payload_B[9]),
        .I1(output_data_data_V_1_payload_A[9]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDEST[0]_INST_0 
       (.I0(output_data_dest_V_1_payload_B),
        .I1(output_data_dest_V_1_payload_A),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_TDEST));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TID[0]_INST_0 
       (.I0(output_data_id_V_1_payload_B),
        .I1(output_data_id_V_1_payload_A),
        .I2(output_data_id_V_1_sel),
        .O(output_data_TID));
  (* SOFT_HLUTNM = "soft_lutpair1006" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[0]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[0]),
        .I1(output_data_keep_V_1_payload_A[0]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair1006" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[1]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[1]),
        .I1(output_data_keep_V_1_payload_A[1]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_last_V_1_payload_B),
        .I1(output_data_last_V_1_payload_A),
        .I2(output_data_last_V_1_sel),
        .O(output_data_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair1014" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[0]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[0]),
        .I1(output_data_strb_V_1_payload_A[0]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair1014" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[1]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[1]),
        .I1(output_data_strb_V_1_payload_A[1]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_user_V_1_payload_B),
        .I1(output_data_user_V_1_payload_A),
        .I2(output_data_user_V_1_sel),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_data_V_1_payload_A[15]_i_1 
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(output_data_data_V_1_ack_in),
        .I2(output_data_data_V_1_sel_wr),
        .O(\output_data_data_V_1_payload_A[15]_i_1_n_5 ));
  FDRE \output_data_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [0]),
        .Q(output_data_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [10]),
        .Q(output_data_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [11]),
        .Q(output_data_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [12]),
        .Q(output_data_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [13]),
        .Q(output_data_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [14]),
        .Q(output_data_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [15]),
        .Q(output_data_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [1]),
        .Q(output_data_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [2]),
        .Q(output_data_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [3]),
        .Q(output_data_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [4]),
        .Q(output_data_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [5]),
        .Q(output_data_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [6]),
        .Q(output_data_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [7]),
        .Q(output_data_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [8]),
        .Q(output_data_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\output_data_data_V_1_payload_A[15]_i_1_n_5 ),
        .D(\network_MemBank_Out_ram_U/q0_t0 [9]),
        .Q(output_data_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \output_data_data_V_1_payload_B[15]_i_1 
       (.I0(output_data_data_V_1_sel_wr),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_data_V_1_ack_in),
        .O(output_data_data_V_1_load_B));
  FDRE \output_data_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [0]),
        .Q(output_data_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [10]),
        .Q(output_data_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [11]),
        .Q(output_data_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [12]),
        .Q(output_data_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [13]),
        .Q(output_data_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [14]),
        .Q(output_data_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [15]),
        .Q(output_data_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [1]),
        .Q(output_data_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [2]),
        .Q(output_data_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [3]),
        .Q(output_data_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [4]),
        .Q(output_data_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [5]),
        .Q(output_data_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [6]),
        .Q(output_data_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [7]),
        .Q(output_data_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [8]),
        .Q(output_data_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(\network_MemBank_Out_ram_U/q0_t0 [9]),
        .Q(output_data_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair994" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_data_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_data_V_1_sel),
        .O(output_data_data_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_rd_i_1_n_5),
        .Q(output_data_data_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF708)) 
    output_data_data_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_ack_in),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ),
        .I3(output_data_data_V_1_sel_wr),
        .O(output_data_data_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_wr_i_1_n_5),
        .Q(output_data_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \output_data_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I3(output_data_data_V_1_ack_in),
        .I4(\output_data_data_V_1_state_reg_n_5_[0] ),
        .O(\output_data_data_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair994" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \output_data_data_V_1_state[1]_i_1 
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(output_data_data_V_1_ack_in),
        .I2(output_data_TREADY),
        .I3(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .O(output_data_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_data_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_data_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_state),
        .Q(output_data_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDRE \output_data_dest_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_14),
        .Q(output_data_dest_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_dest_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_15),
        .Q(output_data_dest_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair991" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(output_data_TVALID),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_dest_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_rd_i_1_n_5),
        .Q(output_data_dest_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1003" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_wr_i_1
       (.I0(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I2(output_data_dest_V_1_sel_wr),
        .O(output_data_dest_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_wr_i_1_n_5),
        .Q(output_data_dest_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \output_data_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I3(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I4(output_data_TVALID),
        .O(\output_data_dest_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair985" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \output_data_dest_V_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(output_data_data_V_1_ack_in),
        .I2(\icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ),
        .O(\output_data_dest_V_1_state[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair991" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \output_data_dest_V_1_state[1]_i_1 
       (.I0(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I1(output_data_TVALID),
        .I2(output_data_TREADY),
        .I3(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .O(output_data_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_dest_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_state),
        .Q(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_id_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_9),
        .Q(output_data_id_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_id_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_10),
        .Q(output_data_id_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair988" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_id_V_1_state_reg_n_5_[0] ),
        .I2(output_data_id_V_1_sel),
        .O(output_data_id_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_rd_i_1_n_5),
        .Q(output_data_id_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1003" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_wr_i_1
       (.I0(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I2(output_data_id_V_1_sel_wr),
        .O(output_data_id_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_wr_i_1_n_5),
        .Q(output_data_id_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \output_data_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I3(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I4(\output_data_id_V_1_state_reg_n_5_[0] ),
        .O(\output_data_id_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair988" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \output_data_id_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(\output_data_id_V_1_state_reg_n_5_[0] ),
        .I2(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .O(output_data_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_id_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_id_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_state),
        .Q(\output_data_id_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_keep_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_keep_V_U_n_6),
        .Q(output_data_keep_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_keep_V_U_n_5),
        .Q(output_data_keep_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_keep_V_U_n_8),
        .Q(output_data_keep_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_keep_V_U_n_7),
        .Q(output_data_keep_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair990" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_keep_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_rd_i_1_n_5),
        .Q(output_data_keep_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair998" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_wr_i_1
       (.I0(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I2(output_data_keep_V_1_sel_wr),
        .O(output_data_keep_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_wr_i_1_n_5),
        .Q(output_data_keep_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \output_data_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I3(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I4(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .O(\output_data_keep_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair990" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \output_data_keep_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I2(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .O(output_data_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_keep_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_state),
        .Q(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_5),
        .Q(output_data_last_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_6),
        .Q(output_data_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair987" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_rd_i_1
       (.I0(\output_data_last_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_last_V_1_sel),
        .O(output_data_last_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_rd_i_1_n_5),
        .Q(output_data_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1001" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_wr_i_1
       (.I0(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I2(output_data_last_V_1_sel_wr),
        .O(output_data_last_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_wr_i_1_n_5),
        .Q(output_data_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \output_data_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I3(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I4(\output_data_last_V_1_state_reg_n_5_[0] ),
        .O(\output_data_last_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair987" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \output_data_last_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(\output_data_last_V_1_state_reg_n_5_[0] ),
        .I2(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .O(output_data_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_last_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_last_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_state),
        .Q(\output_data_last_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_strb_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_strb_V_U_n_17),
        .Q(output_data_strb_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_strb_V_U_n_16),
        .Q(output_data_strb_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_strb_V_U_n_19),
        .Q(output_data_strb_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_strb_V_U_n_18),
        .Q(output_data_strb_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair989" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_rd_i_1
       (.I0(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_strb_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_rd_i_1_n_5),
        .Q(output_data_strb_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair998" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_wr_i_1
       (.I0(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I2(output_data_strb_V_1_sel_wr),
        .O(output_data_strb_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_wr_i_1_n_5),
        .Q(output_data_strb_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \output_data_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I3(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I4(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .O(\output_data_strb_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair989" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \output_data_strb_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I2(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .O(output_data_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_strb_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_state),
        .Q(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_5),
        .Q(output_data_user_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_6),
        .Q(output_data_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair995" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_rd_i_1
       (.I0(\output_data_user_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_user_V_1_sel),
        .O(output_data_user_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_rd_i_1_n_5),
        .Q(output_data_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1001" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_wr_i_1
       (.I0(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I2(output_data_user_V_1_sel_wr),
        .O(output_data_user_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_wr_i_1_n_5),
        .Q(output_data_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \output_data_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .I3(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I4(\output_data_user_V_1_state_reg_n_5_[0] ),
        .O(\output_data_user_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair995" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \output_data_user_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(\output_data_user_V_1_state_reg_n_5_[0] ),
        .I2(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_dest_V_1_state[0]_i_2_n_5 ),
        .O(output_data_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_user_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_user_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_state),
        .Q(\output_data_user_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_network_sig_buffer_user_V sig_buffer_dest_V_U
       (.A({sig_buffer_dest_V_U_n_10,sig_buffer_dest_V_U_n_11,sig_buffer_dest_V_U_n_12,sig_buffer_dest_V_U_n_13}),
        .Q({ap_CS_fsm_pp2_stage0,\ap_CS_fsm_reg_n_5_[1] }),
        .\ap_CS_fsm_reg[43] (sig_buffer_dest_V_U_n_16),
        .\ap_CS_fsm_reg[43]_0 (sig_buffer_dest_V_U_n_17),
        .\ap_CS_fsm_reg[43]_1 (sig_buffer_dest_V_U_n_18),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .icmp_ln201_reg_734_pp2_iter2_reg(icmp_ln201_reg_734_pp2_iter2_reg),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_state_reg_n_5_[1] ),
        .\output_data_dest_V_1_payload_B_reg[0]_0 (output_data_TVALID),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .\q0[0]_i_2__0 (sig_buffer_id_V_U_n_11),
        .\q0_reg[0] (sig_buffer_dest_V_U_n_14),
        .\q0_reg[0]_0 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_1 (ap_enable_reg_pp2_iter1_reg_n_5),
        .\q0_reg[0]_2 ({zext_ln204_reg_743_reg[9:8],zext_ln204_reg_743_reg[3:0]}),
        .\q0_reg[0]_3 ({sext_ln75_fu_613_p1[9:8],sext_ln75_fu_613_p1[3:0]}),
        .\q0_reg[0]_4 (\icmp_ln201_reg_734_pp2_iter1_reg_reg_n_5_[0] ),
        .\q0_reg[0]_5 (ap_enable_reg_pp2_iter3_reg_n_5),
        .\q0_reg[0]_6 (sig_buffer_id_V_U_n_6),
        .\q0_reg[0]_7 (sig_buffer_id_V_U_n_8),
        .\q0_reg[0]_8 (sig_buffer_id_V_U_n_7),
        .\q0_reg[0]_9 (sig_buffer_id_V_U_n_5),
        .ram_reg(\input_data_data_V_0_state_reg_n_5_[0] ),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0),
        .\zext_ln204_reg_743_reg[8] (sig_buffer_dest_V_U_n_9),
        .\zext_ln204_reg_743_reg[9] (sig_buffer_dest_V_U_n_8));
  bd_0_hls_inst_0_network_sig_buffer_user_V_0 sig_buffer_id_V_U
       (.A({sig_buffer_dest_V_U_n_10,sig_buffer_dest_V_U_n_11,sig_buffer_dest_V_U_n_12,sig_buffer_dest_V_U_n_13}),
        .Q({zext_ln204_reg_743_reg[9],zext_ln204_reg_743_reg[7:4]}),
        .\ap_CS_fsm_reg[43] (sig_buffer_id_V_U_n_11),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .\output_data_id_V_1_payload_B_reg[0] (\output_data_id_V_1_state_reg_n_5_[0] ),
        .\output_data_id_V_1_payload_B_reg[0]_0 (\output_data_id_V_1_state_reg_n_5_[1] ),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .\q0_reg[0] (sig_buffer_id_V_U_n_9),
        .\q0_reg[0]_0 (sig_buffer_id_V_U_n_10),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_9),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_18),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_17),
        .\q0_reg[0]_4 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_5 (sig_buffer_dest_V_U_n_8),
        .ram_reg_0_15_0_0_i_1({sext_ln75_fu_613_p1[9],sext_ln75_fu_613_p1[7:4]}),
        .ram_reg_0_255_0_0(ap_CS_fsm_pp2_stage0),
        .ram_reg_0_255_0_0_0(ap_enable_reg_pp2_iter1_reg_n_5),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0),
        .\zext_ln204_reg_743_reg[4] (sig_buffer_id_V_U_n_8),
        .\zext_ln204_reg_743_reg[5] (sig_buffer_id_V_U_n_7),
        .\zext_ln204_reg_743_reg[6] (sig_buffer_id_V_U_n_6),
        .\zext_ln204_reg_743_reg[7] (sig_buffer_id_V_U_n_5));
  bd_0_hls_inst_0_network_sig_buffer_keep_V sig_buffer_keep_V_U
       (.ADDRARDADDR(sig_buffer_keep_V_address0),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .output_data_keep_V_1_payload_A(output_data_keep_V_1_payload_A),
        .output_data_keep_V_1_payload_B(output_data_keep_V_1_payload_B),
        .\output_data_keep_V_1_payload_B_reg[0] (\output_data_keep_V_1_state_reg_n_5_[0] ),
        .\output_data_keep_V_1_payload_B_reg[0]_0 (\output_data_keep_V_1_state_reg_n_5_[1] ),
        .output_data_keep_V_1_sel_wr(output_data_keep_V_1_sel_wr),
        .ram_reg(sig_buffer_keep_V_U_n_5),
        .ram_reg_0(sig_buffer_keep_V_U_n_6),
        .ram_reg_1(sig_buffer_keep_V_U_n_7),
        .ram_reg_2(sig_buffer_keep_V_U_n_8),
        .sig_buffer_keep_V_ce0(sig_buffer_keep_V_ce0));
  bd_0_hls_inst_0_network_sig_buffer_user_V_1 sig_buffer_last_V_U
       (.A({sig_buffer_dest_V_U_n_10,sig_buffer_dest_V_U_n_11,sig_buffer_dest_V_U_n_12,sig_buffer_dest_V_U_n_13}),
        .ap_clk(ap_clk),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .\output_data_last_V_1_payload_B_reg[0] (\output_data_last_V_1_state_reg_n_5_[0] ),
        .\output_data_last_V_1_payload_B_reg[0]_0 (\output_data_last_V_1_state_reg_n_5_[1] ),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .\q0[0]_i_2__1 (sig_buffer_id_V_U_n_11),
        .\q0_reg[0] (sig_buffer_last_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_last_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_id_V_U_n_6),
        .\q0_reg[0]_2 (sig_buffer_id_V_U_n_8),
        .\q0_reg[0]_3 (sig_buffer_id_V_U_n_7),
        .\q0_reg[0]_4 (sig_buffer_id_V_U_n_5),
        .\q0_reg[0]_5 (sig_buffer_dest_V_U_n_18),
        .\q0_reg[0]_6 (sig_buffer_dest_V_U_n_17),
        .\q0_reg[0]_7 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_8 (sig_buffer_dest_V_U_n_8),
        .\q0_reg[0]_9 (sig_buffer_dest_V_U_n_9),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  bd_0_hls_inst_0_network_sig_buffer_keep_V_2 sig_buffer_strb_V_U
       (.ADDRARDADDR(sig_buffer_keep_V_address0),
        .Q(ap_CS_fsm_pp2_stage0),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .output_data_strb_V_1_payload_A(output_data_strb_V_1_payload_A),
        .output_data_strb_V_1_payload_B(output_data_strb_V_1_payload_B),
        .\output_data_strb_V_1_payload_B_reg[0] (\output_data_strb_V_1_state_reg_n_5_[0] ),
        .\output_data_strb_V_1_payload_B_reg[0]_0 (\output_data_strb_V_1_state_reg_n_5_[1] ),
        .output_data_strb_V_1_sel_wr(output_data_strb_V_1_sel_wr),
        .ram_reg(sig_buffer_strb_V_U_n_16),
        .ram_reg_0(sig_buffer_strb_V_U_n_17),
        .ram_reg_1(sig_buffer_strb_V_U_n_18),
        .ram_reg_2(sig_buffer_strb_V_U_n_19),
        .ram_reg_3(ap_enable_reg_pp2_iter1_reg_n_5),
        .ram_reg_4(i_2_reg_438_reg),
        .ram_reg_5(sext_ln75_fu_613_p1[9:0]),
        .sig_buffer_keep_V_ce0(sig_buffer_keep_V_ce0));
  bd_0_hls_inst_0_network_sig_buffer_user_V_3 sig_buffer_user_V_U
       (.addr0({sig_buffer_dest_V_U_n_10,sig_buffer_dest_V_U_n_11,sig_buffer_dest_V_U_n_12,sig_buffer_dest_V_U_n_13}),
        .ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .\output_data_user_V_1_payload_B_reg[0] (\output_data_user_V_1_state_reg_n_5_[0] ),
        .\output_data_user_V_1_payload_B_reg[0]_0 (\output_data_user_V_1_state_reg_n_5_[1] ),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .\q0[0]_i_3 (sig_buffer_id_V_U_n_11),
        .\q0_reg[0] (sig_buffer_user_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_user_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_id_V_U_n_6),
        .\q0_reg[0]_2 (sig_buffer_id_V_U_n_8),
        .\q0_reg[0]_3 (sig_buffer_id_V_U_n_7),
        .\q0_reg[0]_4 (sig_buffer_id_V_U_n_5),
        .\q0_reg[0]_5 (sig_buffer_dest_V_U_n_18),
        .\q0_reg[0]_6 (sig_buffer_dest_V_U_n_17),
        .\q0_reg[0]_7 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_8 (sig_buffer_dest_V_U_n_8),
        .\q0_reg[0]_9 (sig_buffer_dest_V_U_n_9),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln180_reg_719[9]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln177_fu_665_p2),
        .O(zext_ln180_reg_719_reg0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[0]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[1]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[2]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[3]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[4]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[5]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[6]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[7]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[8]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln180_reg_719_reg[9]),
        .Q(zext_ln180_reg_719_pp1_iter1_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[0]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[1]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[2]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[3]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[4]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[5]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[6]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[7]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[8]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln180_reg_719_pp1_iter1_reg_reg[9]),
        .Q(zext_ln180_reg_719_pp1_iter2_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[0]),
        .Q(zext_ln180_reg_719_reg[0]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[1]),
        .Q(zext_ln180_reg_719_reg[1]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[2]),
        .Q(zext_ln180_reg_719_reg[2]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[3]),
        .Q(zext_ln180_reg_719_reg[3]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[4]),
        .Q(zext_ln180_reg_719_reg[4]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[5]),
        .Q(zext_ln180_reg_719_reg[5]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[6]),
        .Q(zext_ln180_reg_719_reg[6]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[7]),
        .Q(zext_ln180_reg_719_reg[7]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[8]),
        .Q(zext_ln180_reg_719_reg[8]),
        .R(1'b0));
  FDRE \zext_ln180_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_719_reg0),
        .D(i_1_reg_427_reg[9]),
        .Q(zext_ln180_reg_719_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \zext_ln204_reg_743[9]_i_1 
       (.I0(ap_block_pp2_stage0_subdone),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(icmp_ln201_fu_682_p2),
        .O(\zext_ln204_reg_743[9]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \zext_ln204_reg_743[9]_i_2 
       (.I0(i_2_reg_438_reg[9]),
        .I1(i_2_reg_438_reg[7]),
        .I2(i_2_reg_438_reg[8]),
        .I3(\zext_ln204_reg_743[9]_i_3_n_5 ),
        .I4(i_2_reg_438_reg[6]),
        .O(icmp_ln201_fu_682_p2));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \zext_ln204_reg_743[9]_i_3 
       (.I0(i_2_reg_438_reg[3]),
        .I1(i_2_reg_438_reg[0]),
        .I2(i_2_reg_438_reg[1]),
        .I3(i_2_reg_438_reg[2]),
        .I4(i_2_reg_438_reg[4]),
        .I5(i_2_reg_438_reg[5]),
        .O(\zext_ln204_reg_743[9]_i_3_n_5 ));
  FDRE \zext_ln204_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[0]),
        .Q(zext_ln204_reg_743_reg[0]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[1]),
        .Q(zext_ln204_reg_743_reg[1]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[2]),
        .Q(zext_ln204_reg_743_reg[2]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[3]),
        .Q(zext_ln204_reg_743_reg[3]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[4]),
        .Q(zext_ln204_reg_743_reg[4]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[5]),
        .Q(zext_ln204_reg_743_reg[5]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[6]),
        .Q(zext_ln204_reg_743_reg[6]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[7]),
        .Q(zext_ln204_reg_743_reg[7]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[8]),
        .Q(zext_ln204_reg_743_reg[8]),
        .R(1'b0));
  FDRE \zext_ln204_reg_743_reg[9] 
       (.C(ap_clk),
        .CE(\zext_ln204_reg_743[9]_i_1_n_5 ),
        .D(i_2_reg_438_reg[9]),
        .Q(zext_ln204_reg_743_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_AXILiteS_s_axi" *) 
module bd_0_hls_inst_0_network_AXILiteS_s_axi
   (D,
    ap_done,
    SR,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    input_data_last_V_tm_reg_701,
    \ap_CS_fsm_reg[1] ,
    output_data_TREADY,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    output_data_data_V_1_ack_in,
    int_ap_ready_i_8_0,
    int_ap_ready_i_2_0,
    int_ap_ready_i_2_1,
    int_ap_ready_reg_2,
    int_ap_ready_reg_3,
    int_ap_ready_reg_4,
    int_ap_ready_reg_5,
    int_ap_ready_reg_6,
    int_ap_ready_reg_7,
    int_ap_ready_i_5_0,
    int_ap_ready_i_5_1,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY);
  output [1:0]D;
  output ap_done;
  output [0:0]SR;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [3:0]Q;
  input input_data_last_V_tm_reg_701;
  input \ap_CS_fsm_reg[1] ;
  input output_data_TREADY;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input output_data_data_V_1_ack_in;
  input int_ap_ready_i_8_0;
  input int_ap_ready_i_2_0;
  input int_ap_ready_i_2_1;
  input int_ap_ready_reg_2;
  input int_ap_ready_reg_3;
  input int_ap_ready_reg_4;
  input int_ap_ready_reg_5;
  input int_ap_ready_reg_6;
  input int_ap_ready_reg_7;
  input int_ap_ready_i_5_0;
  input int_ap_ready_i_5_1;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [2:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire input_data_last_V_tm_reg_701;
  wire int_ap_done_i_1_n_5;
  wire int_ap_done_i_2_n_5;
  wire int_ap_ready_i_14_n_5;
  wire int_ap_ready_i_2_0;
  wire int_ap_ready_i_2_1;
  wire int_ap_ready_i_2_n_5;
  wire int_ap_ready_i_3_n_5;
  wire int_ap_ready_i_4_n_5;
  wire int_ap_ready_i_5_0;
  wire int_ap_ready_i_5_1;
  wire int_ap_ready_i_5_n_5;
  wire int_ap_ready_i_8_0;
  wire int_ap_ready_i_8_n_5;
  wire int_ap_ready_i_9_n_5;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_ready_reg_2;
  wire int_ap_ready_reg_3;
  wire int_ap_ready_reg_4;
  wire int_ap_ready_reg_5;
  wire int_ap_ready_reg_6;
  wire int_ap_ready_reg_7;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire interrupt;
  wire output_data_TREADY;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_state_cmp_full;
  wire output_data_id_V_1_state_cmp_full;
  wire output_data_keep_V_1_state_cmp_full;
  wire output_data_last_V_1_state_cmp_full;
  wire output_data_strb_V_1_state_cmp_full;
  wire p_0_in;
  wire p_1_in8_in;
  wire p_1_in__0;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair975" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair975" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair974" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_done),
        .I3(Q[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F888F88FFFF8F88)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(input_data_last_V_tm_reg_701),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair974" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_415[13]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_5),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ap_done),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair970" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(int_ap_done_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_5),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000022002202)) 
    int_ap_ready_i_1
       (.I0(Q[3]),
        .I1(int_ap_ready_i_2_n_5),
        .I2(int_ap_ready_i_3_n_5),
        .I3(output_data_TREADY),
        .I4(int_ap_ready_i_4_n_5),
        .I5(int_ap_ready_i_5_n_5),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair979" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_10
       (.I0(output_data_data_V_1_ack_in),
        .I1(int_ap_ready_i_8_0),
        .O(output_data_data_V_1_state_cmp_full));
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_11
       (.I0(int_ap_ready_i_2_0),
        .I1(int_ap_ready_i_2_1),
        .O(output_data_keep_V_1_state_cmp_full));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_12
       (.I0(int_ap_ready_reg_1),
        .I1(int_ap_ready_reg_0),
        .O(p_1_in8_in));
  (* SOFT_HLUTNM = "soft_lutpair976" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_13
       (.I0(int_ap_ready_reg_6),
        .I1(int_ap_ready_reg_7),
        .O(output_data_last_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair979" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_14
       (.I0(int_ap_ready_i_8_0),
        .I1(output_data_data_V_1_ack_in),
        .O(int_ap_ready_i_14_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF4CFFFFFF)) 
    int_ap_ready_i_2
       (.I0(output_data_TREADY),
        .I1(int_ap_ready_reg_2),
        .I2(int_ap_ready_reg_3),
        .I3(output_data_id_V_1_state_cmp_full),
        .I4(output_data_strb_V_1_state_cmp_full),
        .I5(int_ap_ready_i_8_n_5),
        .O(int_ap_ready_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair978" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_3
       (.I0(int_ap_ready_reg_5),
        .I1(int_ap_ready_reg_4),
        .O(int_ap_ready_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair976" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_reg_7),
        .I1(int_ap_ready_reg_6),
        .O(int_ap_ready_i_4_n_5));
  LUT6 #(
    .INIT(64'h3222FFFFFFFFFFFF)) 
    int_ap_ready_i_5
       (.I0(int_ap_ready_i_9_n_5),
        .I1(output_data_TREADY),
        .I2(int_ap_ready_reg_0),
        .I3(int_ap_ready_reg_1),
        .I4(output_data_data_V_1_state_cmp_full),
        .I5(output_data_keep_V_1_state_cmp_full),
        .O(int_ap_ready_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair977" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_6
       (.I0(int_ap_ready_i_5_0),
        .I1(int_ap_ready_i_5_1),
        .O(output_data_id_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair978" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_7
       (.I0(int_ap_ready_reg_4),
        .I1(int_ap_ready_reg_5),
        .O(output_data_strb_V_1_state_cmp_full));
  LUT6 #(
    .INIT(64'hF0FFF0FFFFFFF8FF)) 
    int_ap_ready_i_8
       (.I0(int_ap_ready_i_2_0),
        .I1(int_ap_ready_i_2_1),
        .I2(p_1_in8_in),
        .I3(output_data_last_V_1_state_cmp_full),
        .I4(int_ap_ready_i_14_n_5),
        .I5(output_data_TREADY),
        .O(int_ap_ready_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair977" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_9
       (.I0(int_ap_ready_i_5_1),
        .I1(int_ap_ready_i_5_0),
        .O(int_ap_ready_i_9_n_5));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair973" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair971" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_AXILiteS_WDATA[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair971" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(\waddr_reg_n_5_[1] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr7_out),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair973" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_5_[0] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr),
        .I5(p_1_in__0),
        .O(\int_isr[1]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ap_done),
        .I1(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(p_1_in__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair972" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(p_1_in__0),
        .I2(int_gie_reg_n_5),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFF000000CA0000)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\int_ier_reg_n_5_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(\rdata[0]_i_2_n_5 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair972" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCE0E0000C2020000)) 
    \rdata[1]_i_1 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(p_1_in__0),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(p_0_in),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair970" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A" *) 
module bd_0_hls_inst_0_network_MemBank_A
   (\ap_CS_fsm_reg[26] ,
    MemBank_B_address015_out,
    \ap_CS_fsm_reg[26]_0 ,
    MemBank_A_address01,
    MemBank_B_ce01,
    \ap_CS_fsm_reg[16] ,
    q0_t0,
    \q0_t1_reg[15] ,
    Q,
    ram_reg_2,
    ap_clk,
    ram_reg_0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output \ap_CS_fsm_reg[26] ;
  output MemBank_B_address015_out;
  output \ap_CS_fsm_reg[26]_0 ;
  output MemBank_A_address01;
  output MemBank_B_ce01;
  output \ap_CS_fsm_reg[16] ;
  output [15:0]q0_t0;
  output [15:0]\q0_t1_reg[15] ;
  input [10:0]Q;
  input ram_reg_2;
  input ap_clk;
  input ram_reg_0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire MemBank_A_address01;
  wire MemBank_B_address015_out;
  wire MemBank_B_ce01;
  wire [10:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0_t0;
  wire [15:0]\q0_t1_reg[15] ;
  wire ram_reg_0;
  wire ram_reg_2;
  wire [1:0]ram_reg_7;

  bd_0_hls_inst_0_network_MemBank_A_ram network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address015_out(MemBank_B_address015_out),
        .MemBank_B_ce01(MemBank_B_ce01),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .\ap_CS_fsm_reg[26]_0 (\ap_CS_fsm_reg[26]_0 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0_t0(q0_t0),
        .\q0_t1_reg[15]_0 (\q0_t1_reg[15] ),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_2_0(ram_reg_2),
        .ram_reg_7_0(ram_reg_7));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A_ram" *) 
module bd_0_hls_inst_0_network_MemBank_A_ram
   (\ap_CS_fsm_reg[26] ,
    MemBank_B_address015_out,
    \ap_CS_fsm_reg[26]_0 ,
    MemBank_A_address01,
    MemBank_B_ce01,
    \ap_CS_fsm_reg[16] ,
    q0_t0,
    \q0_t1_reg[15]_0 ,
    Q,
    ram_reg_2_0,
    ap_clk,
    ram_reg_0_0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output \ap_CS_fsm_reg[26] ;
  output MemBank_B_address015_out;
  output \ap_CS_fsm_reg[26]_0 ;
  output MemBank_A_address01;
  output MemBank_B_ce01;
  output \ap_CS_fsm_reg[16] ;
  output [15:0]q0_t0;
  output [15:0]\q0_t1_reg[15]_0 ;
  input [10:0]Q;
  input ram_reg_2_0;
  input ap_clk;
  input ram_reg_0_0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire MemBank_A_address01;
  wire MemBank_B_address015_out;
  wire MemBank_B_ce01;
  wire [10:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0_t0;
  wire [15:0]\q0_t1_reg[15]_0 ;
  wire ram_reg_0_0;
  wire ram_reg_2_0;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  FDRE \q0_t1_reg[0] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[0]),
        .Q(\q0_t1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_t1_reg[10] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[10]),
        .Q(\q0_t1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_t1_reg[11] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[11]),
        .Q(\q0_t1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_t1_reg[12] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[12]),
        .Q(\q0_t1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_t1_reg[13] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[13]),
        .Q(\q0_t1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_t1_reg[14] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[14]),
        .Q(\q0_t1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_t1_reg[15] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[15]),
        .Q(\q0_t1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_t1_reg[1] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[1]),
        .Q(\q0_t1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_t1_reg[2] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[2]),
        .Q(\q0_t1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_t1_reg[3] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[3]),
        .Q(\q0_t1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_t1_reg[4] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[4]),
        .Q(\q0_t1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_t1_reg[5] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[5]),
        .Q(\q0_t1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_t1_reg[6] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[6]),
        .Q(\q0_t1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_t1_reg[7] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[7]),
        .Q(\q0_t1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_t1_reg[8] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[8]),
        .Q(\q0_t1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_t1_reg[9] 
       (.C(ap_clk),
        .CE(ram_reg_0_0),
        .D(q0_t0[9]),
        .Q(\q0_t1_reg[15]_0 [9]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0_t0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_103__0
       (.I0(Q[3]),
        .I1(Q[9]),
        .O(MemBank_B_ce01));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_20__0
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(MemBank_A_address01));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_23__0
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[26]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_82
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(MemBank_B_address015_out));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_88
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(ram_reg_2_0),
        .O(\ap_CS_fsm_reg[26] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_90__0
       (.I0(Q[4]),
        .I1(Q[10]),
        .I2(Q[7]),
        .O(\ap_CS_fsm_reg[16] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0_t0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0_t0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0_t0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0_t0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0_t0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0_t0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0_t0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_MemBank_B" *) 
module bd_0_hls_inst_0_network_MemBank_B
   (B,
    q0_t0,
    q1_t0,
    ram_reg_7,
    D,
    \ap_CS_fsm_reg[24] ,
    MemBank_B_address014_out,
    \ap_CS_fsm_reg[24]_0 ,
    MemBank_B_address013_out,
    \ap_CS_fsm_reg[26] ,
    ap_enable_reg_pp1_iter0_reg,
    MemBank_B_address01,
    mul_ln34_3_reg_1497_reg,
    \reg_239_reg[15] ,
    Q,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    ap_enable_reg_pp1_iter2,
    ap_clk,
    ram_reg_7_0,
    MemBank_B_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7_1);
  output [15:0]B;
  output [15:0]q0_t0;
  output [15:0]q1_t0;
  output [15:0]ram_reg_7;
  output [15:0]D;
  output \ap_CS_fsm_reg[24] ;
  output MemBank_B_address014_out;
  output \ap_CS_fsm_reg[24]_0 ;
  output MemBank_B_address013_out;
  output \ap_CS_fsm_reg[26] ;
  output ap_enable_reg_pp1_iter0_reg;
  output MemBank_B_address01;
  input mul_ln34_3_reg_1497_reg;
  input \reg_239_reg[15] ;
  input [13:0]Q;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input ap_enable_reg_pp1_iter2;
  input ap_clk;
  input ram_reg_7_0;
  input MemBank_B_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_1;

  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [15:0]B;
  wire [15:0]D;
  wire MemBank_B_address01;
  wire MemBank_B_address013_out;
  wire MemBank_B_address014_out;
  wire MemBank_B_ce1;
  wire [13:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire [15:0]d0;
  wire mul_ln34_3_reg_1497_reg;
  wire [15:0]q0_t0;
  wire [15:0]q1_t0;
  wire [15:0]ram_reg_7;
  wire ram_reg_7_0;
  wire [1:0]ram_reg_7_1;
  wire \reg_239_reg[15] ;

  bd_0_hls_inst_0_network_MemBank_B_ram network_MemBank_B_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B(B),
        .D(D),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address013_out(MemBank_B_address013_out),
        .MemBank_B_address014_out(MemBank_B_address014_out),
        .MemBank_B_ce1(MemBank_B_ce1),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[24]_0 (\ap_CS_fsm_reg[24]_0 ),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .d0(d0),
        .mul_ln34_3_reg_1497_reg(mul_ln34_3_reg_1497_reg),
        .q0_t0(q0_t0),
        .q1_t0(q1_t0),
        .ram_reg_7_0(ram_reg_7),
        .ram_reg_7_1(ram_reg_7_0),
        .ram_reg_7_2(ram_reg_7_1),
        .\reg_239_reg[15] (\reg_239_reg[15] ));
endmodule

(* ORIG_REF_NAME = "network_MemBank_B_ram" *) 
module bd_0_hls_inst_0_network_MemBank_B_ram
   (B,
    q0_t0,
    q1_t0,
    ram_reg_7_0,
    D,
    \ap_CS_fsm_reg[24] ,
    MemBank_B_address014_out,
    \ap_CS_fsm_reg[24]_0 ,
    MemBank_B_address013_out,
    \ap_CS_fsm_reg[26] ,
    ap_enable_reg_pp1_iter0_reg,
    MemBank_B_address01,
    mul_ln34_3_reg_1497_reg,
    \reg_239_reg[15] ,
    Q,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    ap_enable_reg_pp1_iter2,
    ap_clk,
    ram_reg_7_1,
    MemBank_B_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7_2);
  output [15:0]B;
  output [15:0]q0_t0;
  output [15:0]q1_t0;
  output [15:0]ram_reg_7_0;
  output [15:0]D;
  output \ap_CS_fsm_reg[24] ;
  output MemBank_B_address014_out;
  output \ap_CS_fsm_reg[24]_0 ;
  output MemBank_B_address013_out;
  output \ap_CS_fsm_reg[26] ;
  output ap_enable_reg_pp1_iter0_reg;
  output MemBank_B_address01;
  input mul_ln34_3_reg_1497_reg;
  input \reg_239_reg[15] ;
  input [13:0]Q;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input ap_enable_reg_pp1_iter2;
  input ap_clk;
  input ram_reg_7_1;
  input MemBank_B_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_2;

  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [15:0]B;
  wire [15:0]D;
  wire MemBank_B_address01;
  wire MemBank_B_address013_out;
  wire MemBank_B_address014_out;
  wire MemBank_B_ce1;
  wire [13:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire [15:0]d0;
  wire mul_ln34_3_reg_1497_reg;
  wire [15:0]q0_t0;
  wire [15:0]q1_t0;
  wire [15:0]ram_reg_7_0;
  wire ram_reg_7_1;
  wire [1:0]ram_reg_7_2;
  wire \reg_239_reg[15] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_10
       (.I0(q1_t0[11]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[11]),
        .O(ram_reg_7_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_11
       (.I0(q1_t0[10]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[10]),
        .O(ram_reg_7_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_12
       (.I0(q1_t0[9]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[9]),
        .O(ram_reg_7_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_13
       (.I0(q1_t0[8]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[8]),
        .O(ram_reg_7_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_14
       (.I0(q1_t0[7]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[7]),
        .O(ram_reg_7_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_15
       (.I0(q1_t0[6]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[6]),
        .O(ram_reg_7_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_16
       (.I0(q1_t0[5]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[5]),
        .O(ram_reg_7_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_17
       (.I0(q1_t0[4]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[4]),
        .O(ram_reg_7_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_18
       (.I0(q1_t0[3]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[3]),
        .O(ram_reg_7_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_19
       (.I0(q1_t0[2]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[2]),
        .O(ram_reg_7_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_20
       (.I0(q1_t0[1]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[1]),
        .O(ram_reg_7_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_21
       (.I0(q1_t0[0]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[0]),
        .O(ram_reg_7_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_6
       (.I0(q1_t0[15]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[15]),
        .O(ram_reg_7_0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_7
       (.I0(q1_t0[14]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[14]),
        .O(ram_reg_7_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_8
       (.I0(q1_t0[13]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[13]),
        .O(ram_reg_7_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_7_reg_1532_reg_i_9
       (.I0(q1_t0[12]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q0_t0[12]),
        .O(ram_reg_7_0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_10
       (.I0(q0_t0[7]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_11
       (.I0(q0_t0[6]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_12
       (.I0(q0_t0[5]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_13
       (.I0(q0_t0[4]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_14
       (.I0(q0_t0[3]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_15
       (.I0(q0_t0[2]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_16
       (.I0(q0_t0[1]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_17
       (.I0(q0_t0[0]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_2
       (.I0(q0_t0[15]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[15]),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_3
       (.I0(q0_t0[14]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_4
       (.I0(q0_t0[13]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[13]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_5
       (.I0(q0_t0[12]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_6
       (.I0(q0_t0[11]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_7
       (.I0(q0_t0[10]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_8
       (.I0(q0_t0[9]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_8_reg_1552_reg_i_9
       (.I0(q0_t0[8]),
        .I1(mul_ln34_3_reg_1497_reg),
        .I2(q1_t0[8]),
        .O(B[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0_t0[1:0]}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1_t0[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_121
       (.I0(Q[12]),
        .I1(Q[3]),
        .I2(Q[9]),
        .I3(Q[0]),
        .I4(Q[5]),
        .O(MemBank_B_address014_out));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_126
       (.I0(MemBank_B_address014_out),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_25__0
       (.I0(MemBank_B_address014_out),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ram_reg_0_i_35__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(Q[13]),
        .I3(ap_enable_reg_pp1_iter2),
        .O(ap_enable_reg_pp1_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_42
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(MemBank_B_address01));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_45
       (.I0(Q[8]),
        .I1(Q[11]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[13]),
        .O(\ap_CS_fsm_reg[26] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_94__0
       (.I0(Q[6]),
        .I1(Q[10]),
        .O(MemBank_B_address013_out));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0_t0[3:2]}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1_t0[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0_t0[5:4]}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1_t0[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0_t0[7:6]}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1_t0[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0_t0[9:8]}),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],q1_t0[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0_t0[11:10]}),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],q1_t0[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_2[0],ram_reg_7_2[0],ram_reg_7_2[0],ram_reg_7_2[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0_t0[13:12]}),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],q1_t0[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_2[0],ram_reg_7_2[0],ram_reg_7_2[0],ram_reg_7_2[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0_t0[15:14]}),
        .DOBDO({NLW_ram_reg_7_DOBDO_UNCONNECTED[31:2],q1_t0[15:14]}),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_7_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_7_1),
        .REGCEB(MemBank_B_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_2[1],ram_reg_7_2,ram_reg_7_2[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[0]_i_1 
       (.I0(q0_t0[0]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[10]_i_1 
       (.I0(q0_t0[10]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[11]_i_1 
       (.I0(q0_t0[11]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[12]_i_1 
       (.I0(q0_t0[12]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[13]_i_1 
       (.I0(q0_t0[13]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[14]_i_1 
       (.I0(q0_t0[14]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[15]_i_2 
       (.I0(q0_t0[15]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[1]_i_1 
       (.I0(q0_t0[1]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[2]_i_1 
       (.I0(q0_t0[2]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[3]_i_1 
       (.I0(q0_t0[3]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[4]_i_1 
       (.I0(q0_t0[4]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[5]_i_1 
       (.I0(q0_t0[5]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[6]_i_1 
       (.I0(q0_t0[6]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[7]_i_1 
       (.I0(q0_t0[7]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[8]_i_1 
       (.I0(q0_t0[8]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_239[9]_i_1 
       (.I0(q0_t0[9]),
        .I1(\reg_239_reg[15] ),
        .I2(q1_t0[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "network_MemBank_Out" *) 
module bd_0_hls_inst_0_network_MemBank_Out
   (D,
    ap_clk,
    Q,
    ap_enable_reg_pp2_iter2,
    ap_enable_reg_pp1_iter3,
    ram_reg,
    ap_block_pp2_stage0_subdone,
    ap_enable_reg_pp2_iter0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    icmp_ln177_reg_710_pp1_iter2_reg);
  output [15:0]D;
  input ap_clk;
  input [15:0]Q;
  input ap_enable_reg_pp2_iter2;
  input ap_enable_reg_pp1_iter3;
  input ram_reg;
  input ap_block_pp2_stage0_subdone;
  input ap_enable_reg_pp2_iter0;
  input [0:0]ram_reg_0;
  input [9:0]ram_reg_1;
  input [9:0]ram_reg_2;
  input icmp_ln177_reg_710_pp1_iter2_reg;

  wire [15:0]D;
  wire [15:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter2;
  wire icmp_ln177_reg_710_pp1_iter2_reg;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire [9:0]ram_reg_2;

  bd_0_hls_inst_0_network_MemBank_Out_ram network_MemBank_Out_ram_U
       (.D(D),
        .Q(Q),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .icmp_ln177_reg_710_pp1_iter2_reg(icmp_ln177_reg_710_pp1_iter2_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "network_MemBank_Out_ram" *) 
module bd_0_hls_inst_0_network_MemBank_Out_ram
   (D,
    ap_clk,
    Q,
    ap_enable_reg_pp2_iter2,
    ap_enable_reg_pp1_iter3,
    ram_reg_0,
    ap_block_pp2_stage0_subdone,
    ap_enable_reg_pp2_iter0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    icmp_ln177_reg_710_pp1_iter2_reg);
  output [15:0]D;
  input ap_clk;
  input [15:0]Q;
  input ap_enable_reg_pp2_iter2;
  input ap_enable_reg_pp1_iter3;
  input ram_reg_0;
  input ap_block_pp2_stage0_subdone;
  input ap_enable_reg_pp2_iter0;
  input [0:0]ram_reg_1;
  input [9:0]ram_reg_2;
  input [9:0]ram_reg_3;
  input icmp_ln177_reg_710_pp1_iter2_reg;

  wire [15:0]D;
  wire [9:0]MemBank_Out_address0;
  wire MemBank_Out_ce0;
  wire MemBank_Out_we0;
  wire [15:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter2;
  wire icmp_ln177_reg_710_pp1_iter2_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [9:0]ram_reg_2;
  wire [9:0]ram_reg_3;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({MemBank_Out_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MemBank_Out_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(MemBank_Out_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({MemBank_Out_we0,MemBank_Out_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hCCFFCCFECCEECCEE)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_0),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ram_reg_1),
        .O(MemBank_Out_ce0));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_10__0
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_3[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_11__0
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_3[0]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(icmp_ln177_reg_710_pp1_iter2_reg),
        .O(MemBank_Out_we0));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_2__0
       (.I0(ram_reg_2[9]),
        .I1(ram_reg_3[9]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[9]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_3__0
       (.I0(ram_reg_2[8]),
        .I1(ram_reg_3[8]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_4__0
       (.I0(ram_reg_2[7]),
        .I1(ram_reg_3[7]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_5__0
       (.I0(ram_reg_2[6]),
        .I1(ram_reg_3[6]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_6__0
       (.I0(ram_reg_2[5]),
        .I1(ram_reg_3[5]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_7__0
       (.I0(ram_reg_2[4]),
        .I1(ram_reg_3[4]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_8__0
       (.I0(ram_reg_2[3]),
        .I1(ram_reg_3[3]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_9__0
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_3[2]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_1),
        .O(MemBank_Out_address0[2]));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1
   (D,
    ap_clk,
    P,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_clk;

  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1 network_add_22s_22ns_22_2_1_AddSubnS_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_9
   (D,
    ap_clk,
    P,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_clk;

  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_10 network_add_22s_22ns_22_2_1_AddSubnS_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1_AddSubnS_1" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1
   (D,
    ap_clk,
    P,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire [4:0]ain_s1;
  wire ap_clk;
  wire [4:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire u1_n_10;
  wire u1_n_11;
  wire u1_n_12;
  wire u1_n_13;
  wire u1_n_14;
  wire u1_n_15;
  wire u1_n_16;
  wire u1_n_6;
  wire u1_n_7;
  wire u1_n_8;
  wire u1_n_9;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[11]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[12]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[13]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[14]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[15]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_16),
        .Q(D[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_6),
        .Q(D[10]),
        .R(1'b0));
  FDRE \sum_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_15),
        .Q(D[1]),
        .R(1'b0));
  FDRE \sum_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_14),
        .Q(D[2]),
        .R(1'b0));
  FDRE \sum_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_13),
        .Q(D[3]),
        .R(1'b0));
  FDRE \sum_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_12),
        .Q(D[4]),
        .R(1'b0));
  FDRE \sum_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_11),
        .Q(D[5]),
        .R(1'b0));
  FDRE \sum_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_10),
        .Q(D[6]),
        .R(1'b0));
  FDRE \sum_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_9),
        .Q(D[7]),
        .R(1'b0));
  FDRE \sum_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_8),
        .Q(D[8]),
        .R(1'b0));
  FDRE \sum_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_7),
        .Q(D[9]),
        .R(1'b0));
  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder u1
       (.P(P[10:0]),
        .Q(Q[10:0]),
        .fas_s1({facout_s1,u1_n_6,u1_n_7,u1_n_8,u1_n_9,u1_n_10,u1_n_11,u1_n_12,u1_n_13,u1_n_14,u1_n_15,u1_n_16}));
  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder_8 u2
       (.D(D[15:11]),
        .Q(bin_s1),
        .\buffer_reg_1303_reg[15] (ain_s1),
        .carry_s1(carry_s1));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1_AddSubnS_1" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_10
   (D,
    ap_clk,
    P,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire [4:0]ain_s1;
  wire ap_clk;
  wire [4:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire u1_n_10;
  wire u1_n_11;
  wire u1_n_12;
  wire u1_n_13;
  wire u1_n_14;
  wire u1_n_15;
  wire u1_n_16;
  wire u1_n_6;
  wire u1_n_7;
  wire u1_n_8;
  wire u1_n_9;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[11]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[12]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[13]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[14]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[15]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_16),
        .Q(D[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_6),
        .Q(D[10]),
        .R(1'b0));
  FDRE \sum_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_15),
        .Q(D[1]),
        .R(1'b0));
  FDRE \sum_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_14),
        .Q(D[2]),
        .R(1'b0));
  FDRE \sum_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_13),
        .Q(D[3]),
        .R(1'b0));
  FDRE \sum_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_12),
        .Q(D[4]),
        .R(1'b0));
  FDRE \sum_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_11),
        .Q(D[5]),
        .R(1'b0));
  FDRE \sum_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_10),
        .Q(D[6]),
        .R(1'b0));
  FDRE \sum_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_9),
        .Q(D[7]),
        .R(1'b0));
  FDRE \sum_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_8),
        .Q(D[8]),
        .R(1'b0));
  FDRE \sum_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_7),
        .Q(D[9]),
        .R(1'b0));
  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder_11 u1
       (.P(P[10:0]),
        .Q(Q[10:0]),
        .fas_s1({facout_s1,u1_n_6,u1_n_7,u1_n_8,u1_n_9,u1_n_10,u1_n_11,u1_n_12,u1_n_13,u1_n_14,u1_n_15,u1_n_16}));
  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder_12 u2
       (.D(D[15:11]),
        .Q(bin_s1),
        .\buffer_reg_1021_reg[15] (ain_s1),
        .carry_s1(carry_s1));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder
   (fas_s1,
    P,
    Q);
  output [11:0]fas_s1;
  input [10:0]P;
  input [10:0]Q;

  wire [10:0]P;
  wire [10:0]Q;
  wire [11:0]fas_s1;
  wire \sum_s1[10]_i_2_n_5 ;
  wire \sum_s1[10]_i_3_n_5 ;
  wire \sum_s1[10]_i_4_n_5 ;
  wire \sum_s1[3]_i_2_n_5 ;
  wire \sum_s1[3]_i_3_n_5 ;
  wire \sum_s1[3]_i_4_n_5 ;
  wire \sum_s1[3]_i_5_n_5 ;
  wire \sum_s1[7]_i_2_n_5 ;
  wire \sum_s1[7]_i_3_n_5 ;
  wire \sum_s1[7]_i_4_n_5 ;
  wire \sum_s1[7]_i_5_n_5 ;
  wire \sum_s1_reg[10]_i_1_n_7 ;
  wire \sum_s1_reg[10]_i_1_n_8 ;
  wire \sum_s1_reg[3]_i_1_n_5 ;
  wire \sum_s1_reg[3]_i_1_n_6 ;
  wire \sum_s1_reg[3]_i_1_n_7 ;
  wire \sum_s1_reg[3]_i_1_n_8 ;
  wire \sum_s1_reg[7]_i_1_n_5 ;
  wire \sum_s1_reg[7]_i_1_n_6 ;
  wire \sum_s1_reg[7]_i_1_n_7 ;
  wire \sum_s1_reg[7]_i_1_n_8 ;
  wire [2:2]\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_2 
       (.I0(P[10]),
        .I1(Q[10]),
        .O(\sum_s1[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_3 
       (.I0(P[9]),
        .I1(Q[9]),
        .O(\sum_s1[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_4 
       (.I0(P[8]),
        .I1(Q[8]),
        .O(\sum_s1[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_2 
       (.I0(P[3]),
        .I1(Q[3]),
        .O(\sum_s1[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_3 
       (.I0(P[2]),
        .I1(Q[2]),
        .O(\sum_s1[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_4 
       (.I0(P[1]),
        .I1(Q[1]),
        .O(\sum_s1[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_5 
       (.I0(P[0]),
        .I1(Q[0]),
        .O(\sum_s1[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_2 
       (.I0(P[7]),
        .I1(Q[7]),
        .O(\sum_s1[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_3 
       (.I0(P[6]),
        .I1(Q[6]),
        .O(\sum_s1[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_4 
       (.I0(P[5]),
        .I1(Q[5]),
        .O(\sum_s1[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_5 
       (.I0(P[4]),
        .I1(Q[4]),
        .O(\sum_s1[7]_i_5_n_5 ));
  CARRY4 \sum_s1_reg[10]_i_1 
       (.CI(\sum_s1_reg[7]_i_1_n_5 ),
        .CO({fas_s1[11],\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED [2],\sum_s1_reg[10]_i_1_n_7 ,\sum_s1_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,P[10:8]}),
        .O({\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED [3],fas_s1[10:8]}),
        .S({1'b1,\sum_s1[10]_i_2_n_5 ,\sum_s1[10]_i_3_n_5 ,\sum_s1[10]_i_4_n_5 }));
  CARRY4 \sum_s1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_s1_reg[3]_i_1_n_5 ,\sum_s1_reg[3]_i_1_n_6 ,\sum_s1_reg[3]_i_1_n_7 ,\sum_s1_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(fas_s1[3:0]),
        .S({\sum_s1[3]_i_2_n_5 ,\sum_s1[3]_i_3_n_5 ,\sum_s1[3]_i_4_n_5 ,\sum_s1[3]_i_5_n_5 }));
  CARRY4 \sum_s1_reg[7]_i_1 
       (.CI(\sum_s1_reg[3]_i_1_n_5 ),
        .CO({\sum_s1_reg[7]_i_1_n_5 ,\sum_s1_reg[7]_i_1_n_6 ,\sum_s1_reg[7]_i_1_n_7 ,\sum_s1_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(fas_s1[7:4]),
        .S({\sum_s1[7]_i_2_n_5 ,\sum_s1[7]_i_3_n_5 ,\sum_s1[7]_i_4_n_5 ,\sum_s1[7]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder_11
   (fas_s1,
    P,
    Q);
  output [11:0]fas_s1;
  input [10:0]P;
  input [10:0]Q;

  wire [10:0]P;
  wire [10:0]Q;
  wire [11:0]fas_s1;
  wire \sum_s1[10]_i_2_n_5 ;
  wire \sum_s1[10]_i_3_n_5 ;
  wire \sum_s1[10]_i_4_n_5 ;
  wire \sum_s1[3]_i_2_n_5 ;
  wire \sum_s1[3]_i_3_n_5 ;
  wire \sum_s1[3]_i_4_n_5 ;
  wire \sum_s1[3]_i_5_n_5 ;
  wire \sum_s1[7]_i_2_n_5 ;
  wire \sum_s1[7]_i_3_n_5 ;
  wire \sum_s1[7]_i_4_n_5 ;
  wire \sum_s1[7]_i_5_n_5 ;
  wire \sum_s1_reg[10]_i_1_n_7 ;
  wire \sum_s1_reg[10]_i_1_n_8 ;
  wire \sum_s1_reg[3]_i_1_n_5 ;
  wire \sum_s1_reg[3]_i_1_n_6 ;
  wire \sum_s1_reg[3]_i_1_n_7 ;
  wire \sum_s1_reg[3]_i_1_n_8 ;
  wire \sum_s1_reg[7]_i_1_n_5 ;
  wire \sum_s1_reg[7]_i_1_n_6 ;
  wire \sum_s1_reg[7]_i_1_n_7 ;
  wire \sum_s1_reg[7]_i_1_n_8 ;
  wire [2:2]\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_2 
       (.I0(P[10]),
        .I1(Q[10]),
        .O(\sum_s1[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_3 
       (.I0(P[9]),
        .I1(Q[9]),
        .O(\sum_s1[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_4 
       (.I0(P[8]),
        .I1(Q[8]),
        .O(\sum_s1[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_2 
       (.I0(P[3]),
        .I1(Q[3]),
        .O(\sum_s1[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_3 
       (.I0(P[2]),
        .I1(Q[2]),
        .O(\sum_s1[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_4 
       (.I0(P[1]),
        .I1(Q[1]),
        .O(\sum_s1[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_5 
       (.I0(P[0]),
        .I1(Q[0]),
        .O(\sum_s1[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_2 
       (.I0(P[7]),
        .I1(Q[7]),
        .O(\sum_s1[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_3 
       (.I0(P[6]),
        .I1(Q[6]),
        .O(\sum_s1[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_4 
       (.I0(P[5]),
        .I1(Q[5]),
        .O(\sum_s1[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_5 
       (.I0(P[4]),
        .I1(Q[4]),
        .O(\sum_s1[7]_i_5_n_5 ));
  CARRY4 \sum_s1_reg[10]_i_1 
       (.CI(\sum_s1_reg[7]_i_1_n_5 ),
        .CO({fas_s1[11],\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED [2],\sum_s1_reg[10]_i_1_n_7 ,\sum_s1_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,P[10:8]}),
        .O({\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED [3],fas_s1[10:8]}),
        .S({1'b1,\sum_s1[10]_i_2_n_5 ,\sum_s1[10]_i_3_n_5 ,\sum_s1[10]_i_4_n_5 }));
  CARRY4 \sum_s1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_s1_reg[3]_i_1_n_5 ,\sum_s1_reg[3]_i_1_n_6 ,\sum_s1_reg[3]_i_1_n_7 ,\sum_s1_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(fas_s1[3:0]),
        .S({\sum_s1[3]_i_2_n_5 ,\sum_s1[3]_i_3_n_5 ,\sum_s1[3]_i_4_n_5 ,\sum_s1[3]_i_5_n_5 }));
  CARRY4 \sum_s1_reg[7]_i_1 
       (.CI(\sum_s1_reg[3]_i_1_n_5 ),
        .CO({\sum_s1_reg[7]_i_1_n_5 ,\sum_s1_reg[7]_i_1_n_6 ,\sum_s1_reg[7]_i_1_n_7 ,\sum_s1_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(fas_s1[7:4]),
        .S({\sum_s1[7]_i_2_n_5 ,\sum_s1[7]_i_3_n_5 ,\sum_s1[7]_i_4_n_5 ,\sum_s1[7]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder_12
   (D,
    Q,
    \buffer_reg_1021_reg[15] ,
    carry_s1);
  output [4:0]D;
  input [4:0]Q;
  input [4:0]\buffer_reg_1021_reg[15] ;
  input carry_s1;

  wire [4:0]D;
  wire [4:0]Q;
  wire \buffer_reg_1021[14]_i_2_n_5 ;
  wire \buffer_reg_1021[14]_i_3_n_5 ;
  wire \buffer_reg_1021[14]_i_4_n_5 ;
  wire \buffer_reg_1021[14]_i_5_n_5 ;
  wire \buffer_reg_1021[15]_i_3_n_5 ;
  wire \buffer_reg_1021_reg[14]_i_1_n_5 ;
  wire \buffer_reg_1021_reg[14]_i_1_n_6 ;
  wire \buffer_reg_1021_reg[14]_i_1_n_7 ;
  wire \buffer_reg_1021_reg[14]_i_1_n_8 ;
  wire [4:0]\buffer_reg_1021_reg[15] ;
  wire carry_s1;
  wire [3:0]\NLW_buffer_reg_1021_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_buffer_reg_1021_reg[15]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1021[14]_i_2 
       (.I0(\buffer_reg_1021_reg[15] [3]),
        .I1(Q[3]),
        .O(\buffer_reg_1021[14]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1021[14]_i_3 
       (.I0(\buffer_reg_1021_reg[15] [2]),
        .I1(Q[2]),
        .O(\buffer_reg_1021[14]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1021[14]_i_4 
       (.I0(\buffer_reg_1021_reg[15] [1]),
        .I1(Q[1]),
        .O(\buffer_reg_1021[14]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1021[14]_i_5 
       (.I0(\buffer_reg_1021_reg[15] [0]),
        .I1(carry_s1),
        .O(\buffer_reg_1021[14]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1021[15]_i_3 
       (.I0(\buffer_reg_1021_reg[15] [4]),
        .I1(Q[4]),
        .O(\buffer_reg_1021[15]_i_3_n_5 ));
  CARRY4 \buffer_reg_1021_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_1021_reg[14]_i_1_n_5 ,\buffer_reg_1021_reg[14]_i_1_n_6 ,\buffer_reg_1021_reg[14]_i_1_n_7 ,\buffer_reg_1021_reg[14]_i_1_n_8 }),
        .CYINIT(Q[0]),
        .DI(\buffer_reg_1021_reg[15] [3:0]),
        .O(D[3:0]),
        .S({\buffer_reg_1021[14]_i_2_n_5 ,\buffer_reg_1021[14]_i_3_n_5 ,\buffer_reg_1021[14]_i_4_n_5 ,\buffer_reg_1021[14]_i_5_n_5 }));
  CARRY4 \buffer_reg_1021_reg[15]_i_2 
       (.CI(\buffer_reg_1021_reg[14]_i_1_n_5 ),
        .CO(\NLW_buffer_reg_1021_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buffer_reg_1021_reg[15]_i_2_O_UNCONNECTED [3:1],D[4]}),
        .S({1'b0,1'b0,1'b0,\buffer_reg_1021[15]_i_3_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder" *) 
module bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_AddSubnS_1_comb_adder_8
   (D,
    Q,
    \buffer_reg_1303_reg[15] ,
    carry_s1);
  output [4:0]D;
  input [4:0]Q;
  input [4:0]\buffer_reg_1303_reg[15] ;
  input carry_s1;

  wire [4:0]D;
  wire [4:0]Q;
  wire \buffer_reg_1303[14]_i_2_n_5 ;
  wire \buffer_reg_1303[14]_i_3_n_5 ;
  wire \buffer_reg_1303[14]_i_4_n_5 ;
  wire \buffer_reg_1303[14]_i_5_n_5 ;
  wire \buffer_reg_1303[15]_i_3_n_5 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_5 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_6 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_7 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_8 ;
  wire [4:0]\buffer_reg_1303_reg[15] ;
  wire carry_s1;
  wire [3:0]\NLW_buffer_reg_1303_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_buffer_reg_1303_reg[15]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_2 
       (.I0(\buffer_reg_1303_reg[15] [3]),
        .I1(Q[3]),
        .O(\buffer_reg_1303[14]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_3 
       (.I0(\buffer_reg_1303_reg[15] [2]),
        .I1(Q[2]),
        .O(\buffer_reg_1303[14]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_4 
       (.I0(\buffer_reg_1303_reg[15] [1]),
        .I1(Q[1]),
        .O(\buffer_reg_1303[14]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_5 
       (.I0(\buffer_reg_1303_reg[15] [0]),
        .I1(carry_s1),
        .O(\buffer_reg_1303[14]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[15]_i_3 
       (.I0(\buffer_reg_1303_reg[15] [4]),
        .I1(Q[4]),
        .O(\buffer_reg_1303[15]_i_3_n_5 ));
  CARRY4 \buffer_reg_1303_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_1303_reg[14]_i_1_n_5 ,\buffer_reg_1303_reg[14]_i_1_n_6 ,\buffer_reg_1303_reg[14]_i_1_n_7 ,\buffer_reg_1303_reg[14]_i_1_n_8 }),
        .CYINIT(Q[0]),
        .DI(\buffer_reg_1303_reg[15] [3:0]),
        .O(D[3:0]),
        .S({\buffer_reg_1303[14]_i_2_n_5 ,\buffer_reg_1303[14]_i_3_n_5 ,\buffer_reg_1303[14]_i_4_n_5 ,\buffer_reg_1303[14]_i_5_n_5 }));
  CARRY4 \buffer_reg_1303_reg[15]_i_2 
       (.CI(\buffer_reg_1303_reg[14]_i_1_n_5 ),
        .CO(\NLW_buffer_reg_1303_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buffer_reg_1303_reg[15]_i_2_O_UNCONNECTED [3:1],D[4]}),
        .S({1'b0,1'b0,1'b0,\buffer_reg_1303[15]_i_3_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_23ns_23s_23_2_1" *) 
module bd_0_hls_inst_0_network_add_23ns_23s_23_2_1
   (D,
    ap_clk,
    Q,
    P);
  output [15:0]D;
  input ap_clk;
  input [15:0]Q;
  input [15:0]P;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_clk;

  bd_0_hls_inst_0_network_add_23ns_23s_23_2_1_AddSubnS_2 network_add_23ns_23s_23_2_1_AddSubnS_2_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_add_23ns_23s_23_2_1_AddSubnS_2" *) 
module bd_0_hls_inst_0_network_add_23ns_23s_23_2_1_AddSubnS_2
   (D,
    ap_clk,
    Q,
    P);
  output [15:0]D;
  input ap_clk;
  input [15:0]Q;
  input [15:0]P;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire [4:0]ain_s1;
  wire ap_clk;
  wire [4:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire u1_n_10;
  wire u1_n_11;
  wire u1_n_12;
  wire u1_n_13;
  wire u1_n_14;
  wire u1_n_15;
  wire u1_n_16;
  wire u1_n_6;
  wire u1_n_7;
  wire u1_n_8;
  wire u1_n_9;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[11]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[12]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[13]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[14]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[15]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_16),
        .Q(D[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_6),
        .Q(D[10]),
        .R(1'b0));
  FDRE \sum_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_15),
        .Q(D[1]),
        .R(1'b0));
  FDRE \sum_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_14),
        .Q(D[2]),
        .R(1'b0));
  FDRE \sum_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_13),
        .Q(D[3]),
        .R(1'b0));
  FDRE \sum_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_12),
        .Q(D[4]),
        .R(1'b0));
  FDRE \sum_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_11),
        .Q(D[5]),
        .R(1'b0));
  FDRE \sum_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_10),
        .Q(D[6]),
        .R(1'b0));
  FDRE \sum_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_9),
        .Q(D[7]),
        .R(1'b0));
  FDRE \sum_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_8),
        .Q(D[8]),
        .R(1'b0));
  FDRE \sum_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_7),
        .Q(D[9]),
        .R(1'b0));
  bd_0_hls_inst_0_network_add_23ns_23s_23_2_1_AddSubnS_2_comb_adder u1
       (.P(P[10:0]),
        .Q(Q[10:0]),
        .fas_s1({facout_s1,u1_n_6,u1_n_7,u1_n_8,u1_n_9,u1_n_10,u1_n_11,u1_n_12,u1_n_13,u1_n_14,u1_n_15,u1_n_16}));
  bd_0_hls_inst_0_network_add_23ns_23s_23_2_1_AddSubnS_2_comb_adder__parameterized0 u2
       (.D(D[15:11]),
        .Q(bin_s1),
        .\buffer_reg_898_reg[15] (ain_s1),
        .carry_s1(carry_s1));
endmodule

(* ORIG_REF_NAME = "network_add_23ns_23s_23_2_1_AddSubnS_2_comb_adder" *) 
module bd_0_hls_inst_0_network_add_23ns_23s_23_2_1_AddSubnS_2_comb_adder
   (fas_s1,
    Q,
    P);
  output [11:0]fas_s1;
  input [10:0]Q;
  input [10:0]P;

  wire [10:0]P;
  wire [10:0]Q;
  wire [11:0]fas_s1;
  wire \sum_s1[10]_i_2_n_5 ;
  wire \sum_s1[10]_i_3_n_5 ;
  wire \sum_s1[10]_i_4_n_5 ;
  wire \sum_s1[3]_i_2_n_5 ;
  wire \sum_s1[3]_i_3_n_5 ;
  wire \sum_s1[3]_i_4_n_5 ;
  wire \sum_s1[3]_i_5_n_5 ;
  wire \sum_s1[7]_i_2_n_5 ;
  wire \sum_s1[7]_i_3_n_5 ;
  wire \sum_s1[7]_i_4_n_5 ;
  wire \sum_s1[7]_i_5_n_5 ;
  wire \sum_s1_reg[10]_i_1_n_7 ;
  wire \sum_s1_reg[10]_i_1_n_8 ;
  wire \sum_s1_reg[3]_i_1_n_5 ;
  wire \sum_s1_reg[3]_i_1_n_6 ;
  wire \sum_s1_reg[3]_i_1_n_7 ;
  wire \sum_s1_reg[3]_i_1_n_8 ;
  wire \sum_s1_reg[7]_i_1_n_5 ;
  wire \sum_s1_reg[7]_i_1_n_6 ;
  wire \sum_s1_reg[7]_i_1_n_7 ;
  wire \sum_s1_reg[7]_i_1_n_8 ;
  wire [2:2]\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_2 
       (.I0(Q[10]),
        .I1(P[10]),
        .O(\sum_s1[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_3 
       (.I0(Q[9]),
        .I1(P[9]),
        .O(\sum_s1[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_4 
       (.I0(Q[8]),
        .I1(P[8]),
        .O(\sum_s1[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_2 
       (.I0(Q[3]),
        .I1(P[3]),
        .O(\sum_s1[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_3 
       (.I0(Q[2]),
        .I1(P[2]),
        .O(\sum_s1[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_4 
       (.I0(Q[1]),
        .I1(P[1]),
        .O(\sum_s1[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_5 
       (.I0(Q[0]),
        .I1(P[0]),
        .O(\sum_s1[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_2 
       (.I0(Q[7]),
        .I1(P[7]),
        .O(\sum_s1[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_3 
       (.I0(Q[6]),
        .I1(P[6]),
        .O(\sum_s1[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_4 
       (.I0(Q[5]),
        .I1(P[5]),
        .O(\sum_s1[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_5 
       (.I0(Q[4]),
        .I1(P[4]),
        .O(\sum_s1[7]_i_5_n_5 ));
  CARRY4 \sum_s1_reg[10]_i_1 
       (.CI(\sum_s1_reg[7]_i_1_n_5 ),
        .CO({fas_s1[11],\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED [2],\sum_s1_reg[10]_i_1_n_7 ,\sum_s1_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[10:8]}),
        .O({\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED [3],fas_s1[10:8]}),
        .S({1'b1,\sum_s1[10]_i_2_n_5 ,\sum_s1[10]_i_3_n_5 ,\sum_s1[10]_i_4_n_5 }));
  CARRY4 \sum_s1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_s1_reg[3]_i_1_n_5 ,\sum_s1_reg[3]_i_1_n_6 ,\sum_s1_reg[3]_i_1_n_7 ,\sum_s1_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(fas_s1[3:0]),
        .S({\sum_s1[3]_i_2_n_5 ,\sum_s1[3]_i_3_n_5 ,\sum_s1[3]_i_4_n_5 ,\sum_s1[3]_i_5_n_5 }));
  CARRY4 \sum_s1_reg[7]_i_1 
       (.CI(\sum_s1_reg[3]_i_1_n_5 ),
        .CO({\sum_s1_reg[7]_i_1_n_5 ,\sum_s1_reg[7]_i_1_n_6 ,\sum_s1_reg[7]_i_1_n_7 ,\sum_s1_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(fas_s1[7:4]),
        .S({\sum_s1[7]_i_2_n_5 ,\sum_s1[7]_i_3_n_5 ,\sum_s1[7]_i_4_n_5 ,\sum_s1[7]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_23ns_23s_23_2_1_AddSubnS_2_comb_adder" *) 
module bd_0_hls_inst_0_network_add_23ns_23s_23_2_1_AddSubnS_2_comb_adder__parameterized0
   (D,
    Q,
    \buffer_reg_898_reg[15] ,
    carry_s1);
  output [4:0]D;
  input [4:0]Q;
  input [4:0]\buffer_reg_898_reg[15] ;
  input carry_s1;

  wire [4:0]D;
  wire [4:0]Q;
  wire \buffer_reg_898[14]_i_2_n_5 ;
  wire \buffer_reg_898[14]_i_3_n_5 ;
  wire \buffer_reg_898[14]_i_4_n_5 ;
  wire \buffer_reg_898[14]_i_5_n_5 ;
  wire \buffer_reg_898[15]_i_3_n_5 ;
  wire \buffer_reg_898_reg[14]_i_1_n_5 ;
  wire \buffer_reg_898_reg[14]_i_1_n_6 ;
  wire \buffer_reg_898_reg[14]_i_1_n_7 ;
  wire \buffer_reg_898_reg[14]_i_1_n_8 ;
  wire [4:0]\buffer_reg_898_reg[15] ;
  wire carry_s1;
  wire [3:0]\NLW_buffer_reg_898_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_buffer_reg_898_reg[15]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_898[14]_i_2 
       (.I0(\buffer_reg_898_reg[15] [3]),
        .I1(Q[3]),
        .O(\buffer_reg_898[14]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_898[14]_i_3 
       (.I0(\buffer_reg_898_reg[15] [2]),
        .I1(Q[2]),
        .O(\buffer_reg_898[14]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_898[14]_i_4 
       (.I0(\buffer_reg_898_reg[15] [1]),
        .I1(Q[1]),
        .O(\buffer_reg_898[14]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_898[14]_i_5 
       (.I0(\buffer_reg_898_reg[15] [0]),
        .I1(carry_s1),
        .O(\buffer_reg_898[14]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_898[15]_i_3 
       (.I0(\buffer_reg_898_reg[15] [4]),
        .I1(Q[4]),
        .O(\buffer_reg_898[15]_i_3_n_5 ));
  CARRY4 \buffer_reg_898_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_898_reg[14]_i_1_n_5 ,\buffer_reg_898_reg[14]_i_1_n_6 ,\buffer_reg_898_reg[14]_i_1_n_7 ,\buffer_reg_898_reg[14]_i_1_n_8 }),
        .CYINIT(Q[0]),
        .DI(\buffer_reg_898_reg[15] [3:0]),
        .O(D[3:0]),
        .S({\buffer_reg_898[14]_i_2_n_5 ,\buffer_reg_898[14]_i_3_n_5 ,\buffer_reg_898[14]_i_4_n_5 ,\buffer_reg_898[14]_i_5_n_5 }));
  CARRY4 \buffer_reg_898_reg[15]_i_2 
       (.CI(\buffer_reg_898_reg[14]_i_1_n_5 ),
        .CO(\NLW_buffer_reg_898_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buffer_reg_898_reg[15]_i_2_O_UNCONNECTED [3:1],D[4]}),
        .S({1'b0,1'b0,1'b0,\buffer_reg_898[15]_i_3_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_23s_23ns_23_2_1" *) 
module bd_0_hls_inst_0_network_add_23s_23ns_23_2_1
   (D,
    ap_clk,
    P,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_clk;

  bd_0_hls_inst_0_network_add_23s_23ns_23_2_1_AddSubnS_0 network_add_23s_23ns_23_2_1_AddSubnS_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_add_23s_23ns_23_2_1_AddSubnS_0" *) 
module bd_0_hls_inst_0_network_add_23s_23ns_23_2_1_AddSubnS_0
   (D,
    ap_clk,
    P,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]P;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]P;
  wire [15:0]Q;
  wire [4:0]ain_s1;
  wire ap_clk;
  wire [4:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire u1_n_10;
  wire u1_n_11;
  wire u1_n_12;
  wire u1_n_13;
  wire u1_n_14;
  wire u1_n_15;
  wire u1_n_16;
  wire u1_n_6;
  wire u1_n_7;
  wire u1_n_8;
  wire u1_n_9;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[11]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[12]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[13]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[14]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[15]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_16),
        .Q(D[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_6),
        .Q(D[10]),
        .R(1'b0));
  FDRE \sum_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_15),
        .Q(D[1]),
        .R(1'b0));
  FDRE \sum_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_14),
        .Q(D[2]),
        .R(1'b0));
  FDRE \sum_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_13),
        .Q(D[3]),
        .R(1'b0));
  FDRE \sum_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_12),
        .Q(D[4]),
        .R(1'b0));
  FDRE \sum_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_11),
        .Q(D[5]),
        .R(1'b0));
  FDRE \sum_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_10),
        .Q(D[6]),
        .R(1'b0));
  FDRE \sum_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_9),
        .Q(D[7]),
        .R(1'b0));
  FDRE \sum_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_8),
        .Q(D[8]),
        .R(1'b0));
  FDRE \sum_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_7),
        .Q(D[9]),
        .R(1'b0));
  bd_0_hls_inst_0_network_add_23s_23ns_23_2_1_AddSubnS_0_comb_adder u1
       (.P(P[10:0]),
        .Q(Q[10:0]),
        .fas_s1({facout_s1,u1_n_6,u1_n_7,u1_n_8,u1_n_9,u1_n_10,u1_n_11,u1_n_12,u1_n_13,u1_n_14,u1_n_15,u1_n_16}));
  bd_0_hls_inst_0_network_add_23s_23ns_23_2_1_AddSubnS_0_comb_adder__parameterized0 u2
       (.D(D[15:11]),
        .Q(bin_s1),
        .\buffer_reg_1303_reg[15] (ain_s1),
        .carry_s1(carry_s1));
endmodule

(* ORIG_REF_NAME = "network_add_23s_23ns_23_2_1_AddSubnS_0_comb_adder" *) 
module bd_0_hls_inst_0_network_add_23s_23ns_23_2_1_AddSubnS_0_comb_adder
   (fas_s1,
    P,
    Q);
  output [11:0]fas_s1;
  input [10:0]P;
  input [10:0]Q;

  wire [10:0]P;
  wire [10:0]Q;
  wire [11:0]fas_s1;
  wire \sum_s1[10]_i_2_n_5 ;
  wire \sum_s1[10]_i_3_n_5 ;
  wire \sum_s1[10]_i_4_n_5 ;
  wire \sum_s1[3]_i_2_n_5 ;
  wire \sum_s1[3]_i_3_n_5 ;
  wire \sum_s1[3]_i_4_n_5 ;
  wire \sum_s1[3]_i_5_n_5 ;
  wire \sum_s1[7]_i_2_n_5 ;
  wire \sum_s1[7]_i_3_n_5 ;
  wire \sum_s1[7]_i_4_n_5 ;
  wire \sum_s1[7]_i_5_n_5 ;
  wire \sum_s1_reg[10]_i_1_n_7 ;
  wire \sum_s1_reg[10]_i_1_n_8 ;
  wire \sum_s1_reg[3]_i_1_n_5 ;
  wire \sum_s1_reg[3]_i_1_n_6 ;
  wire \sum_s1_reg[3]_i_1_n_7 ;
  wire \sum_s1_reg[3]_i_1_n_8 ;
  wire \sum_s1_reg[7]_i_1_n_5 ;
  wire \sum_s1_reg[7]_i_1_n_6 ;
  wire \sum_s1_reg[7]_i_1_n_7 ;
  wire \sum_s1_reg[7]_i_1_n_8 ;
  wire [2:2]\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_2 
       (.I0(P[10]),
        .I1(Q[10]),
        .O(\sum_s1[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_3 
       (.I0(P[9]),
        .I1(Q[9]),
        .O(\sum_s1[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[10]_i_4 
       (.I0(P[8]),
        .I1(Q[8]),
        .O(\sum_s1[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_2 
       (.I0(P[3]),
        .I1(Q[3]),
        .O(\sum_s1[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_3 
       (.I0(P[2]),
        .I1(Q[2]),
        .O(\sum_s1[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_4 
       (.I0(P[1]),
        .I1(Q[1]),
        .O(\sum_s1[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[3]_i_5 
       (.I0(P[0]),
        .I1(Q[0]),
        .O(\sum_s1[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_2 
       (.I0(P[7]),
        .I1(Q[7]),
        .O(\sum_s1[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_3 
       (.I0(P[6]),
        .I1(Q[6]),
        .O(\sum_s1[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_4 
       (.I0(P[5]),
        .I1(Q[5]),
        .O(\sum_s1[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[7]_i_5 
       (.I0(P[4]),
        .I1(Q[4]),
        .O(\sum_s1[7]_i_5_n_5 ));
  CARRY4 \sum_s1_reg[10]_i_1 
       (.CI(\sum_s1_reg[7]_i_1_n_5 ),
        .CO({fas_s1[11],\NLW_sum_s1_reg[10]_i_1_CO_UNCONNECTED [2],\sum_s1_reg[10]_i_1_n_7 ,\sum_s1_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,P[10:8]}),
        .O({\NLW_sum_s1_reg[10]_i_1_O_UNCONNECTED [3],fas_s1[10:8]}),
        .S({1'b1,\sum_s1[10]_i_2_n_5 ,\sum_s1[10]_i_3_n_5 ,\sum_s1[10]_i_4_n_5 }));
  CARRY4 \sum_s1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_s1_reg[3]_i_1_n_5 ,\sum_s1_reg[3]_i_1_n_6 ,\sum_s1_reg[3]_i_1_n_7 ,\sum_s1_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(fas_s1[3:0]),
        .S({\sum_s1[3]_i_2_n_5 ,\sum_s1[3]_i_3_n_5 ,\sum_s1[3]_i_4_n_5 ,\sum_s1[3]_i_5_n_5 }));
  CARRY4 \sum_s1_reg[7]_i_1 
       (.CI(\sum_s1_reg[3]_i_1_n_5 ),
        .CO({\sum_s1_reg[7]_i_1_n_5 ,\sum_s1_reg[7]_i_1_n_6 ,\sum_s1_reg[7]_i_1_n_7 ,\sum_s1_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(fas_s1[7:4]),
        .S({\sum_s1[7]_i_2_n_5 ,\sum_s1[7]_i_3_n_5 ,\sum_s1[7]_i_4_n_5 ,\sum_s1[7]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_23s_23ns_23_2_1_AddSubnS_0_comb_adder" *) 
module bd_0_hls_inst_0_network_add_23s_23ns_23_2_1_AddSubnS_0_comb_adder__parameterized0
   (D,
    Q,
    \buffer_reg_1303_reg[15] ,
    carry_s1);
  output [4:0]D;
  input [4:0]Q;
  input [4:0]\buffer_reg_1303_reg[15] ;
  input carry_s1;

  wire [4:0]D;
  wire [4:0]Q;
  wire \buffer_reg_1303[14]_i_2_n_5 ;
  wire \buffer_reg_1303[14]_i_3_n_5 ;
  wire \buffer_reg_1303[14]_i_4_n_5 ;
  wire \buffer_reg_1303[14]_i_5_n_5 ;
  wire \buffer_reg_1303[15]_i_3_n_5 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_5 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_6 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_7 ;
  wire \buffer_reg_1303_reg[14]_i_1_n_8 ;
  wire [4:0]\buffer_reg_1303_reg[15] ;
  wire carry_s1;
  wire [3:0]\NLW_buffer_reg_1303_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_buffer_reg_1303_reg[15]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_2 
       (.I0(\buffer_reg_1303_reg[15] [3]),
        .I1(Q[3]),
        .O(\buffer_reg_1303[14]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_3 
       (.I0(\buffer_reg_1303_reg[15] [2]),
        .I1(Q[2]),
        .O(\buffer_reg_1303[14]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_4 
       (.I0(\buffer_reg_1303_reg[15] [1]),
        .I1(Q[1]),
        .O(\buffer_reg_1303[14]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[14]_i_5 
       (.I0(\buffer_reg_1303_reg[15] [0]),
        .I1(carry_s1),
        .O(\buffer_reg_1303[14]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_reg_1303[15]_i_3 
       (.I0(\buffer_reg_1303_reg[15] [4]),
        .I1(Q[4]),
        .O(\buffer_reg_1303[15]_i_3_n_5 ));
  CARRY4 \buffer_reg_1303_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_1303_reg[14]_i_1_n_5 ,\buffer_reg_1303_reg[14]_i_1_n_6 ,\buffer_reg_1303_reg[14]_i_1_n_7 ,\buffer_reg_1303_reg[14]_i_1_n_8 }),
        .CYINIT(Q[0]),
        .DI(\buffer_reg_1303_reg[15] [3:0]),
        .O(D[3:0]),
        .S({\buffer_reg_1303[14]_i_2_n_5 ,\buffer_reg_1303[14]_i_3_n_5 ,\buffer_reg_1303[14]_i_4_n_5 ,\buffer_reg_1303[14]_i_5_n_5 }));
  CARRY4 \buffer_reg_1303_reg[15]_i_2 
       (.CI(\buffer_reg_1303_reg[14]_i_1_n_5 ),
        .CO(\NLW_buffer_reg_1303_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buffer_reg_1303_reg[15]_i_2_O_UNCONNECTED [3:1],D[4]}),
        .S({1'b0,1'b0,1'b0,\buffer_reg_1303[15]_i_3_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_add_32s_32ns_32_2_1" *) 
module bd_0_hls_inst_0_network_add_32s_32ns_32_2_1
   (\sum_s1_reg[13] ,
    Q,
    \sum_s1_reg[13]_0 ,
    \sum_s1_reg[13]_1 ,
    ap_clk);
  output [13:0]\sum_s1_reg[13] ;
  input [1:0]Q;
  input \sum_s1_reg[13]_0 ;
  input [13:0]\sum_s1_reg[13]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire [13:0]\sum_s1_reg[13] ;
  wire \sum_s1_reg[13]_0 ;
  wire [13:0]\sum_s1_reg[13]_1 ;

  bd_0_hls_inst_0_network_add_32s_32ns_32_2_1_AddSubnS_3 network_add_32s_32ns_32_2_1_AddSubnS_3_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\sum_s1_reg[13]_0 (\sum_s1_reg[13] ),
        .\sum_s1_reg[13]_1 (\sum_s1_reg[13]_0 ),
        .\sum_s1_reg[13]_2 (\sum_s1_reg[13]_1 ));
endmodule

(* ORIG_REF_NAME = "network_add_32s_32ns_32_2_1_AddSubnS_3" *) 
module bd_0_hls_inst_0_network_add_32s_32ns_32_2_1_AddSubnS_3
   (\sum_s1_reg[13]_0 ,
    Q,
    \sum_s1_reg[13]_1 ,
    \sum_s1_reg[13]_2 ,
    ap_clk);
  output [13:0]\sum_s1_reg[13]_0 ;
  input [1:0]Q;
  input \sum_s1_reg[13]_1 ;
  input [13:0]\sum_s1_reg[13]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire grp_fu_659_ce;
  wire [13:0]\sum_s1_reg[13]_0 ;
  wire \sum_s1_reg[13]_1 ;
  wire [13:0]\sum_s1_reg[13]_2 ;
  wire u1_n_10;
  wire u1_n_11;
  wire u1_n_12;
  wire u1_n_13;
  wire u1_n_14;
  wire u1_n_15;
  wire u1_n_16;
  wire u1_n_17;
  wire u1_n_18;
  wire u1_n_5;
  wire u1_n_6;
  wire u1_n_7;
  wire u1_n_8;
  wire u1_n_9;

  LUT3 #(
    .INIT(8'hEA)) 
    \sum_s1[13]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\sum_s1_reg[13]_1 ),
        .O(grp_fu_659_ce));
  FDRE \sum_s1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_18),
        .Q(\sum_s1_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \sum_s1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_8),
        .Q(\sum_s1_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \sum_s1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_7),
        .Q(\sum_s1_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \sum_s1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_6),
        .Q(\sum_s1_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \sum_s1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_5),
        .Q(\sum_s1_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \sum_s1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_17),
        .Q(\sum_s1_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \sum_s1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_16),
        .Q(\sum_s1_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \sum_s1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_15),
        .Q(\sum_s1_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \sum_s1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_14),
        .Q(\sum_s1_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \sum_s1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_13),
        .Q(\sum_s1_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \sum_s1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_12),
        .Q(\sum_s1_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \sum_s1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_11),
        .Q(\sum_s1_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \sum_s1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_10),
        .Q(\sum_s1_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \sum_s1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_659_ce),
        .D(u1_n_9),
        .Q(\sum_s1_reg[13]_0 [9]),
        .R(1'b0));
  bd_0_hls_inst_0_network_add_32s_32ns_32_2_1_AddSubnS_3_comb_adder u1
       (.D({u1_n_5,u1_n_6,u1_n_7,u1_n_8,u1_n_9,u1_n_10,u1_n_11,u1_n_12,u1_n_13,u1_n_14,u1_n_15,u1_n_16,u1_n_17,u1_n_18}),
        .\sum_s1_reg[13] (\sum_s1_reg[13]_2 ));
endmodule

(* ORIG_REF_NAME = "network_add_32s_32ns_32_2_1_AddSubnS_3_comb_adder" *) 
module bd_0_hls_inst_0_network_add_32s_32ns_32_2_1_AddSubnS_3_comb_adder
   (D,
    \sum_s1_reg[13] );
  output [13:0]D;
  input [13:0]\sum_s1_reg[13] ;

  wire [13:0]D;
  wire \sum_s1_reg[12]_i_1_n_5 ;
  wire \sum_s1_reg[12]_i_1_n_6 ;
  wire \sum_s1_reg[12]_i_1_n_7 ;
  wire \sum_s1_reg[12]_i_1_n_8 ;
  wire [13:0]\sum_s1_reg[13] ;
  wire \sum_s1_reg[4]_i_1_n_5 ;
  wire \sum_s1_reg[4]_i_1_n_6 ;
  wire \sum_s1_reg[4]_i_1_n_7 ;
  wire \sum_s1_reg[4]_i_1_n_8 ;
  wire \sum_s1_reg[8]_i_1_n_5 ;
  wire \sum_s1_reg[8]_i_1_n_6 ;
  wire \sum_s1_reg[8]_i_1_n_7 ;
  wire \sum_s1_reg[8]_i_1_n_8 ;
  wire [3:0]\NLW_sum_s1_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_s1_reg[13]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \sum_s1[0]_i_1 
       (.I0(\sum_s1_reg[13] [0]),
        .O(D[0]));
  CARRY4 \sum_s1_reg[12]_i_1 
       (.CI(\sum_s1_reg[8]_i_1_n_5 ),
        .CO({\sum_s1_reg[12]_i_1_n_5 ,\sum_s1_reg[12]_i_1_n_6 ,\sum_s1_reg[12]_i_1_n_7 ,\sum_s1_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(\sum_s1_reg[13] [12:9]),
        .O(D[12:9]),
        .S(\sum_s1_reg[13] [12:9]));
  CARRY4 \sum_s1_reg[13]_i_2 
       (.CI(\sum_s1_reg[12]_i_1_n_5 ),
        .CO(\NLW_sum_s1_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum_s1_reg[13]_i_2_O_UNCONNECTED [3:1],D[13]}),
        .S({1'b0,1'b0,1'b0,\sum_s1_reg[13] [13]}));
  CARRY4 \sum_s1_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sum_s1_reg[4]_i_1_n_5 ,\sum_s1_reg[4]_i_1_n_6 ,\sum_s1_reg[4]_i_1_n_7 ,\sum_s1_reg[4]_i_1_n_8 }),
        .CYINIT(\sum_s1_reg[13] [0]),
        .DI(\sum_s1_reg[13] [4:1]),
        .O(D[4:1]),
        .S(\sum_s1_reg[13] [4:1]));
  CARRY4 \sum_s1_reg[8]_i_1 
       (.CI(\sum_s1_reg[4]_i_1_n_5 ),
        .CO({\sum_s1_reg[8]_i_1_n_5 ,\sum_s1_reg[8]_i_1_n_6 ,\sum_s1_reg[8]_i_1_n_7 ,\sum_s1_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(\sum_s1_reg[13] [8:5]),
        .O(D[8:5]),
        .S(\sum_s1_reg[13] [8:5]));
endmodule

(* ORIG_REF_NAME = "network_mux_1287_16_7_1" *) 
module bd_0_hls_inst_0_network_mux_1287_16_7_1
   (sel3_reg_r_0,
    sel4_reg_r_0,
    sel5_reg_r_0,
    A,
    ap_rst_n_inv,
    ap_clk,
    Q);
  output sel3_reg_r_0;
  output sel4_reg_r_0;
  output sel5_reg_r_0;
  output [14:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]Q;

  wire [14:0]A;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [15:15]mux_1_0_reg;
  wire [15:15]mux_1_15_reg;
  wire [15:15]mux_1_5_reg;
  wire \mux_1_5_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_0_reg;
  wire \mux_2_0_reg[15]_i_1__0_n_5 ;
  wire [15:15]mux_2_15_reg;
  wire \mux_2_15_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_17_reg;
  wire \mux_2_17_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_19_reg;
  wire \mux_2_19_reg[15]_i_1_n_5 ;
  wire [12:12]mux_2_27_reg;
  wire \mux_2_27_reg[12]_i_1_n_5 ;
  wire [15:15]mux_2_29_reg;
  wire \mux_2_29_reg[15]_i_1_n_5 ;
  wire [15:12]mux_2_2_reg;
  wire \mux_2_2_reg[12]_i_1__0_n_5 ;
  wire \mux_2_2_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_31_reg;
  wire \mux_2_31_reg[15]_i_1_n_5 ;
  wire [15:12]mux_2_3_reg;
  wire [15:15]mux_2_4_reg;
  wire \mux_2_4_reg[15]_i_1_n_5 ;
  wire [15:12]mux_2_7_reg;
  wire \mux_2_7_reg[12]_i_1_n_5 ;
  wire \mux_2_7_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_8_reg;
  wire [15:0]mux_3_0_reg;
  wire \mux_3_0_reg[0]_i_1_n_5 ;
  wire \mux_3_0_reg[10]_i_1_n_5 ;
  wire \mux_3_0_reg[11]_i_1_n_5 ;
  wire \mux_3_0_reg[12]_i_1_n_5 ;
  wire \mux_3_0_reg[1]_i_1_n_5 ;
  wire \mux_3_0_reg[2]_i_1_n_5 ;
  wire \mux_3_0_reg[3]_i_1_n_5 ;
  wire \mux_3_0_reg[5]_i_1_n_5 ;
  wire \mux_3_0_reg[7]_i_1_n_5 ;
  wire \mux_3_0_reg[8]_i_1_n_5 ;
  wire [15:1]mux_3_10_reg;
  wire \mux_3_10_reg[10]_i_1_n_5 ;
  wire \mux_3_10_reg[11]_i_1_n_5 ;
  wire \mux_3_10_reg[12]_i_1_n_5 ;
  wire \mux_3_10_reg[13]_i_1_n_5 ;
  wire \mux_3_10_reg[15]_i_1_n_5 ;
  wire \mux_3_10_reg[1]_i_1_n_5 ;
  wire \mux_3_10_reg[2]_i_1_n_5 ;
  wire \mux_3_10_reg[3]_i_1_n_5 ;
  wire \mux_3_10_reg[6]_i_1_n_5 ;
  wire \mux_3_10_reg[9]_i_1_n_5 ;
  wire [15:1]mux_3_11_reg;
  wire \mux_3_11_reg[12]_i_1_n_5 ;
  wire \mux_3_11_reg[15]_i_1_n_5 ;
  wire \mux_3_11_reg[1]_i_1_n_5 ;
  wire \mux_3_11_reg[2]_i_1_n_5 ;
  wire \mux_3_11_reg[4]_i_1_n_5 ;
  wire \mux_3_11_reg[5]_i_1_n_5 ;
  wire \mux_3_11_reg[8]_i_1_n_5 ;
  wire [15:4]mux_3_12_reg;
  wire \mux_3_12_reg[12]_i_1_n_5 ;
  wire \mux_3_12_reg[15]_i_1_n_5 ;
  wire \mux_3_12_reg[4]_i_1_n_5 ;
  wire \mux_3_12_reg[5]_i_1_n_5 ;
  wire \mux_3_12_reg[6]_i_1_n_5 ;
  wire \mux_3_12_reg[7]_i_1_n_5 ;
  wire [12:5]mux_3_13_reg;
  wire \mux_3_13_reg[10]_i_1_n_5 ;
  wire \mux_3_13_reg[11]_i_1_n_5 ;
  wire \mux_3_13_reg[12]_i_1_n_5 ;
  wire \mux_3_13_reg[5]_i_1_n_5 ;
  wire \mux_3_13_reg[6]_i_1_n_5 ;
  wire \mux_3_13_reg[7]_i_1_n_5 ;
  wire \mux_3_13_reg[8]_i_1_n_5 ;
  wire \mux_3_13_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_14_reg;
  wire \mux_3_14_reg[0]_i_1_n_5 ;
  wire \mux_3_14_reg[10]_i_1_n_5 ;
  wire \mux_3_14_reg[11]_i_1_n_5 ;
  wire \mux_3_14_reg[12]_i_1_n_5 ;
  wire \mux_3_14_reg[15]_i_1_n_5 ;
  wire \mux_3_14_reg[6]_i_1_n_5 ;
  wire \mux_3_14_reg[7]_i_1_n_5 ;
  wire \mux_3_14_reg[8]_i_1_n_5 ;
  wire [15:0]mux_3_15_reg;
  wire \mux_3_15_reg[0]_i_1_n_5 ;
  wire \mux_3_15_reg[10]_i_1_n_5 ;
  wire \mux_3_15_reg[12]_i_1_n_5 ;
  wire \mux_3_15_reg[15]_i_1_n_5 ;
  wire \mux_3_15_reg[2]_i_1_n_5 ;
  wire \mux_3_15_reg[4]_i_1_n_5 ;
  wire \mux_3_15_reg[5]_i_1_n_5 ;
  wire \mux_3_15_reg[7]_i_1_n_5 ;
  wire \mux_3_15_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_1_reg;
  wire \mux_3_1_reg[0]_i_1_n_5 ;
  wire \mux_3_1_reg[10]_i_1_n_5 ;
  wire \mux_3_1_reg[11]_i_1_n_5 ;
  wire \mux_3_1_reg[12]_i_1_n_5 ;
  wire \mux_3_1_reg[13]_i_1_n_5 ;
  wire \mux_3_1_reg[15]_i_1_n_5 ;
  wire \mux_3_1_reg[1]_i_1_n_5 ;
  wire \mux_3_1_reg[3]_i_1_n_5 ;
  wire \mux_3_1_reg[4]_i_1_n_5 ;
  wire \mux_3_1_reg[8]_i_1_n_5 ;
  wire [15:1]mux_3_2_reg;
  wire \mux_3_2_reg[10]_i_1_n_5 ;
  wire \mux_3_2_reg[11]_i_1_n_5 ;
  wire \mux_3_2_reg[12]_i_1_n_5 ;
  wire \mux_3_2_reg[15]_i_1_n_5 ;
  wire \mux_3_2_reg[1]_i_1_n_5 ;
  wire \mux_3_2_reg[4]_i_1_n_5 ;
  wire \mux_3_2_reg[5]_i_1_n_5 ;
  wire \mux_3_2_reg[6]_i_1_n_5 ;
  wire \mux_3_2_reg[8]_i_1_n_5 ;
  wire \mux_3_2_reg[9]_i_1_n_5 ;
  wire [15:1]mux_3_3_reg;
  wire \mux_3_3_reg[10]_i_1_n_5 ;
  wire \mux_3_3_reg[11]_i_1_n_5 ;
  wire \mux_3_3_reg[12]_i_1_n_5 ;
  wire \mux_3_3_reg[15]_i_1_n_5 ;
  wire \mux_3_3_reg[1]_i_1_n_5 ;
  wire \mux_3_3_reg[7]_i_1_n_5 ;
  wire \mux_3_3_reg[8]_i_1_n_5 ;
  wire \mux_3_3_reg[9]_i_1_n_5 ;
  wire [15:3]mux_3_4_reg;
  wire \mux_3_4_reg[11]_i_1_n_5 ;
  wire \mux_3_4_reg[15]_i_1_n_5 ;
  wire \mux_3_4_reg[3]_i_1_n_5 ;
  wire \mux_3_4_reg[4]_i_1_n_5 ;
  wire \mux_3_4_reg[5]_i_1_n_5 ;
  wire \mux_3_4_reg[7]_i_1_n_5 ;
  wire \mux_3_4_reg[8]_i_1_n_5 ;
  wire \mux_3_4_reg[9]_i_1_n_5 ;
  wire [15:1]mux_3_5_reg;
  wire \mux_3_5_reg[10]_i_1_n_5 ;
  wire \mux_3_5_reg[11]_i_1_n_5 ;
  wire \mux_3_5_reg[12]_i_1_n_5 ;
  wire \mux_3_5_reg[15]_i_1_n_5 ;
  wire \mux_3_5_reg[1]_i_1_n_5 ;
  wire \mux_3_5_reg[4]_i_1_n_5 ;
  wire \mux_3_5_reg[5]_i_1_n_5 ;
  wire \mux_3_5_reg[8]_i_1_n_5 ;
  wire \mux_3_5_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_6_reg;
  wire \mux_3_6_reg[0]_i_1_n_5 ;
  wire \mux_3_6_reg[10]_i_1_n_5 ;
  wire \mux_3_6_reg[15]_i_1_n_5 ;
  wire \mux_3_6_reg[3]_i_1_n_5 ;
  wire \mux_3_6_reg[4]_i_1_n_5 ;
  wire \mux_3_6_reg[5]_i_1_n_5 ;
  wire \mux_3_6_reg[6]_i_1_n_5 ;
  wire \mux_3_6_reg[7]_i_1_n_5 ;
  wire \mux_3_6_reg[8]_i_1_n_5 ;
  wire [15:0]mux_3_7_reg;
  wire \mux_3_7_reg[0]_i_1_n_5 ;
  wire \mux_3_7_reg[10]_i_1_n_5 ;
  wire \mux_3_7_reg[11]_i_1_n_5 ;
  wire \mux_3_7_reg[15]_i_1_n_5 ;
  wire \mux_3_7_reg[2]_i_1_n_5 ;
  wire \mux_3_7_reg[7]_i_1_n_5 ;
  wire \mux_3_7_reg[8]_i_1_n_5 ;
  wire [15:2]mux_3_8_reg;
  wire \mux_3_8_reg[11]_i_1_n_5 ;
  wire \mux_3_8_reg[12]_i_1_n_5 ;
  wire \mux_3_8_reg[15]_i_1_n_5 ;
  wire \mux_3_8_reg[2]_i_1_n_5 ;
  wire \mux_3_8_reg[3]_i_1_n_5 ;
  wire \mux_3_8_reg[5]_i_1_n_5 ;
  wire \mux_3_8_reg[8]_i_1_n_5 ;
  wire [15:1]mux_3_9_reg;
  wire \mux_3_9_reg[10]_i_1_n_5 ;
  wire \mux_3_9_reg[11]_i_1_n_5 ;
  wire \mux_3_9_reg[13]_i_1_n_5 ;
  wire \mux_3_9_reg[15]_i_1_n_5 ;
  wire \mux_3_9_reg[1]_i_1_n_5 ;
  wire \mux_3_9_reg[3]_i_1_n_5 ;
  wire \mux_3_9_reg[5]_i_1_n_5 ;
  wire \mux_3_9_reg[6]_i_1_n_5 ;
  wire \mux_3_9_reg[8]_i_1_n_5 ;
  wire \mux_3_9_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_0_reg;
  wire \mux_4_0_reg[0]_i_1_n_5 ;
  wire \mux_4_0_reg[10]_i_1_n_5 ;
  wire \mux_4_0_reg[11]_i_1_n_5 ;
  wire \mux_4_0_reg[12]_i_1_n_5 ;
  wire \mux_4_0_reg[13]_i_1_n_5 ;
  wire \mux_4_0_reg[15]_i_1_n_5 ;
  wire \mux_4_0_reg[1]_i_1_n_5 ;
  wire \mux_4_0_reg[2]_i_1_n_5 ;
  wire \mux_4_0_reg[3]_i_1_n_5 ;
  wire \mux_4_0_reg[4]_i_1_n_5 ;
  wire \mux_4_0_reg[5]_i_1_n_5 ;
  wire \mux_4_0_reg[6]_i_1_n_5 ;
  wire \mux_4_0_reg[7]_i_1_n_5 ;
  wire \mux_4_0_reg[8]_i_1_n_5 ;
  wire \mux_4_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_1_reg;
  wire \mux_4_1_reg[0]_i_1_n_5 ;
  wire \mux_4_1_reg[10]_i_1_n_5 ;
  wire \mux_4_1_reg[11]_i_1_n_5 ;
  wire \mux_4_1_reg[12]_i_1_n_5 ;
  wire \mux_4_1_reg[15]_i_1_n_5 ;
  wire \mux_4_1_reg[1]_i_1_n_5 ;
  wire \mux_4_1_reg[2]_i_1_n_5 ;
  wire \mux_4_1_reg[3]_i_1_n_5 ;
  wire \mux_4_1_reg[4]_i_1_n_5 ;
  wire \mux_4_1_reg[5]_i_1_n_5 ;
  wire \mux_4_1_reg[6]_i_1_n_5 ;
  wire \mux_4_1_reg[7]_i_1_n_5 ;
  wire \mux_4_1_reg[8]_i_1_n_5 ;
  wire \mux_4_1_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_2_reg;
  wire \mux_4_2_reg[0]_i_1_n_5 ;
  wire \mux_4_2_reg[10]_i_1_n_5 ;
  wire \mux_4_2_reg[11]_i_1_n_5 ;
  wire \mux_4_2_reg[12]_i_1_n_5 ;
  wire \mux_4_2_reg[15]_i_1_n_5 ;
  wire \mux_4_2_reg[1]_i_1_n_5 ;
  wire \mux_4_2_reg[2]_i_1_n_5 ;
  wire \mux_4_2_reg[3]_i_1_n_5 ;
  wire \mux_4_2_reg[4]_i_1_n_5 ;
  wire \mux_4_2_reg[5]_i_1_n_5 ;
  wire \mux_4_2_reg[6]_i_1_n_5 ;
  wire \mux_4_2_reg[7]_i_1_n_5 ;
  wire \mux_4_2_reg[8]_i_1_n_5 ;
  wire \mux_4_2_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_3_reg;
  wire \mux_4_3_reg[0]_i_1_n_5 ;
  wire \mux_4_3_reg[10]_i_1_n_5 ;
  wire \mux_4_3_reg[11]_i_1_n_5 ;
  wire \mux_4_3_reg[12]_i_1_n_5 ;
  wire \mux_4_3_reg[15]_i_1_n_5 ;
  wire \mux_4_3_reg[1]_i_1_n_5 ;
  wire \mux_4_3_reg[2]_i_1_n_5 ;
  wire \mux_4_3_reg[3]_i_1_n_5 ;
  wire \mux_4_3_reg[4]_i_1_n_5 ;
  wire \mux_4_3_reg[5]_i_1_n_5 ;
  wire \mux_4_3_reg[6]_i_1_n_5 ;
  wire \mux_4_3_reg[7]_i_1_n_5 ;
  wire \mux_4_3_reg[8]_i_1_n_5 ;
  wire \mux_4_3_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_4_reg;
  wire \mux_4_4_reg[0]_i_1_n_5 ;
  wire \mux_4_4_reg[10]_i_1_n_5 ;
  wire \mux_4_4_reg[11]_i_1_n_5 ;
  wire \mux_4_4_reg[12]_i_1_n_5 ;
  wire \mux_4_4_reg[13]_i_1_n_5 ;
  wire \mux_4_4_reg[15]_i_1_n_5 ;
  wire \mux_4_4_reg[1]_i_1_n_5 ;
  wire \mux_4_4_reg[2]_i_1_n_5 ;
  wire \mux_4_4_reg[3]_i_1_n_5 ;
  wire \mux_4_4_reg[4]_i_1_n_5 ;
  wire \mux_4_4_reg[5]_i_1_n_5 ;
  wire \mux_4_4_reg[6]_i_1_n_5 ;
  wire \mux_4_4_reg[7]_i_1_n_5 ;
  wire \mux_4_4_reg[8]_i_1_n_5 ;
  wire \mux_4_4_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_5_reg;
  wire \mux_4_5_reg[0]_i_1_n_5 ;
  wire \mux_4_5_reg[10]_i_1_n_5 ;
  wire \mux_4_5_reg[11]_i_1_n_5 ;
  wire \mux_4_5_reg[12]_i_1_n_5 ;
  wire \mux_4_5_reg[13]_i_1_n_5 ;
  wire \mux_4_5_reg[15]_i_1_n_5 ;
  wire \mux_4_5_reg[1]_i_1_n_5 ;
  wire \mux_4_5_reg[2]_i_1_n_5 ;
  wire \mux_4_5_reg[3]_i_1_n_5 ;
  wire \mux_4_5_reg[4]_i_1_n_5 ;
  wire \mux_4_5_reg[5]_i_1_n_5 ;
  wire \mux_4_5_reg[6]_i_1_n_5 ;
  wire \mux_4_5_reg[7]_i_1_n_5 ;
  wire \mux_4_5_reg[8]_i_1_n_5 ;
  wire \mux_4_5_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_6_reg;
  wire \mux_4_6_reg[0]_i_1_n_5 ;
  wire \mux_4_6_reg[10]_i_1_n_5 ;
  wire \mux_4_6_reg[11]_i_1_n_5 ;
  wire \mux_4_6_reg[12]_i_1_n_5 ;
  wire \mux_4_6_reg[15]_i_1__0_n_5 ;
  wire \mux_4_6_reg[1]_i_1_n_5 ;
  wire \mux_4_6_reg[2]_i_1_n_5 ;
  wire \mux_4_6_reg[3]_i_1_n_5 ;
  wire \mux_4_6_reg[4]_i_1_n_5 ;
  wire \mux_4_6_reg[5]_i_1_n_5 ;
  wire \mux_4_6_reg[6]_i_1_n_5 ;
  wire \mux_4_6_reg[7]_i_1_n_5 ;
  wire \mux_4_6_reg[8]_i_1_n_5 ;
  wire \mux_4_6_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_7_reg;
  wire \mux_4_7_reg[0]_i_1_n_5 ;
  wire \mux_4_7_reg[10]_i_1_n_5 ;
  wire \mux_4_7_reg[11]_i_1_n_5 ;
  wire \mux_4_7_reg[12]_i_1_n_5 ;
  wire \mux_4_7_reg[15]_i_1_n_5 ;
  wire \mux_4_7_reg[1]_i_1_n_5 ;
  wire \mux_4_7_reg[2]_i_1_n_5 ;
  wire \mux_4_7_reg[3]_i_1_n_5 ;
  wire \mux_4_7_reg[4]_i_1_n_5 ;
  wire \mux_4_7_reg[5]_i_1_n_5 ;
  wire \mux_4_7_reg[6]_i_1_n_5 ;
  wire \mux_4_7_reg[7]_i_1_n_5 ;
  wire \mux_4_7_reg[8]_i_1_n_5 ;
  wire \mux_4_7_reg[9]_i_1_n_5 ;
  wire [15:0]mux_5_0_reg;
  wire \mux_5_0_reg[0]_i_1_n_5 ;
  wire \mux_5_0_reg[10]_i_1_n_5 ;
  wire \mux_5_0_reg[11]_i_1_n_5 ;
  wire \mux_5_0_reg[12]_i_1_n_5 ;
  wire \mux_5_0_reg[13]_i_1_n_5 ;
  wire \mux_5_0_reg[15]_i_1_n_5 ;
  wire \mux_5_0_reg[1]_i_1_n_5 ;
  wire \mux_5_0_reg[2]_i_1_n_5 ;
  wire \mux_5_0_reg[3]_i_1_n_5 ;
  wire \mux_5_0_reg[4]_i_1_n_5 ;
  wire \mux_5_0_reg[5]_i_1_n_5 ;
  wire \mux_5_0_reg[6]_i_1_n_5 ;
  wire \mux_5_0_reg[7]_i_1_n_5 ;
  wire \mux_5_0_reg[8]_i_1_n_5 ;
  wire \mux_5_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_5_1_reg;
  wire \mux_5_1_reg[0]_i_1_n_5 ;
  wire \mux_5_1_reg[10]_i_1_n_5 ;
  wire \mux_5_1_reg[11]_i_1_n_5 ;
  wire \mux_5_1_reg[12]_i_1_n_5 ;
  wire \mux_5_1_reg[15]_i_1_n_5 ;
  wire \mux_5_1_reg[1]_i_1_n_5 ;
  wire \mux_5_1_reg[2]_i_1_n_5 ;
  wire \mux_5_1_reg[3]_i_1_n_5 ;
  wire \mux_5_1_reg[4]_i_1_n_5 ;
  wire \mux_5_1_reg[5]_i_1_n_5 ;
  wire \mux_5_1_reg[6]_i_1_n_5 ;
  wire \mux_5_1_reg[7]_i_1_n_5 ;
  wire \mux_5_1_reg[8]_i_1_n_5 ;
  wire \mux_5_1_reg[9]_i_1_n_5 ;
  wire [15:0]mux_5_2_reg;
  wire \mux_5_2_reg[0]_i_1_n_5 ;
  wire \mux_5_2_reg[10]_i_1_n_5 ;
  wire \mux_5_2_reg[11]_i_1_n_5 ;
  wire \mux_5_2_reg[12]_i_1_n_5 ;
  wire \mux_5_2_reg[13]_i_1_n_5 ;
  wire \mux_5_2_reg[15]_i_1_n_5 ;
  wire \mux_5_2_reg[1]_i_1_n_5 ;
  wire \mux_5_2_reg[2]_i_1_n_5 ;
  wire \mux_5_2_reg[3]_i_1_n_5 ;
  wire \mux_5_2_reg[4]_i_1_n_5 ;
  wire \mux_5_2_reg[5]_i_1_n_5 ;
  wire \mux_5_2_reg[6]_i_1_n_5 ;
  wire \mux_5_2_reg[7]_i_1_n_5 ;
  wire \mux_5_2_reg[8]_i_1_n_5 ;
  wire \mux_5_2_reg[9]_i_1_n_5 ;
  wire [15:0]mux_5_3_reg;
  wire \mux_5_3_reg[0]_i_1_n_5 ;
  wire \mux_5_3_reg[10]_i_1_n_5 ;
  wire \mux_5_3_reg[11]_i_1_n_5 ;
  wire \mux_5_3_reg[12]_i_1_n_5 ;
  wire \mux_5_3_reg[15]_i_1_n_5 ;
  wire \mux_5_3_reg[1]_i_1_n_5 ;
  wire \mux_5_3_reg[2]_i_1_n_5 ;
  wire \mux_5_3_reg[3]_i_1_n_5 ;
  wire \mux_5_3_reg[4]_i_1_n_5 ;
  wire \mux_5_3_reg[5]_i_1_n_5 ;
  wire \mux_5_3_reg[6]_i_1_n_5 ;
  wire \mux_5_3_reg[7]_i_1_n_5 ;
  wire \mux_5_3_reg[8]_i_1_n_5 ;
  wire \mux_5_3_reg[9]_i_1_n_5 ;
  wire [15:0]mux_6_0_reg;
  wire \mux_6_0_reg[0]_i_1_n_5 ;
  wire \mux_6_0_reg[10]_i_1_n_5 ;
  wire \mux_6_0_reg[11]_i_1_n_5 ;
  wire \mux_6_0_reg[12]_i_1_n_5 ;
  wire \mux_6_0_reg[13]_i_1_n_5 ;
  wire \mux_6_0_reg[15]_i_1_n_5 ;
  wire \mux_6_0_reg[1]_i_1_n_5 ;
  wire \mux_6_0_reg[2]_i_1_n_5 ;
  wire \mux_6_0_reg[3]_i_1_n_5 ;
  wire \mux_6_0_reg[4]_i_1_n_5 ;
  wire \mux_6_0_reg[5]_i_1_n_5 ;
  wire \mux_6_0_reg[6]_i_1_n_5 ;
  wire \mux_6_0_reg[7]_i_1_n_5 ;
  wire \mux_6_0_reg[8]_i_1_n_5 ;
  wire \mux_6_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_6_1_reg;
  wire \mux_6_1_reg[0]_i_1_n_5 ;
  wire \mux_6_1_reg[10]_i_1_n_5 ;
  wire \mux_6_1_reg[11]_i_1_n_5 ;
  wire \mux_6_1_reg[12]_i_1_n_5 ;
  wire \mux_6_1_reg[13]_i_1_n_5 ;
  wire \mux_6_1_reg[15]_i_1_n_5 ;
  wire \mux_6_1_reg[1]_i_1_n_5 ;
  wire \mux_6_1_reg[2]_i_1_n_5 ;
  wire \mux_6_1_reg[3]_i_1_n_5 ;
  wire \mux_6_1_reg[4]_i_1_n_5 ;
  wire \mux_6_1_reg[5]_i_1_n_5 ;
  wire \mux_6_1_reg[6]_i_1_n_5 ;
  wire \mux_6_1_reg[7]_i_1_n_5 ;
  wire \mux_6_1_reg[8]_i_1_n_5 ;
  wire \mux_6_1_reg[9]_i_1_n_5 ;
  wire [1:0]p_0_in;
  wire \sel1_reg_n_5_[1] ;
  wire sel1_reg_r_n_5;
  wire \sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ;
  wire \sel2_reg_n_5_[2] ;
  wire \sel2_reg_n_5_[3] ;
  wire sel2_reg_r_n_5;
  wire \sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ;
  wire \sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ;
  wire sel3_reg_gate_n_5;
  wire \sel3_reg_n_5_[3] ;
  wire sel3_reg_r_0;
  wire \sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ;
  wire \sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ;
  wire sel4_reg_gate_n_5;
  wire \sel4_reg_n_5_[4] ;
  wire sel4_reg_r_0;
  wire \sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r_n_5 ;
  wire sel5_reg_gate_n_5;
  wire \sel5_reg_n_5_[5] ;
  wire sel5_reg_r_0;
  wire sel6;

  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_10
       (.I0(mux_6_1_reg[6]),
        .I1(mux_6_0_reg[6]),
        .I2(sel6),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_11
       (.I0(mux_6_1_reg[5]),
        .I1(mux_6_0_reg[5]),
        .I2(sel6),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_12
       (.I0(mux_6_1_reg[4]),
        .I1(mux_6_0_reg[4]),
        .I2(sel6),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_13
       (.I0(mux_6_1_reg[3]),
        .I1(mux_6_0_reg[3]),
        .I2(sel6),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_14
       (.I0(mux_6_1_reg[2]),
        .I1(mux_6_0_reg[2]),
        .I2(sel6),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_15
       (.I0(mux_6_1_reg[1]),
        .I1(mux_6_0_reg[1]),
        .I2(sel6),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_16
       (.I0(mux_6_1_reg[0]),
        .I1(mux_6_0_reg[0]),
        .I2(sel6),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_2
       (.I0(mux_6_1_reg[15]),
        .I1(mux_6_0_reg[15]),
        .I2(sel6),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_3
       (.I0(mux_6_1_reg[13]),
        .I1(mux_6_0_reg[13]),
        .I2(sel6),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_4
       (.I0(mux_6_1_reg[12]),
        .I1(mux_6_0_reg[12]),
        .I2(sel6),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_5
       (.I0(mux_6_1_reg[11]),
        .I1(mux_6_0_reg[11]),
        .I2(sel6),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_6
       (.I0(mux_6_1_reg[10]),
        .I1(mux_6_0_reg[10]),
        .I2(sel6),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_7
       (.I0(mux_6_1_reg[9]),
        .I1(mux_6_0_reg[9]),
        .I2(sel6),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_8
       (.I0(mux_6_1_reg[8]),
        .I1(mux_6_0_reg[8]),
        .I2(sel6),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_1_reg_1293_reg_i_9
       (.I0(mux_6_1_reg[7]),
        .I1(mux_6_0_reg[7]),
        .I2(sel6),
        .O(A[7]));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(mux_1_0_reg),
        .R(ap_rst_n_inv));
  FDRE \mux_1_15_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mux_1_15_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_5_reg[15]_i_1 
       (.I0(Q[0]),
        .O(\mux_1_5_reg[15]_i_1_n_5 ));
  FDRE \mux_1_5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_5_reg[15]_i_1_n_5 ),
        .Q(mux_1_5_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_0_reg[15]_i_1__0 
       (.I0(mux_1_0_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_0_reg[15]_i_1__0_n_5 ));
  FDRE \mux_2_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[15]_i_1__0_n_5 ),
        .Q(mux_2_0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_15_reg[15]_i_1 
       (.I0(mux_1_5_reg),
        .I1(mux_1_15_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_15_reg[15]_i_1_n_5 ));
  FDRE \mux_2_15_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_15_reg[15]_i_1_n_5 ),
        .Q(mux_2_15_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_17_reg[15]_i_1 
       (.I0(mux_1_0_reg),
        .I1(mux_1_15_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_17_reg[15]_i_1_n_5 ));
  FDRE \mux_2_17_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_17_reg[15]_i_1_n_5 ),
        .Q(mux_2_17_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_19_reg[15]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_0_reg),
        .O(\mux_2_19_reg[15]_i_1_n_5 ));
  FDRE \mux_2_19_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_19_reg[15]_i_1_n_5 ),
        .Q(mux_2_19_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_27_reg[12]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_5_reg),
        .O(\mux_2_27_reg[12]_i_1_n_5 ));
  FDRE \mux_2_27_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_27_reg[12]_i_1_n_5 ),
        .Q(mux_2_27_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_29_reg[15]_i_1 
       (.I0(mux_1_15_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_29_reg[15]_i_1_n_5 ));
  FDRE \mux_2_29_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_29_reg[15]_i_1_n_5 ),
        .Q(mux_2_29_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_2_reg[12]_i_1__0 
       (.I0(mux_1_15_reg),
        .I1(mux_1_5_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_2_reg[15]_i_1 
       (.I0(mux_1_5_reg),
        .I1(mux_1_0_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[15]_i_1_n_5 ));
  FDRE \mux_2_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[12]_i_1__0_n_5 ),
        .Q(mux_2_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[15]_i_1_n_5 ),
        .Q(mux_2_2_reg[15]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_31_reg[15]_i_1 
       (.I0(mux_1_15_reg),
        .I1(mux_1_0_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_31_reg[15]_i_1_n_5 ));
  FDRE \mux_2_31_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_31_reg[15]_i_1_n_5 ),
        .Q(mux_2_31_reg),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_15_reg),
        .Q(mux_2_3_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_0_reg),
        .Q(mux_2_3_reg[15]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_4_reg[15]_i_1 
       (.I0(mux_1_0_reg),
        .I1(mux_1_5_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_4_reg[15]_i_1_n_5 ));
  FDRE \mux_2_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_4_reg[15]_i_1_n_5 ),
        .Q(mux_2_4_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_7_reg[12]_i_1 
       (.I0(mux_1_5_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_7_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_7_reg[15]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_15_reg),
        .O(\mux_2_7_reg[15]_i_1_n_5 ));
  FDRE \mux_2_7_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_7_reg[12]_i_1_n_5 ),
        .Q(mux_2_7_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_7_reg[15]_i_1_n_5 ),
        .Q(mux_2_7_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_8_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_5_reg),
        .Q(mux_2_8_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_0_reg[0]_i_1 
       (.I0(mux_2_0_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[10]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[11]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[12]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[1]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[2]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_7_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[3]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_19_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[5]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[7]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[8]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[8]_i_1_n_5 ));
  FDRE \mux_3_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[0]_i_1_n_5 ),
        .Q(mux_3_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[10]_i_1_n_5 ),
        .Q(mux_3_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[11]_i_1_n_5 ),
        .Q(mux_3_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[12]_i_1_n_5 ),
        .Q(mux_3_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_0_reg),
        .Q(mux_3_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[1]_i_1_n_5 ),
        .Q(mux_3_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[2]_i_1_n_5 ),
        .Q(mux_3_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[3]_i_1_n_5 ),
        .Q(mux_3_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[5]_i_1_n_5 ),
        .Q(mux_3_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[7]_i_1_n_5 ),
        .Q(mux_3_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[8]_i_1_n_5 ),
        .Q(mux_3_0_reg[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[10]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[11]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[12]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_17_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[13]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[15]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[1]_i_1 
       (.I0(mux_2_27_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[2]_i_1 
       (.I0(mux_2_27_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_10_reg[3]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[6]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_17_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[9]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_19_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[9]_i_1_n_5 ));
  FDRE \mux_3_10_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[10]_i_1_n_5 ),
        .Q(mux_3_10_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[11]_i_1_n_5 ),
        .Q(mux_3_10_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[12]_i_1_n_5 ),
        .Q(mux_3_10_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[13]_i_1_n_5 ),
        .Q(mux_3_10_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[15]_i_1_n_5 ),
        .Q(mux_3_10_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[1]_i_1_n_5 ),
        .Q(mux_3_10_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[2]_i_1_n_5 ),
        .Q(mux_3_10_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[3]_i_1_n_5 ),
        .Q(mux_3_10_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[6]_i_1_n_5 ),
        .Q(mux_3_10_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_10_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[9]_i_1_n_5 ),
        .Q(mux_3_10_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[12]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[15]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[1]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[2]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[4]_i_1 
       (.I0(mux_2_27_reg),
        .I1(mux_2_17_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[5]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[8]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_7_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[8]_i_1_n_5 ));
  FDRE \mux_3_11_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[12]_i_1_n_5 ),
        .Q(mux_3_11_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_11_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_19_reg),
        .Q(mux_3_11_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_11_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[15]_i_1_n_5 ),
        .Q(mux_3_11_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_11_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[1]_i_1_n_5 ),
        .Q(mux_3_11_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_11_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[2]_i_1_n_5 ),
        .Q(mux_3_11_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_11_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[4]_i_1_n_5 ),
        .Q(mux_3_11_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_11_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[5]_i_1_n_5 ),
        .Q(mux_3_11_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_11_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[8]_i_1_n_5 ),
        .Q(mux_3_11_reg[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[12]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_12_reg[15]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[4]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[5]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[6]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[7]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_7_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[7]_i_1_n_5 ));
  FDRE \mux_3_12_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[12]_i_1_n_5 ),
        .Q(mux_3_12_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_12_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[15]_i_1_n_5 ),
        .Q(mux_3_12_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_12_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[4]_i_1_n_5 ),
        .Q(mux_3_12_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_12_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[5]_i_1_n_5 ),
        .Q(mux_3_12_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_12_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[6]_i_1_n_5 ),
        .Q(mux_3_12_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_12_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[7]_i_1_n_5 ),
        .Q(mux_3_12_reg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_13_reg[10]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_8_reg),
        .O(\mux_3_13_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[11]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[12]_i_1 
       (.I0(mux_2_27_reg),
        .I1(mux_2_19_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[5]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[6]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_13_reg[7]_i_1 
       (.I0(mux_2_29_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[8]_i_1 
       (.I0(mux_2_27_reg),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[9]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[9]_i_1_n_5 ));
  FDRE \mux_3_13_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[10]_i_1_n_5 ),
        .Q(mux_3_13_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_13_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[11]_i_1_n_5 ),
        .Q(mux_3_13_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_13_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[12]_i_1_n_5 ),
        .Q(mux_3_13_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_13_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[5]_i_1_n_5 ),
        .Q(mux_3_13_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_13_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[6]_i_1_n_5 ),
        .Q(mux_3_13_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_13_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[7]_i_1_n_5 ),
        .Q(mux_3_13_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_13_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[8]_i_1_n_5 ),
        .Q(mux_3_13_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_13_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[9]_i_1_n_5 ),
        .Q(mux_3_13_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[0]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_7_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[10]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_19_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_14_reg[11]_i_1 
       (.I0(mux_2_19_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_14_reg[12]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_7_reg[12]),
        .O(\mux_3_14_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[15]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[6]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[7]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[8]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[8]_i_1_n_5 ));
  FDRE \mux_3_14_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[0]_i_1_n_5 ),
        .Q(mux_3_14_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_14_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[10]_i_1_n_5 ),
        .Q(mux_3_14_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_14_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[11]_i_1_n_5 ),
        .Q(mux_3_14_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_14_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[12]_i_1_n_5 ),
        .Q(mux_3_14_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_14_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[15]_i_1_n_5 ),
        .Q(mux_3_14_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_14_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[6]_i_1_n_5 ),
        .Q(mux_3_14_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_14_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[7]_i_1_n_5 ),
        .Q(mux_3_14_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_14_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[8]_i_1_n_5 ),
        .Q(mux_3_14_reg[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[0]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[10]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[12]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[15]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_19_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_15_reg[2]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_27_reg),
        .O(\mux_3_15_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[4]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_15_reg[5]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_2_reg[15]),
        .O(\mux_3_15_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[7]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[9]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[9]_i_1_n_5 ));
  FDRE \mux_3_15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[0]_i_1_n_5 ),
        .Q(mux_3_15_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[10]_i_1_n_5 ),
        .Q(mux_3_15_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[12]_i_1_n_5 ),
        .Q(mux_3_15_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[15]_i_1_n_5 ),
        .Q(mux_3_15_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[2]_i_1_n_5 ),
        .Q(mux_3_15_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_17_reg),
        .Q(mux_3_15_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[4]_i_1_n_5 ),
        .Q(mux_3_15_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[5]_i_1_n_5 ),
        .Q(mux_3_15_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[7]_i_1_n_5 ),
        .Q(mux_3_15_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_15_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[9]_i_1_n_5 ),
        .Q(mux_3_15_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[0]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_7_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[10]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[11]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[12]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[13]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[15]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[1]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[3]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[4]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_7_reg[15]),
        .O(\mux_3_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[8]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[8]_i_1_n_5 ));
  FDRE \mux_3_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[0]_i_1_n_5 ),
        .Q(mux_3_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[10]_i_1_n_5 ),
        .Q(mux_3_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[11]_i_1_n_5 ),
        .Q(mux_3_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[12]_i_1_n_5 ),
        .Q(mux_3_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[13]_i_1_n_5 ),
        .Q(mux_3_1_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[15]_i_1_n_5 ),
        .Q(mux_3_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[1]_i_1_n_5 ),
        .Q(mux_3_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[3]_i_1_n_5 ),
        .Q(mux_3_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[4]_i_1_n_5 ),
        .Q(mux_3_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_7_reg[15]),
        .Q(mux_3_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[8]_i_1_n_5 ),
        .Q(mux_3_1_reg[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[10]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_2_reg[11]_i_1 
       (.I0(mux_2_17_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[12]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[15]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[1]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[4]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[5]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[6]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[8]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_7_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[9]_i_1 
       (.I0(mux_2_27_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[9]_i_1_n_5 ));
  FDRE \mux_3_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[10]_i_1_n_5 ),
        .Q(mux_3_2_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[11]_i_1_n_5 ),
        .Q(mux_3_2_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[12]_i_1_n_5 ),
        .Q(mux_3_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[15]_i_1_n_5 ),
        .Q(mux_3_2_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[1]_i_1_n_5 ),
        .Q(mux_3_2_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[4]_i_1_n_5 ),
        .Q(mux_3_2_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[5]_i_1_n_5 ),
        .Q(mux_3_2_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[6]_i_1_n_5 ),
        .Q(mux_3_2_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[8]_i_1_n_5 ),
        .Q(mux_3_2_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[9]_i_1_n_5 ),
        .Q(mux_3_2_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[10]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[11]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[12]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_17_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[15]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[1]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[7]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[8]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_19_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[9]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_7_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[9]_i_1_n_5 ));
  FDRE \mux_3_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[10]_i_1_n_5 ),
        .Q(mux_3_3_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[11]_i_1_n_5 ),
        .Q(mux_3_3_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[12]_i_1_n_5 ),
        .Q(mux_3_3_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[15]_i_1_n_5 ),
        .Q(mux_3_3_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[1]_i_1_n_5 ),
        .Q(mux_3_3_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[7]_i_1_n_5 ),
        .Q(mux_3_3_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[8]_i_1_n_5 ),
        .Q(mux_3_3_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[9]_i_1_n_5 ),
        .Q(mux_3_3_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[11]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_4_reg[15]_i_1 
       (.I0(mux_2_8_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[3]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[4]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[5]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_17_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_4_reg[7]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_2_reg[12]),
        .O(\mux_3_4_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[8]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_4_reg[9]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_29_reg),
        .O(\mux_3_4_reg[9]_i_1_n_5 ));
  FDRE \mux_3_4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[11]_i_1_n_5 ),
        .Q(mux_3_4_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[15]_i_1_n_5 ),
        .Q(mux_3_4_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[3]_i_1_n_5 ),
        .Q(mux_3_4_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[4]_i_1_n_5 ),
        .Q(mux_3_4_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[5]_i_1_n_5 ),
        .Q(mux_3_4_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[7]_i_1_n_5 ),
        .Q(mux_3_4_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[8]_i_1_n_5 ),
        .Q(mux_3_4_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[9]_i_1_n_5 ),
        .Q(mux_3_4_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[10]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[11]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_7_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[12]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[15]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_7_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[1]_i_1 
       (.I0(mux_2_7_reg[15]),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[4]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[5]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[8]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[9]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[9]_i_1_n_5 ));
  FDRE \mux_3_5_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[10]_i_1_n_5 ),
        .Q(mux_3_5_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[11]_i_1_n_5 ),
        .Q(mux_3_5_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[12]_i_1_n_5 ),
        .Q(mux_3_5_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[15]_i_1_n_5 ),
        .Q(mux_3_5_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[1]_i_1_n_5 ),
        .Q(mux_3_5_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[4]_i_1_n_5 ),
        .Q(mux_3_5_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[5]_i_1_n_5 ),
        .Q(mux_3_5_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_7_reg[12]),
        .Q(mux_3_5_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[8]_i_1_n_5 ),
        .Q(mux_3_5_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[9]_i_1_n_5 ),
        .Q(mux_3_5_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[0]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[10]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[15]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_7_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[3]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[4]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[5]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_19_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_6_reg[6]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_3_reg[12]),
        .O(\mux_3_6_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[7]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[8]_i_1 
       (.I0(mux_2_31_reg),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[8]_i_1_n_5 ));
  FDRE \mux_3_6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[0]_i_1_n_5 ),
        .Q(mux_3_6_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[10]_i_1_n_5 ),
        .Q(mux_3_6_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[15]_i_1_n_5 ),
        .Q(mux_3_6_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[3]_i_1_n_5 ),
        .Q(mux_3_6_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[4]_i_1_n_5 ),
        .Q(mux_3_6_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[5]_i_1_n_5 ),
        .Q(mux_3_6_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[6]_i_1_n_5 ),
        .Q(mux_3_6_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[7]_i_1_n_5 ),
        .Q(mux_3_6_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[8]_i_1_n_5 ),
        .Q(mux_3_6_reg[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[0]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[10]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[11]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_17_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[15]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_7_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[2]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_7_reg[7]_i_1 
       (.I0(mux_2_15_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[8]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_27_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[8]_i_1_n_5 ));
  FDRE \mux_3_7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[0]_i_1_n_5 ),
        .Q(mux_3_7_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[10]_i_1_n_5 ),
        .Q(mux_3_7_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[11]_i_1_n_5 ),
        .Q(mux_3_7_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[15]_i_1_n_5 ),
        .Q(mux_3_7_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[2]_i_1_n_5 ),
        .Q(mux_3_7_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_3_reg[12]),
        .Q(mux_3_7_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[7]_i_1_n_5 ),
        .Q(mux_3_7_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[8]_i_1_n_5 ),
        .Q(mux_3_7_reg[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[11]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[12]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[15]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[2]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_7_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[3]_i_1 
       (.I0(mux_2_27_reg),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[5]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[8]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[8]_i_1_n_5 ));
  FDRE \mux_3_8_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[11]_i_1_n_5 ),
        .Q(mux_3_8_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_8_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[12]_i_1_n_5 ),
        .Q(mux_3_8_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_8_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[15]_i_1_n_5 ),
        .Q(mux_3_8_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_8_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[2]_i_1_n_5 ),
        .Q(mux_3_8_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_8_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[3]_i_1_n_5 ),
        .Q(mux_3_8_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_8_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[5]_i_1_n_5 ),
        .Q(mux_3_8_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_8_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[8]_i_1_n_5 ),
        .Q(mux_3_8_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_8_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_15_reg),
        .Q(mux_3_8_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[10]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_17_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_9_reg[11]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[13]_i_1 
       (.I0(mux_2_17_reg),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[15]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[1]_i_1 
       (.I0(mux_2_29_reg),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[3]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[5]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_9_reg[6]_i_1 
       (.I0(mux_2_31_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[8]_i_1 
       (.I0(mux_2_19_reg),
        .I1(mux_2_31_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[9]_i_1 
       (.I0(mux_2_7_reg[12]),
        .I1(mux_2_29_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[9]_i_1_n_5 ));
  FDRE \mux_3_9_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[10]_i_1_n_5 ),
        .Q(mux_3_9_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[11]_i_1_n_5 ),
        .Q(mux_3_9_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[13]_i_1_n_5 ),
        .Q(mux_3_9_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[15]_i_1_n_5 ),
        .Q(mux_3_9_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[1]_i_1_n_5 ),
        .Q(mux_3_9_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[3]_i_1_n_5 ),
        .Q(mux_3_9_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[5]_i_1_n_5 ),
        .Q(mux_3_9_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[6]_i_1_n_5 ),
        .Q(mux_3_9_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[8]_i_1_n_5 ),
        .Q(mux_3_9_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_9_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[9]_i_1_n_5 ),
        .Q(mux_3_9_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[0]_i_1 
       (.I0(mux_3_1_reg[0]),
        .I1(mux_3_0_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[10]_i_1 
       (.I0(mux_3_1_reg[10]),
        .I1(mux_3_0_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[11]_i_1 
       (.I0(mux_3_1_reg[11]),
        .I1(mux_3_0_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[12]_i_1 
       (.I0(mux_3_1_reg[12]),
        .I1(mux_3_0_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[13]_i_1 
       (.I0(mux_3_1_reg[13]),
        .I1(mux_3_0_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[15]_i_1 
       (.I0(mux_3_1_reg[15]),
        .I1(mux_3_0_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[1]_i_1 
       (.I0(mux_3_1_reg[1]),
        .I1(mux_3_0_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[2]_i_1 
       (.I0(mux_3_9_reg[3]),
        .I1(mux_3_0_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[3]_i_1 
       (.I0(mux_3_1_reg[3]),
        .I1(mux_3_0_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[4]_i_1 
       (.I0(mux_3_1_reg[4]),
        .I1(mux_3_11_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[5]_i_1 
       (.I0(mux_3_5_reg[10]),
        .I1(mux_3_0_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[6]_i_1 
       (.I0(mux_3_1_reg[6]),
        .I1(mux_3_1_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[7]_i_1 
       (.I0(mux_3_12_reg[15]),
        .I1(mux_3_0_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[7]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[8]_i_1 
       (.I0(mux_3_1_reg[8]),
        .I1(mux_3_0_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[9]_i_1 
       (.I0(mux_3_11_reg[13]),
        .I1(mux_3_2_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[9]_i_1_n_5 ));
  FDRE \mux_4_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[0]_i_1_n_5 ),
        .Q(mux_4_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[10]_i_1_n_5 ),
        .Q(mux_4_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[11]_i_1_n_5 ),
        .Q(mux_4_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[12]_i_1_n_5 ),
        .Q(mux_4_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[13]_i_1_n_5 ),
        .Q(mux_4_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[15]_i_1_n_5 ),
        .Q(mux_4_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[1]_i_1_n_5 ),
        .Q(mux_4_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[2]_i_1_n_5 ),
        .Q(mux_4_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[3]_i_1_n_5 ),
        .Q(mux_4_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[4]_i_1_n_5 ),
        .Q(mux_4_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[5]_i_1_n_5 ),
        .Q(mux_4_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[6]_i_1_n_5 ),
        .Q(mux_4_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[7]_i_1_n_5 ),
        .Q(mux_4_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[8]_i_1_n_5 ),
        .Q(mux_4_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[9]_i_1_n_5 ),
        .Q(mux_4_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[0]_i_1 
       (.I0(mux_3_9_reg[8]),
        .I1(mux_3_2_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[10]_i_1 
       (.I0(mux_3_3_reg[10]),
        .I1(mux_3_2_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[11]_i_1 
       (.I0(mux_3_3_reg[11]),
        .I1(mux_3_2_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[12]_i_1 
       (.I0(mux_3_3_reg[12]),
        .I1(mux_3_2_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[15]_i_1 
       (.I0(mux_3_3_reg[15]),
        .I1(mux_3_2_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[1]_i_1 
       (.I0(mux_3_3_reg[1]),
        .I1(mux_3_2_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[2]_i_1 
       (.I0(mux_3_15_reg[5]),
        .I1(mux_3_5_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[3]_i_1 
       (.I0(mux_3_7_reg[11]),
        .I1(mux_3_10_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[4]_i_1 
       (.I0(mux_3_8_reg[12]),
        .I1(mux_3_2_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[5]_i_1 
       (.I0(mux_3_6_reg[15]),
        .I1(mux_3_2_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[6]_i_1 
       (.I0(mux_3_12_reg[15]),
        .I1(mux_3_2_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[7]_i_1 
       (.I0(mux_3_3_reg[7]),
        .I1(mux_3_9_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[8]_i_1 
       (.I0(mux_3_3_reg[8]),
        .I1(mux_3_2_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[9]_i_1 
       (.I0(mux_3_3_reg[9]),
        .I1(mux_3_2_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[9]_i_1_n_5 ));
  FDRE \mux_4_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[0]_i_1_n_5 ),
        .Q(mux_4_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[10]_i_1_n_5 ),
        .Q(mux_4_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[11]_i_1_n_5 ),
        .Q(mux_4_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[12]_i_1_n_5 ),
        .Q(mux_4_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[15]_i_1_n_5 ),
        .Q(mux_4_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[1]_i_1_n_5 ),
        .Q(mux_4_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[2]_i_1_n_5 ),
        .Q(mux_4_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[3]_i_1_n_5 ),
        .Q(mux_4_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[4]_i_1_n_5 ),
        .Q(mux_4_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[5]_i_1_n_5 ),
        .Q(mux_4_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[6]_i_1_n_5 ),
        .Q(mux_4_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[7]_i_1_n_5 ),
        .Q(mux_4_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[8]_i_1_n_5 ),
        .Q(mux_4_1_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[9]_i_1_n_5 ),
        .Q(mux_4_1_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[0]_i_1 
       (.I0(mux_3_9_reg[11]),
        .I1(mux_3_3_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[10]_i_1 
       (.I0(mux_3_5_reg[10]),
        .I1(mux_3_1_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[11]_i_1 
       (.I0(mux_3_5_reg[11]),
        .I1(mux_3_4_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[12]_i_1 
       (.I0(mux_3_5_reg[12]),
        .I1(mux_3_7_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[15]_i_1 
       (.I0(mux_3_5_reg[15]),
        .I1(mux_3_4_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[1]_i_1 
       (.I0(mux_3_5_reg[1]),
        .I1(mux_3_3_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[2]_i_1 
       (.I0(mux_3_4_reg[8]),
        .I1(mux_3_1_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[3]_i_1 
       (.I0(mux_3_8_reg[9]),
        .I1(mux_3_4_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[4]_i_1 
       (.I0(mux_3_5_reg[4]),
        .I1(mux_3_4_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[5]_i_1 
       (.I0(mux_3_5_reg[5]),
        .I1(mux_3_4_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[6]_i_1 
       (.I0(mux_3_5_reg[10]),
        .I1(mux_3_9_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[7]_i_1 
       (.I0(mux_3_5_reg[7]),
        .I1(mux_3_4_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[8]_i_1 
       (.I0(mux_3_5_reg[8]),
        .I1(mux_3_4_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[9]_i_1 
       (.I0(mux_3_5_reg[9]),
        .I1(mux_3_4_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[9]_i_1_n_5 ));
  FDRE \mux_4_2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[0]_i_1_n_5 ),
        .Q(mux_4_2_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[10]_i_1_n_5 ),
        .Q(mux_4_2_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[11]_i_1_n_5 ),
        .Q(mux_4_2_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[12]_i_1_n_5 ),
        .Q(mux_4_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[15]_i_1_n_5 ),
        .Q(mux_4_2_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[1]_i_1_n_5 ),
        .Q(mux_4_2_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[2]_i_1_n_5 ),
        .Q(mux_4_2_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[3]_i_1_n_5 ),
        .Q(mux_4_2_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[4]_i_1_n_5 ),
        .Q(mux_4_2_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[5]_i_1_n_5 ),
        .Q(mux_4_2_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[6]_i_1_n_5 ),
        .Q(mux_4_2_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[7]_i_1_n_5 ),
        .Q(mux_4_2_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[8]_i_1_n_5 ),
        .Q(mux_4_2_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[9]_i_1_n_5 ),
        .Q(mux_4_2_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[0]_i_1 
       (.I0(mux_3_7_reg[0]),
        .I1(mux_3_6_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[10]_i_1 
       (.I0(mux_3_7_reg[10]),
        .I1(mux_3_6_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[11]_i_1 
       (.I0(mux_3_7_reg[11]),
        .I1(mux_3_7_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[12]_i_1 
       (.I0(mux_3_1_reg[15]),
        .I1(mux_3_11_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[15]_i_1 
       (.I0(mux_3_7_reg[15]),
        .I1(mux_3_6_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[1]_i_1 
       (.I0(mux_3_11_reg[5]),
        .I1(mux_3_6_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[2]_i_1 
       (.I0(mux_3_7_reg[2]),
        .I1(mux_3_6_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[3]_i_1 
       (.I0(mux_3_0_reg[7]),
        .I1(mux_3_6_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[4]_i_1 
       (.I0(mux_3_2_reg[9]),
        .I1(mux_3_6_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[5]_i_1 
       (.I0(mux_3_4_reg[8]),
        .I1(mux_3_6_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[6]_i_1 
       (.I0(mux_3_7_reg[6]),
        .I1(mux_3_6_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[7]_i_1 
       (.I0(mux_3_7_reg[7]),
        .I1(mux_3_6_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[8]_i_1 
       (.I0(mux_3_7_reg[8]),
        .I1(mux_3_6_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[9]_i_1 
       (.I0(mux_3_6_reg[15]),
        .I1(mux_3_9_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[9]_i_1_n_5 ));
  FDRE \mux_4_3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[0]_i_1_n_5 ),
        .Q(mux_4_3_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[10]_i_1_n_5 ),
        .Q(mux_4_3_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[11]_i_1_n_5 ),
        .Q(mux_4_3_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[12]_i_1_n_5 ),
        .Q(mux_4_3_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[15]_i_1_n_5 ),
        .Q(mux_4_3_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[1]_i_1_n_5 ),
        .Q(mux_4_3_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[2]_i_1_n_5 ),
        .Q(mux_4_3_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[3]_i_1_n_5 ),
        .Q(mux_4_3_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[4]_i_1_n_5 ),
        .Q(mux_4_3_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[5]_i_1_n_5 ),
        .Q(mux_4_3_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[6]_i_1_n_5 ),
        .Q(mux_4_3_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[7]_i_1_n_5 ),
        .Q(mux_4_3_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[8]_i_1_n_5 ),
        .Q(mux_4_3_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[9]_i_1_n_5 ),
        .Q(mux_4_3_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[0]_i_1 
       (.I0(mux_3_4_reg[4]),
        .I1(mux_3_0_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[10]_i_1 
       (.I0(mux_3_9_reg[10]),
        .I1(mux_3_15_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[11]_i_1 
       (.I0(mux_3_9_reg[11]),
        .I1(mux_3_8_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[12]_i_1 
       (.I0(mux_3_10_reg[13]),
        .I1(mux_3_8_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[13]_i_1 
       (.I0(mux_3_9_reg[13]),
        .I1(mux_3_10_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[15]_i_1 
       (.I0(mux_3_9_reg[15]),
        .I1(mux_3_8_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[1]_i_1 
       (.I0(mux_3_9_reg[1]),
        .I1(mux_3_9_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[2]_i_1 
       (.I0(mux_3_10_reg[10]),
        .I1(mux_3_8_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[3]_i_1 
       (.I0(mux_3_9_reg[3]),
        .I1(mux_3_8_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[4]_i_1 
       (.I0(mux_3_1_reg[4]),
        .I1(mux_3_0_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[5]_i_1 
       (.I0(mux_3_9_reg[5]),
        .I1(mux_3_8_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[6]_i_1 
       (.I0(mux_3_9_reg[6]),
        .I1(mux_3_3_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[7]_i_1 
       (.I0(mux_3_15_reg[15]),
        .I1(mux_3_5_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[8]_i_1 
       (.I0(mux_3_9_reg[8]),
        .I1(mux_3_8_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[9]_i_1 
       (.I0(mux_3_9_reg[9]),
        .I1(mux_3_8_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[9]_i_1_n_5 ));
  FDRE \mux_4_4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[0]_i_1_n_5 ),
        .Q(mux_4_4_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[10]_i_1_n_5 ),
        .Q(mux_4_4_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[11]_i_1_n_5 ),
        .Q(mux_4_4_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[12]_i_1_n_5 ),
        .Q(mux_4_4_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[13]_i_1_n_5 ),
        .Q(mux_4_4_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[15]_i_1_n_5 ),
        .Q(mux_4_4_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[1]_i_1_n_5 ),
        .Q(mux_4_4_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[2]_i_1_n_5 ),
        .Q(mux_4_4_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[3]_i_1_n_5 ),
        .Q(mux_4_4_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[4]_i_1_n_5 ),
        .Q(mux_4_4_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[5]_i_1_n_5 ),
        .Q(mux_4_4_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[6]_i_1_n_5 ),
        .Q(mux_4_4_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[7]_i_1_n_5 ),
        .Q(mux_4_4_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[8]_i_1_n_5 ),
        .Q(mux_4_4_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[9]_i_1_n_5 ),
        .Q(mux_4_4_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[0]_i_1 
       (.I0(mux_3_8_reg[3]),
        .I1(mux_3_9_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[10]_i_1 
       (.I0(mux_3_3_reg[12]),
        .I1(mux_3_10_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[11]_i_1 
       (.I0(mux_3_1_reg[12]),
        .I1(mux_3_10_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[12]_i_1 
       (.I0(mux_3_11_reg[12]),
        .I1(mux_3_10_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[13]_i_1 
       (.I0(mux_3_11_reg[13]),
        .I1(mux_3_10_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[15]_i_1 
       (.I0(mux_3_11_reg[15]),
        .I1(mux_3_10_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[1]_i_1 
       (.I0(mux_3_11_reg[1]),
        .I1(mux_3_10_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[2]_i_1 
       (.I0(mux_3_11_reg[2]),
        .I1(mux_3_10_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[3]_i_1 
       (.I0(mux_3_8_reg[11]),
        .I1(mux_3_10_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[4]_i_1 
       (.I0(mux_3_11_reg[4]),
        .I1(mux_3_14_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[5]_i_1 
       (.I0(mux_3_11_reg[5]),
        .I1(mux_3_3_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[6]_i_1 
       (.I0(mux_3_14_reg[7]),
        .I1(mux_3_10_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[7]_i_1 
       (.I0(mux_3_10_reg[15]),
        .I1(mux_3_9_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[8]_i_1 
       (.I0(mux_3_11_reg[8]),
        .I1(mux_3_14_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[9]_i_1 
       (.I0(mux_3_9_reg[15]),
        .I1(mux_3_10_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[9]_i_1_n_5 ));
  FDRE \mux_4_5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[0]_i_1_n_5 ),
        .Q(mux_4_5_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[10]_i_1_n_5 ),
        .Q(mux_4_5_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[11]_i_1_n_5 ),
        .Q(mux_4_5_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[12]_i_1_n_5 ),
        .Q(mux_4_5_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[13]_i_1_n_5 ),
        .Q(mux_4_5_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[15]_i_1_n_5 ),
        .Q(mux_4_5_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[1]_i_1_n_5 ),
        .Q(mux_4_5_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[2]_i_1_n_5 ),
        .Q(mux_4_5_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[3]_i_1_n_5 ),
        .Q(mux_4_5_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[4]_i_1_n_5 ),
        .Q(mux_4_5_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[5]_i_1_n_5 ),
        .Q(mux_4_5_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[6]_i_1_n_5 ),
        .Q(mux_4_5_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[7]_i_1_n_5 ),
        .Q(mux_4_5_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[8]_i_1_n_5 ),
        .Q(mux_4_5_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[9]_i_1_n_5 ),
        .Q(mux_4_5_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[0]_i_1 
       (.I0(mux_3_15_reg[5]),
        .I1(mux_3_9_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[10]_i_1 
       (.I0(mux_3_13_reg[10]),
        .I1(mux_3_7_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[11]_i_1 
       (.I0(mux_3_13_reg[11]),
        .I1(mux_3_3_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[12]_i_1 
       (.I0(mux_3_13_reg[12]),
        .I1(mux_3_12_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_4_6_reg[15]_i_1__0 
       (.I0(mux_3_12_reg[15]),
        .I1(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[1]_i_1 
       (.I0(mux_3_12_reg[7]),
        .I1(mux_3_1_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[2]_i_1 
       (.I0(mux_3_9_reg[10]),
        .I1(mux_3_0_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[3]_i_1 
       (.I0(mux_3_2_reg[6]),
        .I1(mux_3_11_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[4]_i_1 
       (.I0(mux_3_0_reg[15]),
        .I1(mux_3_12_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[5]_i_1 
       (.I0(mux_3_13_reg[5]),
        .I1(mux_3_12_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[6]_i_1 
       (.I0(mux_3_13_reg[6]),
        .I1(mux_3_12_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[7]_i_1 
       (.I0(mux_3_13_reg[7]),
        .I1(mux_3_12_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[8]_i_1 
       (.I0(mux_3_13_reg[8]),
        .I1(mux_3_11_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[9]_i_1 
       (.I0(mux_3_13_reg[9]),
        .I1(mux_3_3_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[9]_i_1_n_5 ));
  FDRE \mux_4_6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[0]_i_1_n_5 ),
        .Q(mux_4_6_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[10]_i_1_n_5 ),
        .Q(mux_4_6_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[11]_i_1_n_5 ),
        .Q(mux_4_6_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[12]_i_1_n_5 ),
        .Q(mux_4_6_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[1]_i_1_n_5 ),
        .Q(mux_4_6_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[2]_i_1_n_5 ),
        .Q(mux_4_6_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[3]_i_1_n_5 ),
        .Q(mux_4_6_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[4]_i_1_n_5 ),
        .Q(mux_4_6_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[5]_i_1_n_5 ),
        .Q(mux_4_6_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[6]_i_1_n_5 ),
        .Q(mux_4_6_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[7]_i_1_n_5 ),
        .Q(mux_4_6_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[8]_i_1_n_5 ),
        .Q(mux_4_6_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_6_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[9]_i_1_n_5 ),
        .Q(mux_4_6_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[0]_i_1 
       (.I0(mux_3_15_reg[0]),
        .I1(mux_3_14_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[10]_i_1 
       (.I0(mux_3_15_reg[10]),
        .I1(mux_3_14_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[11]_i_1 
       (.I0(mux_3_6_reg[15]),
        .I1(mux_3_14_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[12]_i_1 
       (.I0(mux_3_15_reg[12]),
        .I1(mux_3_14_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[15]_i_1 
       (.I0(mux_3_15_reg[15]),
        .I1(mux_3_14_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[1]_i_1 
       (.I0(mux_3_15_reg[2]),
        .I1(mux_3_3_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[2]_i_1 
       (.I0(mux_3_15_reg[2]),
        .I1(mux_3_2_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[3]_i_1 
       (.I0(mux_3_15_reg[3]),
        .I1(mux_3_13_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[4]_i_1 
       (.I0(mux_3_15_reg[4]),
        .I1(mux_3_9_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[5]_i_1 
       (.I0(mux_3_15_reg[5]),
        .I1(mux_3_4_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[6]_i_1 
       (.I0(mux_3_6_reg[10]),
        .I1(mux_3_14_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[7]_i_1 
       (.I0(mux_3_15_reg[7]),
        .I1(mux_3_14_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[8]_i_1 
       (.I0(mux_3_5_reg[10]),
        .I1(mux_3_14_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[9]_i_1 
       (.I0(mux_3_15_reg[9]),
        .I1(mux_3_1_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[9]_i_1_n_5 ));
  FDRE \mux_4_7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[0]_i_1_n_5 ),
        .Q(mux_4_7_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[10]_i_1_n_5 ),
        .Q(mux_4_7_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[11]_i_1_n_5 ),
        .Q(mux_4_7_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[12]_i_1_n_5 ),
        .Q(mux_4_7_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[15]_i_1_n_5 ),
        .Q(mux_4_7_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[1]_i_1_n_5 ),
        .Q(mux_4_7_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[2]_i_1_n_5 ),
        .Q(mux_4_7_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[3]_i_1_n_5 ),
        .Q(mux_4_7_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[4]_i_1_n_5 ),
        .Q(mux_4_7_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[5]_i_1_n_5 ),
        .Q(mux_4_7_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[6]_i_1_n_5 ),
        .Q(mux_4_7_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[7]_i_1_n_5 ),
        .Q(mux_4_7_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[8]_i_1_n_5 ),
        .Q(mux_4_7_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_7_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[9]_i_1_n_5 ),
        .Q(mux_4_7_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[0]_i_1 
       (.I0(mux_4_1_reg[0]),
        .I1(mux_4_0_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[10]_i_1 
       (.I0(mux_4_1_reg[10]),
        .I1(mux_4_0_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[11]_i_1 
       (.I0(mux_4_1_reg[11]),
        .I1(mux_4_0_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[12]_i_1 
       (.I0(mux_4_1_reg[12]),
        .I1(mux_4_0_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[13]_i_1 
       (.I0(mux_4_1_reg[15]),
        .I1(mux_4_0_reg[13]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[15]_i_1 
       (.I0(mux_4_1_reg[15]),
        .I1(mux_4_0_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[1]_i_1 
       (.I0(mux_4_1_reg[1]),
        .I1(mux_4_0_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[2]_i_1 
       (.I0(mux_4_1_reg[2]),
        .I1(mux_4_0_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[3]_i_1 
       (.I0(mux_4_1_reg[3]),
        .I1(mux_4_0_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[4]_i_1 
       (.I0(mux_4_1_reg[4]),
        .I1(mux_4_0_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[5]_i_1 
       (.I0(mux_4_1_reg[5]),
        .I1(mux_4_0_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[6]_i_1 
       (.I0(mux_4_1_reg[6]),
        .I1(mux_4_0_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[7]_i_1 
       (.I0(mux_4_1_reg[7]),
        .I1(mux_4_0_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[8]_i_1 
       (.I0(mux_4_1_reg[8]),
        .I1(mux_4_0_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[9]_i_1 
       (.I0(mux_4_1_reg[9]),
        .I1(mux_4_0_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[9]_i_1_n_5 ));
  FDRE \mux_5_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[0]_i_1_n_5 ),
        .Q(mux_5_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[10]_i_1_n_5 ),
        .Q(mux_5_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[11]_i_1_n_5 ),
        .Q(mux_5_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[12]_i_1_n_5 ),
        .Q(mux_5_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[13]_i_1_n_5 ),
        .Q(mux_5_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[15]_i_1_n_5 ),
        .Q(mux_5_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[1]_i_1_n_5 ),
        .Q(mux_5_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[2]_i_1_n_5 ),
        .Q(mux_5_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[3]_i_1_n_5 ),
        .Q(mux_5_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[4]_i_1_n_5 ),
        .Q(mux_5_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[5]_i_1_n_5 ),
        .Q(mux_5_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[6]_i_1_n_5 ),
        .Q(mux_5_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[7]_i_1_n_5 ),
        .Q(mux_5_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[8]_i_1_n_5 ),
        .Q(mux_5_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[9]_i_1_n_5 ),
        .Q(mux_5_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[0]_i_1 
       (.I0(mux_4_3_reg[0]),
        .I1(mux_4_2_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[10]_i_1 
       (.I0(mux_4_3_reg[10]),
        .I1(mux_4_2_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[11]_i_1 
       (.I0(mux_4_3_reg[11]),
        .I1(mux_4_2_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[12]_i_1 
       (.I0(mux_4_3_reg[12]),
        .I1(mux_4_2_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[15]_i_1 
       (.I0(mux_4_3_reg[15]),
        .I1(mux_4_2_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[1]_i_1 
       (.I0(mux_4_3_reg[1]),
        .I1(mux_4_2_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[2]_i_1 
       (.I0(mux_4_3_reg[2]),
        .I1(mux_4_2_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[3]_i_1 
       (.I0(mux_4_3_reg[3]),
        .I1(mux_4_2_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[4]_i_1 
       (.I0(mux_4_3_reg[4]),
        .I1(mux_4_2_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[5]_i_1 
       (.I0(mux_4_3_reg[5]),
        .I1(mux_4_2_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[6]_i_1 
       (.I0(mux_4_3_reg[6]),
        .I1(mux_4_2_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[7]_i_1 
       (.I0(mux_4_3_reg[7]),
        .I1(mux_4_2_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[8]_i_1 
       (.I0(mux_4_3_reg[8]),
        .I1(mux_4_2_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[9]_i_1 
       (.I0(mux_4_3_reg[9]),
        .I1(mux_4_2_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[9]_i_1_n_5 ));
  FDRE \mux_5_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[0]_i_1_n_5 ),
        .Q(mux_5_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[10]_i_1_n_5 ),
        .Q(mux_5_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[11]_i_1_n_5 ),
        .Q(mux_5_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[12]_i_1_n_5 ),
        .Q(mux_5_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[15]_i_1_n_5 ),
        .Q(mux_5_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[1]_i_1_n_5 ),
        .Q(mux_5_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[2]_i_1_n_5 ),
        .Q(mux_5_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[3]_i_1_n_5 ),
        .Q(mux_5_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[4]_i_1_n_5 ),
        .Q(mux_5_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[5]_i_1_n_5 ),
        .Q(mux_5_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[6]_i_1_n_5 ),
        .Q(mux_5_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[7]_i_1_n_5 ),
        .Q(mux_5_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[8]_i_1_n_5 ),
        .Q(mux_5_1_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[9]_i_1_n_5 ),
        .Q(mux_5_1_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[0]_i_1 
       (.I0(mux_4_5_reg[0]),
        .I1(mux_4_4_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[10]_i_1 
       (.I0(mux_4_5_reg[10]),
        .I1(mux_4_4_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[11]_i_1 
       (.I0(mux_4_5_reg[11]),
        .I1(mux_4_4_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[12]_i_1 
       (.I0(mux_4_5_reg[12]),
        .I1(mux_4_4_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[13]_i_1 
       (.I0(mux_4_5_reg[13]),
        .I1(mux_4_4_reg[13]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[15]_i_1 
       (.I0(mux_4_5_reg[15]),
        .I1(mux_4_4_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[1]_i_1 
       (.I0(mux_4_5_reg[1]),
        .I1(mux_4_4_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[2]_i_1 
       (.I0(mux_4_5_reg[2]),
        .I1(mux_4_4_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[3]_i_1 
       (.I0(mux_4_5_reg[3]),
        .I1(mux_4_4_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[4]_i_1 
       (.I0(mux_4_5_reg[4]),
        .I1(mux_4_4_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[5]_i_1 
       (.I0(mux_4_5_reg[5]),
        .I1(mux_4_4_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[6]_i_1 
       (.I0(mux_4_5_reg[6]),
        .I1(mux_4_4_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[7]_i_1 
       (.I0(mux_4_5_reg[7]),
        .I1(mux_4_4_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[8]_i_1 
       (.I0(mux_4_5_reg[8]),
        .I1(mux_4_4_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[9]_i_1 
       (.I0(mux_4_5_reg[9]),
        .I1(mux_4_4_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[9]_i_1_n_5 ));
  FDRE \mux_5_2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[0]_i_1_n_5 ),
        .Q(mux_5_2_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[10]_i_1_n_5 ),
        .Q(mux_5_2_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[11]_i_1_n_5 ),
        .Q(mux_5_2_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[12]_i_1_n_5 ),
        .Q(mux_5_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[13]_i_1_n_5 ),
        .Q(mux_5_2_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[15]_i_1_n_5 ),
        .Q(mux_5_2_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[1]_i_1_n_5 ),
        .Q(mux_5_2_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[2]_i_1_n_5 ),
        .Q(mux_5_2_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[3]_i_1_n_5 ),
        .Q(mux_5_2_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[4]_i_1_n_5 ),
        .Q(mux_5_2_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[5]_i_1_n_5 ),
        .Q(mux_5_2_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[6]_i_1_n_5 ),
        .Q(mux_5_2_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[7]_i_1_n_5 ),
        .Q(mux_5_2_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[8]_i_1_n_5 ),
        .Q(mux_5_2_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[9]_i_1_n_5 ),
        .Q(mux_5_2_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[0]_i_1 
       (.I0(mux_4_7_reg[0]),
        .I1(mux_4_6_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[10]_i_1 
       (.I0(mux_4_7_reg[10]),
        .I1(mux_4_6_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[11]_i_1 
       (.I0(mux_4_7_reg[11]),
        .I1(mux_4_6_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[12]_i_1 
       (.I0(mux_4_7_reg[12]),
        .I1(mux_4_6_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[15]_i_1 
       (.I0(mux_4_7_reg[15]),
        .I1(mux_4_6_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[1]_i_1 
       (.I0(mux_4_7_reg[1]),
        .I1(mux_4_6_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[2]_i_1 
       (.I0(mux_4_7_reg[2]),
        .I1(mux_4_6_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[3]_i_1 
       (.I0(mux_4_7_reg[3]),
        .I1(mux_4_6_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[4]_i_1 
       (.I0(mux_4_7_reg[4]),
        .I1(mux_4_6_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[5]_i_1 
       (.I0(mux_4_7_reg[5]),
        .I1(mux_4_6_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[6]_i_1 
       (.I0(mux_4_7_reg[6]),
        .I1(mux_4_6_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[7]_i_1 
       (.I0(mux_4_7_reg[7]),
        .I1(mux_4_6_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[8]_i_1 
       (.I0(mux_4_7_reg[8]),
        .I1(mux_4_6_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[9]_i_1 
       (.I0(mux_4_7_reg[9]),
        .I1(mux_4_6_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[9]_i_1_n_5 ));
  FDRE \mux_5_3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[0]_i_1_n_5 ),
        .Q(mux_5_3_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[10]_i_1_n_5 ),
        .Q(mux_5_3_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[11]_i_1_n_5 ),
        .Q(mux_5_3_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[12]_i_1_n_5 ),
        .Q(mux_5_3_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[15]_i_1_n_5 ),
        .Q(mux_5_3_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[1]_i_1_n_5 ),
        .Q(mux_5_3_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[2]_i_1_n_5 ),
        .Q(mux_5_3_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[3]_i_1_n_5 ),
        .Q(mux_5_3_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[4]_i_1_n_5 ),
        .Q(mux_5_3_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[5]_i_1_n_5 ),
        .Q(mux_5_3_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[6]_i_1_n_5 ),
        .Q(mux_5_3_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[7]_i_1_n_5 ),
        .Q(mux_5_3_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[8]_i_1_n_5 ),
        .Q(mux_5_3_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[9]_i_1_n_5 ),
        .Q(mux_5_3_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[0]_i_1 
       (.I0(mux_5_1_reg[0]),
        .I1(mux_5_0_reg[0]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[10]_i_1 
       (.I0(mux_5_1_reg[10]),
        .I1(mux_5_0_reg[10]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[11]_i_1 
       (.I0(mux_5_1_reg[11]),
        .I1(mux_5_0_reg[11]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[12]_i_1 
       (.I0(mux_5_1_reg[12]),
        .I1(mux_5_0_reg[12]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[13]_i_1 
       (.I0(mux_5_1_reg[15]),
        .I1(mux_5_0_reg[13]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[15]_i_1 
       (.I0(mux_5_1_reg[15]),
        .I1(mux_5_0_reg[15]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[1]_i_1 
       (.I0(mux_5_1_reg[1]),
        .I1(mux_5_0_reg[1]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[2]_i_1 
       (.I0(mux_5_1_reg[2]),
        .I1(mux_5_0_reg[2]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[3]_i_1 
       (.I0(mux_5_1_reg[3]),
        .I1(mux_5_0_reg[3]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[4]_i_1 
       (.I0(mux_5_1_reg[4]),
        .I1(mux_5_0_reg[4]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[5]_i_1 
       (.I0(mux_5_1_reg[5]),
        .I1(mux_5_0_reg[5]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[6]_i_1 
       (.I0(mux_5_1_reg[6]),
        .I1(mux_5_0_reg[6]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[7]_i_1 
       (.I0(mux_5_1_reg[7]),
        .I1(mux_5_0_reg[7]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[8]_i_1 
       (.I0(mux_5_1_reg[8]),
        .I1(mux_5_0_reg[8]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[9]_i_1 
       (.I0(mux_5_1_reg[9]),
        .I1(mux_5_0_reg[9]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[9]_i_1_n_5 ));
  FDRE \mux_6_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[0]_i_1_n_5 ),
        .Q(mux_6_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[10]_i_1_n_5 ),
        .Q(mux_6_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[11]_i_1_n_5 ),
        .Q(mux_6_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[12]_i_1_n_5 ),
        .Q(mux_6_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[13]_i_1_n_5 ),
        .Q(mux_6_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[15]_i_1_n_5 ),
        .Q(mux_6_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[1]_i_1_n_5 ),
        .Q(mux_6_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[2]_i_1_n_5 ),
        .Q(mux_6_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[3]_i_1_n_5 ),
        .Q(mux_6_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[4]_i_1_n_5 ),
        .Q(mux_6_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[5]_i_1_n_5 ),
        .Q(mux_6_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[6]_i_1_n_5 ),
        .Q(mux_6_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[7]_i_1_n_5 ),
        .Q(mux_6_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[8]_i_1_n_5 ),
        .Q(mux_6_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[9]_i_1_n_5 ),
        .Q(mux_6_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[0]_i_1 
       (.I0(mux_5_3_reg[0]),
        .I1(mux_5_2_reg[0]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[10]_i_1 
       (.I0(mux_5_3_reg[10]),
        .I1(mux_5_2_reg[10]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[11]_i_1 
       (.I0(mux_5_3_reg[11]),
        .I1(mux_5_2_reg[11]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[12]_i_1 
       (.I0(mux_5_3_reg[12]),
        .I1(mux_5_2_reg[12]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[13]_i_1 
       (.I0(mux_5_3_reg[15]),
        .I1(mux_5_2_reg[13]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[15]_i_1 
       (.I0(mux_5_3_reg[15]),
        .I1(mux_5_2_reg[15]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[1]_i_1 
       (.I0(mux_5_3_reg[1]),
        .I1(mux_5_2_reg[1]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[2]_i_1 
       (.I0(mux_5_3_reg[2]),
        .I1(mux_5_2_reg[2]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[3]_i_1 
       (.I0(mux_5_3_reg[3]),
        .I1(mux_5_2_reg[3]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[4]_i_1 
       (.I0(mux_5_3_reg[4]),
        .I1(mux_5_2_reg[4]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[5]_i_1 
       (.I0(mux_5_3_reg[5]),
        .I1(mux_5_2_reg[5]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[6]_i_1 
       (.I0(mux_5_3_reg[6]),
        .I1(mux_5_2_reg[6]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[7]_i_1 
       (.I0(mux_5_3_reg[7]),
        .I1(mux_5_2_reg[7]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[8]_i_1 
       (.I0(mux_5_3_reg[8]),
        .I1(mux_5_2_reg[8]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[9]_i_1 
       (.I0(mux_5_3_reg[9]),
        .I1(mux_5_2_reg[9]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[9]_i_1_n_5 ));
  FDRE \mux_6_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[0]_i_1_n_5 ),
        .Q(mux_6_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[10]_i_1_n_5 ),
        .Q(mux_6_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[11]_i_1_n_5 ),
        .Q(mux_6_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[12]_i_1_n_5 ),
        .Q(mux_6_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[13]_i_1_n_5 ),
        .Q(mux_6_1_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[15]_i_1_n_5 ),
        .Q(mux_6_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[1]_i_1_n_5 ),
        .Q(mux_6_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[2]_i_1_n_5 ),
        .Q(mux_6_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[3]_i_1_n_5 ),
        .Q(mux_6_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[4]_i_1_n_5 ),
        .Q(mux_6_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[5]_i_1_n_5 ),
        .Q(mux_6_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[6]_i_1_n_5 ),
        .Q(mux_6_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[7]_i_1_n_5 ),
        .Q(mux_6_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[8]_i_1_n_5 ),
        .Q(mux_6_1_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_6_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[9]_i_1_n_5 ),
        .Q(mux_6_1_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\sel1_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(p_0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE sel1_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sel1_reg_r_n_5),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\sel2_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\sel2_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/network_mux_1287_16_7_1_U67/sel2_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/network_mux_1287_16_7_1_U67/sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r " *) 
  SRL16E \sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ));
  FDRE sel2_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel1_reg_r_n_5),
        .Q(sel2_reg_r_n_5),
        .R(ap_rst_n_inv));
  FDRE \sel3_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg_n_5_[3] ),
        .Q(\sel3_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ),
        .Q(\sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/network_mux_1287_16_7_1_U67/sel3_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/network_mux_1287_16_7_1_U67/sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r " *) 
  SRL16E \sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    sel3_reg_gate
       (.I0(\sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .I1(sel3_reg_r_0),
        .O(sel3_reg_gate_n_5));
  FDRE sel3_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel2_reg_r_n_5),
        .Q(sel3_reg_r_0),
        .R(ap_rst_n_inv));
  FDRE \sel4_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel3_reg_gate_n_5),
        .Q(\sel4_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .Q(\sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/network_mux_1287_16_7_1_U67/sel4_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/network_mux_1287_16_7_1_U67/sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r " *) 
  SRL16E \sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    sel4_reg_gate
       (.I0(\sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .I1(sel4_reg_r_0),
        .O(sel4_reg_gate_n_5));
  FDRE sel4_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel3_reg_r_0),
        .Q(sel4_reg_r_0),
        .R(ap_rst_n_inv));
  FDRE \sel5_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel4_reg_gate_n_5),
        .Q(\sel5_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .Q(\sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r_n_5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sel5_reg_gate
       (.I0(\sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r_n_5 ),
        .I1(sel5_reg_r_0),
        .O(sel5_reg_gate_n_5));
  FDRE sel5_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel4_reg_r_0),
        .Q(sel5_reg_r_0),
        .R(ap_rst_n_inv));
  FDRE \sel6_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel5_reg_gate_n_5),
        .Q(sel6),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_1287_16_7_1_x" *) 
module bd_0_hls_inst_0_network_mux_1287_16_7_1_x
   (SR,
    A,
    Q,
    ap_clk,
    \sel4_reg[4]_0 ,
    \sel5_reg[5]_0 ,
    \sel6_reg[6]_0 ,
    ap_rst_n);
  output [0:0]SR;
  output [14:0]A;
  input [6:0]Q;
  input ap_clk;
  input \sel4_reg[4]_0 ;
  input \sel5_reg[5]_0 ;
  input \sel6_reg[6]_0 ;
  input ap_rst_n;

  wire [14:0]A;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:15]mux_1_0_reg;
  wire \mux_1_0_reg[15]_i_1__1_n_5 ;
  wire [15:15]mux_1_10_reg;
  wire [15:15]mux_1_2_reg;
  wire [15:15]mux_2_0_reg;
  wire \mux_2_0_reg[15]_i_1__1_n_5 ;
  wire [15:15]mux_2_10_reg;
  wire \mux_2_10_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_16_reg;
  wire \mux_2_16_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_1_reg;
  wire \mux_2_1_reg[15]_i_1__0_n_5 ;
  wire [15:15]mux_2_20_reg;
  wire \mux_2_20_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_21_reg;
  wire \mux_2_21_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_22_reg;
  wire \mux_2_22_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_24_reg;
  wire [15:15]mux_2_25_reg;
  wire \mux_2_25_reg[15]_i_1_n_5 ;
  wire [15:12]mux_2_2_reg;
  wire \mux_2_2_reg[12]_i_1__1_n_5 ;
  wire \mux_2_2_reg[15]_i_1__0_n_5 ;
  wire [15:15]mux_2_4_reg;
  wire [15:15]mux_2_5_reg;
  wire \mux_2_5_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_6_reg;
  wire \mux_2_6_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_7_reg;
  wire [15:0]mux_3_0_reg;
  wire \mux_3_0_reg[0]_i_1__0_n_5 ;
  wire \mux_3_0_reg[10]_i_1__0_n_5 ;
  wire \mux_3_0_reg[11]_i_1__0_n_5 ;
  wire \mux_3_0_reg[12]_i_1__0_n_5 ;
  wire \mux_3_0_reg[15]_i_1_n_5 ;
  wire \mux_3_0_reg[3]_i_1__0_n_5 ;
  wire \mux_3_0_reg[4]_i_1_n_5 ;
  wire \mux_3_0_reg[5]_i_1__0_n_5 ;
  wire \mux_3_0_reg[9]_i_1_n_5 ;
  wire [15:1]mux_3_10_reg;
  wire \mux_3_10_reg[10]_i_1__0_n_5 ;
  wire \mux_3_10_reg[11]_i_1__0_n_5 ;
  wire \mux_3_10_reg[12]_i_1__0_n_5 ;
  wire \mux_3_10_reg[13]_i_1__0_n_5 ;
  wire \mux_3_10_reg[15]_i_1__0_n_5 ;
  wire \mux_3_10_reg[1]_i_1__0_n_5 ;
  wire \mux_3_10_reg[5]_i_1_n_5 ;
  wire \mux_3_10_reg[6]_i_1__0_n_5 ;
  wire \mux_3_10_reg[7]_i_1_n_5 ;
  wire \mux_3_10_reg[9]_i_1__0_n_5 ;
  wire [15:1]mux_3_11_reg;
  wire \mux_3_11_reg[10]_i_1_n_5 ;
  wire \mux_3_11_reg[11]_i_1_n_5 ;
  wire \mux_3_11_reg[12]_i_1__0_n_5 ;
  wire \mux_3_11_reg[15]_i_1__0_n_5 ;
  wire \mux_3_11_reg[1]_i_1__0_n_5 ;
  wire \mux_3_11_reg[3]_i_1_n_5 ;
  wire \mux_3_11_reg[4]_i_1__0_n_5 ;
  wire \mux_3_11_reg[7]_i_1_n_5 ;
  wire \mux_3_11_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_12_reg;
  wire \mux_3_12_reg[0]_i_1_n_5 ;
  wire \mux_3_12_reg[10]_i_1_n_5 ;
  wire \mux_3_12_reg[12]_i_1__0_n_5 ;
  wire \mux_3_12_reg[13]_i_1_n_5 ;
  wire \mux_3_12_reg[15]_i_1__0_n_5 ;
  wire \mux_3_12_reg[1]_i_1_n_5 ;
  wire \mux_3_12_reg[2]_i_1_n_5 ;
  wire \mux_3_12_reg[4]_i_1__0_n_5 ;
  wire \mux_3_12_reg[6]_i_1__0_n_5 ;
  wire \mux_3_12_reg[7]_i_1__0_n_5 ;
  wire \mux_3_12_reg[8]_i_1_n_5 ;
  wire [15:4]mux_3_13_reg;
  wire \mux_3_13_reg[11]_i_1__0_n_5 ;
  wire \mux_3_13_reg[15]_i_1_n_5 ;
  wire \mux_3_13_reg[4]_i_1_n_5 ;
  wire \mux_3_13_reg[7]_i_1__0_n_5 ;
  wire \mux_3_13_reg[8]_i_1__0_n_5 ;
  wire \mux_3_13_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_3_14_reg;
  wire \mux_3_14_reg[0]_i_1__0_n_5 ;
  wire \mux_3_14_reg[10]_i_1__0_n_5 ;
  wire \mux_3_14_reg[11]_i_1__0_n_5 ;
  wire \mux_3_14_reg[12]_i_1__0_n_5 ;
  wire \mux_3_14_reg[15]_i_1__0_n_5 ;
  wire \mux_3_14_reg[3]_i_1_n_5 ;
  wire \mux_3_14_reg[5]_i_1_n_5 ;
  wire \mux_3_14_reg[8]_i_1__0_n_5 ;
  wire [15:0]mux_3_15_reg;
  wire \mux_3_15_reg[10]_i_1__0_n_5 ;
  wire \mux_3_15_reg[11]_i_1_n_5 ;
  wire \mux_3_15_reg[12]_i_1__0_n_5 ;
  wire \mux_3_15_reg[13]_i_1_n_5 ;
  wire \mux_3_15_reg[15]_i_1__0_n_5 ;
  wire \mux_3_15_reg[2]_i_1__0_n_5 ;
  wire \mux_3_15_reg[3]_i_1_n_5 ;
  wire \mux_3_15_reg[4]_i_1__0_n_5 ;
  wire \mux_3_15_reg[5]_i_1__0_n_5 ;
  wire \mux_3_15_reg[7]_i_1__0_n_5 ;
  wire \mux_3_15_reg[8]_i_1_n_5 ;
  wire \mux_3_15_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_3_1_reg;
  wire \mux_3_1_reg[0]_i_1__0_n_5 ;
  wire \mux_3_1_reg[10]_i_1__0_n_5 ;
  wire \mux_3_1_reg[11]_i_1__0_n_5 ;
  wire \mux_3_1_reg[12]_i_1__0_n_5 ;
  wire \mux_3_1_reg[13]_i_1__0_n_5 ;
  wire \mux_3_1_reg[15]_i_1__0_n_5 ;
  wire \mux_3_1_reg[2]_i_1_n_5 ;
  wire \mux_3_1_reg[3]_i_1__0_n_5 ;
  wire \mux_3_1_reg[6]_i_1_n_5 ;
  wire \mux_3_1_reg[7]_i_1_n_5 ;
  wire \mux_3_1_reg[8]_i_1__0_n_5 ;
  wire \mux_3_1_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_2_reg;
  wire \mux_3_2_reg[0]_i_1_n_5 ;
  wire \mux_3_2_reg[10]_i_1__0_n_5 ;
  wire \mux_3_2_reg[11]_i_1__0_n_5 ;
  wire \mux_3_2_reg[12]_i_1__0_n_5 ;
  wire \mux_3_2_reg[15]_i_1__0_n_5 ;
  wire \mux_3_2_reg[3]_i_1_n_5 ;
  wire \mux_3_2_reg[4]_i_1__0_n_5 ;
  wire \mux_3_2_reg[5]_i_1__0_n_5 ;
  wire \mux_3_2_reg[6]_i_1__0_n_5 ;
  wire \mux_3_2_reg[7]_i_1_n_5 ;
  wire \mux_3_2_reg[8]_i_1__0_n_5 ;
  wire \mux_3_2_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_3_3_reg;
  wire \mux_3_3_reg[0]_i_1_n_5 ;
  wire \mux_3_3_reg[10]_i_1__0_n_5 ;
  wire \mux_3_3_reg[11]_i_1__0_n_5 ;
  wire \mux_3_3_reg[12]_i_1__0_n_5 ;
  wire \mux_3_3_reg[15]_i_1__0_n_5 ;
  wire \mux_3_3_reg[3]_i_1_n_5 ;
  wire \mux_3_3_reg[4]_i_1_n_5 ;
  wire \mux_3_3_reg[6]_i_1_n_5 ;
  wire \mux_3_3_reg[7]_i_1__0_n_5 ;
  wire \mux_3_3_reg[8]_i_1__0_n_5 ;
  wire \mux_3_3_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_3_4_reg;
  wire \mux_3_4_reg[0]_i_1_n_5 ;
  wire \mux_3_4_reg[10]_i_1_n_5 ;
  wire \mux_3_4_reg[11]_i_1__0_n_5 ;
  wire \mux_3_4_reg[12]_i_1_n_5 ;
  wire \mux_3_4_reg[15]_i_1__0_n_5 ;
  wire \mux_3_4_reg[1]_i_1_n_5 ;
  wire \mux_3_4_reg[2]_i_1_n_5 ;
  wire \mux_3_4_reg[3]_i_1__0_n_5 ;
  wire \mux_3_4_reg[5]_i_1__0_n_5 ;
  wire \mux_3_4_reg[7]_i_1__0_n_5 ;
  wire \mux_3_4_reg[8]_i_1__0_n_5 ;
  wire \mux_3_4_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_3_5_reg;
  wire \mux_3_5_reg[0]_i_1_n_5 ;
  wire \mux_3_5_reg[11]_i_1__0_n_5 ;
  wire \mux_3_5_reg[12]_i_1__0_n_5 ;
  wire \mux_3_5_reg[15]_i_1__0_n_5 ;
  wire \mux_3_5_reg[1]_i_1__0_n_5 ;
  wire \mux_3_5_reg[4]_i_1__0_n_5 ;
  wire \mux_3_5_reg[5]_i_1__0_n_5 ;
  wire \mux_3_5_reg[6]_i_1_n_5 ;
  wire \mux_3_5_reg[7]_i_1_n_5 ;
  wire \mux_3_5_reg[8]_i_1__0_n_5 ;
  wire \mux_3_5_reg[9]_i_1__0_n_5 ;
  wire [12:0]mux_3_6_reg;
  wire \mux_3_6_reg[0]_i_1__0_n_5 ;
  wire \mux_3_6_reg[10]_i_1__0_n_5 ;
  wire \mux_3_6_reg[11]_i_1_n_5 ;
  wire \mux_3_6_reg[12]_i_1_n_5 ;
  wire \mux_3_6_reg[1]_i_1_n_5 ;
  wire \mux_3_6_reg[4]_i_1__0_n_5 ;
  wire \mux_3_6_reg[5]_i_1__0_n_5 ;
  wire \mux_3_6_reg[6]_i_1__0_n_5 ;
  wire \mux_3_6_reg[7]_i_1__0_n_5 ;
  wire \mux_3_6_reg[8]_i_1__0_n_5 ;
  wire \mux_3_6_reg[9]_i_1_n_5 ;
  wire [15:1]mux_3_7_reg;
  wire \mux_3_7_reg[15]_i_1__0_n_5 ;
  wire \mux_3_7_reg[1]_i_1_n_5 ;
  wire \mux_3_7_reg[3]_i_1_n_5 ;
  wire \mux_3_7_reg[4]_i_1_n_5 ;
  wire \mux_3_7_reg[5]_i_1_n_5 ;
  wire \mux_3_7_reg[7]_i_1__0_n_5 ;
  wire \mux_3_7_reg[8]_i_1__0_n_5 ;
  wire [15:1]mux_3_8_reg;
  wire \mux_3_8_reg[11]_i_1__0_n_5 ;
  wire \mux_3_8_reg[12]_i_1__0_n_5 ;
  wire \mux_3_8_reg[15]_i_1__0_n_5 ;
  wire \mux_3_8_reg[1]_i_1_n_5 ;
  wire \mux_3_8_reg[2]_i_1__0_n_5 ;
  wire \mux_3_8_reg[4]_i_1_n_5 ;
  wire \mux_3_8_reg[7]_i_1_n_5 ;
  wire \mux_3_8_reg[8]_i_1__0_n_5 ;
  wire [15:0]mux_3_9_reg;
  wire \mux_3_9_reg[0]_i_1_n_5 ;
  wire \mux_3_9_reg[10]_i_1__0_n_5 ;
  wire \mux_3_9_reg[13]_i_1__0_n_5 ;
  wire \mux_3_9_reg[15]_i_1__0_n_5 ;
  wire \mux_3_9_reg[2]_i_1_n_5 ;
  wire \mux_3_9_reg[4]_i_1_n_5 ;
  wire \mux_3_9_reg[6]_i_1__0_n_5 ;
  wire \mux_3_9_reg[7]_i_1_n_5 ;
  wire \mux_3_9_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_0_reg;
  wire \mux_4_0_reg[0]_i_1__0_n_5 ;
  wire \mux_4_0_reg[10]_i_1__0_n_5 ;
  wire \mux_4_0_reg[11]_i_1__0_n_5 ;
  wire \mux_4_0_reg[12]_i_1__0_n_5 ;
  wire \mux_4_0_reg[13]_i_1__0_n_5 ;
  wire \mux_4_0_reg[15]_i_1__0_n_5 ;
  wire \mux_4_0_reg[1]_i_1__0_n_5 ;
  wire \mux_4_0_reg[2]_i_1__0_n_5 ;
  wire \mux_4_0_reg[3]_i_1__0_n_5 ;
  wire \mux_4_0_reg[4]_i_1__0_n_5 ;
  wire \mux_4_0_reg[5]_i_1__0_n_5 ;
  wire \mux_4_0_reg[6]_i_1__0_n_5 ;
  wire \mux_4_0_reg[7]_i_1__0_n_5 ;
  wire \mux_4_0_reg[8]_i_1__0_n_5 ;
  wire \mux_4_0_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_1_reg;
  wire \mux_4_1_reg[0]_i_1__0_n_5 ;
  wire \mux_4_1_reg[10]_i_1__0_n_5 ;
  wire \mux_4_1_reg[11]_i_1__0_n_5 ;
  wire \mux_4_1_reg[12]_i_1__0_n_5 ;
  wire \mux_4_1_reg[15]_i_1__0_n_5 ;
  wire \mux_4_1_reg[1]_i_1__0_n_5 ;
  wire \mux_4_1_reg[2]_i_1__0_n_5 ;
  wire \mux_4_1_reg[3]_i_1__0_n_5 ;
  wire \mux_4_1_reg[4]_i_1__0_n_5 ;
  wire \mux_4_1_reg[5]_i_1__0_n_5 ;
  wire \mux_4_1_reg[6]_i_1__0_n_5 ;
  wire \mux_4_1_reg[7]_i_1__0_n_5 ;
  wire \mux_4_1_reg[8]_i_1__0_n_5 ;
  wire \mux_4_1_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_2_reg;
  wire \mux_4_2_reg[0]_i_1__0_n_5 ;
  wire \mux_4_2_reg[10]_i_1__0_n_5 ;
  wire \mux_4_2_reg[11]_i_1__0_n_5 ;
  wire \mux_4_2_reg[12]_i_1__0_n_5 ;
  wire \mux_4_2_reg[15]_i_1__0_n_5 ;
  wire \mux_4_2_reg[1]_i_1__0_n_5 ;
  wire \mux_4_2_reg[2]_i_1__0_n_5 ;
  wire \mux_4_2_reg[3]_i_1__0_n_5 ;
  wire \mux_4_2_reg[4]_i_1__0_n_5 ;
  wire \mux_4_2_reg[5]_i_1__0_n_5 ;
  wire \mux_4_2_reg[6]_i_1__0_n_5 ;
  wire \mux_4_2_reg[7]_i_1__0_n_5 ;
  wire \mux_4_2_reg[8]_i_1__0_n_5 ;
  wire \mux_4_2_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_3_reg;
  wire \mux_4_3_reg[0]_i_1__0_n_5 ;
  wire \mux_4_3_reg[10]_i_1__0_n_5 ;
  wire \mux_4_3_reg[11]_i_1__0_n_5 ;
  wire \mux_4_3_reg[12]_i_1__0_n_5 ;
  wire \mux_4_3_reg[15]_i_1__0_n_5 ;
  wire \mux_4_3_reg[1]_i_1__0_n_5 ;
  wire \mux_4_3_reg[2]_i_1__0_n_5 ;
  wire \mux_4_3_reg[3]_i_1__0_n_5 ;
  wire \mux_4_3_reg[4]_i_1__0_n_5 ;
  wire \mux_4_3_reg[5]_i_1__0_n_5 ;
  wire \mux_4_3_reg[6]_i_1__0_n_5 ;
  wire \mux_4_3_reg[7]_i_1__0_n_5 ;
  wire \mux_4_3_reg[8]_i_1__0_n_5 ;
  wire \mux_4_3_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_4_reg;
  wire \mux_4_4_reg[0]_i_1__0_n_5 ;
  wire \mux_4_4_reg[10]_i_1__0_n_5 ;
  wire \mux_4_4_reg[11]_i_1__0_n_5 ;
  wire \mux_4_4_reg[12]_i_1__0_n_5 ;
  wire \mux_4_4_reg[13]_i_1__0_n_5 ;
  wire \mux_4_4_reg[15]_i_1__0_n_5 ;
  wire \mux_4_4_reg[1]_i_1__0_n_5 ;
  wire \mux_4_4_reg[2]_i_1__0_n_5 ;
  wire \mux_4_4_reg[3]_i_1__0_n_5 ;
  wire \mux_4_4_reg[4]_i_1__0_n_5 ;
  wire \mux_4_4_reg[5]_i_1__0_n_5 ;
  wire \mux_4_4_reg[6]_i_1__0_n_5 ;
  wire \mux_4_4_reg[7]_i_1__0_n_5 ;
  wire \mux_4_4_reg[8]_i_1__0_n_5 ;
  wire \mux_4_4_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_5_reg;
  wire \mux_4_5_reg[0]_i_1__0_n_5 ;
  wire \mux_4_5_reg[10]_i_1__0_n_5 ;
  wire \mux_4_5_reg[11]_i_1__0_n_5 ;
  wire \mux_4_5_reg[12]_i_1__0_n_5 ;
  wire \mux_4_5_reg[13]_i_1__0_n_5 ;
  wire \mux_4_5_reg[15]_i_1__0_n_5 ;
  wire \mux_4_5_reg[1]_i_1__0_n_5 ;
  wire \mux_4_5_reg[2]_i_1__0_n_5 ;
  wire \mux_4_5_reg[3]_i_1__0_n_5 ;
  wire \mux_4_5_reg[4]_i_1__0_n_5 ;
  wire \mux_4_5_reg[5]_i_1__0_n_5 ;
  wire \mux_4_5_reg[6]_i_1__0_n_5 ;
  wire \mux_4_5_reg[7]_i_1__0_n_5 ;
  wire \mux_4_5_reg[8]_i_1__0_n_5 ;
  wire \mux_4_5_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_6_reg;
  wire \mux_4_6_reg[0]_i_1__0_n_5 ;
  wire \mux_4_6_reg[10]_i_1__0_n_5 ;
  wire \mux_4_6_reg[11]_i_1__0_n_5 ;
  wire \mux_4_6_reg[12]_i_1__0_n_5 ;
  wire \mux_4_6_reg[13]_i_1_n_5 ;
  wire \mux_4_6_reg[15]_i_1_n_5 ;
  wire \mux_4_6_reg[1]_i_1__0_n_5 ;
  wire \mux_4_6_reg[2]_i_1__0_n_5 ;
  wire \mux_4_6_reg[3]_i_1__0_n_5 ;
  wire \mux_4_6_reg[4]_i_1__0_n_5 ;
  wire \mux_4_6_reg[5]_i_1__0_n_5 ;
  wire \mux_4_6_reg[6]_i_1__0_n_5 ;
  wire \mux_4_6_reg[7]_i_1__0_n_5 ;
  wire \mux_4_6_reg[8]_i_1__0_n_5 ;
  wire \mux_4_6_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_4_7_reg;
  wire \mux_4_7_reg[0]_i_1__0_n_5 ;
  wire \mux_4_7_reg[10]_i_1__0_n_5 ;
  wire \mux_4_7_reg[11]_i_1__0_n_5 ;
  wire \mux_4_7_reg[12]_i_1__0_n_5 ;
  wire \mux_4_7_reg[13]_i_1_n_5 ;
  wire \mux_4_7_reg[15]_i_1__0_n_5 ;
  wire \mux_4_7_reg[1]_i_1__0_n_5 ;
  wire \mux_4_7_reg[2]_i_1__0_n_5 ;
  wire \mux_4_7_reg[3]_i_1__0_n_5 ;
  wire \mux_4_7_reg[4]_i_1__0_n_5 ;
  wire \mux_4_7_reg[5]_i_1__0_n_5 ;
  wire \mux_4_7_reg[6]_i_1__0_n_5 ;
  wire \mux_4_7_reg[7]_i_1__0_n_5 ;
  wire \mux_4_7_reg[8]_i_1__0_n_5 ;
  wire \mux_4_7_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_5_0_reg;
  wire \mux_5_0_reg[0]_i_1__0_n_5 ;
  wire \mux_5_0_reg[10]_i_1__0_n_5 ;
  wire \mux_5_0_reg[11]_i_1__0_n_5 ;
  wire \mux_5_0_reg[12]_i_1__0_n_5 ;
  wire \mux_5_0_reg[13]_i_1__0_n_5 ;
  wire \mux_5_0_reg[15]_i_1__0_n_5 ;
  wire \mux_5_0_reg[1]_i_1__0_n_5 ;
  wire \mux_5_0_reg[2]_i_1__0_n_5 ;
  wire \mux_5_0_reg[3]_i_1__0_n_5 ;
  wire \mux_5_0_reg[4]_i_1__0_n_5 ;
  wire \mux_5_0_reg[5]_i_1__0_n_5 ;
  wire \mux_5_0_reg[6]_i_1__0_n_5 ;
  wire \mux_5_0_reg[7]_i_1__0_n_5 ;
  wire \mux_5_0_reg[8]_i_1__0_n_5 ;
  wire \mux_5_0_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_5_1_reg;
  wire \mux_5_1_reg[0]_i_1__0_n_5 ;
  wire \mux_5_1_reg[10]_i_1__0_n_5 ;
  wire \mux_5_1_reg[11]_i_1__0_n_5 ;
  wire \mux_5_1_reg[12]_i_1__0_n_5 ;
  wire \mux_5_1_reg[15]_i_1__0_n_5 ;
  wire \mux_5_1_reg[1]_i_1__0_n_5 ;
  wire \mux_5_1_reg[2]_i_1__0_n_5 ;
  wire \mux_5_1_reg[3]_i_1__0_n_5 ;
  wire \mux_5_1_reg[4]_i_1__0_n_5 ;
  wire \mux_5_1_reg[5]_i_1__0_n_5 ;
  wire \mux_5_1_reg[6]_i_1__0_n_5 ;
  wire \mux_5_1_reg[7]_i_1__0_n_5 ;
  wire \mux_5_1_reg[8]_i_1__0_n_5 ;
  wire \mux_5_1_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_5_2_reg;
  wire \mux_5_2_reg[0]_i_1__0_n_5 ;
  wire \mux_5_2_reg[10]_i_1__0_n_5 ;
  wire \mux_5_2_reg[11]_i_1__0_n_5 ;
  wire \mux_5_2_reg[12]_i_1__0_n_5 ;
  wire \mux_5_2_reg[13]_i_1__0_n_5 ;
  wire \mux_5_2_reg[15]_i_1__0_n_5 ;
  wire \mux_5_2_reg[1]_i_1__0_n_5 ;
  wire \mux_5_2_reg[2]_i_1__0_n_5 ;
  wire \mux_5_2_reg[3]_i_1__0_n_5 ;
  wire \mux_5_2_reg[4]_i_1__0_n_5 ;
  wire \mux_5_2_reg[5]_i_1__0_n_5 ;
  wire \mux_5_2_reg[6]_i_1__0_n_5 ;
  wire \mux_5_2_reg[7]_i_1__0_n_5 ;
  wire \mux_5_2_reg[8]_i_1__0_n_5 ;
  wire \mux_5_2_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_5_3_reg;
  wire \mux_5_3_reg[0]_i_1__0_n_5 ;
  wire \mux_5_3_reg[10]_i_1__0_n_5 ;
  wire \mux_5_3_reg[11]_i_1__0_n_5 ;
  wire \mux_5_3_reg[12]_i_1__0_n_5 ;
  wire \mux_5_3_reg[13]_i_1_n_5 ;
  wire \mux_5_3_reg[15]_i_1__0_n_5 ;
  wire \mux_5_3_reg[1]_i_1__0_n_5 ;
  wire \mux_5_3_reg[2]_i_1__0_n_5 ;
  wire \mux_5_3_reg[3]_i_1__0_n_5 ;
  wire \mux_5_3_reg[4]_i_1__0_n_5 ;
  wire \mux_5_3_reg[5]_i_1__0_n_5 ;
  wire \mux_5_3_reg[6]_i_1__0_n_5 ;
  wire \mux_5_3_reg[7]_i_1__0_n_5 ;
  wire \mux_5_3_reg[8]_i_1__0_n_5 ;
  wire \mux_5_3_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_6_0_reg;
  wire \mux_6_0_reg[0]_i_1__0_n_5 ;
  wire \mux_6_0_reg[10]_i_1__0_n_5 ;
  wire \mux_6_0_reg[11]_i_1__0_n_5 ;
  wire \mux_6_0_reg[12]_i_1__0_n_5 ;
  wire \mux_6_0_reg[13]_i_1__0_n_5 ;
  wire \mux_6_0_reg[15]_i_1__0_n_5 ;
  wire \mux_6_0_reg[1]_i_1__0_n_5 ;
  wire \mux_6_0_reg[2]_i_1__0_n_5 ;
  wire \mux_6_0_reg[3]_i_1__0_n_5 ;
  wire \mux_6_0_reg[4]_i_1__0_n_5 ;
  wire \mux_6_0_reg[5]_i_1__0_n_5 ;
  wire \mux_6_0_reg[6]_i_1__0_n_5 ;
  wire \mux_6_0_reg[7]_i_1__0_n_5 ;
  wire \mux_6_0_reg[8]_i_1__0_n_5 ;
  wire \mux_6_0_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_6_1_reg;
  wire \mux_6_1_reg[0]_i_1__0_n_5 ;
  wire \mux_6_1_reg[10]_i_1__0_n_5 ;
  wire \mux_6_1_reg[11]_i_1__0_n_5 ;
  wire \mux_6_1_reg[12]_i_1__0_n_5 ;
  wire \mux_6_1_reg[13]_i_1__0_n_5 ;
  wire \mux_6_1_reg[15]_i_1__0_n_5 ;
  wire \mux_6_1_reg[1]_i_1__0_n_5 ;
  wire \mux_6_1_reg[2]_i_1__0_n_5 ;
  wire \mux_6_1_reg[3]_i_1__0_n_5 ;
  wire \mux_6_1_reg[4]_i_1__0_n_5 ;
  wire \mux_6_1_reg[5]_i_1__0_n_5 ;
  wire \mux_6_1_reg[6]_i_1__0_n_5 ;
  wire \mux_6_1_reg[7]_i_1__0_n_5 ;
  wire \mux_6_1_reg[8]_i_1__0_n_5 ;
  wire \mux_6_1_reg[9]_i_1__0_n_5 ;
  wire [1:0]p_0_in;
  wire \sel1_reg_n_5_[1] ;
  wire \sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ;
  wire \sel2_reg_n_5_[2] ;
  wire \sel2_reg_n_5_[3] ;
  wire \sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ;
  wire \sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ;
  wire sel3_reg_gate_n_5;
  wire \sel3_reg_n_5_[3] ;
  wire \sel4_reg[4]_0 ;
  wire \sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ;
  wire \sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ;
  wire sel4_reg_gate_n_5;
  wire \sel4_reg_n_5_[4] ;
  wire \sel5_reg[5]_0 ;
  wire \sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r_n_5 ;
  wire sel5_reg_gate_n_5;
  wire \sel5_reg_n_5_[5] ;
  wire sel6;
  wire \sel6_reg[6]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \input_data_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_10
       (.I0(mux_6_1_reg[6]),
        .I1(mux_6_0_reg[6]),
        .I2(sel6),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_11
       (.I0(mux_6_1_reg[5]),
        .I1(mux_6_0_reg[5]),
        .I2(sel6),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_12
       (.I0(mux_6_1_reg[4]),
        .I1(mux_6_0_reg[4]),
        .I2(sel6),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_13
       (.I0(mux_6_1_reg[3]),
        .I1(mux_6_0_reg[3]),
        .I2(sel6),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_14
       (.I0(mux_6_1_reg[2]),
        .I1(mux_6_0_reg[2]),
        .I2(sel6),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_15
       (.I0(mux_6_1_reg[1]),
        .I1(mux_6_0_reg[1]),
        .I2(sel6),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_16
       (.I0(mux_6_1_reg[0]),
        .I1(mux_6_0_reg[0]),
        .I2(sel6),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_2
       (.I0(mux_6_1_reg[15]),
        .I1(mux_6_0_reg[15]),
        .I2(sel6),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_3
       (.I0(mux_6_1_reg[13]),
        .I1(mux_6_0_reg[13]),
        .I2(sel6),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_4
       (.I0(mux_6_1_reg[12]),
        .I1(mux_6_0_reg[12]),
        .I2(sel6),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_5
       (.I0(mux_6_1_reg[11]),
        .I1(mux_6_0_reg[11]),
        .I2(sel6),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_6
       (.I0(mux_6_1_reg[10]),
        .I1(mux_6_0_reg[10]),
        .I2(sel6),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_7
       (.I0(mux_6_1_reg[9]),
        .I1(mux_6_0_reg[9]),
        .I2(sel6),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_8
       (.I0(mux_6_1_reg[8]),
        .I1(mux_6_0_reg[8]),
        .I2(sel6),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_1293_reg_i_9
       (.I0(mux_6_1_reg[7]),
        .I1(mux_6_0_reg[7]),
        .I2(sel6),
        .O(A[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[15]_i_1__1 
       (.I0(Q[0]),
        .O(\mux_1_0_reg[15]_i_1__1_n_5 ));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1__1_n_5 ),
        .Q(mux_1_0_reg),
        .R(SR));
  FDRE \mux_1_10_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(mux_1_10_reg),
        .R(SR));
  FDRE \mux_1_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mux_1_2_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_0_reg[15]_i_1__1 
       (.I0(mux_1_0_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_0_reg[15]_i_1__1_n_5 ));
  FDRE \mux_2_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[15]_i_1__1_n_5 ),
        .Q(mux_2_0_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_10_reg[15]_i_1 
       (.I0(mux_1_10_reg),
        .I1(mux_1_0_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_10_reg[15]_i_1_n_5 ));
  FDRE \mux_2_10_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_10_reg[15]_i_1_n_5 ),
        .Q(mux_2_10_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_16_reg[15]_i_1 
       (.I0(mux_1_2_reg),
        .I1(mux_1_10_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_16_reg[15]_i_1_n_5 ));
  FDRE \mux_2_16_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_16_reg[15]_i_1_n_5 ),
        .Q(mux_2_16_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_1_reg[15]_i_1__0 
       (.I0(mux_1_0_reg),
        .I1(mux_1_2_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_1_reg[15]_i_1__0_n_5 ));
  FDRE \mux_2_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_1_reg[15]_i_1__0_n_5 ),
        .Q(mux_2_1_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_20_reg[15]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_10_reg),
        .O(\mux_2_20_reg[15]_i_1_n_5 ));
  FDRE \mux_2_20_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_20_reg[15]_i_1_n_5 ),
        .Q(mux_2_20_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_21_reg[15]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_2_reg),
        .O(\mux_2_21_reg[15]_i_1_n_5 ));
  FDRE \mux_2_21_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_21_reg[15]_i_1_n_5 ),
        .Q(mux_2_21_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_22_reg[15]_i_1 
       (.I0(mux_1_2_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_22_reg[15]_i_1_n_5 ));
  FDRE \mux_2_22_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_22_reg[15]_i_1_n_5 ),
        .Q(mux_2_22_reg),
        .R(SR));
  FDRE \mux_2_24_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_10_reg),
        .Q(mux_2_24_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_25_reg[15]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_0_reg),
        .O(\mux_2_25_reg[15]_i_1_n_5 ));
  FDRE \mux_2_25_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_25_reg[15]_i_1_n_5 ),
        .Q(mux_2_25_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_2_reg[12]_i_1__1 
       (.I0(mux_1_10_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[12]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_2_reg[15]_i_1__0 
       (.I0(mux_1_2_reg),
        .I1(mux_1_0_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[15]_i_1__0_n_5 ));
  FDRE \mux_2_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[12]_i_1__1_n_5 ),
        .Q(mux_2_2_reg[12]),
        .R(SR));
  FDRE \mux_2_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[15]_i_1__0_n_5 ),
        .Q(mux_2_2_reg[15]),
        .R(SR));
  FDRE \mux_2_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_0_reg),
        .Q(mux_2_4_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_5_reg[15]_i_1 
       (.I0(mux_1_0_reg),
        .I1(mux_1_10_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_5_reg[15]_i_1_n_5 ));
  FDRE \mux_2_5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_5_reg[15]_i_1_n_5 ),
        .Q(mux_2_5_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_6_reg[15]_i_1 
       (.I0(mux_1_10_reg),
        .I1(mux_1_2_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_6_reg[15]_i_1_n_5 ));
  FDRE \mux_2_6_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_6_reg[15]_i_1_n_5 ),
        .Q(mux_2_6_reg),
        .R(SR));
  FDRE \mux_2_7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_2_reg),
        .Q(mux_2_7_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[0]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_16_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[10]_i_1__0 
       (.I0(mux_2_25_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[11]_i_1__0 
       (.I0(mux_2_20_reg),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[12]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[15]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[3]_i_1__0 
       (.I0(mux_2_4_reg),
        .I1(mux_2_22_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[4]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[5]_i_1__0 
       (.I0(mux_2_7_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_0_reg[9]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_0_reg),
        .O(\mux_3_0_reg[9]_i_1_n_5 ));
  FDRE \mux_3_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[0]_i_1__0_n_5 ),
        .Q(mux_3_0_reg[0]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_0_reg[10]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_0_reg[11]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_0_reg[12]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[15]_i_1_n_5 ),
        .Q(mux_3_0_reg[15]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[3]_i_1__0_n_5 ),
        .Q(mux_3_0_reg[3]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[4]_i_1_n_5 ),
        .Q(mux_3_0_reg[4]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[5]_i_1__0_n_5 ),
        .Q(mux_3_0_reg[5]),
        .R(SR));
  FDRE \mux_3_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[9]_i_1_n_5 ),
        .Q(mux_3_0_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[10]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_22_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[11]_i_1__0 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[12]_i_1__0 
       (.I0(mux_2_20_reg),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[13]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[15]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_20_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_10_reg[1]_i_1__0 
       (.I0(mux_2_2_reg[12]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[5]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_20_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[6]_i_1__0 
       (.I0(mux_2_20_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[7]_i_1 
       (.I0(mux_2_5_reg),
        .I1(mux_2_22_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_10_reg[9]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_10_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_10_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[10]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[11]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[12]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[13]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[13]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[15]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[1]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[1]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[5]_i_1_n_5 ),
        .Q(mux_3_10_reg[5]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[6]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[6]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[7]_i_1_n_5 ),
        .Q(mux_3_10_reg[7]),
        .R(SR));
  FDRE \mux_3_10_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_10_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_10_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_11_reg[10]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_20_reg),
        .O(\mux_3_11_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[11]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[12]_i_1__0 
       (.I0(mux_2_20_reg),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[15]_i_1__0 
       (.I0(mux_2_7_reg),
        .I1(mux_2_22_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[1]_i_1__0 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_11_reg[3]_i_1 
       (.I0(mux_2_7_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[4]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[7]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_11_reg[9]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_11_reg[9]_i_1_n_5 ));
  FDRE \mux_3_11_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[10]_i_1_n_5 ),
        .Q(mux_3_11_reg[10]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[11]_i_1_n_5 ),
        .Q(mux_3_11_reg[11]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_11_reg[12]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_11_reg[15]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[1]_i_1__0_n_5 ),
        .Q(mux_3_11_reg[1]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[3]_i_1_n_5 ),
        .Q(mux_3_11_reg[3]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[4]_i_1__0_n_5 ),
        .Q(mux_3_11_reg[4]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[7]_i_1_n_5 ),
        .Q(mux_3_11_reg[7]),
        .R(SR));
  FDRE \mux_3_11_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_11_reg[9]_i_1_n_5 ),
        .Q(mux_3_11_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_12_reg[0]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_5_reg),
        .O(\mux_3_12_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[10]_i_1 
       (.I0(mux_2_24_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[12]_i_1__0 
       (.I0(mux_2_25_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[13]_i_1 
       (.I0(mux_2_5_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[15]_i_1__0 
       (.I0(mux_2_25_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[1]_i_1 
       (.I0(mux_2_22_reg),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[2]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[4]_i_1__0 
       (.I0(mux_2_6_reg),
        .I1(mux_2_22_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[6]_i_1__0 
       (.I0(mux_2_22_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[7]_i_1__0 
       (.I0(mux_2_1_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_12_reg[8]_i_1 
       (.I0(mux_2_6_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_12_reg[8]_i_1_n_5 ));
  FDRE \mux_3_12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[0]_i_1_n_5 ),
        .Q(mux_3_12_reg[0]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[10]_i_1_n_5 ),
        .Q(mux_3_12_reg[10]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_12_reg[12]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[13]_i_1_n_5 ),
        .Q(mux_3_12_reg[13]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_12_reg[15]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[1]_i_1_n_5 ),
        .Q(mux_3_12_reg[1]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[2]_i_1_n_5 ),
        .Q(mux_3_12_reg[2]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[4]_i_1__0_n_5 ),
        .Q(mux_3_12_reg[4]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[6]_i_1__0_n_5 ),
        .Q(mux_3_12_reg[6]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[7]_i_1__0_n_5 ),
        .Q(mux_3_12_reg[7]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_12_reg[8]_i_1_n_5 ),
        .Q(mux_3_12_reg[8]),
        .R(SR));
  FDRE \mux_3_12_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_25_reg),
        .Q(mux_3_12_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_13_reg[11]_i_1__0 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_10_reg),
        .O(\mux_3_13_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[15]_i_1 
       (.I0(mux_2_5_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[4]_i_1 
       (.I0(mux_2_25_reg),
        .I1(mux_2_16_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[7]_i_1__0 
       (.I0(mux_2_20_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[8]_i_1__0 
       (.I0(mux_2_25_reg),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_13_reg[9]_i_1__0 
       (.I0(mux_2_20_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_13_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_13_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_2_reg[15]),
        .Q(mux_3_13_reg[10]),
        .R(SR));
  FDRE \mux_3_13_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_13_reg[11]),
        .R(SR));
  FDRE \mux_3_13_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_20_reg),
        .Q(mux_3_13_reg[12]),
        .R(SR));
  FDRE \mux_3_13_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[15]_i_1_n_5 ),
        .Q(mux_3_13_reg[15]),
        .R(SR));
  FDRE \mux_3_13_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[4]_i_1_n_5 ),
        .Q(mux_3_13_reg[4]),
        .R(SR));
  FDRE \mux_3_13_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[7]_i_1__0_n_5 ),
        .Q(mux_3_13_reg[7]),
        .R(SR));
  FDRE \mux_3_13_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_13_reg[8]),
        .R(SR));
  FDRE \mux_3_13_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_13_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_13_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_14_reg[0]_i_1__0 
       (.I0(mux_2_5_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[10]_i_1__0 
       (.I0(mux_2_10_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[11]_i_1__0 
       (.I0(mux_2_4_reg),
        .I1(mux_2_20_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[12]_i_1__0 
       (.I0(mux_2_10_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[15]_i_1__0 
       (.I0(mux_2_24_reg),
        .I1(mux_2_16_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[3]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[5]_i_1 
       (.I0(mux_2_16_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_14_reg[8]_i_1__0 
       (.I0(mux_2_25_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_14_reg[8]_i_1__0_n_5 ));
  FDRE \mux_3_14_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[0]_i_1__0_n_5 ),
        .Q(mux_3_14_reg[0]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_14_reg[10]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_14_reg[11]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_14_reg[12]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_14_reg[15]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[3]_i_1_n_5 ),
        .Q(mux_3_14_reg[3]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[5]_i_1_n_5 ),
        .Q(mux_3_14_reg[5]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_14_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_14_reg[8]),
        .R(SR));
  FDRE \mux_3_14_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_5_reg),
        .Q(mux_3_14_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[10]_i_1__0 
       (.I0(mux_2_10_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[11]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[12]_i_1__0 
       (.I0(mux_2_1_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[13]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[15]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_15_reg[2]_i_1__0 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_2_reg[15]),
        .O(\mux_3_15_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[3]_i_1 
       (.I0(mux_2_24_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[4]_i_1__0 
       (.I0(mux_2_4_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_15_reg[5]_i_1__0 
       (.I0(mux_2_6_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[7]_i_1__0 
       (.I0(mux_2_16_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_15_reg[8]_i_1 
       (.I0(mux_2_1_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_15_reg[9]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_15_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_4_reg),
        .Q(mux_3_15_reg[0]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[10]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[11]_i_1_n_5 ),
        .Q(mux_3_15_reg[11]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[12]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[13]_i_1_n_5 ),
        .Q(mux_3_15_reg[13]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[15]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[2]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[2]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[3]_i_1_n_5 ),
        .Q(mux_3_15_reg[3]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[4]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[4]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[5]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[5]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[7]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[7]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[8]_i_1_n_5 ),
        .Q(mux_3_15_reg[8]),
        .R(SR));
  FDRE \mux_3_15_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_15_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_15_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[0]_i_1__0 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_16_reg),
        .O(\mux_3_1_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[10]_i_1__0 
       (.I0(mux_2_4_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[11]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[12]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[13]_i_1__0 
       (.I0(mux_2_1_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_1_reg[15]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[2]_i_1 
       (.I0(mux_2_22_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[3]_i_1__0 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_20_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[6]_i_1 
       (.I0(mux_2_20_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[7]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[8]_i_1__0 
       (.I0(mux_2_10_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[9]_i_1 
       (.I0(mux_2_5_reg),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[9]_i_1_n_5 ));
  FDRE \mux_3_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[0]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[0]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[10]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[11]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[12]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[13]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[13]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[15]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[2]_i_1_n_5 ),
        .Q(mux_3_1_reg[2]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[3]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[3]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[6]_i_1_n_5 ),
        .Q(mux_3_1_reg[6]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[7]_i_1_n_5 ),
        .Q(mux_3_1_reg[7]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[8]),
        .R(SR));
  FDRE \mux_3_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[9]_i_1_n_5 ),
        .Q(mux_3_1_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[0]_i_1 
       (.I0(mux_2_20_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[10]_i_1__0 
       (.I0(mux_2_22_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[11]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[12]_i_1__0 
       (.I0(mux_2_16_reg),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[15]_i_1__0 
       (.I0(mux_2_5_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[3]_i_1 
       (.I0(mux_2_6_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[4]_i_1__0 
       (.I0(mux_2_16_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[5]_i_1__0 
       (.I0(mux_2_4_reg),
        .I1(mux_2_16_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_2_reg[6]_i_1__0 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_21_reg),
        .O(\mux_3_2_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[7]_i_1 
       (.I0(mux_2_6_reg),
        .I1(mux_2_20_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[8]_i_1__0 
       (.I0(mux_2_22_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[9]_i_1__0 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[0]_i_1_n_5 ),
        .Q(mux_3_2_reg[0]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[10]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[11]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[12]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[15]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_22_reg),
        .Q(mux_3_2_reg[2]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[3]_i_1_n_5 ),
        .Q(mux_3_2_reg[3]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[4]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[4]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[5]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[5]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[6]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[6]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[7]_i_1_n_5 ),
        .Q(mux_3_2_reg[7]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[8]),
        .R(SR));
  FDRE \mux_3_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[0]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[10]_i_1__0 
       (.I0(mux_2_25_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[11]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[12]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[15]_i_1__0 
       (.I0(mux_2_7_reg),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[3]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[4]_i_1 
       (.I0(mux_2_22_reg),
        .I1(mux_2_16_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[6]_i_1 
       (.I0(mux_2_22_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_3_reg[7]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[8]_i_1__0 
       (.I0(mux_2_16_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[9]_i_1__0 
       (.I0(mux_2_5_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[0]_i_1_n_5 ),
        .Q(mux_3_3_reg[0]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_3_reg[10]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_3_reg[11]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_3_reg[12]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_3_reg[15]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[3]_i_1_n_5 ),
        .Q(mux_3_3_reg[3]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[4]_i_1_n_5 ),
        .Q(mux_3_3_reg[4]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[6]_i_1_n_5 ),
        .Q(mux_3_3_reg[6]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[7]_i_1__0_n_5 ),
        .Q(mux_3_3_reg[7]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_3_reg[8]),
        .R(SR));
  FDRE \mux_3_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_3_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[0]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_20_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[10]_i_1 
       (.I0(mux_2_25_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[11]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[12]_i_1 
       (.I0(mux_2_4_reg),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[15]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_7_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[1]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_4_reg[2]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_4_reg),
        .O(\mux_3_4_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[3]_i_1__0 
       (.I0(mux_2_16_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[5]_i_1__0 
       (.I0(mux_2_24_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[7]_i_1__0 
       (.I0(mux_2_22_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[8]_i_1__0 
       (.I0(mux_2_24_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[9]_i_1__0 
       (.I0(mux_2_6_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[0]_i_1_n_5 ),
        .Q(mux_3_4_reg[0]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[10]_i_1_n_5 ),
        .Q(mux_3_4_reg[10]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[11]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[12]_i_1_n_5 ),
        .Q(mux_3_4_reg[12]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[15]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[1]_i_1_n_5 ),
        .Q(mux_3_4_reg[1]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[2]_i_1_n_5 ),
        .Q(mux_3_4_reg[2]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[3]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[3]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[5]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[5]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[7]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[7]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[8]),
        .R(SR));
  FDRE \mux_3_4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[0]_i_1 
       (.I0(mux_2_5_reg),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[11]_i_1__0 
       (.I0(mux_2_4_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[12]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(mux_2_22_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[15]_i_1__0 
       (.I0(mux_2_6_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[1]_i_1__0 
       (.I0(mux_2_5_reg),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_5_reg[4]_i_1__0 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_25_reg),
        .O(\mux_3_5_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[5]_i_1__0 
       (.I0(mux_2_5_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[6]_i_1 
       (.I0(mux_2_16_reg),
        .I1(mux_2_20_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[7]_i_1 
       (.I0(mux_2_21_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[8]_i_1__0 
       (.I0(mux_2_6_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[9]_i_1__0 
       (.I0(mux_2_1_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[0]_i_1_n_5 ),
        .Q(mux_3_5_reg[0]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[11]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[12]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[15]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[1]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[1]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[4]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[4]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[5]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[5]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[6]_i_1_n_5 ),
        .Q(mux_3_5_reg[6]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[7]_i_1_n_5 ),
        .Q(mux_3_5_reg[7]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[8]),
        .R(SR));
  FDRE \mux_3_5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_5_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[0]_i_1__0 
       (.I0(mux_2_6_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[10]_i_1__0 
       (.I0(mux_2_10_reg),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[11]_i_1 
       (.I0(mux_2_20_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[12]_i_1 
       (.I0(mux_2_20_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[1]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[4]_i_1__0 
       (.I0(mux_2_24_reg),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[5]_i_1__0 
       (.I0(mux_2_25_reg),
        .I1(mux_2_22_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[6]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[7]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[8]_i_1__0 
       (.I0(mux_2_10_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[9]_i_1 
       (.I0(mux_2_7_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[9]_i_1_n_5 ));
  FDRE \mux_3_6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[0]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[0]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[10]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[11]_i_1_n_5 ),
        .Q(mux_3_6_reg[11]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[12]_i_1_n_5 ),
        .Q(mux_3_6_reg[12]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[1]_i_1_n_5 ),
        .Q(mux_3_6_reg[1]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_24_reg),
        .Q(mux_3_6_reg[2]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[4]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[4]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[5]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[5]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[6]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[6]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[7]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[7]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[8]),
        .R(SR));
  FDRE \mux_3_6_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[9]_i_1_n_5 ),
        .Q(mux_3_6_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[15]_i_1__0 
       (.I0(mux_2_7_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[1]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_6_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[3]_i_1 
       (.I0(mux_2_25_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[4]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_7_reg[5]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_1_reg),
        .O(\mux_3_7_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[7]_i_1__0 
       (.I0(mux_2_16_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_7_reg[8]_i_1__0 
       (.I0(mux_2_20_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[8]_i_1__0_n_5 ));
  FDRE \mux_3_7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_7_reg[15]),
        .R(SR));
  FDRE \mux_3_7_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[1]_i_1_n_5 ),
        .Q(mux_3_7_reg[1]),
        .R(SR));
  FDRE \mux_3_7_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[3]_i_1_n_5 ),
        .Q(mux_3_7_reg[3]),
        .R(SR));
  FDRE \mux_3_7_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[4]_i_1_n_5 ),
        .Q(mux_3_7_reg[4]),
        .R(SR));
  FDRE \mux_3_7_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[5]_i_1_n_5 ),
        .Q(mux_3_7_reg[5]),
        .R(SR));
  FDRE \mux_3_7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[7]_i_1__0_n_5 ),
        .Q(mux_3_7_reg[7]),
        .R(SR));
  FDRE \mux_3_7_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_7_reg[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_8_reg[11]_i_1__0 
       (.I0(mux_2_24_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[12]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[15]_i_1__0 
       (.I0(mux_2_10_reg),
        .I1(mux_2_16_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[1]_i_1 
       (.I0(mux_2_25_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[2]_i_1__0 
       (.I0(mux_2_16_reg),
        .I1(mux_2_5_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[4]_i_1 
       (.I0(mux_2_7_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[7]_i_1 
       (.I0(mux_2_24_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_8_reg[8]_i_1__0 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_8_reg[8]_i_1__0_n_5 ));
  FDRE \mux_3_8_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[11]_i_1__0_n_5 ),
        .Q(mux_3_8_reg[11]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[12]_i_1__0_n_5 ),
        .Q(mux_3_8_reg[12]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_8_reg[15]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[1]_i_1_n_5 ),
        .Q(mux_3_8_reg[1]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[2]_i_1__0_n_5 ),
        .Q(mux_3_8_reg[2]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[4]_i_1_n_5 ),
        .Q(mux_3_8_reg[4]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_21_reg),
        .Q(mux_3_8_reg[6]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[7]_i_1_n_5 ),
        .Q(mux_3_8_reg[7]),
        .R(SR));
  FDRE \mux_3_8_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_8_reg[8]_i_1__0_n_5 ),
        .Q(mux_3_8_reg[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_9_reg[0]_i_1 
       (.I0(mux_2_25_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[10]_i_1__0 
       (.I0(mux_2_0_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[13]_i_1__0 
       (.I0(mux_2_5_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[15]_i_1__0 
       (.I0(mux_2_4_reg),
        .I1(mux_2_0_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[2]_i_1 
       (.I0(mux_2_7_reg),
        .I1(mux_2_21_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[4]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_24_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_9_reg[6]_i_1__0 
       (.I0(mux_2_22_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[7]_i_1 
       (.I0(mux_2_0_reg),
        .I1(mux_2_25_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_9_reg[9]_i_1__0 
       (.I0(mux_2_21_reg),
        .I1(mux_2_4_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_9_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[0]_i_1_n_5 ),
        .Q(mux_3_9_reg[0]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_9_reg[10]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[13]_i_1__0_n_5 ),
        .Q(mux_3_9_reg[13]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_9_reg[15]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[2]_i_1_n_5 ),
        .Q(mux_3_9_reg[2]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[4]_i_1_n_5 ),
        .Q(mux_3_9_reg[4]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[6]_i_1__0_n_5 ),
        .Q(mux_3_9_reg[6]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[7]_i_1_n_5 ),
        .Q(mux_3_9_reg[7]),
        .R(SR));
  FDRE \mux_3_9_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_9_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_9_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[0]_i_1__0 
       (.I0(mux_3_1_reg[0]),
        .I1(mux_3_0_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[10]_i_1__0 
       (.I0(mux_3_1_reg[10]),
        .I1(mux_3_0_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[11]_i_1__0 
       (.I0(mux_3_1_reg[11]),
        .I1(mux_3_0_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[11]_i_1__0_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[12]_i_1__0 
       (.I0(mux_3_1_reg[12]),
        .I1(mux_3_0_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[13]_i_1__0 
       (.I0(mux_3_1_reg[13]),
        .I1(mux_3_0_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[15]_i_1__0 
       (.I0(mux_3_1_reg[15]),
        .I1(mux_3_0_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[1]_i_1__0 
       (.I0(mux_3_12_reg[7]),
        .I1(mux_3_2_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[2]_i_1__0 
       (.I0(mux_3_1_reg[2]),
        .I1(mux_3_5_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[3]_i_1__0 
       (.I0(mux_3_1_reg[3]),
        .I1(mux_3_0_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[4]_i_1__0 
       (.I0(mux_3_9_reg[13]),
        .I1(mux_3_0_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[5]_i_1__0 
       (.I0(mux_3_6_reg[7]),
        .I1(mux_3_0_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[6]_i_1__0 
       (.I0(mux_3_1_reg[6]),
        .I1(mux_3_13_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[7]_i_1__0 
       (.I0(mux_3_1_reg[7]),
        .I1(mux_3_9_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[8]_i_1__0 
       (.I0(mux_3_1_reg[8]),
        .I1(mux_3_1_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[9]_i_1__0 
       (.I0(mux_3_1_reg[9]),
        .I1(mux_3_0_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[0]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[10]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[11]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[12]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[13]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[13]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[15]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[1]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[2]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[3]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[4]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[5]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[6]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[7]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[8]),
        .R(SR));
  FDRE \mux_4_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_0_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[0]_i_1__0 
       (.I0(mux_3_3_reg[0]),
        .I1(mux_3_2_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[10]_i_1__0 
       (.I0(mux_3_3_reg[10]),
        .I1(mux_3_2_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[11]_i_1__0 
       (.I0(mux_3_3_reg[11]),
        .I1(mux_3_2_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[12]_i_1__0 
       (.I0(mux_3_3_reg[12]),
        .I1(mux_3_2_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[15]_i_1__0 
       (.I0(mux_3_3_reg[15]),
        .I1(mux_3_2_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[1]_i_1__0 
       (.I0(mux_3_12_reg[10]),
        .I1(mux_3_7_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[2]_i_1__0 
       (.I0(mux_3_12_reg[9]),
        .I1(mux_3_2_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[3]_i_1__0 
       (.I0(mux_3_3_reg[3]),
        .I1(mux_3_2_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[4]_i_1__0 
       (.I0(mux_3_3_reg[4]),
        .I1(mux_3_2_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[5]_i_1__0 
       (.I0(mux_3_1_reg[9]),
        .I1(mux_3_2_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[6]_i_1__0 
       (.I0(mux_3_3_reg[6]),
        .I1(mux_3_2_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[7]_i_1__0 
       (.I0(mux_3_3_reg[7]),
        .I1(mux_3_2_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[8]_i_1__0 
       (.I0(mux_3_3_reg[8]),
        .I1(mux_3_2_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[9]_i_1__0 
       (.I0(mux_3_3_reg[9]),
        .I1(mux_3_2_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[0]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[10]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[11]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[12]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[15]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[1]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[2]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[3]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[4]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[5]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[6]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[7]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[8]),
        .R(SR));
  FDRE \mux_4_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_1_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[0]_i_1__0 
       (.I0(mux_3_5_reg[0]),
        .I1(mux_3_4_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[10]_i_1__0 
       (.I0(mux_3_12_reg[15]),
        .I1(mux_3_4_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[11]_i_1__0 
       (.I0(mux_3_5_reg[11]),
        .I1(mux_3_4_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[12]_i_1__0 
       (.I0(mux_3_5_reg[12]),
        .I1(mux_3_4_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[15]_i_1__0 
       (.I0(mux_3_5_reg[15]),
        .I1(mux_3_4_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[1]_i_1__0 
       (.I0(mux_3_5_reg[1]),
        .I1(mux_3_4_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[2]_i_1__0 
       (.I0(mux_3_8_reg[12]),
        .I1(mux_3_4_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[3]_i_1__0 
       (.I0(mux_3_6_reg[10]),
        .I1(mux_3_4_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[4]_i_1__0 
       (.I0(mux_3_5_reg[4]),
        .I1(mux_3_3_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[5]_i_1__0 
       (.I0(mux_3_5_reg[5]),
        .I1(mux_3_4_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[6]_i_1__0 
       (.I0(mux_3_5_reg[6]),
        .I1(mux_3_11_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[7]_i_1__0 
       (.I0(mux_3_5_reg[7]),
        .I1(mux_3_4_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[8]_i_1__0 
       (.I0(mux_3_5_reg[8]),
        .I1(mux_3_4_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[9]_i_1__0 
       (.I0(mux_3_5_reg[9]),
        .I1(mux_3_4_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[0]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[10]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[11]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[12]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[15]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[1]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[2]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[3]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[4]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[5]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[6]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[7]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[8]),
        .R(SR));
  FDRE \mux_4_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_2_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[0]_i_1__0 
       (.I0(mux_3_1_reg[6]),
        .I1(mux_3_6_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[10]_i_1__0 
       (.I0(mux_3_10_reg[13]),
        .I1(mux_3_6_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[11]_i_1__0 
       (.I0(mux_3_12_reg[13]),
        .I1(mux_3_6_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[12]_i_1__0 
       (.I0(mux_3_11_reg[15]),
        .I1(mux_3_6_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[15]_i_1__0 
       (.I0(mux_3_7_reg[15]),
        .I1(mux_3_4_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[1]_i_1__0 
       (.I0(mux_3_7_reg[1]),
        .I1(mux_3_6_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[2]_i_1__0 
       (.I0(mux_3_11_reg[10]),
        .I1(mux_3_6_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[3]_i_1__0 
       (.I0(mux_3_7_reg[3]),
        .I1(mux_3_13_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[4]_i_1__0 
       (.I0(mux_3_7_reg[4]),
        .I1(mux_3_6_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[5]_i_1__0 
       (.I0(mux_3_7_reg[5]),
        .I1(mux_3_6_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[6]_i_1__0 
       (.I0(mux_3_8_reg[7]),
        .I1(mux_3_6_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[7]_i_1__0 
       (.I0(mux_3_7_reg[7]),
        .I1(mux_3_6_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[8]_i_1__0 
       (.I0(mux_3_7_reg[8]),
        .I1(mux_3_6_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[9]_i_1__0 
       (.I0(mux_3_9_reg[13]),
        .I1(mux_3_6_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[0]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[10]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[11]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[12]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[15]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[1]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[2]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[3]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[4]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[5]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[6]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[7]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[8]),
        .R(SR));
  FDRE \mux_4_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_3_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[0]_i_1__0 
       (.I0(mux_3_9_reg[0]),
        .I1(mux_3_0_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[10]_i_1__0 
       (.I0(mux_3_9_reg[10]),
        .I1(mux_3_6_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[11]_i_1__0 
       (.I0(mux_3_0_reg[11]),
        .I1(mux_3_8_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[12]_i_1__0 
       (.I0(mux_3_10_reg[15]),
        .I1(mux_3_8_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[13]_i_1__0 
       (.I0(mux_3_9_reg[13]),
        .I1(mux_3_8_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[15]_i_1__0 
       (.I0(mux_3_9_reg[15]),
        .I1(mux_3_8_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[1]_i_1__0 
       (.I0(mux_3_4_reg[10]),
        .I1(mux_3_8_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[2]_i_1__0 
       (.I0(mux_3_9_reg[2]),
        .I1(mux_3_8_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[3]_i_1__0 
       (.I0(mux_3_10_reg[11]),
        .I1(mux_3_7_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[4]_i_1__0 
       (.I0(mux_3_9_reg[4]),
        .I1(mux_3_8_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[5]_i_1__0 
       (.I0(mux_3_2_reg[15]),
        .I1(mux_3_1_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[6]_i_1__0 
       (.I0(mux_3_9_reg[6]),
        .I1(mux_3_8_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[7]_i_1__0 
       (.I0(mux_3_9_reg[7]),
        .I1(mux_3_8_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[8]_i_1__0 
       (.I0(mux_3_9_reg[13]),
        .I1(mux_3_8_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_4_reg[9]_i_1__0 
       (.I0(mux_3_9_reg[9]),
        .I1(mux_3_12_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_4_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[0]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[10]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[11]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[12]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[13]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[13]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[15]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[1]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[2]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[3]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[4]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[5]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[6]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[7]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[8]),
        .R(SR));
  FDRE \mux_4_4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_4_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_4_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[0]_i_1__0 
       (.I0(mux_3_1_reg[0]),
        .I1(mux_3_6_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[10]_i_1__0 
       (.I0(mux_3_11_reg[10]),
        .I1(mux_3_10_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[11]_i_1__0 
       (.I0(mux_3_11_reg[11]),
        .I1(mux_3_10_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[12]_i_1__0 
       (.I0(mux_3_11_reg[12]),
        .I1(mux_3_10_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[13]_i_1__0 
       (.I0(mux_3_11_reg[15]),
        .I1(mux_3_10_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[15]_i_1__0 
       (.I0(mux_3_11_reg[15]),
        .I1(mux_3_10_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[1]_i_1__0 
       (.I0(mux_3_11_reg[1]),
        .I1(mux_3_10_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[2]_i_1__0 
       (.I0(mux_3_12_reg[12]),
        .I1(mux_3_9_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[3]_i_1__0 
       (.I0(mux_3_11_reg[3]),
        .I1(mux_3_6_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[4]_i_1__0 
       (.I0(mux_3_11_reg[4]),
        .I1(mux_3_8_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[5]_i_1__0 
       (.I0(mux_3_1_reg[7]),
        .I1(mux_3_10_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[6]_i_1__0 
       (.I0(mux_3_9_reg[13]),
        .I1(mux_3_10_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[7]_i_1__0 
       (.I0(mux_3_11_reg[7]),
        .I1(mux_3_10_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[8]_i_1__0 
       (.I0(mux_3_4_reg[15]),
        .I1(mux_3_13_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_5_reg[9]_i_1__0 
       (.I0(mux_3_11_reg[9]),
        .I1(mux_3_10_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_5_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[0]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[10]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[11]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[12]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[13]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[13]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[15]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[1]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[2]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[3]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[4]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[5]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[6]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[7]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[8]),
        .R(SR));
  FDRE \mux_4_5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_5_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_5_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[0]_i_1__0 
       (.I0(mux_3_0_reg[15]),
        .I1(mux_3_12_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[10]_i_1__0 
       (.I0(mux_3_13_reg[10]),
        .I1(mux_3_12_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[11]_i_1__0 
       (.I0(mux_3_13_reg[11]),
        .I1(mux_3_12_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[12]_i_1__0 
       (.I0(mux_3_13_reg[12]),
        .I1(mux_3_12_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[13]_i_1 
       (.I0(mux_3_13_reg[15]),
        .I1(mux_3_12_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[15]_i_1 
       (.I0(mux_3_13_reg[15]),
        .I1(mux_3_12_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[1]_i_1__0 
       (.I0(mux_3_12_reg[12]),
        .I1(mux_3_12_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[2]_i_1__0 
       (.I0(mux_3_10_reg[11]),
        .I1(mux_3_12_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[3]_i_1__0 
       (.I0(mux_3_2_reg[11]),
        .I1(mux_3_2_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[4]_i_1__0 
       (.I0(mux_3_13_reg[4]),
        .I1(mux_3_12_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[5]_i_1__0 
       (.I0(mux_3_1_reg[6]),
        .I1(mux_3_5_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[6]_i_1__0 
       (.I0(mux_3_14_reg[11]),
        .I1(mux_3_12_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[7]_i_1__0 
       (.I0(mux_3_13_reg[7]),
        .I1(mux_3_12_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[8]_i_1__0 
       (.I0(mux_3_13_reg[8]),
        .I1(mux_3_12_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_6_reg[9]_i_1__0 
       (.I0(mux_3_13_reg[9]),
        .I1(mux_3_12_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_6_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[0]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[10]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[11]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[12]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[13]_i_1_n_5 ),
        .Q(mux_4_6_reg[13]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[15]_i_1_n_5 ),
        .Q(mux_4_6_reg[15]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[1]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[2]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[3]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[4]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[5]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[6]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[7]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[8]),
        .R(SR));
  FDRE \mux_4_6_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_6_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_6_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[0]_i_1__0 
       (.I0(mux_3_15_reg[0]),
        .I1(mux_3_14_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[10]_i_1__0 
       (.I0(mux_3_15_reg[10]),
        .I1(mux_3_14_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[11]_i_1__0 
       (.I0(mux_3_15_reg[11]),
        .I1(mux_3_14_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[12]_i_1__0 
       (.I0(mux_3_15_reg[12]),
        .I1(mux_3_14_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[13]_i_1 
       (.I0(mux_3_15_reg[13]),
        .I1(mux_3_14_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[15]_i_1__0 
       (.I0(mux_3_15_reg[15]),
        .I1(mux_3_14_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[1]_i_1__0 
       (.I0(mux_3_15_reg[5]),
        .I1(mux_3_4_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[2]_i_1__0 
       (.I0(mux_3_15_reg[2]),
        .I1(mux_3_9_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[3]_i_1__0 
       (.I0(mux_3_15_reg[3]),
        .I1(mux_3_14_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[4]_i_1__0 
       (.I0(mux_3_15_reg[4]),
        .I1(mux_3_3_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[5]_i_1__0 
       (.I0(mux_3_15_reg[5]),
        .I1(mux_3_14_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[6]_i_1__0 
       (.I0(mux_3_3_reg[11]),
        .I1(mux_3_1_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[7]_i_1__0 
       (.I0(mux_3_15_reg[7]),
        .I1(mux_3_3_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[8]_i_1__0 
       (.I0(mux_3_15_reg[8]),
        .I1(mux_3_14_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_7_reg[9]_i_1__0 
       (.I0(mux_3_15_reg[9]),
        .I1(mux_3_14_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_7_reg[9]_i_1__0_n_5 ));
  FDRE \mux_4_7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[0]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[0]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[10]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[10]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[11]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[11]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[12]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[12]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[13]_i_1_n_5 ),
        .Q(mux_4_7_reg[13]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[15]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[15]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[1]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[1]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[2]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[2]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[3]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[3]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[4]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[4]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[5]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[5]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[6]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[6]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[7]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[7]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[8]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[8]),
        .R(SR));
  FDRE \mux_4_7_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_7_reg[9]_i_1__0_n_5 ),
        .Q(mux_4_7_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[0]_i_1__0 
       (.I0(mux_4_1_reg[0]),
        .I1(mux_4_0_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[10]_i_1__0 
       (.I0(mux_4_1_reg[10]),
        .I1(mux_4_0_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[11]_i_1__0 
       (.I0(mux_4_1_reg[11]),
        .I1(mux_4_0_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[12]_i_1__0 
       (.I0(mux_4_1_reg[12]),
        .I1(mux_4_0_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[13]_i_1__0 
       (.I0(mux_4_1_reg[15]),
        .I1(mux_4_0_reg[13]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[13]_i_1__0_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[15]_i_1__0 
       (.I0(mux_4_1_reg[15]),
        .I1(mux_4_0_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[1]_i_1__0 
       (.I0(mux_4_1_reg[1]),
        .I1(mux_4_0_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[2]_i_1__0 
       (.I0(mux_4_1_reg[2]),
        .I1(mux_4_0_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[3]_i_1__0 
       (.I0(mux_4_1_reg[3]),
        .I1(mux_4_0_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[4]_i_1__0 
       (.I0(mux_4_1_reg[4]),
        .I1(mux_4_0_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[5]_i_1__0 
       (.I0(mux_4_1_reg[5]),
        .I1(mux_4_0_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[6]_i_1__0 
       (.I0(mux_4_1_reg[6]),
        .I1(mux_4_0_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[7]_i_1__0 
       (.I0(mux_4_1_reg[7]),
        .I1(mux_4_0_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[8]_i_1__0 
       (.I0(mux_4_1_reg[8]),
        .I1(mux_4_0_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[9]_i_1__0 
       (.I0(mux_4_1_reg[9]),
        .I1(mux_4_0_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[9]_i_1__0_n_5 ));
  FDRE \mux_5_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[0]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[0]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[10]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[10]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[11]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[11]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[12]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[12]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[13]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[13]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[15]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[15]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[1]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[1]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[2]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[2]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[3]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[3]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[4]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[4]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[5]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[5]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[6]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[6]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[7]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[7]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[8]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[8]),
        .R(SR));
  FDRE \mux_5_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[9]_i_1__0_n_5 ),
        .Q(mux_5_0_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[0]_i_1__0 
       (.I0(mux_4_3_reg[0]),
        .I1(mux_4_2_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[10]_i_1__0 
       (.I0(mux_4_3_reg[10]),
        .I1(mux_4_2_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[11]_i_1__0 
       (.I0(mux_4_3_reg[11]),
        .I1(mux_4_2_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[12]_i_1__0 
       (.I0(mux_4_3_reg[12]),
        .I1(mux_4_2_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[15]_i_1__0 
       (.I0(mux_4_3_reg[15]),
        .I1(mux_4_2_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[1]_i_1__0 
       (.I0(mux_4_3_reg[1]),
        .I1(mux_4_2_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[2]_i_1__0 
       (.I0(mux_4_3_reg[2]),
        .I1(mux_4_2_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[3]_i_1__0 
       (.I0(mux_4_3_reg[3]),
        .I1(mux_4_2_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[4]_i_1__0 
       (.I0(mux_4_3_reg[4]),
        .I1(mux_4_2_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[5]_i_1__0 
       (.I0(mux_4_3_reg[5]),
        .I1(mux_4_2_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[6]_i_1__0 
       (.I0(mux_4_3_reg[6]),
        .I1(mux_4_2_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[7]_i_1__0 
       (.I0(mux_4_3_reg[7]),
        .I1(mux_4_2_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[8]_i_1__0 
       (.I0(mux_4_3_reg[8]),
        .I1(mux_4_2_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[9]_i_1__0 
       (.I0(mux_4_3_reg[9]),
        .I1(mux_4_2_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[9]_i_1__0_n_5 ));
  FDRE \mux_5_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[0]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[0]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[10]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[10]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[11]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[11]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[12]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[12]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[15]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[15]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[1]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[1]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[2]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[2]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[3]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[3]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[4]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[4]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[5]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[5]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[6]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[6]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[7]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[7]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[8]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[8]),
        .R(SR));
  FDRE \mux_5_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[9]_i_1__0_n_5 ),
        .Q(mux_5_1_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[0]_i_1__0 
       (.I0(mux_4_5_reg[0]),
        .I1(mux_4_4_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[10]_i_1__0 
       (.I0(mux_4_5_reg[10]),
        .I1(mux_4_4_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[11]_i_1__0 
       (.I0(mux_4_5_reg[11]),
        .I1(mux_4_4_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[12]_i_1__0 
       (.I0(mux_4_5_reg[12]),
        .I1(mux_4_4_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[13]_i_1__0 
       (.I0(mux_4_5_reg[13]),
        .I1(mux_4_4_reg[13]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[15]_i_1__0 
       (.I0(mux_4_5_reg[15]),
        .I1(mux_4_4_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[1]_i_1__0 
       (.I0(mux_4_5_reg[1]),
        .I1(mux_4_4_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[2]_i_1__0 
       (.I0(mux_4_5_reg[2]),
        .I1(mux_4_4_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[3]_i_1__0 
       (.I0(mux_4_5_reg[3]),
        .I1(mux_4_4_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[4]_i_1__0 
       (.I0(mux_4_5_reg[4]),
        .I1(mux_4_4_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[5]_i_1__0 
       (.I0(mux_4_5_reg[5]),
        .I1(mux_4_4_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[6]_i_1__0 
       (.I0(mux_4_5_reg[6]),
        .I1(mux_4_4_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[7]_i_1__0 
       (.I0(mux_4_5_reg[7]),
        .I1(mux_4_4_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[8]_i_1__0 
       (.I0(mux_4_5_reg[8]),
        .I1(mux_4_4_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_2_reg[9]_i_1__0 
       (.I0(mux_4_5_reg[9]),
        .I1(mux_4_4_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_2_reg[9]_i_1__0_n_5 ));
  FDRE \mux_5_2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[0]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[0]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[10]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[10]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[11]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[11]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[12]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[12]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[13]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[13]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[15]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[15]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[1]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[1]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[2]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[2]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[3]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[3]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[4]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[4]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[5]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[5]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[6]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[6]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[7]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[7]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[8]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[8]),
        .R(SR));
  FDRE \mux_5_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_2_reg[9]_i_1__0_n_5 ),
        .Q(mux_5_2_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[0]_i_1__0 
       (.I0(mux_4_7_reg[0]),
        .I1(mux_4_6_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[10]_i_1__0 
       (.I0(mux_4_7_reg[10]),
        .I1(mux_4_6_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[11]_i_1__0 
       (.I0(mux_4_7_reg[11]),
        .I1(mux_4_6_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[12]_i_1__0 
       (.I0(mux_4_7_reg[12]),
        .I1(mux_4_6_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[13]_i_1 
       (.I0(mux_4_7_reg[13]),
        .I1(mux_4_6_reg[13]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[15]_i_1__0 
       (.I0(mux_4_7_reg[15]),
        .I1(mux_4_6_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[1]_i_1__0 
       (.I0(mux_4_7_reg[1]),
        .I1(mux_4_6_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[2]_i_1__0 
       (.I0(mux_4_7_reg[2]),
        .I1(mux_4_6_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[3]_i_1__0 
       (.I0(mux_4_7_reg[3]),
        .I1(mux_4_6_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[4]_i_1__0 
       (.I0(mux_4_7_reg[4]),
        .I1(mux_4_6_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[5]_i_1__0 
       (.I0(mux_4_7_reg[5]),
        .I1(mux_4_6_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[6]_i_1__0 
       (.I0(mux_4_7_reg[6]),
        .I1(mux_4_6_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[7]_i_1__0 
       (.I0(mux_4_7_reg[7]),
        .I1(mux_4_6_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[8]_i_1__0 
       (.I0(mux_4_7_reg[8]),
        .I1(mux_4_6_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_3_reg[9]_i_1__0 
       (.I0(mux_4_7_reg[9]),
        .I1(mux_4_6_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_3_reg[9]_i_1__0_n_5 ));
  FDRE \mux_5_3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[0]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[0]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[10]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[10]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[11]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[11]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[12]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[12]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[13]_i_1_n_5 ),
        .Q(mux_5_3_reg[13]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[15]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[15]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[1]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[1]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[2]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[2]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[3]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[3]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[4]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[4]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[5]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[5]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[6]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[6]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[7]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[7]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[8]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[8]),
        .R(SR));
  FDRE \mux_5_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_3_reg[9]_i_1__0_n_5 ),
        .Q(mux_5_3_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[0]_i_1__0 
       (.I0(mux_5_1_reg[0]),
        .I1(mux_5_0_reg[0]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[10]_i_1__0 
       (.I0(mux_5_1_reg[10]),
        .I1(mux_5_0_reg[10]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[11]_i_1__0 
       (.I0(mux_5_1_reg[11]),
        .I1(mux_5_0_reg[11]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[12]_i_1__0 
       (.I0(mux_5_1_reg[12]),
        .I1(mux_5_0_reg[12]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[13]_i_1__0 
       (.I0(mux_5_1_reg[15]),
        .I1(mux_5_0_reg[13]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[15]_i_1__0 
       (.I0(mux_5_1_reg[15]),
        .I1(mux_5_0_reg[15]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[1]_i_1__0 
       (.I0(mux_5_1_reg[1]),
        .I1(mux_5_0_reg[1]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[2]_i_1__0 
       (.I0(mux_5_1_reg[2]),
        .I1(mux_5_0_reg[2]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[3]_i_1__0 
       (.I0(mux_5_1_reg[3]),
        .I1(mux_5_0_reg[3]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[4]_i_1__0 
       (.I0(mux_5_1_reg[4]),
        .I1(mux_5_0_reg[4]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[5]_i_1__0 
       (.I0(mux_5_1_reg[5]),
        .I1(mux_5_0_reg[5]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[6]_i_1__0 
       (.I0(mux_5_1_reg[6]),
        .I1(mux_5_0_reg[6]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[7]_i_1__0 
       (.I0(mux_5_1_reg[7]),
        .I1(mux_5_0_reg[7]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[8]_i_1__0 
       (.I0(mux_5_1_reg[8]),
        .I1(mux_5_0_reg[8]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_0_reg[9]_i_1__0 
       (.I0(mux_5_1_reg[9]),
        .I1(mux_5_0_reg[9]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_0_reg[9]_i_1__0_n_5 ));
  FDRE \mux_6_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[0]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[0]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[10]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[10]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[11]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[11]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[12]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[12]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[13]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[13]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[15]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[15]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[1]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[1]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[2]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[2]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[3]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[3]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[4]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[4]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[5]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[5]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[6]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[6]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[7]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[7]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[8]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[8]),
        .R(SR));
  FDRE \mux_6_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_0_reg[9]_i_1__0_n_5 ),
        .Q(mux_6_0_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[0]_i_1__0 
       (.I0(mux_5_3_reg[0]),
        .I1(mux_5_2_reg[0]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[10]_i_1__0 
       (.I0(mux_5_3_reg[10]),
        .I1(mux_5_2_reg[10]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[11]_i_1__0 
       (.I0(mux_5_3_reg[11]),
        .I1(mux_5_2_reg[11]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[12]_i_1__0 
       (.I0(mux_5_3_reg[12]),
        .I1(mux_5_2_reg[12]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[13]_i_1__0 
       (.I0(mux_5_3_reg[13]),
        .I1(mux_5_2_reg[13]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[15]_i_1__0 
       (.I0(mux_5_3_reg[15]),
        .I1(mux_5_2_reg[15]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[1]_i_1__0 
       (.I0(mux_5_3_reg[1]),
        .I1(mux_5_2_reg[1]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[2]_i_1__0 
       (.I0(mux_5_3_reg[2]),
        .I1(mux_5_2_reg[2]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[3]_i_1__0 
       (.I0(mux_5_3_reg[3]),
        .I1(mux_5_2_reg[3]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[4]_i_1__0 
       (.I0(mux_5_3_reg[4]),
        .I1(mux_5_2_reg[4]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[5]_i_1__0 
       (.I0(mux_5_3_reg[5]),
        .I1(mux_5_2_reg[5]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[6]_i_1__0 
       (.I0(mux_5_3_reg[6]),
        .I1(mux_5_2_reg[6]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[7]_i_1__0 
       (.I0(mux_5_3_reg[7]),
        .I1(mux_5_2_reg[7]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[8]_i_1__0 
       (.I0(mux_5_3_reg[8]),
        .I1(mux_5_2_reg[8]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_6_1_reg[9]_i_1__0 
       (.I0(mux_5_3_reg[9]),
        .I1(mux_5_2_reg[9]),
        .I2(\sel5_reg_n_5_[5] ),
        .O(\mux_6_1_reg[9]_i_1__0_n_5 ));
  FDRE \mux_6_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[0]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[0]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[10]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[10]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[11]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[11]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[12]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[12]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[13]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[13]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[15]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[15]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[1]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[1]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[2]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[2]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[3]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[3]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[4]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[4]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[5]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[5]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[6]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[6]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[7]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[7]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[8]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[8]),
        .R(SR));
  FDRE \mux_6_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_6_1_reg[9]_i_1__0_n_5 ),
        .Q(mux_6_1_reg[9]),
        .R(SR));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\sel1_reg_n_5_[1] ),
        .R(SR));
  FDRE \sel1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \sel1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \sel2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\sel2_reg_n_5_[2] ),
        .R(SR));
  FDRE \sel2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\sel2_reg_n_5_[3] ),
        .R(SR));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/network_mux_1287_16_7_1_x_U125/sel2_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/network_mux_1287_16_7_1_x_U125/sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r " *) 
  SRL16E \sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ));
  FDRE \sel3_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg_n_5_[3] ),
        .Q(\sel3_reg_n_5_[3] ),
        .R(SR));
  FDRE \sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ),
        .Q(\sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/network_mux_1287_16_7_1_x_U125/sel3_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/network_mux_1287_16_7_1_x_U125/sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r " *) 
  SRL16E \sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    sel3_reg_gate
       (.I0(\sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .I1(\sel4_reg[4]_0 ),
        .O(sel3_reg_gate_n_5));
  FDRE \sel4_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel3_reg_gate_n_5),
        .Q(\sel4_reg_n_5_[4] ),
        .R(SR));
  FDRE \sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .Q(\sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/network_mux_1287_16_7_1_x_U125/sel4_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/network_mux_1287_16_7_1_x_U125/sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r " *) 
  SRL16E \sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    sel4_reg_gate
       (.I0(\sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .I1(\sel5_reg[5]_0 ),
        .O(sel4_reg_gate_n_5));
  FDRE \sel5_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel4_reg_gate_n_5),
        .Q(\sel5_reg_n_5_[5] ),
        .R(SR));
  FDRE \sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel4_reg[6]_srl4___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .Q(\sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r_n_5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sel5_reg_gate
       (.I0(\sel5_reg[6]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel5_reg_r_n_5 ),
        .I1(\sel6_reg[6]_0 ),
        .O(sel5_reg_gate_n_5));
  FDRE \sel6_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel5_reg_gate_n_5),
        .Q(sel6),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "network_mux_164_16_4_1" *) 
module bd_0_hls_inst_0_network_mux_164_16_4_1
   (A,
    ap_rst_n_inv,
    ap_clk,
    D);
  output [14:0]A;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]D;

  wire [14:0]A;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [15:12]mux_1_0_reg;
  wire \mux_1_0_reg[15]_i_1__2_n_5 ;
  wire [15:15]mux_1_1_reg;
  wire [15:1]mux_2_0_reg;
  wire \mux_2_0_reg[15]_i_1__2_n_5 ;
  wire \mux_2_0_reg[1]_i_1_n_5 ;
  wire \mux_2_0_reg[7]_i_1_n_5 ;
  wire [15:7]mux_2_1_reg;
  wire \mux_2_1_reg[15]_i_1__2_n_5 ;
  wire \mux_2_1_reg[7]_i_1_n_5 ;
  wire [15:10]mux_2_2_reg;
  wire \mux_2_2_reg[10]_i_1_n_5 ;
  wire \mux_2_2_reg[15]_i_1__1_n_5 ;
  wire [15:6]mux_2_3_reg;
  wire \mux_2_3_reg[10]_i_1__0_n_5 ;
  wire \mux_2_3_reg[12]_i_1_n_5 ;
  wire \mux_2_3_reg[15]_i_1_n_5 ;
  wire \mux_2_3_reg[6]_i_1_n_5 ;
  wire [15:0]mux_3_0_reg;
  wire \mux_3_0_reg[0]_i_1_n_5 ;
  wire \mux_3_0_reg[10]_i_1_n_5 ;
  wire \mux_3_0_reg[11]_i_1_n_5 ;
  wire \mux_3_0_reg[12]_i_1_n_5 ;
  wire \mux_3_0_reg[13]_i_1_n_5 ;
  wire \mux_3_0_reg[15]_i_1_n_5 ;
  wire \mux_3_0_reg[1]_i_1_n_5 ;
  wire \mux_3_0_reg[2]_i_1_n_5 ;
  wire \mux_3_0_reg[3]_i_1_n_5 ;
  wire \mux_3_0_reg[4]_i_1_n_5 ;
  wire \mux_3_0_reg[5]_i_1_n_5 ;
  wire \mux_3_0_reg[6]_i_1_n_5 ;
  wire \mux_3_0_reg[7]_i_1_n_5 ;
  wire \mux_3_0_reg[8]_i_1_n_5 ;
  wire \mux_3_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_1_reg;
  wire \mux_3_1_reg[10]_i_1_n_5 ;
  wire \mux_3_1_reg[11]_i_1_n_5 ;
  wire \mux_3_1_reg[12]_i_1_n_5 ;
  wire \mux_3_1_reg[13]_i_1_n_5 ;
  wire \mux_3_1_reg[15]_i_1_n_5 ;
  wire \mux_3_1_reg[2]_i_1_n_5 ;
  wire \mux_3_1_reg[3]_i_1_n_5 ;
  wire \mux_3_1_reg[4]_i_1_n_5 ;
  wire \mux_3_1_reg[5]_i_1_n_5 ;
  wire \mux_3_1_reg[6]_i_1__0_n_5 ;
  wire \mux_3_1_reg[7]_i_1_n_5 ;
  wire \mux_3_1_reg[8]_i_1_n_5 ;
  wire \mux_3_1_reg[9]_i_1_n_5 ;
  wire \sel1_reg_n_5_[1] ;
  wire \sel1_reg_n_5_[2] ;
  wire \sel1_reg_n_5_[3] ;
  wire \sel2_reg_n_5_[2] ;
  wire \sel2_reg_n_5_[3] ;
  wire sel3;

  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_10
       (.I0(mux_3_1_reg[7]),
        .I1(mux_3_0_reg[7]),
        .I2(sel3),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_11
       (.I0(mux_3_1_reg[6]),
        .I1(mux_3_0_reg[6]),
        .I2(sel3),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_12
       (.I0(mux_3_1_reg[5]),
        .I1(mux_3_0_reg[5]),
        .I2(sel3),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_13
       (.I0(mux_3_1_reg[4]),
        .I1(mux_3_0_reg[4]),
        .I2(sel3),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_14
       (.I0(mux_3_1_reg[3]),
        .I1(mux_3_0_reg[3]),
        .I2(sel3),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_15
       (.I0(mux_3_1_reg[2]),
        .I1(mux_3_0_reg[2]),
        .I2(sel3),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_16
       (.I0(mux_3_1_reg[1]),
        .I1(mux_3_0_reg[1]),
        .I2(sel3),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_17
       (.I0(mux_3_1_reg[0]),
        .I1(mux_3_0_reg[0]),
        .I2(sel3),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_3
       (.I0(mux_3_1_reg[15]),
        .I1(mux_3_0_reg[15]),
        .I2(sel3),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_4
       (.I0(mux_3_1_reg[13]),
        .I1(mux_3_0_reg[13]),
        .I2(sel3),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_5
       (.I0(mux_3_1_reg[12]),
        .I1(mux_3_0_reg[12]),
        .I2(sel3),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_6
       (.I0(mux_3_1_reg[11]),
        .I1(mux_3_0_reg[11]),
        .I2(sel3),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_7
       (.I0(mux_3_1_reg[10]),
        .I1(mux_3_0_reg[10]),
        .I2(sel3),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_8
       (.I0(mux_3_1_reg[9]),
        .I1(mux_3_0_reg[9]),
        .I2(sel3),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_686_reg_i_9
       (.I0(mux_3_1_reg[8]),
        .I1(mux_3_0_reg[8]),
        .I2(sel3),
        .O(A[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[15]_i_1__2 
       (.I0(D[0]),
        .O(\mux_1_0_reg[15]_i_1__2_n_5 ));
  FDRE \mux_1_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(mux_1_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1__2_n_5 ),
        .Q(mux_1_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(mux_1_1_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair913" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_0_reg[15]_i_1__2 
       (.I0(mux_1_1_reg),
        .I1(mux_1_0_reg[15]),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_0_reg[15]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair930" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_0_reg[1]_i_1 
       (.I0(mux_1_0_reg[12]),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair912" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mux_2_0_reg[7]_i_1 
       (.I0(mux_1_1_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .I2(mux_1_0_reg[12]),
        .O(\mux_2_0_reg[7]_i_1_n_5 ));
  FDRE \mux_2_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_0_reg[12]),
        .Q(mux_2_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[15]_i_1__2_n_5 ),
        .Q(mux_2_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[1]_i_1_n_5 ),
        .Q(mux_2_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[7]_i_1_n_5 ),
        .Q(mux_2_0_reg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair928" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_1_reg[15]_i_1__2 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_0_reg[15]),
        .O(\mux_2_1_reg[15]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair913" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mux_2_1_reg[7]_i_1 
       (.I0(mux_1_1_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .I2(mux_1_0_reg[15]),
        .O(\mux_2_1_reg[7]_i_1_n_5 ));
  FDRE \mux_2_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_1_reg),
        .Q(mux_2_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_0_reg[15]),
        .Q(mux_2_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_1_reg[15]_i_1__2_n_5 ),
        .Q(mux_2_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_1_reg[7]_i_1_n_5 ),
        .Q(mux_2_1_reg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair917" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_2_reg[10]_i_1 
       (.I0(mux_1_0_reg[12]),
        .I1(mux_1_0_reg[15]),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[10]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_2_reg[15]_i_1__1 
       (.I0(mux_1_0_reg[15]),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[15]_i_1__1_n_5 ));
  FDRE \mux_2_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[10]_i_1_n_5 ),
        .Q(mux_2_2_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[15]_i_1__1_n_5 ),
        .Q(mux_2_2_reg[15]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair917" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_3_reg[10]_i_1__0 
       (.I0(mux_1_0_reg[15]),
        .I1(mux_1_0_reg[12]),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_3_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair930" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_3_reg[12]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_0_reg[12]),
        .O(\mux_2_3_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair928" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_3_reg[15]_i_1 
       (.I0(mux_1_1_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_3_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair912" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_3_reg[6]_i_1 
       (.I0(mux_1_1_reg),
        .I1(mux_1_0_reg[12]),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_3_reg[6]_i_1_n_5 ));
  FDRE \mux_2_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[10]_i_1__0_n_5 ),
        .Q(mux_2_3_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[12]_i_1_n_5 ),
        .Q(mux_2_3_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[15]_i_1_n_5 ),
        .Q(mux_2_3_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[6]_i_1_n_5 ),
        .Q(mux_2_3_reg[6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair920" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[0]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_1_reg[7]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair920" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[10]_i_1 
       (.I0(mux_2_1_reg[10]),
        .I1(mux_2_3_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair926" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[11]_i_1 
       (.I0(mux_2_1_reg[15]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair927" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[12]_i_1 
       (.I0(mux_2_1_reg[12]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair915" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[13]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair919" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[15]_i_1 
       (.I0(mux_2_1_reg[15]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair923" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[1]_i_1 
       (.I0(mux_2_1_reg[7]),
        .I1(mux_2_0_reg[1]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair929" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_0_reg[2]_i_1 
       (.I0(mux_2_0_reg[12]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair924" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[3]_i_1 
       (.I0(mux_2_2_reg[10]),
        .I1(mux_2_0_reg[7]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair927" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[4]_i_1 
       (.I0(mux_2_3_reg[10]),
        .I1(mux_2_1_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair925" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[5]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair926" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[6]_i_1 
       (.I0(mux_2_1_reg[15]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair923" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[7]_i_1 
       (.I0(mux_2_1_reg[7]),
        .I1(mux_2_0_reg[7]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair918" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[8]_i_1 
       (.I0(mux_2_3_reg[10]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair924" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[9]_i_1 
       (.I0(mux_2_2_reg[10]),
        .I1(mux_2_1_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[9]_i_1_n_5 ));
  FDRE \mux_3_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[0]_i_1_n_5 ),
        .Q(mux_3_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[10]_i_1_n_5 ),
        .Q(mux_3_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[11]_i_1_n_5 ),
        .Q(mux_3_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[12]_i_1_n_5 ),
        .Q(mux_3_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[13]_i_1_n_5 ),
        .Q(mux_3_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[15]_i_1_n_5 ),
        .Q(mux_3_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[1]_i_1_n_5 ),
        .Q(mux_3_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[2]_i_1_n_5 ),
        .Q(mux_3_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[3]_i_1_n_5 ),
        .Q(mux_3_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[4]_i_1_n_5 ),
        .Q(mux_3_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[5]_i_1_n_5 ),
        .Q(mux_3_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[6]_i_1_n_5 ),
        .Q(mux_3_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[7]_i_1_n_5 ),
        .Q(mux_3_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[8]_i_1_n_5 ),
        .Q(mux_3_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[9]_i_1_n_5 ),
        .Q(mux_3_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair922" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[10]_i_1 
       (.I0(mux_2_3_reg[10]),
        .I1(mux_2_2_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair915" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[11]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair919" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[12]_i_1 
       (.I0(mux_2_3_reg[12]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair925" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[13]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_3_reg[15]),
        .O(\mux_3_1_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair916" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[15]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair922" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[2]_i_1 
       (.I0(mux_2_2_reg[10]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair914" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[3]_i_1 
       (.I0(mux_2_1_reg[10]),
        .I1(mux_2_3_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair921" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[4]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair918" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[5]_i_1 
       (.I0(mux_2_0_reg[12]),
        .I1(mux_2_1_reg[7]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair929" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[6]_i_1__0 
       (.I0(mux_2_3_reg[6]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair914" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[7]_i_1 
       (.I0(mux_2_1_reg[10]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair921" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[8]_i_1 
       (.I0(mux_2_2_reg[10]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair916" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[9]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_1_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[9]_i_1_n_5 ));
  FDRE \mux_3_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_1_reg[10]),
        .Q(mux_3_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[10]_i_1_n_5 ),
        .Q(mux_3_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[11]_i_1_n_5 ),
        .Q(mux_3_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[12]_i_1_n_5 ),
        .Q(mux_3_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[13]_i_1_n_5 ),
        .Q(mux_3_1_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[15]_i_1_n_5 ),
        .Q(mux_3_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_3_reg[12]),
        .Q(mux_3_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[2]_i_1_n_5 ),
        .Q(mux_3_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[3]_i_1_n_5 ),
        .Q(mux_3_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[4]_i_1_n_5 ),
        .Q(mux_3_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[5]_i_1_n_5 ),
        .Q(mux_3_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[6]_i_1__0_n_5 ),
        .Q(mux_3_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[7]_i_1_n_5 ),
        .Q(mux_3_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[8]_i_1_n_5 ),
        .Q(mux_3_1_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[9]_i_1_n_5 ),
        .Q(mux_3_1_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\sel1_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\sel1_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\sel1_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel1_reg_n_5_[2] ),
        .Q(\sel2_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel1_reg_n_5_[3] ),
        .Q(\sel2_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sel3_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg_n_5_[3] ),
        .Q(sel3),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_164_16_4_1_x" *) 
module bd_0_hls_inst_0_network_mux_164_16_4_1_x
   (D,
    B,
    ap_rst_n_inv,
    ap_clk,
    select_ln24_1_reg_806);
  output [0:0]D;
  output [14:0]B;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]select_ln24_1_reg_806;

  wire [14:0]B;
  wire [0:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [15:15]mux_1_0_reg;
  wire [15:15]mux_1_1_reg;
  wire [15:15]mux_1_6_reg;
  wire [15:9]mux_2_0_reg;
  wire \mux_2_0_reg[12]_i_1_n_5 ;
  wire \mux_2_0_reg[13]_i_1_n_5 ;
  wire \mux_2_0_reg[15]_i_1_n_5 ;
  wire \mux_2_0_reg[9]_i_1_n_5 ;
  wire [15:6]mux_2_1_reg;
  wire \mux_2_1_reg[15]_i_1_n_5 ;
  wire \mux_2_1_reg[6]_i_1_n_5 ;
  wire [12:4]mux_2_2_reg;
  wire \mux_2_2_reg[12]_i_1_n_5 ;
  wire [15:7]mux_2_3_reg;
  wire \mux_2_3_reg[10]_i_1_n_5 ;
  wire \mux_2_3_reg[11]_i_1_n_5 ;
  wire \mux_2_3_reg[13]_i_1_n_5 ;
  wire \mux_2_3_reg[15]_i_1_n_5 ;
  wire \mux_2_3_reg[7]_i_1_n_5 ;
  wire [15:0]mux_3_0_reg;
  wire \mux_3_0_reg[0]_i_1_n_5 ;
  wire \mux_3_0_reg[10]_i_1_n_5 ;
  wire \mux_3_0_reg[11]_i_1_n_5 ;
  wire \mux_3_0_reg[12]_i_1_n_5 ;
  wire \mux_3_0_reg[13]_i_1_n_5 ;
  wire \mux_3_0_reg[15]_i_1_n_5 ;
  wire \mux_3_0_reg[1]_i_1_n_5 ;
  wire \mux_3_0_reg[2]_i_1_n_5 ;
  wire \mux_3_0_reg[3]_i_1_n_5 ;
  wire \mux_3_0_reg[4]_i_1_n_5 ;
  wire \mux_3_0_reg[5]_i_1_n_5 ;
  wire \mux_3_0_reg[6]_i_1_n_5 ;
  wire \mux_3_0_reg[7]_i_1_n_5 ;
  wire \mux_3_0_reg[8]_i_1_n_5 ;
  wire \mux_3_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_1_reg;
  wire \mux_3_1_reg[0]_i_1_n_5 ;
  wire \mux_3_1_reg[10]_i_1_n_5 ;
  wire \mux_3_1_reg[11]_i_1_n_5 ;
  wire \mux_3_1_reg[12]_i_1_n_5 ;
  wire \mux_3_1_reg[13]_i_1_n_5 ;
  wire \mux_3_1_reg[15]_i_1_n_5 ;
  wire \mux_3_1_reg[1]_i_1_n_5 ;
  wire \mux_3_1_reg[2]_i_1_n_5 ;
  wire \mux_3_1_reg[3]_i_1_n_5 ;
  wire \mux_3_1_reg[4]_i_1_n_5 ;
  wire \mux_3_1_reg[5]_i_1_n_5 ;
  wire \mux_3_1_reg[6]_i_1_n_5 ;
  wire \mux_3_1_reg[7]_i_1_n_5 ;
  wire \mux_3_1_reg[8]_i_1_n_5 ;
  wire \mux_3_1_reg[9]_i_1_n_5 ;
  wire \sel1_reg_n_5_[1] ;
  wire \sel1_reg_n_5_[2] ;
  wire \sel1_reg_n_5_[3] ;
  wire \sel2_reg_n_5_[2] ;
  wire \sel2_reg_n_5_[3] ;
  wire sel3;
  wire [3:0]select_ln24_1_reg_806;

  LUT1 #(
    .INIT(2'h1)) 
    \in_d_0_reg_215[0]_i_1 
       (.I0(select_ln24_1_reg_806[0]),
        .O(D));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_10
       (.I0(mux_3_1_reg[8]),
        .I1(mux_3_0_reg[8]),
        .I2(sel3),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_11
       (.I0(mux_3_1_reg[7]),
        .I1(mux_3_0_reg[7]),
        .I2(sel3),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_12
       (.I0(mux_3_1_reg[6]),
        .I1(mux_3_0_reg[6]),
        .I2(sel3),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_13
       (.I0(mux_3_1_reg[5]),
        .I1(mux_3_0_reg[5]),
        .I2(sel3),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_14
       (.I0(mux_3_1_reg[4]),
        .I1(mux_3_0_reg[4]),
        .I2(sel3),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_15
       (.I0(mux_3_1_reg[3]),
        .I1(mux_3_0_reg[3]),
        .I2(sel3),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_16
       (.I0(mux_3_1_reg[2]),
        .I1(mux_3_0_reg[2]),
        .I2(sel3),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_17
       (.I0(mux_3_1_reg[1]),
        .I1(mux_3_0_reg[1]),
        .I2(sel3),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_18
       (.I0(mux_3_1_reg[0]),
        .I1(mux_3_0_reg[0]),
        .I2(sel3),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_4
       (.I0(mux_3_1_reg[15]),
        .I1(mux_3_0_reg[15]),
        .I2(sel3),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_5
       (.I0(mux_3_1_reg[13]),
        .I1(mux_3_0_reg[13]),
        .I2(sel3),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_6
       (.I0(mux_3_1_reg[12]),
        .I1(mux_3_0_reg[12]),
        .I2(sel3),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_7
       (.I0(mux_3_1_reg[11]),
        .I1(mux_3_0_reg[11]),
        .I2(sel3),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_8
       (.I0(mux_3_1_reg[10]),
        .I1(mux_3_0_reg[10]),
        .I2(sel3),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_reg_888_reg_i_9
       (.I0(mux_3_1_reg[9]),
        .I1(mux_3_0_reg[9]),
        .I2(sel3),
        .O(B[9]));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(mux_1_0_reg),
        .R(ap_rst_n_inv));
  FDRE \mux_1_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_1_reg_806[0]),
        .Q(mux_1_1_reg),
        .R(ap_rst_n_inv));
  FDRE \mux_1_6_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(mux_1_6_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_0_reg[12]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_0_reg),
        .O(\mux_2_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_0_reg[13]_i_1 
       (.I0(mux_1_1_reg),
        .I1(mux_1_6_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_0_reg[15]_i_1 
       (.I0(mux_1_1_reg),
        .I1(mux_1_0_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_0_reg[9]_i_1 
       (.I0(mux_1_6_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_0_reg[9]_i_1_n_5 ));
  FDRE \mux_2_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_6_reg),
        .Q(mux_2_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[12]_i_1_n_5 ),
        .Q(mux_2_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[13]_i_1_n_5 ),
        .Q(mux_2_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[15]_i_1_n_5 ),
        .Q(mux_2_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[9]_i_1_n_5 ),
        .Q(mux_2_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_1_reg[15]_i_1 
       (.I0(mux_1_0_reg),
        .I1(mux_1_1_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_1_reg[6]_i_1 
       (.I0(mux_1_6_reg),
        .I1(mux_1_0_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_1_reg[6]_i_1_n_5 ));
  FDRE \mux_2_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_0_reg),
        .Q(mux_2_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_1_reg[15]_i_1_n_5 ),
        .Q(mux_2_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_1_reg[6]_i_1_n_5 ),
        .Q(mux_2_1_reg[6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_2_reg[12]_i_1 
       (.I0(mux_1_6_reg),
        .I1(mux_1_1_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[12]_i_1_n_5 ));
  FDRE \mux_2_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[12]_i_1_n_5 ),
        .Q(mux_2_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_1_reg),
        .Q(mux_2_2_reg[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_3_reg[10]_i_1 
       (.I0(mux_1_1_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_3_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_3_reg[11]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_1_reg),
        .O(\mux_2_3_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_3_reg[13]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_6_reg),
        .O(\mux_2_3_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_3_reg[15]_i_1 
       (.I0(mux_1_0_reg),
        .I1(mux_1_6_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_3_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_3_reg[7]_i_1 
       (.I0(mux_1_0_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_3_reg[7]_i_1_n_5 ));
  FDRE \mux_2_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[10]_i_1_n_5 ),
        .Q(mux_2_3_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[11]_i_1_n_5 ),
        .Q(mux_2_3_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[13]_i_1_n_5 ),
        .Q(mux_2_3_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[15]_i_1_n_5 ),
        .Q(mux_2_3_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[7]_i_1_n_5 ),
        .Q(mux_2_3_reg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_0_reg[0]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[10]_i_1 
       (.I0(mux_2_1_reg[10]),
        .I1(mux_2_0_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[11]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[12]_i_1 
       (.I0(mux_2_1_reg[15]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[13]_i_1 
       (.I0(mux_2_1_reg[15]),
        .I1(mux_2_0_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[15]_i_1 
       (.I0(mux_2_1_reg[15]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[1]_i_1 
       (.I0(mux_2_0_reg[13]),
        .I1(mux_2_1_reg[6]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[2]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[3]_i_1 
       (.I0(mux_2_1_reg[6]),
        .I1(mux_2_0_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[4]_i_1 
       (.I0(mux_2_3_reg[13]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_0_reg[5]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_0_reg[15]),
        .O(\mux_3_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_0_reg[6]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_1_reg[6]),
        .O(\mux_3_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[7]_i_1 
       (.I0(mux_2_3_reg[13]),
        .I1(mux_2_0_reg[9]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[8]_i_1 
       (.I0(mux_2_0_reg[10]),
        .I1(mux_2_3_reg[11]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[9]_i_1 
       (.I0(mux_2_0_reg[12]),
        .I1(mux_2_0_reg[9]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[9]_i_1_n_5 ));
  FDRE \mux_3_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[0]_i_1_n_5 ),
        .Q(mux_3_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[10]_i_1_n_5 ),
        .Q(mux_3_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[11]_i_1_n_5 ),
        .Q(mux_3_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[12]_i_1_n_5 ),
        .Q(mux_3_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[13]_i_1_n_5 ),
        .Q(mux_3_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[15]_i_1_n_5 ),
        .Q(mux_3_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[1]_i_1_n_5 ),
        .Q(mux_3_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[2]_i_1_n_5 ),
        .Q(mux_3_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[3]_i_1_n_5 ),
        .Q(mux_3_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[4]_i_1_n_5 ),
        .Q(mux_3_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[5]_i_1_n_5 ),
        .Q(mux_3_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[6]_i_1_n_5 ),
        .Q(mux_3_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[7]_i_1_n_5 ),
        .Q(mux_3_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[8]_i_1_n_5 ),
        .Q(mux_3_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[9]_i_1_n_5 ),
        .Q(mux_3_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[0]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_1_reg[15]),
        .O(\mux_3_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[10]_i_1 
       (.I0(mux_2_3_reg[10]),
        .I1(mux_2_0_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[11]_i_1 
       (.I0(mux_2_3_reg[11]),
        .I1(mux_2_1_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[12]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[13]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_3_reg[13]),
        .O(\mux_3_1_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[15]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_3_reg[15]),
        .O(\mux_3_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[1]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_1_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[2]_i_1 
       (.I0(mux_2_1_reg[6]),
        .I1(mux_2_1_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[3]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_1_reg[6]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[4]_i_1 
       (.I0(mux_2_0_reg[13]),
        .I1(mux_2_2_reg[4]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[5]_i_1 
       (.I0(mux_2_0_reg[13]),
        .I1(mux_2_3_reg[7]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[6]_i_1 
       (.I0(mux_2_1_reg[15]),
        .I1(mux_2_1_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[7]_i_1 
       (.I0(mux_2_3_reg[7]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[8]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_3_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[9]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_1_reg[10]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[9]_i_1_n_5 ));
  FDRE \mux_3_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[0]_i_1_n_5 ),
        .Q(mux_3_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[10]_i_1_n_5 ),
        .Q(mux_3_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[11]_i_1_n_5 ),
        .Q(mux_3_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[12]_i_1_n_5 ),
        .Q(mux_3_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[13]_i_1_n_5 ),
        .Q(mux_3_1_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[15]_i_1_n_5 ),
        .Q(mux_3_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[1]_i_1_n_5 ),
        .Q(mux_3_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[2]_i_1_n_5 ),
        .Q(mux_3_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[3]_i_1_n_5 ),
        .Q(mux_3_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[4]_i_1_n_5 ),
        .Q(mux_3_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[5]_i_1_n_5 ),
        .Q(mux_3_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[6]_i_1_n_5 ),
        .Q(mux_3_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[7]_i_1_n_5 ),
        .Q(mux_3_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[8]_i_1_n_5 ),
        .Q(mux_3_1_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[9]_i_1_n_5 ),
        .Q(mux_3_1_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_1_reg_806[1]),
        .Q(\sel1_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_1_reg_806[2]),
        .Q(\sel1_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_1_reg_806[3]),
        .Q(\sel1_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel1_reg_n_5_[2] ),
        .Q(\sel2_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel1_reg_n_5_[3] ),
        .Q(\sel2_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sel3_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg_n_5_[3] ),
        .Q(sel3),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1
   (mux_1_0_reg,
    A,
    \mux_1_0_reg_reg[15]_rep__1_0 ,
    \mux_1_0_reg_reg[15]_rep__4_0 ,
    \mux_1_0_reg_reg[15]_rep__7_0 ,
    \mux_1_0_reg_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    select_ln34_13_reg_1194);
  output [2:0]mux_1_0_reg;
  output [0:0]A;
  output [2:0]\mux_1_0_reg_reg[15]_rep__1_0 ;
  output [1:0]\mux_1_0_reg_reg[15]_rep__4_0 ;
  output [3:0]\mux_1_0_reg_reg[15]_rep__7_0 ;
  output [1:0]\mux_1_0_reg_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input select_ln34_13_reg_1194;

  wire [0:0]A;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [2:0]mux_1_0_reg;
  wire \mux_1_0_reg[7]_i_1__1_n_5 ;
  wire [2:0]\mux_1_0_reg_reg[15]_rep__1_0 ;
  wire [1:0]\mux_1_0_reg_reg[15]_rep__4_0 ;
  wire [3:0]\mux_1_0_reg_reg[15]_rep__7_0 ;
  wire [1:0]\mux_1_0_reg_reg[7]_0 ;
  wire select_ln34_13_reg_1194;

  LUT2 #(
    .INIT(4'hE)) 
    mul_ln34_6_reg_1527_reg_i_1
       (.I0(mux_1_0_reg[1]),
        .I1(mux_1_0_reg[2]),
        .O(\mux_1_0_reg_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    mul_ln34_6_reg_1527_reg_i_2
       (.I0(mux_1_0_reg[0]),
        .I1(mux_1_0_reg[2]),
        .O(\mux_1_0_reg_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[7]_i_1__1 
       (.I0(select_ln34_13_reg_1194),
        .O(\mux_1_0_reg[7]_i_1__1_n_5 ));
  FDRE \mux_1_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln34_13_reg_1194),
        .Q(mux_1_0_reg[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(mux_1_0_reg[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(A),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__1_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__1_0 [2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__1_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__4_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__4_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__7_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__7_0 [2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__7 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__7_0 [3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "mux_1_0_reg_reg[15]" *) 
  FDRE \mux_1_0_reg_reg[15]_rep__8 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[15]_rep__7_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1__1_n_5 ),
        .Q(mux_1_0_reg[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_13
   (Q,
    D,
    ap_rst_n_inv,
    ap_clk);
  output [1:0]Q;
  input [0:0]D;
  input ap_rst_n_inv;
  input ap_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \mux_1_0_reg[7]_i_1__3_n_5 ;

  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[7]_i_1__3 
       (.I0(D),
        .O(\mux_1_0_reg[7]_i_1__3_n_5 ));
  FDRE \mux_1_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1__3_n_5 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_14
   (A,
    ap_rst_n_inv,
    select_ln34_15_reg_1356,
    ap_clk,
    mux_1_0_reg);
  output [2:0]A;
  input ap_rst_n_inv;
  input select_ln34_15_reg_1356;
  input ap_clk;
  input [0:0]mux_1_0_reg;

  wire [2:0]A;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]mux_1_0_reg;
  wire \mux_1_0_reg[7]_i_1__2_n_5 ;
  wire \mux_1_0_reg_reg_n_5_[7] ;
  wire \sel1_reg_n_5_[1] ;
  wire select_ln34_15_reg_1356;

  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_7_reg_1532_reg_i_22
       (.I0(mux_1_0_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln34_7_reg_1532_reg_i_23
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_0_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_7_reg_1532_reg_i_24
       (.I0(mux_1_0_reg),
        .I1(\mux_1_0_reg_reg_n_5_[7] ),
        .I2(\sel1_reg_n_5_[1] ),
        .O(A[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[7]_i_1__2 
       (.I0(select_ln34_15_reg_1356),
        .O(\mux_1_0_reg[7]_i_1__2_n_5 ));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1__2_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln34_15_reg_1356),
        .Q(\sel1_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x
   (sel1,
    \mux_1_0_reg_reg[10]_0 ,
    B,
    \mux_1_1_reg_reg[11]_0 ,
    ap_rst_n_inv,
    Q,
    ap_clk,
    kernel1_load_reg_1248,
    kernel_load_reg_1240,
    mul_ln34_11_reg_1468_reg);
  output sel1;
  output [0:0]\mux_1_0_reg_reg[10]_0 ;
  output [12:0]B;
  output [1:0]\mux_1_1_reg_reg[11]_0 ;
  input ap_rst_n_inv;
  input [1:0]Q;
  input ap_clk;
  input [0:0]kernel1_load_reg_1248;
  input [0:0]kernel_load_reg_1240;
  input mul_ln34_11_reg_1468_reg;

  wire [12:0]B;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]kernel1_load_reg_1248;
  wire [0:0]kernel_load_reg_1240;
  wire mul_ln34_11_reg_1468_reg;
  wire [15:1]mux_1_0_reg;
  wire \mux_1_0_reg[11]_i_1_n_5 ;
  wire \mux_1_0_reg[15]_i_1_n_5 ;
  wire \mux_1_0_reg[1]_i_1_n_5 ;
  wire \mux_1_0_reg[2]_i_1_n_5 ;
  wire \mux_1_0_reg[5]_i_1__0_n_5 ;
  wire \mux_1_0_reg[6]_i_1__1_n_5 ;
  wire \mux_1_0_reg[7]_i_1_n_5 ;
  wire \mux_1_0_reg[8]_i_1_n_5 ;
  wire [0:0]\mux_1_0_reg_reg[10]_0 ;
  wire [1:0]\mux_1_1_reg_reg[11]_0 ;
  wire sel1;

  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_3_reg_1388_reg_i_10
       (.I0(\mux_1_1_reg_reg[11]_0 [0]),
        .I1(mux_1_0_reg[7]),
        .I2(sel1),
        .O(B[7]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_11
       (.I0(mux_1_0_reg[6]),
        .I1(sel1),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_12
       (.I0(mux_1_0_reg[5]),
        .I1(sel1),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_3_reg_1388_reg_i_13
       (.I0(\mux_1_1_reg_reg[11]_0 [0]),
        .I1(mux_1_0_reg[15]),
        .I2(sel1),
        .O(B[4]));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln34_3_reg_1388_reg_i_14
       (.I0(sel1),
        .I1(mul_ln34_11_reg_1468_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_3_reg_1388_reg_i_15
       (.I0(mul_ln34_11_reg_1468_reg),
        .I1(mux_1_0_reg[2]),
        .I2(sel1),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_16
       (.I0(mux_1_0_reg[1]),
        .I1(sel1),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_3_reg_1388_reg_i_17
       (.I0(\mux_1_1_reg_reg[11]_0 [0]),
        .I1(mux_1_0_reg[5]),
        .I2(sel1),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_4
       (.I0(mux_1_0_reg[15]),
        .I1(sel1),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_3_reg_1388_reg_i_6
       (.I0(\mux_1_1_reg_reg[11]_0 [1]),
        .I1(mux_1_0_reg[11]),
        .I2(sel1),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_3_reg_1388_reg_i_7
       (.I0(\mux_1_1_reg_reg[11]_0 [0]),
        .I1(\mux_1_0_reg_reg[10]_0 ),
        .I2(sel1),
        .O(B[10]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_8
       (.I0(mux_1_0_reg[11]),
        .I1(sel1),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_3_reg_1388_reg_i_9
       (.I0(mul_ln34_11_reg_1468_reg),
        .I1(mux_1_0_reg[8]),
        .I2(sel1),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[11]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(kernel_load_reg_1240),
        .I2(Q[0]),
        .O(\mux_1_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[15]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(Q[0]),
        .O(\mux_1_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[1]_i_1 
       (.I0(kernel_load_reg_1240),
        .I1(Q[0]),
        .O(\mux_1_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[2]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(Q[0]),
        .O(\mux_1_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[5]_i_1__0 
       (.I0(kernel1_load_reg_1248),
        .I1(Q[0]),
        .O(\mux_1_0_reg[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[6]_i_1__1 
       (.I0(kernel_load_reg_1240),
        .I1(Q[0]),
        .O(\mux_1_0_reg[6]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[7]_i_1 
       (.I0(Q[0]),
        .O(\mux_1_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[8]_i_1 
       (.I0(Q[0]),
        .I1(kernel1_load_reg_1248),
        .O(\mux_1_0_reg[8]_i_1_n_5 ));
  FDRE \mux_1_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel1_load_reg_1248),
        .Q(\mux_1_0_reg_reg[10]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[11]_i_1_n_5 ),
        .Q(mux_1_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1_n_5 ),
        .Q(mux_1_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[1]_i_1_n_5 ),
        .Q(mux_1_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[2]_i_1_n_5 ),
        .Q(mux_1_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[5]_i_1__0_n_5 ),
        .Q(mux_1_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[6]_i_1__1_n_5 ),
        .Q(mux_1_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1_n_5 ),
        .Q(mux_1_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[8]_i_1_n_5 ),
        .Q(mux_1_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel1_load_reg_1248),
        .Q(\mux_1_1_reg_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_load_reg_1240),
        .Q(\mux_1_1_reg_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sel1),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x_15
   (\sel1_reg[1]_0 ,
    B,
    ap_rst_n_inv,
    add_ln28_reg_1201,
    ap_clk,
    mul_ln34_8_reg_1503_reg,
    mul_ln34_8_reg_1503_reg_0,
    mul_ln34_8_reg_1503_reg_1,
    mul_ln34_8_reg_1503_reg_2,
    mul_ln34_8_reg_1503_reg_3,
    mul_ln34_8_reg_1503_reg_4,
    mul_ln34_8_reg_1503_reg_5,
    mul_ln34_8_reg_1503_reg_6,
    mul_ln34_8_reg_1503_reg_7);
  output \sel1_reg[1]_0 ;
  output [10:0]B;
  input ap_rst_n_inv;
  input [0:0]add_ln28_reg_1201;
  input ap_clk;
  input [1:0]mul_ln34_8_reg_1503_reg;
  input mul_ln34_8_reg_1503_reg_0;
  input mul_ln34_8_reg_1503_reg_1;
  input mul_ln34_8_reg_1503_reg_2;
  input mul_ln34_8_reg_1503_reg_3;
  input mul_ln34_8_reg_1503_reg_4;
  input mul_ln34_8_reg_1503_reg_5;
  input [0:0]mul_ln34_8_reg_1503_reg_6;
  input mul_ln34_8_reg_1503_reg_7;

  wire [10:0]B;
  wire [0:0]add_ln28_reg_1201;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]mul_ln34_8_reg_1503_reg;
  wire mul_ln34_8_reg_1503_reg_0;
  wire mul_ln34_8_reg_1503_reg_1;
  wire mul_ln34_8_reg_1503_reg_2;
  wire mul_ln34_8_reg_1503_reg_3;
  wire mul_ln34_8_reg_1503_reg_4;
  wire mul_ln34_8_reg_1503_reg_5;
  wire [0:0]mul_ln34_8_reg_1503_reg_6;
  wire mul_ln34_8_reg_1503_reg_7;
  wire \sel1_reg[1]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_4_reg_1398_reg_i_10
       (.I0(mul_ln34_8_reg_1503_reg_0),
        .I1(\sel1_reg[1]_0 ),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_4_reg_1398_reg_i_11
       (.I0(mul_ln34_8_reg_1503_reg[0]),
        .I1(mul_ln34_8_reg_1503_reg_3),
        .I2(\sel1_reg[1]_0 ),
        .O(B[3]));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln34_4_reg_1398_reg_i_12
       (.I0(\sel1_reg[1]_0 ),
        .I1(mul_ln34_8_reg_1503_reg_1),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_4_reg_1398_reg_i_13
       (.I0(mul_ln34_8_reg_1503_reg_1),
        .I1(mul_ln34_8_reg_1503_reg_2),
        .I2(\sel1_reg[1]_0 ),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_4_reg_1398_reg_i_15
       (.I0(mul_ln34_8_reg_1503_reg[0]),
        .I1(mul_ln34_8_reg_1503_reg_0),
        .I2(\sel1_reg[1]_0 ),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_4_reg_1398_reg_i_2
       (.I0(mul_ln34_8_reg_1503_reg_3),
        .I1(\sel1_reg[1]_0 ),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_4_reg_1398_reg_i_4
       (.I0(mul_ln34_8_reg_1503_reg[1]),
        .I1(mul_ln34_8_reg_1503_reg_7),
        .I2(\sel1_reg[1]_0 ),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_4_reg_1398_reg_i_5
       (.I0(mul_ln34_8_reg_1503_reg[0]),
        .I1(mul_ln34_8_reg_1503_reg_6),
        .I2(\sel1_reg[1]_0 ),
        .O(B[8]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_4_reg_1398_reg_i_6
       (.I0(mul_ln34_8_reg_1503_reg_7),
        .I1(\sel1_reg[1]_0 ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_4_reg_1398_reg_i_7
       (.I0(mul_ln34_8_reg_1503_reg_1),
        .I1(mul_ln34_8_reg_1503_reg_5),
        .I2(\sel1_reg[1]_0 ),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_4_reg_1398_reg_i_8
       (.I0(mul_ln34_8_reg_1503_reg[0]),
        .I1(mul_ln34_8_reg_1503_reg_4),
        .I2(\sel1_reg[1]_0 ),
        .O(B[5]));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln28_reg_1201),
        .Q(\sel1_reg[1]_0 ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x_16
   (\sel1_reg[1]_0 ,
    B,
    ap_rst_n_inv,
    Q,
    ap_clk,
    kernel1_load_reg_1248,
    kernel_load_reg_1240,
    mul_ln34_9_reg_1438_reg,
    mul_ln34_9_reg_1438_reg_0,
    mul_ln34_9_reg_1438_reg_1);
  output \sel1_reg[1]_0 ;
  output [12:0]B;
  input ap_rst_n_inv;
  input [1:0]Q;
  input ap_clk;
  input [0:0]kernel1_load_reg_1248;
  input [0:0]kernel_load_reg_1240;
  input [1:0]mul_ln34_9_reg_1438_reg;
  input mul_ln34_9_reg_1438_reg_0;
  input [0:0]mul_ln34_9_reg_1438_reg_1;

  wire [12:0]B;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]kernel1_load_reg_1248;
  wire [0:0]kernel_load_reg_1240;
  wire [1:0]mul_ln34_9_reg_1438_reg;
  wire mul_ln34_9_reg_1438_reg_0;
  wire [0:0]mul_ln34_9_reg_1438_reg_1;
  wire \mux_1_0_reg[11]_i_1_n_5 ;
  wire \mux_1_0_reg[15]_i_1_n_5 ;
  wire \mux_1_0_reg[1]_i_1_n_5 ;
  wire \mux_1_0_reg[2]_i_1_n_5 ;
  wire \mux_1_0_reg[5]_i_1__1_n_5 ;
  wire \mux_1_0_reg[6]_i_1__2_n_5 ;
  wire \mux_1_0_reg[7]_i_1_n_5 ;
  wire \mux_1_0_reg[8]_i_1_n_5 ;
  wire \mux_1_0_reg_reg_n_5_[11] ;
  wire \mux_1_0_reg_reg_n_5_[15] ;
  wire \mux_1_0_reg_reg_n_5_[1] ;
  wire \mux_1_0_reg_reg_n_5_[2] ;
  wire \mux_1_0_reg_reg_n_5_[5] ;
  wire \mux_1_0_reg_reg_n_5_[6] ;
  wire \mux_1_0_reg_reg_n_5_[7] ;
  wire \mux_1_0_reg_reg_n_5_[8] ;
  wire \sel1_reg[1]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_5_reg_1453_reg_i_10
       (.I0(\mux_1_0_reg_reg_n_5_[5] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_5_reg_1453_reg_i_11
       (.I0(mul_ln34_9_reg_1438_reg[0]),
        .I1(\mux_1_0_reg_reg_n_5_[15] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[4]));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln34_5_reg_1453_reg_i_12
       (.I0(\sel1_reg[1]_0 ),
        .I1(mul_ln34_9_reg_1438_reg_0),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_5_reg_1453_reg_i_13
       (.I0(mul_ln34_9_reg_1438_reg_0),
        .I1(\mux_1_0_reg_reg_n_5_[2] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_5_reg_1453_reg_i_14
       (.I0(\mux_1_0_reg_reg_n_5_[1] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_5_reg_1453_reg_i_15
       (.I0(mul_ln34_9_reg_1438_reg[0]),
        .I1(\mux_1_0_reg_reg_n_5_[5] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_5_reg_1453_reg_i_2
       (.I0(\mux_1_0_reg_reg_n_5_[15] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_5_reg_1453_reg_i_4
       (.I0(mul_ln34_9_reg_1438_reg[1]),
        .I1(\mux_1_0_reg_reg_n_5_[11] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_5_reg_1453_reg_i_5
       (.I0(mul_ln34_9_reg_1438_reg[0]),
        .I1(mul_ln34_9_reg_1438_reg_1),
        .I2(\sel1_reg[1]_0 ),
        .O(B[10]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_5_reg_1453_reg_i_6
       (.I0(\mux_1_0_reg_reg_n_5_[11] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_5_reg_1453_reg_i_7
       (.I0(mul_ln34_9_reg_1438_reg_0),
        .I1(\mux_1_0_reg_reg_n_5_[8] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_5_reg_1453_reg_i_8
       (.I0(mul_ln34_9_reg_1438_reg[0]),
        .I1(\mux_1_0_reg_reg_n_5_[7] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[7]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_5_reg_1453_reg_i_9
       (.I0(\mux_1_0_reg_reg_n_5_[6] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[11]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(kernel_load_reg_1240),
        .I2(Q[0]),
        .O(\mux_1_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[15]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(Q[0]),
        .O(\mux_1_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[1]_i_1 
       (.I0(kernel_load_reg_1240),
        .I1(Q[0]),
        .O(\mux_1_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[2]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(Q[0]),
        .O(\mux_1_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[5]_i_1__1 
       (.I0(kernel1_load_reg_1248),
        .I1(Q[0]),
        .O(\mux_1_0_reg[5]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[6]_i_1__2 
       (.I0(kernel_load_reg_1240),
        .I1(Q[0]),
        .O(\mux_1_0_reg[6]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[7]_i_1 
       (.I0(Q[0]),
        .O(\mux_1_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[8]_i_1 
       (.I0(Q[0]),
        .I1(kernel1_load_reg_1248),
        .O(\mux_1_0_reg[8]_i_1_n_5 ));
  FDRE \mux_1_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[11]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[1]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[2]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[5]_i_1__1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[6]_i_1__2_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[8]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\sel1_reg[1]_0 ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x_17
   (\mux_1_0_reg_reg[2]_0 ,
    \mux_1_0_reg_reg[5]_0 ,
    \mux_1_0_reg_reg[7]_0 ,
    \mux_1_0_reg_reg[8]_0 ,
    \mux_1_0_reg_reg[11]_0 ,
    \mux_1_0_reg_reg[12]_0 ,
    \mux_1_0_reg_reg[15]_0 ,
    B,
    \mux_1_0_reg_reg[15]_1 ,
    \mux_1_0_reg_reg[12]_1 ,
    \mux_1_0_reg_reg[12]_2 ,
    ap_rst_n_inv,
    add_ln28_5_reg_1211,
    ap_clk,
    kernel_load_reg_1240,
    kernel1_load_reg_1248,
    sel1,
    mul_ln34_4_reg_1398_reg,
    mul_ln34_5_reg_1453_reg,
    mul_ln34_10_reg_1443_reg,
    mul_ln34_10_reg_1443_reg_0);
  output \mux_1_0_reg_reg[2]_0 ;
  output \mux_1_0_reg_reg[5]_0 ;
  output \mux_1_0_reg_reg[7]_0 ;
  output \mux_1_0_reg_reg[8]_0 ;
  output \mux_1_0_reg_reg[11]_0 ;
  output \mux_1_0_reg_reg[12]_0 ;
  output \mux_1_0_reg_reg[15]_0 ;
  output [0:0]B;
  output [13:0]\mux_1_0_reg_reg[15]_1 ;
  output [2:0]\mux_1_0_reg_reg[12]_1 ;
  output [0:0]\mux_1_0_reg_reg[12]_2 ;
  input ap_rst_n_inv;
  input [1:0]add_ln28_5_reg_1211;
  input ap_clk;
  input [0:0]kernel_load_reg_1240;
  input [0:0]kernel1_load_reg_1248;
  input sel1;
  input mul_ln34_4_reg_1398_reg;
  input mul_ln34_5_reg_1453_reg;
  input [1:0]mul_ln34_10_reg_1443_reg;
  input [0:0]mul_ln34_10_reg_1443_reg_0;

  wire [0:0]B;
  wire [1:0]add_ln28_5_reg_1211;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]kernel1_load_reg_1248;
  wire [0:0]kernel_load_reg_1240;
  wire [1:0]mul_ln34_10_reg_1443_reg;
  wire [0:0]mul_ln34_10_reg_1443_reg_0;
  wire mul_ln34_4_reg_1398_reg;
  wire mul_ln34_5_reg_1453_reg;
  wire \mux_1_0_reg[11]_i_1_n_5 ;
  wire \mux_1_0_reg[15]_i_1_n_5 ;
  wire \mux_1_0_reg[1]_i_1_n_5 ;
  wire \mux_1_0_reg[2]_i_1_n_5 ;
  wire \mux_1_0_reg[5]_i_1_n_5 ;
  wire \mux_1_0_reg[6]_i_1__0_n_5 ;
  wire \mux_1_0_reg[7]_i_1_n_5 ;
  wire \mux_1_0_reg[8]_i_1_n_5 ;
  wire \mux_1_0_reg_reg[11]_0 ;
  wire \mux_1_0_reg_reg[12]_0 ;
  wire [2:0]\mux_1_0_reg_reg[12]_1 ;
  wire [0:0]\mux_1_0_reg_reg[12]_2 ;
  wire \mux_1_0_reg_reg[15]_0 ;
  wire [13:0]\mux_1_0_reg_reg[15]_1 ;
  wire \mux_1_0_reg_reg[2]_0 ;
  wire \mux_1_0_reg_reg[5]_0 ;
  wire \mux_1_0_reg_reg[7]_0 ;
  wire \mux_1_0_reg_reg[8]_0 ;
  wire \mux_1_0_reg_reg_n_5_[1] ;
  wire \mux_1_0_reg_reg_n_5_[6] ;
  wire sel1;
  wire \sel1_reg_n_5_[1] ;

  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_3_reg_1388_reg_i_5
       (.I0(\mux_1_0_reg_reg[12]_0 ),
        .I1(sel1),
        .O(B));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_4_reg_1398_reg_i_14
       (.I0(\mux_1_0_reg_reg_n_5_[1] ),
        .I1(mul_ln34_4_reg_1398_reg),
        .O(\mux_1_0_reg_reg[12]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_4_reg_1398_reg_i_3
       (.I0(\mux_1_0_reg_reg[12]_0 ),
        .I1(mul_ln34_4_reg_1398_reg),
        .O(\mux_1_0_reg_reg[12]_1 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_4_reg_1398_reg_i_9
       (.I0(\mux_1_0_reg_reg_n_5_[6] ),
        .I1(mul_ln34_4_reg_1398_reg),
        .O(\mux_1_0_reg_reg[12]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_5_reg_1453_reg_i_3
       (.I0(\mux_1_0_reg_reg[12]_0 ),
        .I1(mul_ln34_5_reg_1453_reg),
        .O(\mux_1_0_reg_reg[12]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_6_reg_1483_reg_i_10
       (.I0(\mux_1_0_reg_reg[5]_0 ),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_6_reg_1483_reg_i_11
       (.I0(mul_ln34_10_reg_1443_reg[0]),
        .I1(\mux_1_0_reg_reg[15]_0 ),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln34_6_reg_1483_reg_i_12
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(\mux_1_0_reg_reg[12]_0 ),
        .O(\mux_1_0_reg_reg[15]_1 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_6_reg_1483_reg_i_13
       (.I0(\mux_1_0_reg_reg[12]_0 ),
        .I1(\mux_1_0_reg_reg[2]_0 ),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_6_reg_1483_reg_i_14
       (.I0(\mux_1_0_reg_reg_n_5_[1] ),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_6_reg_1483_reg_i_15
       (.I0(mul_ln34_10_reg_1443_reg[0]),
        .I1(\mux_1_0_reg_reg[5]_0 ),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_6_reg_1483_reg_i_2
       (.I0(\mux_1_0_reg_reg[15]_0 ),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [13]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_6_reg_1483_reg_i_3
       (.I0(\mux_1_0_reg_reg[12]_0 ),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_6_reg_1483_reg_i_4
       (.I0(mul_ln34_10_reg_1443_reg[1]),
        .I1(\mux_1_0_reg_reg[11]_0 ),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_6_reg_1483_reg_i_5
       (.I0(mul_ln34_10_reg_1443_reg[0]),
        .I1(mul_ln34_10_reg_1443_reg_0),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [10]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_6_reg_1483_reg_i_6
       (.I0(\mux_1_0_reg_reg[11]_0 ),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_6_reg_1483_reg_i_7
       (.I0(\mux_1_0_reg_reg[12]_0 ),
        .I1(\mux_1_0_reg_reg[8]_0 ),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_6_reg_1483_reg_i_8
       (.I0(mul_ln34_10_reg_1443_reg[0]),
        .I1(\mux_1_0_reg_reg[7]_0 ),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_6_reg_1483_reg_i_9
       (.I0(\mux_1_0_reg_reg_n_5_[6] ),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_1_0_reg_reg[15]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[11]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(kernel_load_reg_1240),
        .I2(add_ln28_5_reg_1211[0]),
        .O(\mux_1_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[15]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(add_ln28_5_reg_1211[0]),
        .O(\mux_1_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[1]_i_1 
       (.I0(kernel_load_reg_1240),
        .I1(add_ln28_5_reg_1211[0]),
        .O(\mux_1_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[2]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(add_ln28_5_reg_1211[0]),
        .O(\mux_1_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[5]_i_1 
       (.I0(kernel1_load_reg_1248),
        .I1(add_ln28_5_reg_1211[0]),
        .O(\mux_1_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[6]_i_1__0 
       (.I0(kernel_load_reg_1240),
        .I1(add_ln28_5_reg_1211[0]),
        .O(\mux_1_0_reg[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[7]_i_1 
       (.I0(add_ln28_5_reg_1211[0]),
        .O(\mux_1_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[8]_i_1 
       (.I0(add_ln28_5_reg_1211[0]),
        .I1(kernel1_load_reg_1248),
        .O(\mux_1_0_reg[8]_i_1_n_5 ));
  FDRE \mux_1_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[11]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[11]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_0_reg_reg[12]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[15]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[1]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[2]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[2]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[5]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[5]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[6]_i_1__0_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[7]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[8]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[8]_0 ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln28_5_reg_1211[1]),
        .Q(\sel1_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x_18
   (B,
    \mux_1_0_reg_reg[12]_0 ,
    \mux_1_0_reg_reg[12]_1 ,
    \mux_1_0_reg_reg[12]_2 ,
    \mux_1_1_reg_reg[11]_0 ,
    ap_rst_n_inv,
    Q,
    ap_clk,
    kernel1_load_reg_1244,
    kernel_load_reg_1236,
    mul_ln34_12_reg_1479_reg,
    mul_ln34_10_reg_1394_reg,
    mul_ln34_11_reg_1449_reg);
  output [12:0]B;
  output [1:0]\mux_1_0_reg_reg[12]_0 ;
  output [1:0]\mux_1_0_reg_reg[12]_1 ;
  output [1:0]\mux_1_0_reg_reg[12]_2 ;
  output [2:0]\mux_1_1_reg_reg[11]_0 ;
  input ap_rst_n_inv;
  input [1:0]Q;
  input ap_clk;
  input [0:0]kernel1_load_reg_1244;
  input [0:0]kernel_load_reg_1236;
  input mul_ln34_12_reg_1479_reg;
  input mul_ln34_10_reg_1394_reg;
  input mul_ln34_11_reg_1449_reg;

  wire [12:0]B;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]kernel1_load_reg_1244;
  wire [0:0]kernel_load_reg_1236;
  wire mul_ln34_10_reg_1394_reg;
  wire mul_ln34_11_reg_1449_reg;
  wire mul_ln34_12_reg_1479_reg;
  wire [15:0]mux_1_0_reg;
  wire \mux_1_0_reg[0]_i_1_n_5 ;
  wire \mux_1_0_reg[11]_i_1_n_5 ;
  wire \mux_1_0_reg[15]_i_1_n_5 ;
  wire \mux_1_0_reg[1]_i_1_n_5 ;
  wire \mux_1_0_reg[4]_i_1__0_n_5 ;
  wire \mux_1_0_reg[6]_i_1_n_5 ;
  wire \mux_1_0_reg[7]_i_1_n_5 ;
  wire \mux_1_0_reg[8]_i_1_n_5 ;
  wire \mux_1_0_reg[9]_i_1_n_5 ;
  wire [1:0]\mux_1_0_reg_reg[12]_0 ;
  wire [1:0]\mux_1_0_reg_reg[12]_1 ;
  wire [1:0]\mux_1_0_reg_reg[12]_2 ;
  wire [2:0]\mux_1_1_reg_reg[11]_0 ;
  wire sel1;

  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_10_reg_1394_reg_i_10
       (.I0(mux_1_0_reg[5]),
        .I1(mul_ln34_10_reg_1394_reg),
        .O(\mux_1_0_reg_reg[12]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_10_reg_1394_reg_i_3
       (.I0(mux_1_0_reg[12]),
        .I1(mul_ln34_10_reg_1394_reg),
        .O(\mux_1_0_reg_reg[12]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_11_reg_1449_reg_i_10
       (.I0(mux_1_0_reg[5]),
        .I1(mul_ln34_11_reg_1449_reg),
        .O(\mux_1_0_reg_reg[12]_2 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_11_reg_1449_reg_i_3
       (.I0(mux_1_0_reg[12]),
        .I1(mul_ln34_11_reg_1449_reg),
        .O(\mux_1_0_reg_reg[12]_2 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_12_reg_1479_reg_i_10
       (.I0(mux_1_0_reg[5]),
        .I1(mul_ln34_12_reg_1479_reg),
        .O(\mux_1_0_reg_reg[12]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_12_reg_1479_reg_i_3
       (.I0(mux_1_0_reg[12]),
        .I1(mul_ln34_12_reg_1479_reg),
        .O(\mux_1_0_reg_reg[12]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_10
       (.I0(\mux_1_1_reg_reg[11]_0 [2]),
        .I1(mux_1_0_reg[7]),
        .I2(sel1),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_11
       (.I0(\mux_1_1_reg_reg[11]_0 [2]),
        .I1(mux_1_0_reg[6]),
        .I2(sel1),
        .O(B[5]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_9_reg_1384_reg_i_12
       (.I0(mux_1_0_reg[5]),
        .I1(sel1),
        .O(B[4]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_9_reg_1384_reg_i_13
       (.I0(mux_1_0_reg[4]),
        .I1(sel1),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_14
       (.I0(\mux_1_1_reg_reg[11]_0 [2]),
        .I1(mux_1_0_reg[15]),
        .I2(sel1),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_9_reg_1384_reg_i_15
       (.I0(mux_1_0_reg[1]),
        .I1(sel1),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_16
       (.I0(\mux_1_1_reg_reg[11]_0 [1]),
        .I1(mux_1_0_reg[0]),
        .I2(sel1),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_9_reg_1384_reg_i_4
       (.I0(mux_1_0_reg[15]),
        .I1(sel1),
        .O(B[12]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_9_reg_1384_reg_i_5
       (.I0(mux_1_0_reg[12]),
        .I1(sel1),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_6
       (.I0(\mux_1_1_reg_reg[11]_0 [2]),
        .I1(mux_1_0_reg[11]),
        .I2(sel1),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_7
       (.I0(\mux_1_1_reg_reg[11]_0 [1]),
        .I1(mux_1_0_reg[15]),
        .I2(sel1),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_8
       (.I0(\mux_1_1_reg_reg[11]_0 [0]),
        .I1(mux_1_0_reg[9]),
        .I2(sel1),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_9_reg_1384_reg_i_9
       (.I0(\mux_1_1_reg_reg[11]_0 [1]),
        .I1(mux_1_0_reg[8]),
        .I2(sel1),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[0]_i_1 
       (.I0(kernel1_load_reg_1244),
        .I1(kernel_load_reg_1236),
        .I2(Q[0]),
        .O(\mux_1_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[11]_i_1 
       (.I0(kernel_load_reg_1236),
        .I1(Q[0]),
        .O(\mux_1_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[15]_i_1 
       (.I0(Q[0]),
        .I1(kernel1_load_reg_1244),
        .O(\mux_1_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[1]_i_1 
       (.I0(kernel_load_reg_1236),
        .I1(Q[0]),
        .O(\mux_1_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[4]_i_1__0 
       (.I0(kernel_load_reg_1236),
        .I1(Q[0]),
        .O(\mux_1_0_reg[4]_i_1__0_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[6]_i_1 
       (.I0(Q[0]),
        .O(\mux_1_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[7]_i_1 
       (.I0(kernel_load_reg_1236),
        .I1(kernel1_load_reg_1244),
        .I2(Q[0]),
        .O(\mux_1_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[8]_i_1 
       (.I0(kernel1_load_reg_1244),
        .I1(Q[0]),
        .O(\mux_1_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[9]_i_1 
       (.I0(Q[0]),
        .I1(kernel_load_reg_1236),
        .O(\mux_1_0_reg[9]_i_1_n_5 ));
  FDRE \mux_1_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[0]_i_1_n_5 ),
        .Q(mux_1_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[11]_i_1_n_5 ),
        .Q(mux_1_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_load_reg_1236),
        .Q(mux_1_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1_n_5 ),
        .Q(mux_1_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[1]_i_1_n_5 ),
        .Q(mux_1_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[4]_i_1__0_n_5 ),
        .Q(mux_1_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel1_load_reg_1244),
        .Q(mux_1_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[6]_i_1_n_5 ),
        .Q(mux_1_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1_n_5 ),
        .Q(mux_1_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[8]_i_1_n_5 ),
        .Q(mux_1_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[9]_i_1_n_5 ),
        .Q(mux_1_0_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel_load_reg_1236),
        .Q(\mux_1_1_reg_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kernel1_load_reg_1244),
        .Q(\mux_1_1_reg_reg[11]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \mux_1_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\mux_1_1_reg_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sel1),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x_19
   (\sel1_reg[1]_0 ,
    B,
    ap_rst_n_inv,
    add_ln28_reg_1197,
    ap_clk,
    mul_ln34_14_reg_1499_reg,
    mul_ln34_14_reg_1499_reg_0,
    mul_ln34_14_reg_1499_reg_1,
    mul_ln34_14_reg_1499_reg_2,
    mul_ln34_14_reg_1499_reg_3,
    mul_ln34_14_reg_1499_reg_4,
    mul_ln34_14_reg_1499_reg_5,
    mul_ln34_14_reg_1499_reg_6);
  output \sel1_reg[1]_0 ;
  output [8:0]B;
  input ap_rst_n_inv;
  input [0:0]add_ln28_reg_1197;
  input ap_clk;
  input [2:0]mul_ln34_14_reg_1499_reg;
  input mul_ln34_14_reg_1499_reg_0;
  input mul_ln34_14_reg_1499_reg_1;
  input mul_ln34_14_reg_1499_reg_2;
  input mul_ln34_14_reg_1499_reg_3;
  input mul_ln34_14_reg_1499_reg_4;
  input mul_ln34_14_reg_1499_reg_5;
  input mul_ln34_14_reg_1499_reg_6;

  wire [8:0]B;
  wire [0:0]add_ln28_reg_1197;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [2:0]mul_ln34_14_reg_1499_reg;
  wire mul_ln34_14_reg_1499_reg_0;
  wire mul_ln34_14_reg_1499_reg_1;
  wire mul_ln34_14_reg_1499_reg_2;
  wire mul_ln34_14_reg_1499_reg_3;
  wire mul_ln34_14_reg_1499_reg_4;
  wire mul_ln34_14_reg_1499_reg_5;
  wire mul_ln34_14_reg_1499_reg_6;
  wire \sel1_reg[1]_0 ;

  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_12
       (.I0(mul_ln34_14_reg_1499_reg[2]),
        .I1(mul_ln34_14_reg_1499_reg_1),
        .I2(\sel1_reg[1]_0 ),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_14
       (.I0(mul_ln34_14_reg_1499_reg[1]),
        .I1(mul_ln34_14_reg_1499_reg_0),
        .I2(\sel1_reg[1]_0 ),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_10_reg_1394_reg_i_2
       (.I0(mul_ln34_14_reg_1499_reg_1),
        .I1(\sel1_reg[1]_0 ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_4
       (.I0(mul_ln34_14_reg_1499_reg[2]),
        .I1(mul_ln34_14_reg_1499_reg_6),
        .I2(\sel1_reg[1]_0 ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_5
       (.I0(mul_ln34_14_reg_1499_reg[1]),
        .I1(mul_ln34_14_reg_1499_reg_1),
        .I2(\sel1_reg[1]_0 ),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_6
       (.I0(mul_ln34_14_reg_1499_reg[0]),
        .I1(mul_ln34_14_reg_1499_reg_5),
        .I2(\sel1_reg[1]_0 ),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_7
       (.I0(mul_ln34_14_reg_1499_reg[1]),
        .I1(mul_ln34_14_reg_1499_reg_4),
        .I2(\sel1_reg[1]_0 ),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_8
       (.I0(mul_ln34_14_reg_1499_reg[2]),
        .I1(mul_ln34_14_reg_1499_reg_3),
        .I2(\sel1_reg[1]_0 ),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_10_reg_1394_reg_i_9
       (.I0(mul_ln34_14_reg_1499_reg[2]),
        .I1(mul_ln34_14_reg_1499_reg_2),
        .I2(\sel1_reg[1]_0 ),
        .O(B[2]));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln28_reg_1197),
        .Q(\sel1_reg[1]_0 ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x_20
   (\sel1_reg[1]_0 ,
    B,
    ap_rst_n_inv,
    Q,
    ap_clk,
    kernel_load_reg_1236,
    kernel1_load_reg_1244,
    mul_ln34_15_reg_1434_reg);
  output \sel1_reg[1]_0 ;
  output [10:0]B;
  input ap_rst_n_inv;
  input [1:0]Q;
  input ap_clk;
  input [0:0]kernel_load_reg_1236;
  input [0:0]kernel1_load_reg_1244;
  input [2:0]mul_ln34_15_reg_1434_reg;

  wire [10:0]B;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]kernel1_load_reg_1244;
  wire [0:0]kernel_load_reg_1236;
  wire [2:0]mul_ln34_15_reg_1434_reg;
  wire \mux_1_0_reg[0]_i_1_n_5 ;
  wire \mux_1_0_reg[11]_i_1_n_5 ;
  wire \mux_1_0_reg[15]_i_1_n_5 ;
  wire \mux_1_0_reg[1]_i_1_n_5 ;
  wire \mux_1_0_reg[4]_i_1__1_n_5 ;
  wire \mux_1_0_reg[6]_i_1_n_5 ;
  wire \mux_1_0_reg[7]_i_1_n_5 ;
  wire \mux_1_0_reg[8]_i_1_n_5 ;
  wire \mux_1_0_reg[9]_i_1_n_5 ;
  wire \mux_1_0_reg_reg_n_5_[0] ;
  wire \mux_1_0_reg_reg_n_5_[11] ;
  wire \mux_1_0_reg_reg_n_5_[15] ;
  wire \mux_1_0_reg_reg_n_5_[1] ;
  wire \mux_1_0_reg_reg_n_5_[4] ;
  wire \mux_1_0_reg_reg_n_5_[6] ;
  wire \mux_1_0_reg_reg_n_5_[7] ;
  wire \mux_1_0_reg_reg_n_5_[8] ;
  wire \mux_1_0_reg_reg_n_5_[9] ;
  wire \sel1_reg[1]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_11_reg_1449_reg_i_11
       (.I0(\mux_1_0_reg_reg_n_5_[4] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_12
       (.I0(mul_ln34_15_reg_1434_reg[2]),
        .I1(\mux_1_0_reg_reg_n_5_[15] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_11_reg_1449_reg_i_13
       (.I0(\mux_1_0_reg_reg_n_5_[1] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_14
       (.I0(mul_ln34_15_reg_1434_reg[1]),
        .I1(\mux_1_0_reg_reg_n_5_[0] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_11_reg_1449_reg_i_2
       (.I0(\mux_1_0_reg_reg_n_5_[15] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_4
       (.I0(mul_ln34_15_reg_1434_reg[2]),
        .I1(\mux_1_0_reg_reg_n_5_[11] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_5
       (.I0(mul_ln34_15_reg_1434_reg[1]),
        .I1(\mux_1_0_reg_reg_n_5_[15] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_6
       (.I0(mul_ln34_15_reg_1434_reg[0]),
        .I1(\mux_1_0_reg_reg_n_5_[9] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_7
       (.I0(mul_ln34_15_reg_1434_reg[1]),
        .I1(\mux_1_0_reg_reg_n_5_[8] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_8
       (.I0(mul_ln34_15_reg_1434_reg[2]),
        .I1(\mux_1_0_reg_reg_n_5_[7] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_11_reg_1449_reg_i_9
       (.I0(mul_ln34_15_reg_1434_reg[2]),
        .I1(\mux_1_0_reg_reg_n_5_[6] ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[0]_i_1 
       (.I0(kernel1_load_reg_1244),
        .I1(kernel_load_reg_1236),
        .I2(Q[0]),
        .O(\mux_1_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[11]_i_1 
       (.I0(kernel_load_reg_1236),
        .I1(Q[0]),
        .O(\mux_1_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[15]_i_1 
       (.I0(Q[0]),
        .I1(kernel1_load_reg_1244),
        .O(\mux_1_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[1]_i_1 
       (.I0(kernel_load_reg_1236),
        .I1(Q[0]),
        .O(\mux_1_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[4]_i_1__1 
       (.I0(kernel_load_reg_1236),
        .I1(Q[0]),
        .O(\mux_1_0_reg[4]_i_1__1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[6]_i_1 
       (.I0(Q[0]),
        .O(\mux_1_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[7]_i_1 
       (.I0(kernel_load_reg_1236),
        .I1(kernel1_load_reg_1244),
        .I2(Q[0]),
        .O(\mux_1_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[8]_i_1 
       (.I0(kernel1_load_reg_1244),
        .I1(Q[0]),
        .O(\mux_1_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[9]_i_1 
       (.I0(Q[0]),
        .I1(kernel_load_reg_1236),
        .O(\mux_1_0_reg[9]_i_1_n_5 ));
  FDRE \mux_1_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[0]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[11]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[1]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[4]_i_1__1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[6]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[8]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[9]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\sel1_reg[1]_0 ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_3_1_x" *) 
module bd_0_hls_inst_0_network_mux_32_16_3_1_x_21
   (\sel1_reg[1]_0 ,
    \mux_1_0_reg_reg[0]_0 ,
    \mux_1_0_reg_reg[6]_0 ,
    \mux_1_0_reg_reg[7]_0 ,
    \mux_1_0_reg_reg[8]_0 ,
    \mux_1_0_reg_reg[9]_0 ,
    \mux_1_0_reg_reg[11]_0 ,
    \mux_1_0_reg_reg[15]_0 ,
    B,
    \mux_1_0_reg_reg[4]_0 ,
    ap_rst_n_inv,
    add_ln28_6_reg_1207,
    ap_clk,
    kernel_load_reg_1236,
    mul_ln34_10_reg_1394_reg,
    kernel1_load_reg_1244,
    mul_ln34_16_reg_1439_reg);
  output \sel1_reg[1]_0 ;
  output \mux_1_0_reg_reg[0]_0 ;
  output \mux_1_0_reg_reg[6]_0 ;
  output \mux_1_0_reg_reg[7]_0 ;
  output \mux_1_0_reg_reg[8]_0 ;
  output \mux_1_0_reg_reg[9]_0 ;
  output \mux_1_0_reg_reg[11]_0 ;
  output \mux_1_0_reg_reg[15]_0 ;
  output [10:0]B;
  output [1:0]\mux_1_0_reg_reg[4]_0 ;
  input ap_rst_n_inv;
  input [1:0]add_ln28_6_reg_1207;
  input ap_clk;
  input [0:0]kernel_load_reg_1236;
  input mul_ln34_10_reg_1394_reg;
  input [0:0]kernel1_load_reg_1244;
  input [2:0]mul_ln34_16_reg_1439_reg;

  wire [10:0]B;
  wire [1:0]add_ln28_6_reg_1207;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]kernel1_load_reg_1244;
  wire [0:0]kernel_load_reg_1236;
  wire mul_ln34_10_reg_1394_reg;
  wire [2:0]mul_ln34_16_reg_1439_reg;
  wire \mux_1_0_reg[0]_i_1_n_5 ;
  wire \mux_1_0_reg[11]_i_1__0_n_5 ;
  wire \mux_1_0_reg[15]_i_1__0_n_5 ;
  wire \mux_1_0_reg[1]_i_1__0_n_5 ;
  wire \mux_1_0_reg[4]_i_1_n_5 ;
  wire \mux_1_0_reg[6]_i_1_n_5 ;
  wire \mux_1_0_reg[7]_i_1__0_n_5 ;
  wire \mux_1_0_reg[8]_i_1__0_n_5 ;
  wire \mux_1_0_reg[9]_i_1_n_5 ;
  wire \mux_1_0_reg_reg[0]_0 ;
  wire \mux_1_0_reg_reg[11]_0 ;
  wire \mux_1_0_reg_reg[15]_0 ;
  wire [1:0]\mux_1_0_reg_reg[4]_0 ;
  wire \mux_1_0_reg_reg[6]_0 ;
  wire \mux_1_0_reg_reg[7]_0 ;
  wire \mux_1_0_reg_reg[8]_0 ;
  wire \mux_1_0_reg_reg[9]_0 ;
  wire \mux_1_0_reg_reg_n_5_[1] ;
  wire \mux_1_0_reg_reg_n_5_[4] ;
  wire \sel1_reg[1]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_10_reg_1394_reg_i_11
       (.I0(\mux_1_0_reg_reg_n_5_[4] ),
        .I1(mul_ln34_10_reg_1394_reg),
        .O(\mux_1_0_reg_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_10_reg_1394_reg_i_13
       (.I0(\mux_1_0_reg_reg_n_5_[1] ),
        .I1(mul_ln34_10_reg_1394_reg),
        .O(\mux_1_0_reg_reg[4]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_12_reg_1479_reg_i_11
       (.I0(\mux_1_0_reg_reg_n_5_[4] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_12
       (.I0(mul_ln34_16_reg_1439_reg[2]),
        .I1(\mux_1_0_reg_reg[15]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_12_reg_1479_reg_i_13
       (.I0(\mux_1_0_reg_reg_n_5_[1] ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_14
       (.I0(mul_ln34_16_reg_1439_reg[1]),
        .I1(\mux_1_0_reg_reg[0]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln34_12_reg_1479_reg_i_2
       (.I0(\mux_1_0_reg_reg[15]_0 ),
        .I1(\sel1_reg[1]_0 ),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_4
       (.I0(mul_ln34_16_reg_1439_reg[2]),
        .I1(\mux_1_0_reg_reg[11]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_5
       (.I0(mul_ln34_16_reg_1439_reg[1]),
        .I1(\mux_1_0_reg_reg[15]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_6
       (.I0(mul_ln34_16_reg_1439_reg[0]),
        .I1(\mux_1_0_reg_reg[9]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_7
       (.I0(mul_ln34_16_reg_1439_reg[1]),
        .I1(\mux_1_0_reg_reg[8]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_8
       (.I0(mul_ln34_16_reg_1439_reg[2]),
        .I1(\mux_1_0_reg_reg[7]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln34_12_reg_1479_reg_i_9
       (.I0(mul_ln34_16_reg_1439_reg[2]),
        .I1(\mux_1_0_reg_reg[6]_0 ),
        .I2(\sel1_reg[1]_0 ),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[0]_i_1 
       (.I0(kernel1_load_reg_1244),
        .I1(kernel_load_reg_1236),
        .I2(add_ln28_6_reg_1207[0]),
        .O(\mux_1_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[11]_i_1__0 
       (.I0(kernel_load_reg_1236),
        .I1(add_ln28_6_reg_1207[0]),
        .O(\mux_1_0_reg[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[15]_i_1__0 
       (.I0(add_ln28_6_reg_1207[0]),
        .I1(kernel1_load_reg_1244),
        .O(\mux_1_0_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_1_0_reg[1]_i_1__0 
       (.I0(kernel_load_reg_1236),
        .I1(add_ln28_6_reg_1207[0]),
        .O(\mux_1_0_reg[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mux_1_0_reg[4]_i_1 
       (.I0(kernel_load_reg_1236),
        .I1(add_ln28_6_reg_1207[0]),
        .O(\mux_1_0_reg[4]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_0_reg[6]_i_1 
       (.I0(add_ln28_6_reg_1207[0]),
        .O(\mux_1_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_1_0_reg[7]_i_1__0 
       (.I0(kernel_load_reg_1236),
        .I1(kernel1_load_reg_1244),
        .I2(add_ln28_6_reg_1207[0]),
        .O(\mux_1_0_reg[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mux_1_0_reg[8]_i_1__0 
       (.I0(kernel1_load_reg_1244),
        .I1(add_ln28_6_reg_1207[0]),
        .O(\mux_1_0_reg[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_1_0_reg[9]_i_1 
       (.I0(add_ln28_6_reg_1207[0]),
        .I1(kernel_load_reg_1236),
        .O(\mux_1_0_reg[9]_i_1_n_5 ));
  FDRE \mux_1_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[0]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[11]_i_1__0_n_5 ),
        .Q(\mux_1_0_reg_reg[11]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[15]_i_1__0_n_5 ),
        .Q(\mux_1_0_reg_reg[15]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[1]_i_1__0_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[4]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[6]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[6]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[7]_i_1__0_n_5 ),
        .Q(\mux_1_0_reg_reg[7]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[8]_i_1__0_n_5 ),
        .Q(\mux_1_0_reg_reg[8]_0 ),
        .R(ap_rst_n_inv));
  FDRE \mux_1_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_0_reg[9]_i_1_n_5 ),
        .Q(\mux_1_0_reg_reg[9]_0 ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln28_6_reg_1207[1]),
        .Q(\sel1_reg[1]_0 ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_mux_646_16_6_1" *) 
module bd_0_hls_inst_0_network_mux_646_16_6_1
   (A,
    Q,
    ap_clk,
    \sel4_reg[4]_0 ,
    ap_rst_n_inv,
    \sel5_reg[5]_0 );
  output [14:0]A;
  input [5:0]Q;
  input ap_clk;
  input \sel4_reg[4]_0 ;
  input ap_rst_n_inv;
  input \sel5_reg[5]_0 ;

  wire [14:0]A;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [15:15]mux_1_1_reg;
  wire \mux_1_1_reg[15]_i_1_n_5 ;
  wire [15:15]mux_1_2_reg;
  wire [15:15]mux_1_4_reg;
  wire [15:11]mux_2_0_reg;
  wire \mux_2_0_reg[11]_i_1_n_5 ;
  wire \mux_2_0_reg[15]_i_1__3_n_5 ;
  wire [15:15]mux_2_10_reg;
  wire \mux_2_10_reg[15]_i_1__0_n_5 ;
  wire [15:12]mux_2_11_reg;
  wire \mux_2_11_reg[12]_i_1_n_5 ;
  wire \mux_2_11_reg[15]_i_1_n_5 ;
  wire [15:15]mux_2_15_reg;
  wire \mux_2_15_reg[15]_i_1__0_n_5 ;
  wire [15:15]mux_2_1_reg;
  wire \mux_2_1_reg[15]_i_1__1_n_5 ;
  wire [15:12]mux_2_2_reg;
  wire \mux_2_2_reg[12]_i_1__2_n_5 ;
  wire \mux_2_2_reg[13]_i_1_n_5 ;
  wire [15:13]mux_2_3_reg;
  wire \mux_2_3_reg[13]_i_1__0_n_5 ;
  wire [15:13]mux_2_4_reg;
  wire \mux_2_4_reg[13]_i_1_n_5 ;
  wire \mux_2_4_reg[15]_i_1__0_n_5 ;
  wire [15:15]mux_2_8_reg;
  wire [15:2]mux_3_0_reg;
  wire \mux_3_0_reg[10]_i_1_n_5 ;
  wire \mux_3_0_reg[11]_i_1__1_n_5 ;
  wire \mux_3_0_reg[12]_i_1_n_5 ;
  wire \mux_3_0_reg[13]_i_1_n_5 ;
  wire \mux_3_0_reg[15]_i_1_n_5 ;
  wire \mux_3_0_reg[2]_i_1_n_5 ;
  wire \mux_3_0_reg[3]_i_1_n_5 ;
  wire \mux_3_0_reg[4]_i_1_n_5 ;
  wire \mux_3_0_reg[5]_i_1_n_5 ;
  wire \mux_3_0_reg[6]_i_1_n_5 ;
  wire \mux_3_0_reg[7]_i_1_n_5 ;
  wire \mux_3_0_reg[8]_i_1_n_5 ;
  wire \mux_3_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_3_1_reg;
  wire \mux_3_1_reg[0]_i_1_n_5 ;
  wire \mux_3_1_reg[10]_i_1_n_5 ;
  wire \mux_3_1_reg[11]_i_1_n_5 ;
  wire \mux_3_1_reg[12]_i_1_n_5 ;
  wire \mux_3_1_reg[13]_i_1_n_5 ;
  wire \mux_3_1_reg[15]_i_1__1_n_5 ;
  wire \mux_3_1_reg[1]_i_1_n_5 ;
  wire \mux_3_1_reg[2]_i_1_n_5 ;
  wire \mux_3_1_reg[3]_i_1_n_5 ;
  wire \mux_3_1_reg[4]_i_1_n_5 ;
  wire \mux_3_1_reg[5]_i_1_n_5 ;
  wire \mux_3_1_reg[7]_i_1_n_5 ;
  wire \mux_3_1_reg[8]_i_1_n_5 ;
  wire [15:2]mux_3_2_reg;
  wire \mux_3_2_reg[10]_i_1_n_5 ;
  wire \mux_3_2_reg[11]_i_1_n_5 ;
  wire \mux_3_2_reg[12]_i_1_n_5 ;
  wire \mux_3_2_reg[13]_i_1_n_5 ;
  wire \mux_3_2_reg[15]_i_1__1_n_5 ;
  wire \mux_3_2_reg[2]_i_1_n_5 ;
  wire \mux_3_2_reg[3]_i_1__0_n_5 ;
  wire \mux_3_2_reg[4]_i_1_n_5 ;
  wire \mux_3_2_reg[5]_i_1_n_5 ;
  wire \mux_3_2_reg[6]_i_1_n_5 ;
  wire \mux_3_2_reg[8]_i_1_n_5 ;
  wire [15:2]mux_3_3_reg;
  wire \mux_3_3_reg[10]_i_1_n_5 ;
  wire \mux_3_3_reg[12]_i_1__1_n_5 ;
  wire \mux_3_3_reg[13]_i_1_n_5 ;
  wire \mux_3_3_reg[2]_i_1_n_5 ;
  wire \mux_3_3_reg[4]_i_1_n_5 ;
  wire \mux_3_3_reg[6]_i_1_n_5 ;
  wire \mux_3_3_reg[7]_i_1_n_5 ;
  wire \mux_3_3_reg[9]_i_1_n_5 ;
  wire [15:1]mux_3_4_reg;
  wire \mux_3_4_reg[10]_i_1__0_n_5 ;
  wire \mux_3_4_reg[11]_i_1__1_n_5 ;
  wire \mux_3_4_reg[12]_i_1_n_5 ;
  wire \mux_3_4_reg[13]_i_1_n_5 ;
  wire \mux_3_4_reg[15]_i_1_n_5 ;
  wire \mux_3_4_reg[1]_i_1_n_5 ;
  wire \mux_3_4_reg[2]_i_1_n_5 ;
  wire \mux_3_4_reg[3]_i_1_n_5 ;
  wire \mux_3_4_reg[5]_i_1_n_5 ;
  wire \mux_3_4_reg[6]_i_1_n_5 ;
  wire \mux_3_4_reg[7]_i_1_n_5 ;
  wire \mux_3_4_reg[8]_i_1_n_5 ;
  wire [15:0]mux_3_5_reg;
  wire \mux_3_5_reg[0]_i_1_n_5 ;
  wire \mux_3_5_reg[10]_i_1_n_5 ;
  wire \mux_3_5_reg[11]_i_1_n_5 ;
  wire \mux_3_5_reg[12]_i_1_n_5 ;
  wire \mux_3_5_reg[13]_i_1_n_5 ;
  wire \mux_3_5_reg[15]_i_1_n_5 ;
  wire \mux_3_5_reg[4]_i_1_n_5 ;
  wire \mux_3_5_reg[5]_i_1_n_5 ;
  wire \mux_3_5_reg[6]_i_1_n_5 ;
  wire \mux_3_5_reg[7]_i_1_n_5 ;
  wire \mux_3_5_reg[8]_i_1_n_5 ;
  wire \mux_3_5_reg[9]_i_1__1_n_5 ;
  wire [15:0]mux_3_6_reg;
  wire \mux_3_6_reg[0]_i_1_n_5 ;
  wire \mux_3_6_reg[10]_i_1_n_5 ;
  wire \mux_3_6_reg[11]_i_1_n_5 ;
  wire \mux_3_6_reg[12]_i_1_n_5 ;
  wire \mux_3_6_reg[13]_i_1_n_5 ;
  wire \mux_3_6_reg[15]_i_1__0_n_5 ;
  wire \mux_3_6_reg[1]_i_1_n_5 ;
  wire \mux_3_6_reg[2]_i_1_n_5 ;
  wire \mux_3_6_reg[4]_i_1_n_5 ;
  wire \mux_3_6_reg[5]_i_1_n_5 ;
  wire \mux_3_6_reg[6]_i_1__1_n_5 ;
  wire \mux_3_6_reg[7]_i_1_n_5 ;
  wire \mux_3_6_reg[9]_i_1__0_n_5 ;
  wire [15:0]mux_3_7_reg;
  wire \mux_3_7_reg[0]_i_1_n_5 ;
  wire \mux_3_7_reg[10]_i_1_n_5 ;
  wire \mux_3_7_reg[11]_i_1_n_5 ;
  wire \mux_3_7_reg[12]_i_1_n_5 ;
  wire \mux_3_7_reg[15]_i_1_n_5 ;
  wire \mux_3_7_reg[1]_i_1_n_5 ;
  wire \mux_3_7_reg[2]_i_1_n_5 ;
  wire \mux_3_7_reg[3]_i_1_n_5 ;
  wire \mux_3_7_reg[4]_i_1_n_5 ;
  wire \mux_3_7_reg[5]_i_1_n_5 ;
  wire \mux_3_7_reg[6]_i_1_n_5 ;
  wire \mux_3_7_reg[7]_i_1_n_5 ;
  wire [15:0]mux_4_0_reg;
  wire \mux_4_0_reg[0]_i_1_n_5 ;
  wire \mux_4_0_reg[10]_i_1_n_5 ;
  wire \mux_4_0_reg[11]_i_1_n_5 ;
  wire \mux_4_0_reg[12]_i_1_n_5 ;
  wire \mux_4_0_reg[13]_i_1_n_5 ;
  wire \mux_4_0_reg[15]_i_1_n_5 ;
  wire \mux_4_0_reg[1]_i_1_n_5 ;
  wire \mux_4_0_reg[2]_i_1_n_5 ;
  wire \mux_4_0_reg[3]_i_1_n_5 ;
  wire \mux_4_0_reg[4]_i_1_n_5 ;
  wire \mux_4_0_reg[5]_i_1_n_5 ;
  wire \mux_4_0_reg[7]_i_1_n_5 ;
  wire \mux_4_0_reg[8]_i_1_n_5 ;
  wire \mux_4_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_1_reg;
  wire \mux_4_1_reg[0]_i_1_n_5 ;
  wire \mux_4_1_reg[10]_i_1_n_5 ;
  wire \mux_4_1_reg[11]_i_1_n_5 ;
  wire \mux_4_1_reg[12]_i_1_n_5 ;
  wire \mux_4_1_reg[13]_i_1_n_5 ;
  wire \mux_4_1_reg[15]_i_1_n_5 ;
  wire \mux_4_1_reg[1]_i_1_n_5 ;
  wire \mux_4_1_reg[2]_i_1_n_5 ;
  wire \mux_4_1_reg[3]_i_1_n_5 ;
  wire \mux_4_1_reg[4]_i_1_n_5 ;
  wire \mux_4_1_reg[5]_i_1_n_5 ;
  wire \mux_4_1_reg[6]_i_1_n_5 ;
  wire \mux_4_1_reg[7]_i_1_n_5 ;
  wire \mux_4_1_reg[8]_i_1_n_5 ;
  wire \mux_4_1_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_2_reg;
  wire \mux_4_2_reg[0]_i_1_n_5 ;
  wire \mux_4_2_reg[10]_i_1_n_5 ;
  wire \mux_4_2_reg[11]_i_1_n_5 ;
  wire \mux_4_2_reg[12]_i_1_n_5 ;
  wire \mux_4_2_reg[13]_i_1_n_5 ;
  wire \mux_4_2_reg[15]_i_1_n_5 ;
  wire \mux_4_2_reg[1]_i_1_n_5 ;
  wire \mux_4_2_reg[2]_i_1_n_5 ;
  wire \mux_4_2_reg[3]_i_1_n_5 ;
  wire \mux_4_2_reg[4]_i_1_n_5 ;
  wire \mux_4_2_reg[5]_i_1_n_5 ;
  wire \mux_4_2_reg[6]_i_1_n_5 ;
  wire \mux_4_2_reg[7]_i_1_n_5 ;
  wire \mux_4_2_reg[8]_i_1_n_5 ;
  wire \mux_4_2_reg[9]_i_1_n_5 ;
  wire [15:0]mux_4_3_reg;
  wire \mux_4_3_reg[0]_i_1_n_5 ;
  wire \mux_4_3_reg[10]_i_1_n_5 ;
  wire \mux_4_3_reg[11]_i_1_n_5 ;
  wire \mux_4_3_reg[12]_i_1_n_5 ;
  wire \mux_4_3_reg[13]_i_1_n_5 ;
  wire \mux_4_3_reg[15]_i_1_n_5 ;
  wire \mux_4_3_reg[1]_i_1_n_5 ;
  wire \mux_4_3_reg[2]_i_1_n_5 ;
  wire \mux_4_3_reg[3]_i_1_n_5 ;
  wire \mux_4_3_reg[4]_i_1_n_5 ;
  wire \mux_4_3_reg[5]_i_1_n_5 ;
  wire \mux_4_3_reg[6]_i_1_n_5 ;
  wire \mux_4_3_reg[7]_i_1_n_5 ;
  wire \mux_4_3_reg[8]_i_1_n_5 ;
  wire \mux_4_3_reg[9]_i_1_n_5 ;
  wire [15:0]mux_5_0_reg;
  wire \mux_5_0_reg[0]_i_1_n_5 ;
  wire \mux_5_0_reg[10]_i_1_n_5 ;
  wire \mux_5_0_reg[11]_i_1_n_5 ;
  wire \mux_5_0_reg[12]_i_1_n_5 ;
  wire \mux_5_0_reg[13]_i_1_n_5 ;
  wire \mux_5_0_reg[15]_i_1_n_5 ;
  wire \mux_5_0_reg[1]_i_1_n_5 ;
  wire \mux_5_0_reg[2]_i_1_n_5 ;
  wire \mux_5_0_reg[3]_i_1_n_5 ;
  wire \mux_5_0_reg[4]_i_1_n_5 ;
  wire \mux_5_0_reg[5]_i_1_n_5 ;
  wire \mux_5_0_reg[6]_i_1_n_5 ;
  wire \mux_5_0_reg[7]_i_1_n_5 ;
  wire \mux_5_0_reg[8]_i_1_n_5 ;
  wire \mux_5_0_reg[9]_i_1_n_5 ;
  wire [15:0]mux_5_1_reg;
  wire \mux_5_1_reg[0]_i_1_n_5 ;
  wire \mux_5_1_reg[10]_i_1_n_5 ;
  wire \mux_5_1_reg[11]_i_1_n_5 ;
  wire \mux_5_1_reg[12]_i_1_n_5 ;
  wire \mux_5_1_reg[13]_i_1_n_5 ;
  wire \mux_5_1_reg[15]_i_1_n_5 ;
  wire \mux_5_1_reg[1]_i_1_n_5 ;
  wire \mux_5_1_reg[2]_i_1_n_5 ;
  wire \mux_5_1_reg[3]_i_1_n_5 ;
  wire \mux_5_1_reg[4]_i_1_n_5 ;
  wire \mux_5_1_reg[5]_i_1_n_5 ;
  wire \mux_5_1_reg[6]_i_1_n_5 ;
  wire \mux_5_1_reg[7]_i_1_n_5 ;
  wire \mux_5_1_reg[8]_i_1_n_5 ;
  wire \mux_5_1_reg[9]_i_1_n_5 ;
  wire \sel1_reg_n_5_[1] ;
  wire \sel1_reg_n_5_[2] ;
  wire \sel1_reg_n_5_[3] ;
  wire \sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ;
  wire \sel2_reg_n_5_[2] ;
  wire \sel2_reg_n_5_[3] ;
  wire \sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ;
  wire \sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ;
  wire sel3_reg_gate_n_5;
  wire \sel3_reg_n_5_[3] ;
  wire \sel4_reg[4]_0 ;
  wire \sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ;
  wire sel4_reg_gate_n_5;
  wire \sel4_reg_n_5_[4] ;
  wire sel5;
  wire \sel5_reg[5]_0 ;

  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_10
       (.I0(mux_5_1_reg[7]),
        .I1(mux_5_0_reg[7]),
        .I2(sel5),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_11
       (.I0(mux_5_1_reg[6]),
        .I1(mux_5_0_reg[6]),
        .I2(sel5),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_12
       (.I0(mux_5_1_reg[5]),
        .I1(mux_5_0_reg[5]),
        .I2(sel5),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_13
       (.I0(mux_5_1_reg[4]),
        .I1(mux_5_0_reg[4]),
        .I2(sel5),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_14
       (.I0(mux_5_1_reg[3]),
        .I1(mux_5_0_reg[3]),
        .I2(sel5),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_15
       (.I0(mux_5_1_reg[2]),
        .I1(mux_5_0_reg[2]),
        .I2(sel5),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_16
       (.I0(mux_5_1_reg[1]),
        .I1(mux_5_0_reg[1]),
        .I2(sel5),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_17
       (.I0(mux_5_1_reg[0]),
        .I1(mux_5_0_reg[0]),
        .I2(sel5),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_3
       (.I0(mux_5_1_reg[15]),
        .I1(mux_5_0_reg[15]),
        .I2(sel5),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_4
       (.I0(mux_5_1_reg[13]),
        .I1(mux_5_0_reg[13]),
        .I2(sel5),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_5
       (.I0(mux_5_1_reg[12]),
        .I1(mux_5_0_reg[12]),
        .I2(sel5),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_6
       (.I0(mux_5_1_reg[11]),
        .I1(mux_5_0_reg[11]),
        .I2(sel5),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_7
       (.I0(mux_5_1_reg[10]),
        .I1(mux_5_0_reg[10]),
        .I2(sel5),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_8
       (.I0(mux_5_1_reg[9]),
        .I1(mux_5_0_reg[9]),
        .I2(sel5),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mul_ln29_2_reg_1011_reg_i_9
       (.I0(mux_5_1_reg[8]),
        .I1(mux_5_0_reg[8]),
        .I2(sel5),
        .O(A[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \mux_1_1_reg[15]_i_1 
       (.I0(Q[0]),
        .O(\mux_1_1_reg[15]_i_1_n_5 ));
  FDRE \mux_1_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_1_1_reg[15]_i_1_n_5 ),
        .Q(mux_1_1_reg),
        .R(ap_rst_n_inv));
  FDRE \mux_1_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(mux_1_2_reg),
        .R(ap_rst_n_inv));
  FDRE \mux_1_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mux_1_4_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mux_2_0_reg[11]_i_1 
       (.I0(mux_1_2_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .I2(mux_1_4_reg),
        .O(\mux_2_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_0_reg[15]_i_1__3 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_1_reg),
        .O(\mux_2_0_reg[15]_i_1__3_n_5 ));
  FDRE \mux_2_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[11]_i_1_n_5 ),
        .Q(mux_2_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_0_reg[15]_i_1__3_n_5 ),
        .Q(mux_2_0_reg[15]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_10_reg[15]_i_1__0 
       (.I0(mux_1_1_reg),
        .I1(mux_1_4_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_10_reg[15]_i_1__0_n_5 ));
  FDRE \mux_2_10_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_10_reg[15]_i_1__0_n_5 ),
        .Q(mux_2_10_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_11_reg[12]_i_1 
       (.I0(mux_1_1_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_11_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_11_reg[15]_i_1 
       (.I0(mux_1_4_reg),
        .I1(mux_1_1_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_11_reg[15]_i_1_n_5 ));
  FDRE \mux_2_11_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_11_reg[12]_i_1_n_5 ),
        .Q(mux_2_11_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_11_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_11_reg[15]_i_1_n_5 ),
        .Q(mux_2_11_reg[15]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mux_2_15_reg[15]_i_1__0 
       (.I0(mux_1_2_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .I2(mux_1_1_reg),
        .O(\mux_2_15_reg[15]_i_1__0_n_5 ));
  FDRE \mux_2_15_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_15_reg[15]_i_1__0_n_5 ),
        .Q(mux_2_15_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_1_reg[15]_i_1__1 
       (.I0(mux_1_2_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_1_reg[15]_i_1__1_n_5 ));
  FDRE \mux_2_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_1_reg[15]_i_1__1_n_5 ),
        .Q(mux_2_1_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_2_reg[12]_i_1__2 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_2_reg),
        .O(\mux_2_2_reg[12]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_2_2_reg[13]_i_1 
       (.I0(mux_1_4_reg),
        .I1(\sel1_reg_n_5_[1] ),
        .O(\mux_2_2_reg[13]_i_1_n_5 ));
  FDRE \mux_2_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[12]_i_1__2_n_5 ),
        .Q(mux_2_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_2_reg[13]_i_1_n_5 ),
        .Q(mux_2_2_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_4_reg),
        .Q(mux_2_2_reg[15]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_3_reg[13]_i_1__0 
       (.I0(mux_1_2_reg),
        .I1(mux_1_4_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_3_reg[13]_i_1__0_n_5 ));
  FDRE \mux_2_3_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_3_reg[13]_i_1__0_n_5 ),
        .Q(mux_2_3_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_2_reg),
        .Q(mux_2_3_reg[15]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_2_4_reg[13]_i_1 
       (.I0(\sel1_reg_n_5_[1] ),
        .I1(mux_1_4_reg),
        .O(\mux_2_4_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_2_4_reg[15]_i_1__0 
       (.I0(mux_1_2_reg),
        .I1(mux_1_1_reg),
        .I2(\sel1_reg_n_5_[1] ),
        .O(\mux_2_4_reg[15]_i_1__0_n_5 ));
  FDRE \mux_2_4_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_4_reg[13]_i_1_n_5 ),
        .Q(mux_2_4_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_2_4_reg[15]_i_1__0_n_5 ),
        .Q(mux_2_4_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_2_8_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_1_1_reg),
        .Q(mux_2_8_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[10]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[11]_i_1__1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_0_reg[11]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[11]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[12]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[13]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[15]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[2]_i_1 
       (.I0(mux_2_2_reg[13]),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[3]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_2_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[4]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_0_reg[11]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[5]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[6]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_3_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[7]_i_1 
       (.I0(mux_2_11_reg[12]),
        .I1(mux_2_0_reg[11]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[8]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_0_reg[9]_i_1 
       (.I0(mux_2_3_reg[13]),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_0_reg[9]_i_1_n_5 ));
  FDRE \mux_3_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[10]_i_1_n_5 ),
        .Q(mux_3_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[11]_i_1__1_n_5 ),
        .Q(mux_3_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[12]_i_1_n_5 ),
        .Q(mux_3_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[13]_i_1_n_5 ),
        .Q(mux_3_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[15]_i_1_n_5 ),
        .Q(mux_3_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[2]_i_1_n_5 ),
        .Q(mux_3_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[3]_i_1_n_5 ),
        .Q(mux_3_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[4]_i_1_n_5 ),
        .Q(mux_3_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[5]_i_1_n_5 ),
        .Q(mux_3_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[6]_i_1_n_5 ),
        .Q(mux_3_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[7]_i_1_n_5 ),
        .Q(mux_3_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[8]_i_1_n_5 ),
        .Q(mux_3_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_0_reg[9]_i_1_n_5 ),
        .Q(mux_3_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[0]_i_1 
       (.I0(mux_2_2_reg[13]),
        .I1(mux_2_11_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[10]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_4_reg[15]),
        .O(\mux_3_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[11]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[12]_i_1 
       (.I0(mux_2_4_reg[15]),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[13]_i_1 
       (.I0(mux_2_3_reg[13]),
        .I1(mux_2_2_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[15]_i_1__1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[15]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_1_reg[1]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_1_reg),
        .O(\mux_3_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[2]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[3]_i_1 
       (.I0(mux_2_0_reg[11]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[4]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_11_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_1_reg[5]_i_1 
       (.I0(mux_2_0_reg[11]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[7]_i_1 
       (.I0(mux_2_3_reg[13]),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_1_reg[8]_i_1 
       (.I0(mux_2_4_reg[13]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_1_reg[8]_i_1_n_5 ));
  FDRE \mux_3_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[0]_i_1_n_5 ),
        .Q(mux_3_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[10]_i_1_n_5 ),
        .Q(mux_3_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[11]_i_1_n_5 ),
        .Q(mux_3_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[12]_i_1_n_5 ),
        .Q(mux_3_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[13]_i_1_n_5 ),
        .Q(mux_3_1_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[15]_i_1__1_n_5 ),
        .Q(mux_3_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[1]_i_1_n_5 ),
        .Q(mux_3_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[2]_i_1_n_5 ),
        .Q(mux_3_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[3]_i_1_n_5 ),
        .Q(mux_3_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[4]_i_1_n_5 ),
        .Q(mux_3_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[5]_i_1_n_5 ),
        .Q(mux_3_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[7]_i_1_n_5 ),
        .Q(mux_3_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_1_reg[8]_i_1_n_5 ),
        .Q(mux_3_1_reg[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[10]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_11_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[11]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[12]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[13]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[15]_i_1__1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_4_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[15]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[2]_i_1 
       (.I0(mux_2_0_reg[11]),
        .I1(mux_2_11_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[3]_i_1__0 
       (.I0(mux_2_15_reg),
        .I1(mux_2_11_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[4]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[5]_i_1 
       (.I0(mux_2_3_reg[13]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_2_reg[6]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_2_reg[8]_i_1 
       (.I0(mux_2_11_reg[12]),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_2_reg[8]_i_1_n_5 ));
  FDRE \mux_3_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[10]_i_1_n_5 ),
        .Q(mux_3_2_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[11]_i_1_n_5 ),
        .Q(mux_3_2_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[12]_i_1_n_5 ),
        .Q(mux_3_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[13]_i_1_n_5 ),
        .Q(mux_3_2_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[15]_i_1__1_n_5 ),
        .Q(mux_3_2_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[2]_i_1_n_5 ),
        .Q(mux_3_2_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[3]_i_1__0_n_5 ),
        .Q(mux_3_2_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[4]_i_1_n_5 ),
        .Q(mux_3_2_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[5]_i_1_n_5 ),
        .Q(mux_3_2_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[6]_i_1_n_5 ),
        .Q(mux_3_2_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_2_reg[8]_i_1_n_5 ),
        .Q(mux_3_2_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_4_reg[15]),
        .Q(mux_3_2_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[10]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_11_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[12]_i_1__1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[12]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[13]_i_1 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[2]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[4]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[6]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_2_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_3_reg[7]_i_1 
       (.I0(mux_2_4_reg[13]),
        .I1(mux_2_2_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_3_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_3_reg[9]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_11_reg[12]),
        .O(\mux_3_3_reg[9]_i_1_n_5 ));
  FDRE \mux_3_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[10]_i_1_n_5 ),
        .Q(mux_3_3_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[12]_i_1__1_n_5 ),
        .Q(mux_3_3_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[13]_i_1_n_5 ),
        .Q(mux_3_3_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_0_reg[15]),
        .Q(mux_3_3_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[2]_i_1_n_5 ),
        .Q(mux_3_3_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_15_reg),
        .Q(mux_3_3_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[4]_i_1_n_5 ),
        .Q(mux_3_3_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[6]_i_1_n_5 ),
        .Q(mux_3_3_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[7]_i_1_n_5 ),
        .Q(mux_3_3_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_3_reg[9]_i_1_n_5 ),
        .Q(mux_3_3_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[10]_i_1__0 
       (.I0(mux_2_0_reg[15]),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[11]_i_1__1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[11]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[12]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_2_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[13]_i_1 
       (.I0(mux_2_4_reg[13]),
        .I1(mux_2_4_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_4_reg[15]_i_1 
       (.I0(mux_2_8_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[1]_i_1 
       (.I0(mux_2_11_reg[12]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[2]_i_1 
       (.I0(mux_2_2_reg[12]),
        .I1(mux_2_3_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[3]_i_1 
       (.I0(mux_2_11_reg[12]),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[5]_i_1 
       (.I0(mux_2_4_reg[15]),
        .I1(mux_2_0_reg[11]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[6]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[7]_i_1 
       (.I0(mux_2_11_reg[15]),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_4_reg[8]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_4_reg[8]_i_1_n_5 ));
  FDRE \mux_3_4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[10]_i_1__0_n_5 ),
        .Q(mux_3_4_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[11]_i_1__1_n_5 ),
        .Q(mux_3_4_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[12]_i_1_n_5 ),
        .Q(mux_3_4_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[13]_i_1_n_5 ),
        .Q(mux_3_4_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[15]_i_1_n_5 ),
        .Q(mux_3_4_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[1]_i_1_n_5 ),
        .Q(mux_3_4_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[2]_i_1_n_5 ),
        .Q(mux_3_4_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[3]_i_1_n_5 ),
        .Q(mux_3_4_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[5]_i_1_n_5 ),
        .Q(mux_3_4_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[6]_i_1_n_5 ),
        .Q(mux_3_4_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[7]_i_1_n_5 ),
        .Q(mux_3_4_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_4_reg[8]_i_1_n_5 ),
        .Q(mux_3_4_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_2_reg[13]),
        .Q(mux_3_4_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[0]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[10]_i_1 
       (.I0(mux_2_0_reg[11]),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[11]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_8_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[12]_i_1 
       (.I0(mux_2_11_reg[12]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[13]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[15]_i_1 
       (.I0(mux_2_11_reg[15]),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_5_reg[4]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_2_reg[13]),
        .O(\mux_3_5_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[5]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_11_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_5_reg[6]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_10_reg),
        .O(\mux_3_5_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[7]_i_1 
       (.I0(mux_2_11_reg[15]),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[8]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_4_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_5_reg[9]_i_1__1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_5_reg[9]_i_1__1_n_5 ));
  FDRE \mux_3_5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[0]_i_1_n_5 ),
        .Q(mux_3_5_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[10]_i_1_n_5 ),
        .Q(mux_3_5_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[11]_i_1_n_5 ),
        .Q(mux_3_5_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[12]_i_1_n_5 ),
        .Q(mux_3_5_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[13]_i_1_n_5 ),
        .Q(mux_3_5_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[15]_i_1_n_5 ),
        .Q(mux_3_5_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_1_reg),
        .Q(mux_3_5_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[4]_i_1_n_5 ),
        .Q(mux_3_5_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[5]_i_1_n_5 ),
        .Q(mux_3_5_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[6]_i_1_n_5 ),
        .Q(mux_3_5_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[7]_i_1_n_5 ),
        .Q(mux_3_5_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[8]_i_1_n_5 ),
        .Q(mux_3_5_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_5_reg[9]_i_1__1_n_5 ),
        .Q(mux_3_5_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[0]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_3_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[10]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_1_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[11]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_2_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[12]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_2_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[13]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_11_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_6_reg[15]_i_1__0 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_3_reg[15]),
        .O(\mux_3_6_reg[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[1]_i_1 
       (.I0(mux_2_0_reg[11]),
        .I1(mux_2_4_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[2]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[4]_i_1 
       (.I0(mux_2_3_reg[13]),
        .I1(mux_2_3_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mux_3_6_reg[5]_i_1 
       (.I0(\sel2_reg_n_5_[2] ),
        .I1(mux_2_2_reg[15]),
        .O(\mux_3_6_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[6]_i_1__1 
       (.I0(mux_2_11_reg[15]),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[6]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mux_3_6_reg[7]_i_1 
       (.I0(mux_2_15_reg),
        .I1(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_6_reg[9]_i_1__0 
       (.I0(mux_2_15_reg),
        .I1(mux_2_3_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_6_reg[9]_i_1__0_n_5 ));
  FDRE \mux_3_6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[0]_i_1_n_5 ),
        .Q(mux_3_6_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[10]_i_1_n_5 ),
        .Q(mux_3_6_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[11]_i_1_n_5 ),
        .Q(mux_3_6_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[12]_i_1_n_5 ),
        .Q(mux_3_6_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[13]_i_1_n_5 ),
        .Q(mux_3_6_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[15]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[1]_i_1_n_5 ),
        .Q(mux_3_6_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[2]_i_1_n_5 ),
        .Q(mux_3_6_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[4]_i_1_n_5 ),
        .Q(mux_3_6_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[5]_i_1_n_5 ),
        .Q(mux_3_6_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[6]_i_1__1_n_5 ),
        .Q(mux_3_6_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[7]_i_1_n_5 ),
        .Q(mux_3_6_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_0_reg[11]),
        .Q(mux_3_6_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_6_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_6_reg[9]_i_1__0_n_5 ),
        .Q(mux_3_6_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[0]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_2_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[10]_i_1 
       (.I0(mux_2_11_reg[15]),
        .I1(mux_2_11_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[11]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[12]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_2_reg[12]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[15]_i_1 
       (.I0(mux_2_15_reg),
        .I1(mux_2_0_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[1]_i_1 
       (.I0(mux_2_8_reg),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[2]_i_1 
       (.I0(mux_2_0_reg[11]),
        .I1(mux_2_10_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[3]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_11_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[4]_i_1 
       (.I0(mux_2_10_reg),
        .I1(mux_2_4_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[5]_i_1 
       (.I0(mux_2_3_reg[15]),
        .I1(mux_2_15_reg),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[6]_i_1 
       (.I0(mux_2_1_reg),
        .I1(mux_2_3_reg[13]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_3_7_reg[7]_i_1 
       (.I0(mux_2_2_reg[15]),
        .I1(mux_2_11_reg[15]),
        .I2(\sel2_reg_n_5_[2] ),
        .O(\mux_3_7_reg[7]_i_1_n_5 ));
  FDRE \mux_3_7_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[0]_i_1_n_5 ),
        .Q(mux_3_7_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[10]_i_1_n_5 ),
        .Q(mux_3_7_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[11]_i_1_n_5 ),
        .Q(mux_3_7_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[12]_i_1_n_5 ),
        .Q(mux_3_7_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[15]_i_1_n_5 ),
        .Q(mux_3_7_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[1]_i_1_n_5 ),
        .Q(mux_3_7_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[2]_i_1_n_5 ),
        .Q(mux_3_7_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[3]_i_1_n_5 ),
        .Q(mux_3_7_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[4]_i_1_n_5 ),
        .Q(mux_3_7_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[5]_i_1_n_5 ),
        .Q(mux_3_7_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[6]_i_1_n_5 ),
        .Q(mux_3_7_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_3_7_reg[7]_i_1_n_5 ),
        .Q(mux_3_7_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_4_reg[13]),
        .Q(mux_3_7_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_3_7_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_2_11_reg[15]),
        .Q(mux_3_7_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[0]_i_1 
       (.I0(mux_3_1_reg[0]),
        .I1(mux_3_5_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[10]_i_1 
       (.I0(mux_3_1_reg[10]),
        .I1(mux_3_0_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[10]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[11]_i_1 
       (.I0(mux_3_1_reg[11]),
        .I1(mux_3_0_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[12]_i_1 
       (.I0(mux_3_1_reg[12]),
        .I1(mux_3_0_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[13]_i_1 
       (.I0(mux_3_1_reg[13]),
        .I1(mux_3_0_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[15]_i_1 
       (.I0(mux_3_1_reg[15]),
        .I1(mux_3_0_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[1]_i_1 
       (.I0(mux_3_1_reg[1]),
        .I1(mux_3_2_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[2]_i_1 
       (.I0(mux_3_1_reg[2]),
        .I1(mux_3_0_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[3]_i_1 
       (.I0(mux_3_1_reg[3]),
        .I1(mux_3_0_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[4]_i_1 
       (.I0(mux_3_1_reg[4]),
        .I1(mux_3_0_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[5]_i_1 
       (.I0(mux_3_1_reg[5]),
        .I1(mux_3_0_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[7]_i_1 
       (.I0(mux_3_1_reg[7]),
        .I1(mux_3_0_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[8]_i_1 
       (.I0(mux_3_1_reg[8]),
        .I1(mux_3_0_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_0_reg[9]_i_1 
       (.I0(mux_3_0_reg[11]),
        .I1(mux_3_0_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_0_reg[9]_i_1_n_5 ));
  FDRE \mux_4_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[0]_i_1_n_5 ),
        .Q(mux_4_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[10]_i_1_n_5 ),
        .Q(mux_4_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[11]_i_1_n_5 ),
        .Q(mux_4_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[12]_i_1_n_5 ),
        .Q(mux_4_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[13]_i_1_n_5 ),
        .Q(mux_4_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[15]_i_1_n_5 ),
        .Q(mux_4_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[1]_i_1_n_5 ),
        .Q(mux_4_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[2]_i_1_n_5 ),
        .Q(mux_4_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[3]_i_1_n_5 ),
        .Q(mux_4_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[4]_i_1_n_5 ),
        .Q(mux_4_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[5]_i_1_n_5 ),
        .Q(mux_4_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mux_3_0_reg[6]),
        .Q(mux_4_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[7]_i_1_n_5 ),
        .Q(mux_4_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[8]_i_1_n_5 ),
        .Q(mux_4_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_0_reg[9]_i_1_n_5 ),
        .Q(mux_4_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[0]_i_1 
       (.I0(mux_3_6_reg[2]),
        .I1(mux_3_6_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[10]_i_1 
       (.I0(mux_3_3_reg[10]),
        .I1(mux_3_2_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[11]_i_1 
       (.I0(mux_3_0_reg[13]),
        .I1(mux_3_2_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[12]_i_1 
       (.I0(mux_3_3_reg[12]),
        .I1(mux_3_2_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[13]_i_1 
       (.I0(mux_3_3_reg[13]),
        .I1(mux_3_2_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[15]_i_1 
       (.I0(mux_3_3_reg[15]),
        .I1(mux_3_2_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[1]_i_1 
       (.I0(mux_3_3_reg[10]),
        .I1(mux_3_6_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[2]_i_1 
       (.I0(mux_3_3_reg[2]),
        .I1(mux_3_2_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[3]_i_1 
       (.I0(mux_3_3_reg[3]),
        .I1(mux_3_2_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[4]_i_1 
       (.I0(mux_3_3_reg[4]),
        .I1(mux_3_2_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[5]_i_1 
       (.I0(mux_3_7_reg[12]),
        .I1(mux_3_2_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[6]_i_1 
       (.I0(mux_3_3_reg[6]),
        .I1(mux_3_2_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[7]_i_1 
       (.I0(mux_3_3_reg[7]),
        .I1(mux_3_3_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[8]_i_1 
       (.I0(mux_3_2_reg[15]),
        .I1(mux_3_2_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_1_reg[9]_i_1 
       (.I0(mux_3_3_reg[9]),
        .I1(mux_3_2_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_1_reg[9]_i_1_n_5 ));
  FDRE \mux_4_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[0]_i_1_n_5 ),
        .Q(mux_4_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[10]_i_1_n_5 ),
        .Q(mux_4_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[11]_i_1_n_5 ),
        .Q(mux_4_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[12]_i_1_n_5 ),
        .Q(mux_4_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[13]_i_1_n_5 ),
        .Q(mux_4_1_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[15]_i_1_n_5 ),
        .Q(mux_4_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[1]_i_1_n_5 ),
        .Q(mux_4_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[2]_i_1_n_5 ),
        .Q(mux_4_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[3]_i_1_n_5 ),
        .Q(mux_4_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[4]_i_1_n_5 ),
        .Q(mux_4_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[5]_i_1_n_5 ),
        .Q(mux_4_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[6]_i_1_n_5 ),
        .Q(mux_4_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[7]_i_1_n_5 ),
        .Q(mux_4_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[8]_i_1_n_5 ),
        .Q(mux_4_1_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_1_reg[9]_i_1_n_5 ),
        .Q(mux_4_1_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[0]_i_1 
       (.I0(mux_3_5_reg[0]),
        .I1(mux_3_7_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[10]_i_1 
       (.I0(mux_3_5_reg[10]),
        .I1(mux_3_4_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[11]_i_1 
       (.I0(mux_3_5_reg[11]),
        .I1(mux_3_4_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[12]_i_1 
       (.I0(mux_3_5_reg[12]),
        .I1(mux_3_4_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[13]_i_1 
       (.I0(mux_3_5_reg[13]),
        .I1(mux_3_4_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[15]_i_1 
       (.I0(mux_3_5_reg[15]),
        .I1(mux_3_4_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[1]_i_1 
       (.I0(mux_3_4_reg[10]),
        .I1(mux_3_4_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[2]_i_1 
       (.I0(mux_3_5_reg[2]),
        .I1(mux_3_4_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[3]_i_1 
       (.I0(mux_3_6_reg[6]),
        .I1(mux_3_4_reg[3]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[4]_i_1 
       (.I0(mux_3_5_reg[4]),
        .I1(mux_3_1_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[5]_i_1 
       (.I0(mux_3_5_reg[5]),
        .I1(mux_3_4_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[6]_i_1 
       (.I0(mux_3_5_reg[6]),
        .I1(mux_3_4_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[7]_i_1 
       (.I0(mux_3_5_reg[7]),
        .I1(mux_3_4_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[8]_i_1 
       (.I0(mux_3_5_reg[8]),
        .I1(mux_3_4_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_2_reg[9]_i_1 
       (.I0(mux_3_5_reg[9]),
        .I1(mux_3_4_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_2_reg[9]_i_1_n_5 ));
  FDRE \mux_4_2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[0]_i_1_n_5 ),
        .Q(mux_4_2_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[10]_i_1_n_5 ),
        .Q(mux_4_2_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[11]_i_1_n_5 ),
        .Q(mux_4_2_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[12]_i_1_n_5 ),
        .Q(mux_4_2_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[13]_i_1_n_5 ),
        .Q(mux_4_2_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[15]_i_1_n_5 ),
        .Q(mux_4_2_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[1]_i_1_n_5 ),
        .Q(mux_4_2_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[2]_i_1_n_5 ),
        .Q(mux_4_2_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[3]_i_1_n_5 ),
        .Q(mux_4_2_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[4]_i_1_n_5 ),
        .Q(mux_4_2_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[5]_i_1_n_5 ),
        .Q(mux_4_2_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[6]_i_1_n_5 ),
        .Q(mux_4_2_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[7]_i_1_n_5 ),
        .Q(mux_4_2_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[8]_i_1_n_5 ),
        .Q(mux_4_2_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_2_reg[9]_i_1_n_5 ),
        .Q(mux_4_2_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[0]_i_1 
       (.I0(mux_3_7_reg[0]),
        .I1(mux_3_6_reg[0]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[10]_i_1 
       (.I0(mux_3_7_reg[10]),
        .I1(mux_3_6_reg[10]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[11]_i_1 
       (.I0(mux_3_7_reg[11]),
        .I1(mux_3_6_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[12]_i_1 
       (.I0(mux_3_7_reg[12]),
        .I1(mux_3_6_reg[12]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[13]_i_1 
       (.I0(mux_3_7_reg[15]),
        .I1(mux_3_6_reg[13]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[15]_i_1 
       (.I0(mux_3_7_reg[15]),
        .I1(mux_3_6_reg[15]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[1]_i_1 
       (.I0(mux_3_7_reg[1]),
        .I1(mux_3_6_reg[1]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[2]_i_1 
       (.I0(mux_3_7_reg[2]),
        .I1(mux_3_6_reg[2]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[3]_i_1 
       (.I0(mux_3_7_reg[3]),
        .I1(mux_3_4_reg[11]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[4]_i_1 
       (.I0(mux_3_7_reg[4]),
        .I1(mux_3_6_reg[4]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[5]_i_1 
       (.I0(mux_3_7_reg[5]),
        .I1(mux_3_6_reg[5]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[6]_i_1 
       (.I0(mux_3_7_reg[6]),
        .I1(mux_3_6_reg[6]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[7]_i_1 
       (.I0(mux_3_7_reg[7]),
        .I1(mux_3_6_reg[7]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[8]_i_1 
       (.I0(mux_3_7_reg[8]),
        .I1(mux_3_6_reg[8]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_4_3_reg[9]_i_1 
       (.I0(mux_3_7_reg[9]),
        .I1(mux_3_6_reg[9]),
        .I2(\sel3_reg_n_5_[3] ),
        .O(\mux_4_3_reg[9]_i_1_n_5 ));
  FDRE \mux_4_3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[0]_i_1_n_5 ),
        .Q(mux_4_3_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[10]_i_1_n_5 ),
        .Q(mux_4_3_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[11]_i_1_n_5 ),
        .Q(mux_4_3_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[12]_i_1_n_5 ),
        .Q(mux_4_3_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[13]_i_1_n_5 ),
        .Q(mux_4_3_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[15]_i_1_n_5 ),
        .Q(mux_4_3_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[1]_i_1_n_5 ),
        .Q(mux_4_3_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[2]_i_1_n_5 ),
        .Q(mux_4_3_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[3]_i_1_n_5 ),
        .Q(mux_4_3_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[4]_i_1_n_5 ),
        .Q(mux_4_3_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[5]_i_1_n_5 ),
        .Q(mux_4_3_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[6]_i_1_n_5 ),
        .Q(mux_4_3_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[7]_i_1_n_5 ),
        .Q(mux_4_3_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[8]_i_1_n_5 ),
        .Q(mux_4_3_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_4_3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_4_3_reg[9]_i_1_n_5 ),
        .Q(mux_4_3_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[0]_i_1 
       (.I0(mux_4_1_reg[0]),
        .I1(mux_4_0_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[10]_i_1 
       (.I0(mux_4_1_reg[10]),
        .I1(mux_4_0_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[11]_i_1 
       (.I0(mux_4_1_reg[11]),
        .I1(mux_4_0_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[12]_i_1 
       (.I0(mux_4_1_reg[12]),
        .I1(mux_4_0_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[13]_i_1 
       (.I0(mux_4_1_reg[13]),
        .I1(mux_4_0_reg[13]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[15]_i_1 
       (.I0(mux_4_1_reg[15]),
        .I1(mux_4_0_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[1]_i_1 
       (.I0(mux_4_1_reg[1]),
        .I1(mux_4_0_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[2]_i_1 
       (.I0(mux_4_1_reg[2]),
        .I1(mux_4_0_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[3]_i_1 
       (.I0(mux_4_1_reg[3]),
        .I1(mux_4_0_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[4]_i_1 
       (.I0(mux_4_1_reg[4]),
        .I1(mux_4_0_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[5]_i_1 
       (.I0(mux_4_1_reg[5]),
        .I1(mux_4_0_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[6]_i_1 
       (.I0(mux_4_1_reg[6]),
        .I1(mux_4_0_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[7]_i_1 
       (.I0(mux_4_1_reg[7]),
        .I1(mux_4_0_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[8]_i_1 
       (.I0(mux_4_1_reg[8]),
        .I1(mux_4_0_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_0_reg[9]_i_1 
       (.I0(mux_4_1_reg[9]),
        .I1(mux_4_0_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_0_reg[9]_i_1_n_5 ));
  FDRE \mux_5_0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[0]_i_1_n_5 ),
        .Q(mux_5_0_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[10]_i_1_n_5 ),
        .Q(mux_5_0_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[11]_i_1_n_5 ),
        .Q(mux_5_0_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[12]_i_1_n_5 ),
        .Q(mux_5_0_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[13]_i_1_n_5 ),
        .Q(mux_5_0_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[15]_i_1_n_5 ),
        .Q(mux_5_0_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[1]_i_1_n_5 ),
        .Q(mux_5_0_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[2]_i_1_n_5 ),
        .Q(mux_5_0_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[3]_i_1_n_5 ),
        .Q(mux_5_0_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[4]_i_1_n_5 ),
        .Q(mux_5_0_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[5]_i_1_n_5 ),
        .Q(mux_5_0_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[6]_i_1_n_5 ),
        .Q(mux_5_0_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[7]_i_1_n_5 ),
        .Q(mux_5_0_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[8]_i_1_n_5 ),
        .Q(mux_5_0_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_0_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_0_reg[9]_i_1_n_5 ),
        .Q(mux_5_0_reg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[0]_i_1 
       (.I0(mux_4_3_reg[0]),
        .I1(mux_4_2_reg[0]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[10]_i_1 
       (.I0(mux_4_3_reg[10]),
        .I1(mux_4_2_reg[10]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[11]_i_1 
       (.I0(mux_4_3_reg[11]),
        .I1(mux_4_2_reg[11]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[12]_i_1 
       (.I0(mux_4_3_reg[12]),
        .I1(mux_4_2_reg[12]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[13]_i_1 
       (.I0(mux_4_3_reg[13]),
        .I1(mux_4_2_reg[13]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[15]_i_1 
       (.I0(mux_4_3_reg[15]),
        .I1(mux_4_2_reg[15]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[1]_i_1 
       (.I0(mux_4_3_reg[1]),
        .I1(mux_4_2_reg[1]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[2]_i_1 
       (.I0(mux_4_3_reg[2]),
        .I1(mux_4_2_reg[2]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[3]_i_1 
       (.I0(mux_4_3_reg[3]),
        .I1(mux_4_2_reg[3]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[4]_i_1 
       (.I0(mux_4_3_reg[4]),
        .I1(mux_4_2_reg[4]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[5]_i_1 
       (.I0(mux_4_3_reg[5]),
        .I1(mux_4_2_reg[5]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[6]_i_1 
       (.I0(mux_4_3_reg[6]),
        .I1(mux_4_2_reg[6]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[7]_i_1 
       (.I0(mux_4_3_reg[7]),
        .I1(mux_4_2_reg[7]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[8]_i_1 
       (.I0(mux_4_3_reg[8]),
        .I1(mux_4_2_reg[8]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mux_5_1_reg[9]_i_1 
       (.I0(mux_4_3_reg[9]),
        .I1(mux_4_2_reg[9]),
        .I2(\sel4_reg_n_5_[4] ),
        .O(\mux_5_1_reg[9]_i_1_n_5 ));
  FDRE \mux_5_1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[0]_i_1_n_5 ),
        .Q(mux_5_1_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[10]_i_1_n_5 ),
        .Q(mux_5_1_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[11]_i_1_n_5 ),
        .Q(mux_5_1_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[12]_i_1_n_5 ),
        .Q(mux_5_1_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[13]_i_1_n_5 ),
        .Q(mux_5_1_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[15]_i_1_n_5 ),
        .Q(mux_5_1_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[1]_i_1_n_5 ),
        .Q(mux_5_1_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[2]_i_1_n_5 ),
        .Q(mux_5_1_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[3]_i_1_n_5 ),
        .Q(mux_5_1_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[4]_i_1_n_5 ),
        .Q(mux_5_1_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[5]_i_1_n_5 ),
        .Q(mux_5_1_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[6]_i_1_n_5 ),
        .Q(mux_5_1_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[7]_i_1_n_5 ),
        .Q(mux_5_1_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[8]_i_1_n_5 ),
        .Q(mux_5_1_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \mux_5_1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mux_5_1_reg[9]_i_1_n_5 ),
        .Q(mux_5_1_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\sel1_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\sel1_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sel1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\sel1_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel1_reg_n_5_[2] ),
        .Q(\sel2_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sel2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel1_reg_n_5_[3] ),
        .Q(\sel2_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_537/network_mux_646_16_6_1_U102/sel2_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_537/network_mux_646_16_6_1_U102/sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r " *) 
  SRL16E \sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ));
  FDRE \sel3_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg_n_5_[3] ),
        .Q(\sel3_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel2_reg[4]_srl2___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel2_reg_r_n_5 ),
        .Q(\sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_537/network_mux_646_16_6_1_U102/sel3_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_537/network_mux_646_16_6_1_U102/sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r " *) 
  SRL16E \sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    sel3_reg_gate
       (.I0(\sel3_reg[4]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .I1(\sel4_reg[4]_0 ),
        .O(sel3_reg_gate_n_5));
  FDRE \sel4_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel3_reg_gate_n_5),
        .Q(\sel4_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel3_reg[5]_srl3___grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel3_reg_r_n_5 ),
        .Q(\sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sel4_reg_gate
       (.I0(\sel4_reg[5]_grp_pointwise_conv2d_fix_1_fu_521_network_mux_1287_16_7_1_U67_sel4_reg_r_n_5 ),
        .I1(\sel5_reg[5]_0 ),
        .O(sel4_reg_gate_n_5));
  FDRE \sel5_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel4_reg_gate_n_5),
        .Q(sel5),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module bd_0_hls_inst_0_network_sig_buffer_keep_V
   (ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    sig_buffer_keep_V_ce0,
    ADDRARDADDR,
    input_data_data_V_0_ack_out,
    \output_data_keep_V_1_payload_B_reg[0] ,
    \output_data_keep_V_1_payload_B_reg[0]_0 ,
    output_data_keep_V_1_sel_wr,
    output_data_keep_V_1_payload_A,
    output_data_keep_V_1_payload_B,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  input ap_clk;
  input sig_buffer_keep_V_ce0;
  input [9:0]ADDRARDADDR;
  input input_data_data_V_0_ack_out;
  input \output_data_keep_V_1_payload_B_reg[0] ;
  input \output_data_keep_V_1_payload_B_reg[0]_0 ;
  input output_data_keep_V_1_sel_wr;
  input [1:0]output_data_keep_V_1_payload_A;
  input [1:0]output_data_keep_V_1_payload_B;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [9:0]ADDRARDADDR;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [1:0]output_data_keep_V_1_payload_A;
  wire [1:0]output_data_keep_V_1_payload_B;
  wire \output_data_keep_V_1_payload_B_reg[0] ;
  wire \output_data_keep_V_1_payload_B_reg[0]_0 ;
  wire output_data_keep_V_1_sel_wr;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire sig_buffer_keep_V_ce0;

  bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_5 network_sig_buffer_keep_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .output_data_keep_V_1_payload_A(output_data_keep_V_1_payload_A),
        .output_data_keep_V_1_payload_B(output_data_keep_V_1_payload_B),
        .\output_data_keep_V_1_payload_B_reg[0] (\output_data_keep_V_1_payload_B_reg[0] ),
        .\output_data_keep_V_1_payload_B_reg[0]_0 (\output_data_keep_V_1_payload_B_reg[0]_0 ),
        .output_data_keep_V_1_sel_wr(output_data_keep_V_1_sel_wr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .sig_buffer_keep_V_ce0(sig_buffer_keep_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module bd_0_hls_inst_0_network_sig_buffer_keep_V_2
   (sig_buffer_keep_V_ce0,
    ADDRARDADDR,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    input_data_data_V_0_ack_out,
    \output_data_strb_V_1_payload_B_reg[0] ,
    \output_data_strb_V_1_payload_B_reg[0]_0 ,
    output_data_strb_V_1_sel_wr,
    output_data_strb_V_1_payload_A,
    output_data_strb_V_1_payload_B,
    ap_enable_reg_pp2_iter2,
    ap_block_pp2_stage0_subdone,
    ram_reg_3,
    ap_enable_reg_pp2_iter0,
    Q,
    ram_reg_4,
    ram_reg_5,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output sig_buffer_keep_V_ce0;
  output [9:0]ADDRARDADDR;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  input ap_clk;
  input input_data_data_V_0_ack_out;
  input \output_data_strb_V_1_payload_B_reg[0] ;
  input \output_data_strb_V_1_payload_B_reg[0]_0 ;
  input output_data_strb_V_1_sel_wr;
  input [1:0]output_data_strb_V_1_payload_A;
  input [1:0]output_data_strb_V_1_payload_B;
  input ap_enable_reg_pp2_iter2;
  input ap_block_pp2_stage0_subdone;
  input ram_reg_3;
  input ap_enable_reg_pp2_iter0;
  input [0:0]Q;
  input [9:0]ram_reg_4;
  input [9:0]ram_reg_5;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [9:0]ADDRARDADDR;
  wire [0:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter2;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [1:0]output_data_strb_V_1_payload_A;
  wire [1:0]output_data_strb_V_1_payload_B;
  wire \output_data_strb_V_1_payload_B_reg[0] ;
  wire \output_data_strb_V_1_payload_B_reg[0]_0 ;
  wire output_data_strb_V_1_sel_wr;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [9:0]ram_reg_4;
  wire [9:0]ram_reg_5;
  wire sig_buffer_keep_V_ce0;

  bd_0_hls_inst_0_network_sig_buffer_keep_V_ram network_sig_buffer_keep_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .output_data_strb_V_1_payload_A(output_data_strb_V_1_payload_A),
        .output_data_strb_V_1_payload_B(output_data_strb_V_1_payload_B),
        .\output_data_strb_V_1_payload_B_reg[0] (\output_data_strb_V_1_payload_B_reg[0] ),
        .\output_data_strb_V_1_payload_B_reg[0]_0 (\output_data_strb_V_1_payload_B_reg[0]_0 ),
        .output_data_strb_V_1_sel_wr(output_data_strb_V_1_sel_wr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .sig_buffer_keep_V_ce0(sig_buffer_keep_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module bd_0_hls_inst_0_network_sig_buffer_keep_V_ram
   (sig_buffer_keep_V_ce0,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_clk,
    input_data_data_V_0_ack_out,
    \output_data_strb_V_1_payload_B_reg[0] ,
    \output_data_strb_V_1_payload_B_reg[0]_0 ,
    output_data_strb_V_1_sel_wr,
    output_data_strb_V_1_payload_A,
    output_data_strb_V_1_payload_B,
    ap_enable_reg_pp2_iter2,
    ap_block_pp2_stage0_subdone,
    ram_reg_4,
    ap_enable_reg_pp2_iter0,
    Q,
    ram_reg_5,
    ram_reg_6,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output sig_buffer_keep_V_ce0;
  output [9:0]ADDRARDADDR;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  input ap_clk;
  input input_data_data_V_0_ack_out;
  input \output_data_strb_V_1_payload_B_reg[0] ;
  input \output_data_strb_V_1_payload_B_reg[0]_0 ;
  input output_data_strb_V_1_sel_wr;
  input [1:0]output_data_strb_V_1_payload_A;
  input [1:0]output_data_strb_V_1_payload_B;
  input ap_enable_reg_pp2_iter2;
  input ap_block_pp2_stage0_subdone;
  input ram_reg_4;
  input ap_enable_reg_pp2_iter0;
  input [0:0]Q;
  input [9:0]ram_reg_5;
  input [9:0]ram_reg_6;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [9:0]ADDRARDADDR;
  wire [0:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter2;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_data_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [1:0]output_data_strb_V_1_payload_A;
  wire [1:0]output_data_strb_V_1_payload_B;
  wire \output_data_strb_V_1_payload_B_reg[0] ;
  wire \output_data_strb_V_1_payload_B_reg[0]_0 ;
  wire output_data_strb_V_1_sel_wr;
  wire [1:0]q0_t0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [9:0]ram_reg_5;
  wire [9:0]ram_reg_6;
  wire sig_buffer_keep_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_strb_V_1_payload_A[0]_i_1 
       (.I0(q0_t0[0]),
        .I1(\output_data_strb_V_1_payload_B_reg[0] ),
        .I2(\output_data_strb_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_strb_V_1_sel_wr),
        .I4(output_data_strb_V_1_payload_A[0]),
        .O(ram_reg_1));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_strb_V_1_payload_A[1]_i_1 
       (.I0(q0_t0[1]),
        .I1(\output_data_strb_V_1_payload_B_reg[0] ),
        .I2(\output_data_strb_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_strb_V_1_sel_wr),
        .I4(output_data_strb_V_1_payload_A[1]),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_strb_V_1_payload_B[0]_i_1 
       (.I0(q0_t0[0]),
        .I1(output_data_strb_V_1_sel_wr),
        .I2(\output_data_strb_V_1_payload_B_reg[0] ),
        .I3(\output_data_strb_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_strb_V_1_payload_B[0]),
        .O(ram_reg_3));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_strb_V_1_payload_B[1]_i_1 
       (.I0(q0_t0[1]),
        .I1(output_data_strb_V_1_sel_wr),
        .I2(\output_data_strb_V_1_payload_B_reg[0] ),
        .I3(\output_data_strb_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_strb_V_1_payload_B[1]),
        .O(ram_reg_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_strb_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],q0_t0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_keep_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(sig_buffer_keep_V_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_10
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_6[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_11
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_6[0]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAFAFAFAEAEAEAEAE)) 
    ram_reg_i_1__0
       (.I0(input_data_data_V_0_ack_out),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(ap_block_pp2_stage0_subdone),
        .I3(ram_reg_4),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(Q),
        .O(sig_buffer_keep_V_ce0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__1
       (.I0(input_data_strb_V_0_payload_B[1]),
        .I1(input_data_strb_V_0_payload_A[1]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_2
       (.I0(ram_reg_5[9]),
        .I1(ram_reg_6[9]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__1
       (.I0(input_data_strb_V_0_payload_B[0]),
        .I1(input_data_strb_V_0_payload_A[0]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_3
       (.I0(ram_reg_5[8]),
        .I1(ram_reg_6[8]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_4
       (.I0(ram_reg_5[7]),
        .I1(ram_reg_6[7]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_5
       (.I0(ram_reg_5[6]),
        .I1(ram_reg_6[6]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_6
       (.I0(ram_reg_5[5]),
        .I1(ram_reg_6[5]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_7
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_6[4]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_8
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_6[3]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_i_9
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_6[2]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q),
        .O(ADDRARDADDR[2]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_5
   (ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_clk,
    sig_buffer_keep_V_ce0,
    ADDRARDADDR,
    input_data_data_V_0_ack_out,
    \output_data_keep_V_1_payload_B_reg[0] ,
    \output_data_keep_V_1_payload_B_reg[0]_0 ,
    output_data_keep_V_1_sel_wr,
    output_data_keep_V_1_payload_A,
    output_data_keep_V_1_payload_B,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  input ap_clk;
  input sig_buffer_keep_V_ce0;
  input [9:0]ADDRARDADDR;
  input input_data_data_V_0_ack_out;
  input \output_data_keep_V_1_payload_B_reg[0] ;
  input \output_data_keep_V_1_payload_B_reg[0]_0 ;
  input output_data_keep_V_1_sel_wr;
  input [1:0]output_data_keep_V_1_payload_A;
  input [1:0]output_data_keep_V_1_payload_B;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [9:0]ADDRARDADDR;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_data_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [1:0]output_data_keep_V_1_payload_A;
  wire [1:0]output_data_keep_V_1_payload_B;
  wire \output_data_keep_V_1_payload_B_reg[0] ;
  wire \output_data_keep_V_1_payload_B_reg[0]_0 ;
  wire output_data_keep_V_1_sel_wr;
  wire [1:0]q0_t0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire sig_buffer_keep_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_keep_V_1_payload_A[0]_i_1 
       (.I0(q0_t0[0]),
        .I1(\output_data_keep_V_1_payload_B_reg[0] ),
        .I2(\output_data_keep_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_keep_V_1_sel_wr),
        .I4(output_data_keep_V_1_payload_A[0]),
        .O(ram_reg_1));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_keep_V_1_payload_A[1]_i_1 
       (.I0(q0_t0[1]),
        .I1(\output_data_keep_V_1_payload_B_reg[0] ),
        .I2(\output_data_keep_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_keep_V_1_sel_wr),
        .I4(output_data_keep_V_1_payload_A[1]),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_keep_V_1_payload_B[0]_i_1 
       (.I0(q0_t0[0]),
        .I1(output_data_keep_V_1_sel_wr),
        .I2(\output_data_keep_V_1_payload_B_reg[0] ),
        .I3(\output_data_keep_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_keep_V_1_payload_B[0]),
        .O(ram_reg_3));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_keep_V_1_payload_B[1]_i_1 
       (.I0(q0_t0[1]),
        .I1(output_data_keep_V_1_sel_wr),
        .I2(\output_data_keep_V_1_payload_B_reg[0] ),
        .I3(\output_data_keep_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_keep_V_1_payload_B[1]),
        .O(ram_reg_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_keep_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],q0_t0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_keep_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(sig_buffer_keep_V_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__0
       (.I0(input_data_keep_V_0_payload_B[1]),
        .I1(input_data_keep_V_0_payload_A[1]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__0
       (.I0(input_data_keep_V_0_payload_B[0]),
        .I1(input_data_keep_V_0_payload_A[0]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V
   (sig_buffer_dest_V_ce0,
    ap_block_pp2_stage0_subdone,
    input_data_data_V_0_ack_out,
    \zext_ln204_reg_743_reg[9] ,
    \zext_ln204_reg_743_reg[8] ,
    A,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \ap_CS_fsm_reg[43] ,
    \ap_CS_fsm_reg[43]_0 ,
    \ap_CS_fsm_reg[43]_1 ,
    Q,
    ram_reg,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    ap_enable_reg_pp2_iter2,
    \q0_reg[0]_4 ,
    icmp_ln201_reg_734_pp2_iter2_reg,
    \q0_reg[0]_5 ,
    output_data_data_V_1_ack_in,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    \output_data_dest_V_1_payload_B_reg[0] ,
    \output_data_dest_V_1_payload_B_reg[0]_0 ,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    \q0_reg[0]_6 ,
    \q0_reg[0]_7 ,
    \q0_reg[0]_8 ,
    \q0_reg[0]_9 ,
    ap_clk,
    \q0[0]_i_2__0 );
  output sig_buffer_dest_V_ce0;
  output ap_block_pp2_stage0_subdone;
  output input_data_data_V_0_ack_out;
  output \zext_ln204_reg_743_reg[9] ;
  output \zext_ln204_reg_743_reg[8] ;
  output [3:0]A;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \ap_CS_fsm_reg[43] ;
  output \ap_CS_fsm_reg[43]_0 ;
  output \ap_CS_fsm_reg[43]_1 ;
  input [1:0]Q;
  input ram_reg;
  input \q0_reg[0]_1 ;
  input [5:0]\q0_reg[0]_2 ;
  input [5:0]\q0_reg[0]_3 ;
  input ap_enable_reg_pp2_iter2;
  input \q0_reg[0]_4 ;
  input icmp_ln201_reg_734_pp2_iter2_reg;
  input \q0_reg[0]_5 ;
  input output_data_data_V_1_ack_in;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input \output_data_dest_V_1_payload_B_reg[0]_0 ;
  input output_data_dest_V_1_sel_wr;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input \q0_reg[0]_6 ;
  input \q0_reg[0]_7 ;
  input \q0_reg[0]_8 ;
  input \q0_reg[0]_9 ;
  input ap_clk;
  input \q0[0]_i_2__0 ;

  wire [3:0]A;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[43]_0 ;
  wire \ap_CS_fsm_reg[43]_1 ;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire icmp_ln201_reg_734_pp2_iter2_reg;
  wire input_data_data_V_0_ack_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_data_V_1_ack_in;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire \output_data_dest_V_1_payload_B_reg[0]_0 ;
  wire output_data_dest_V_1_sel_wr;
  wire \q0[0]_i_2__0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg[0]_7 ;
  wire \q0_reg[0]_8 ;
  wire \q0_reg[0]_9 ;
  wire ram_reg;
  wire sig_buffer_dest_V_ce0;
  wire \zext_ln204_reg_743_reg[8] ;
  wire \zext_ln204_reg_743_reg[9] ;

  bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .addr0(A),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[43] ),
        .\ap_CS_fsm_reg[43]_0 (\ap_CS_fsm_reg[43]_0 ),
        .\ap_CS_fsm_reg[43]_1 (\ap_CS_fsm_reg[43]_1 ),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .icmp_ln201_reg_734_pp2_iter2_reg(icmp_ln201_reg_734_pp2_iter2_reg),
        .\input_data_data_V_0_state_reg[0] (input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_payload_B_reg[0] ),
        .\output_data_dest_V_1_payload_B_reg[0]_0 (\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .\q0[0]_i_2__0_0 (\q0[0]_i_2__0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .\q0_reg[0]_6 (\q0_reg[0]_5 ),
        .\q0_reg[0]_7 ({\q0_reg[0]_9 ,\q0_reg[0]_6 ,\q0_reg[0]_8 ,\q0_reg[0]_7 }),
        .ram_reg(ram_reg),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0),
        .\zext_ln204_reg_743_reg[8] (\zext_ln204_reg_743_reg[8] ),
        .\zext_ln204_reg_743_reg[9] (\zext_ln204_reg_743_reg[9] ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V_0
   (\zext_ln204_reg_743_reg[7] ,
    \zext_ln204_reg_743_reg[6] ,
    \zext_ln204_reg_743_reg[5] ,
    \zext_ln204_reg_743_reg[4] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \ap_CS_fsm_reg[43] ,
    Q,
    ram_reg_0_15_0_0_i_1,
    ram_reg_0_255_0_0,
    ram_reg_0_255_0_0_0,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    \output_data_id_V_1_payload_B_reg[0] ,
    \output_data_id_V_1_payload_B_reg[0]_0 ,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[0]_2 ,
    A,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    sig_buffer_dest_V_ce0);
  output \zext_ln204_reg_743_reg[7] ;
  output \zext_ln204_reg_743_reg[6] ;
  output \zext_ln204_reg_743_reg[5] ;
  output \zext_ln204_reg_743_reg[4] ;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \ap_CS_fsm_reg[43] ;
  input [4:0]Q;
  input [4:0]ram_reg_0_15_0_0_i_1;
  input [0:0]ram_reg_0_255_0_0;
  input ram_reg_0_255_0_0_0;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input \output_data_id_V_1_payload_B_reg[0] ;
  input \output_data_id_V_1_payload_B_reg[0]_0 ;
  input output_data_id_V_1_sel_wr;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input [3:0]A;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input sig_buffer_dest_V_ce0;

  wire [3:0]A;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire \output_data_id_V_1_payload_B_reg[0] ;
  wire \output_data_id_V_1_payload_B_reg[0]_0 ;
  wire output_data_id_V_1_sel_wr;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire [4:0]ram_reg_0_15_0_0_i_1;
  wire [0:0]ram_reg_0_255_0_0;
  wire ram_reg_0_255_0_0_0;
  wire sig_buffer_dest_V_ce0;
  wire \zext_ln204_reg_743_reg[4] ;
  wire \zext_ln204_reg_743_reg[5] ;
  wire \zext_ln204_reg_743_reg[6] ;
  wire \zext_ln204_reg_743_reg[7] ;

  bd_0_hls_inst_0_network_sig_buffer_user_V_ram_6 network_sig_buffer_user_V_ram_U
       (.A(A),
        .Q(Q),
        .addr0({\zext_ln204_reg_743_reg[7] ,\zext_ln204_reg_743_reg[6] ,\zext_ln204_reg_743_reg[5] ,\zext_ln204_reg_743_reg[4] }),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[43] ),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .\output_data_id_V_1_payload_B_reg[0] (\output_data_id_V_1_payload_B_reg[0] ),
        .\output_data_id_V_1_payload_B_reg[0]_0 (\output_data_id_V_1_payload_B_reg[0]_0 ),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .\q0_reg[0]_6 (\q0_reg[0]_5 ),
        .ram_reg_0_15_0_0_i_1_0(ram_reg_0_15_0_0_i_1),
        .ram_reg_0_255_0_0_0(ram_reg_0_255_0_0),
        .ram_reg_0_255_0_0_1(ram_reg_0_255_0_0_0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V_1
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_payload_A,
    input_data_last_V_0_sel,
    \output_data_last_V_1_payload_B_reg[0] ,
    \output_data_last_V_1_payload_B_reg[0]_0 ,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ap_clk,
    \q0_reg[0]_5 ,
    A,
    \q0_reg[0]_6 ,
    \q0_reg[0]_7 ,
    \q0[0]_i_2__1 ,
    \q0_reg[0]_8 ,
    \q0_reg[0]_9 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_payload_A;
  input input_data_last_V_0_sel;
  input \output_data_last_V_1_payload_B_reg[0] ;
  input \output_data_last_V_1_payload_B_reg[0]_0 ;
  input output_data_last_V_1_sel_wr;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input ap_clk;
  input \q0_reg[0]_5 ;
  input [3:0]A;
  input \q0_reg[0]_6 ;
  input \q0_reg[0]_7 ;
  input \q0[0]_i_2__1 ;
  input \q0_reg[0]_8 ;
  input \q0_reg[0]_9 ;
  input sig_buffer_dest_V_ce0;

  wire [3:0]A;
  wire ap_clk;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire \output_data_last_V_1_payload_B_reg[0] ;
  wire \output_data_last_V_1_payload_B_reg[0]_0 ;
  wire output_data_last_V_1_sel_wr;
  wire \q0[0]_i_2__1 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg[0]_7 ;
  wire \q0_reg[0]_8 ;
  wire \q0_reg[0]_9 ;
  wire sig_buffer_dest_V_ce0;

  bd_0_hls_inst_0_network_sig_buffer_user_V_ram_4 network_sig_buffer_user_V_ram_U
       (.addr0({\q0_reg[0]_4 ,\q0_reg[0]_1 ,\q0_reg[0]_3 ,\q0_reg[0]_2 ,A}),
        .ap_clk(ap_clk),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .\output_data_last_V_1_payload_B_reg[0] (\output_data_last_V_1_payload_B_reg[0] ),
        .\output_data_last_V_1_payload_B_reg[0]_0 (\output_data_last_V_1_payload_B_reg[0]_0 ),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .\q0[0]_i_2__1_0 (\q0[0]_i_2__1 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_5 ),
        .\q0_reg[0]_3 (\q0_reg[0]_6 ),
        .\q0_reg[0]_4 (\q0_reg[0]_7 ),
        .\q0_reg[0]_5 (\q0_reg[0]_8 ),
        .\q0_reg[0]_6 (\q0_reg[0]_9 ),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V_3
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    \output_data_user_V_1_payload_B_reg[0] ,
    \output_data_user_V_1_payload_B_reg[0]_0 ,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ap_clk,
    \q0_reg[0]_5 ,
    addr0,
    \q0_reg[0]_6 ,
    \q0_reg[0]_7 ,
    \q0[0]_i_3 ,
    \q0_reg[0]_8 ,
    \q0_reg[0]_9 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input \output_data_user_V_1_payload_B_reg[0] ;
  input \output_data_user_V_1_payload_B_reg[0]_0 ;
  input output_data_user_V_1_sel_wr;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input ap_clk;
  input \q0_reg[0]_5 ;
  input [3:0]addr0;
  input \q0_reg[0]_6 ;
  input \q0_reg[0]_7 ;
  input \q0[0]_i_3 ;
  input \q0_reg[0]_8 ;
  input \q0_reg[0]_9 ;
  input sig_buffer_dest_V_ce0;

  wire [3:0]addr0;
  wire ap_clk;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire \output_data_user_V_1_payload_B_reg[0] ;
  wire \output_data_user_V_1_payload_B_reg[0]_0 ;
  wire output_data_user_V_1_sel_wr;
  wire \q0[0]_i_3 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg[0]_7 ;
  wire \q0_reg[0]_8 ;
  wire \q0_reg[0]_9 ;
  wire sig_buffer_dest_V_ce0;

  bd_0_hls_inst_0_network_sig_buffer_user_V_ram network_sig_buffer_user_V_ram_U
       (.addr0({\q0_reg[0]_4 ,\q0_reg[0]_1 ,\q0_reg[0]_3 ,\q0_reg[0]_2 ,addr0}),
        .ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .\output_data_user_V_1_payload_B_reg[0] (\output_data_user_V_1_payload_B_reg[0] ),
        .\output_data_user_V_1_payload_B_reg[0]_0 (\output_data_user_V_1_payload_B_reg[0]_0 ),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .\q0[0]_i_3_0 (\q0[0]_i_3 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_5 ),
        .\q0_reg[0]_3 (\q0_reg[0]_6 ),
        .\q0_reg[0]_4 (\q0_reg[0]_7 ),
        .\q0_reg[0]_5 (\q0_reg[0]_8 ),
        .\q0_reg[0]_6 (\q0_reg[0]_9 ),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V_ram
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    \output_data_user_V_1_payload_B_reg[0] ,
    \output_data_user_V_1_payload_B_reg[0]_0 ,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    addr0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_3_0 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input \output_data_user_V_1_payload_B_reg[0] ;
  input \output_data_user_V_1_payload_B_reg[0]_0 ;
  input output_data_user_V_1_sel_wr;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [7:0]addr0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_3_0 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;
  input sig_buffer_dest_V_ce0;

  wire [7:0]addr0;
  wire ap_clk;
  wire input_data_user_V_0_data_out;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire \output_data_user_V_1_payload_B_reg[0] ;
  wire \output_data_user_V_1_payload_B_reg[0]_0 ;
  wire output_data_user_V_1_sel_wr;
  wire q0;
  wire q00;
  wire \q0[0]_i_3_0 ;
  wire \q0[0]_i_3_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_user_V_1_payload_A[0]_i_1 
       (.I0(q0),
        .I1(\output_data_user_V_1_payload_B_reg[0] ),
        .I2(\output_data_user_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_user_V_1_sel_wr),
        .I4(output_data_user_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_user_V_1_payload_B[0]_i_1 
       (.I0(q0),
        .I1(output_data_user_V_1_sel_wr),
        .I2(\output_data_user_V_1_payload_B_reg[0] ),
        .I3(\output_data_user_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_user_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_2 
       (.I0(\q0[0]_i_3_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\q0_reg[0]_5 ),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\q0_reg[0]_6 ),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(q00));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_3 
       (.I0(addr0[6]),
        .I1(addr0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(addr0[5]),
        .I4(addr0[7]),
        .O(\q0[0]_i_3_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(q00),
        .Q(q0),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_3_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(addr0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__0
       (.I0(input_data_user_V_0_payload_B),
        .I1(input_data_user_V_0_payload_A),
        .I2(input_data_user_V_0_sel),
        .O(input_data_user_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(addr0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(addr0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V_ram_4
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_payload_A,
    input_data_last_V_0_sel,
    \output_data_last_V_1_payload_B_reg[0] ,
    \output_data_last_V_1_payload_B_reg[0]_0 ,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    addr0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2__1_0 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_payload_A;
  input input_data_last_V_0_sel;
  input \output_data_last_V_1_payload_B_reg[0] ;
  input \output_data_last_V_1_payload_B_reg[0]_0 ;
  input output_data_last_V_1_sel_wr;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input [7:0]addr0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2__1_0 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;
  input sig_buffer_dest_V_ce0;

  wire [7:0]addr0;
  wire ap_clk;
  wire input_data_last_V_0_data_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire \output_data_last_V_1_payload_B_reg[0] ;
  wire \output_data_last_V_1_payload_B_reg[0]_0 ;
  wire output_data_last_V_1_sel_wr;
  wire \q0[0]_i_1__3_n_5 ;
  wire \q0[0]_i_2__1_0 ;
  wire \q0[0]_i_2__1_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_last_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(\output_data_last_V_1_payload_B_reg[0] ),
        .I2(\output_data_last_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_last_V_1_sel_wr),
        .I4(output_data_last_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_last_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_sel_wr),
        .I2(\output_data_last_V_1_payload_B_reg[0] ),
        .I3(\output_data_last_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_last_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__3 
       (.I0(\q0[0]_i_2__1_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\q0_reg[0]_5 ),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\q0_reg[0]_6 ),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__3_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__1 
       (.I0(addr0[6]),
        .I1(addr0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(addr0[5]),
        .I4(addr0[7]),
        .O(\q0[0]_i_2__1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__3_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__1_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(addr0),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1
       (.I0(input_data_last_V_0_payload_B),
        .I1(input_data_last_V_0_payload_A),
        .I2(input_data_last_V_0_sel),
        .O(input_data_last_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(addr0),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(addr0),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V_ram_6
   (addr0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \ap_CS_fsm_reg[43] ,
    Q,
    ram_reg_0_15_0_0_i_1_0,
    ram_reg_0_255_0_0_0,
    ram_reg_0_255_0_0_1,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    \output_data_id_V_1_payload_B_reg[0] ,
    \output_data_id_V_1_payload_B_reg[0]_0 ,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[0]_3 ,
    A,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    sig_buffer_dest_V_ce0);
  output [3:0]addr0;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \ap_CS_fsm_reg[43] ;
  input [4:0]Q;
  input [4:0]ram_reg_0_15_0_0_i_1_0;
  input [0:0]ram_reg_0_255_0_0_0;
  input ram_reg_0_255_0_0_1;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input \output_data_id_V_1_payload_B_reg[0] ;
  input \output_data_id_V_1_payload_B_reg[0]_0 ;
  input output_data_id_V_1_sel_wr;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input \q0_reg[0]_2 ;
  input ap_clk;
  input \q0_reg[0]_3 ;
  input [3:0]A;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;
  input sig_buffer_dest_V_ce0;

  wire [3:0]A;
  wire [4:0]Q;
  wire [3:0]addr0;
  wire \ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire input_data_id_V_0_data_out;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire \output_data_id_V_1_payload_B_reg[0] ;
  wire \output_data_id_V_1_payload_B_reg[0]_0 ;
  wire output_data_id_V_1_sel_wr;
  wire \q0[0]_i_1__4_n_5 ;
  wire \q0[0]_i_2__2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg_n_5_[0] ;
  wire [4:0]ram_reg_0_15_0_0_i_1_0;
  wire ram_reg_0_15_0_0_i_2_n_5;
  wire ram_reg_0_15_0_0_n_5;
  wire [0:0]ram_reg_0_255_0_0_0;
  wire ram_reg_0_255_0_0_1;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_id_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(\output_data_id_V_1_payload_B_reg[0] ),
        .I2(\output_data_id_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_id_V_1_sel_wr),
        .I4(output_data_id_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_id_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_sel_wr),
        .I2(\output_data_id_V_1_payload_B_reg[0] ),
        .I3(\output_data_id_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_id_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__4 
       (.I0(\q0[0]_i_2__2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\q0_reg[0]_6 ),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\q0_reg[0]_2 ),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__2 
       (.I0(addr0[2]),
        .I1(addr0[0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(addr0[1]),
        .I4(addr0[3]),
        .O(\q0[0]_i_2__2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__4_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(A[0]),
        .A1(A[1]),
        .A2(A[2]),
        .A3(A[3]),
        .A4(1'b0),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[43] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ram_reg_0_15_0_0_i_2_n_5),
        .I1(addr0[1]),
        .I2(addr0[0]),
        .I3(addr0[3]),
        .I4(addr0[2]),
        .O(\ap_CS_fsm_reg[43] ));
  LUT6 #(
    .INIT(64'h0FFF8FFF7FFFFFFF)) 
    ram_reg_0_15_0_0_i_2
       (.I0(ram_reg_0_255_0_0_0),
        .I1(ram_reg_0_255_0_0_1),
        .I2(input_data_data_V_0_ack_out),
        .I3(\q0_reg[0]_2 ),
        .I4(Q[4]),
        .I5(ram_reg_0_15_0_0_i_1_0[4]),
        .O(ram_reg_0_15_0_0_i_2_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({addr0,A}),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__1
       (.I0(input_data_id_V_0_payload_B),
        .I1(input_data_id_V_0_payload_A),
        .I2(input_data_id_V_0_sel),
        .O(input_data_id_V_0_data_out));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_3
       (.I0(Q[3]),
        .I1(ram_reg_0_15_0_0_i_1_0[3]),
        .I2(ram_reg_0_255_0_0_0),
        .I3(ram_reg_0_255_0_0_1),
        .O(addr0[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_4
       (.I0(Q[2]),
        .I1(ram_reg_0_15_0_0_i_1_0[2]),
        .I2(ram_reg_0_255_0_0_0),
        .I3(ram_reg_0_255_0_0_1),
        .O(addr0[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_5
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_1_0[1]),
        .I2(ram_reg_0_255_0_0_0),
        .I3(ram_reg_0_255_0_0_1),
        .O(addr0[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_6
       (.I0(Q[0]),
        .I1(ram_reg_0_15_0_0_i_1_0[0]),
        .I2(ram_reg_0_255_0_0_0),
        .I3(ram_reg_0_255_0_0_1),
        .O(addr0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({addr0,A}),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({addr0,A}),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_5 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7
   (sig_buffer_dest_V_ce0,
    ap_block_pp2_stage0_subdone,
    \input_data_data_V_0_state_reg[0] ,
    \zext_ln204_reg_743_reg[9] ,
    \zext_ln204_reg_743_reg[8] ,
    addr0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \ap_CS_fsm_reg[43] ,
    \ap_CS_fsm_reg[43]_0 ,
    \ap_CS_fsm_reg[43]_1 ,
    Q,
    ram_reg,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    ap_enable_reg_pp2_iter2,
    \q0_reg[0]_5 ,
    icmp_ln201_reg_734_pp2_iter2_reg,
    \q0_reg[0]_6 ,
    output_data_data_V_1_ack_in,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    \output_data_dest_V_1_payload_B_reg[0] ,
    \output_data_dest_V_1_payload_B_reg[0]_0 ,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    \q0_reg[0]_7 ,
    ap_clk,
    \q0[0]_i_2__0_0 );
  output sig_buffer_dest_V_ce0;
  output ap_block_pp2_stage0_subdone;
  output \input_data_data_V_0_state_reg[0] ;
  output \zext_ln204_reg_743_reg[9] ;
  output \zext_ln204_reg_743_reg[8] ;
  output [3:0]addr0;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \ap_CS_fsm_reg[43] ;
  output \ap_CS_fsm_reg[43]_0 ;
  output \ap_CS_fsm_reg[43]_1 ;
  input [1:0]Q;
  input ram_reg;
  input \q0_reg[0]_2 ;
  input [5:0]\q0_reg[0]_3 ;
  input [5:0]\q0_reg[0]_4 ;
  input ap_enable_reg_pp2_iter2;
  input \q0_reg[0]_5 ;
  input icmp_ln201_reg_734_pp2_iter2_reg;
  input \q0_reg[0]_6 ;
  input output_data_data_V_1_ack_in;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input \output_data_dest_V_1_payload_B_reg[0]_0 ;
  input output_data_dest_V_1_sel_wr;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input [3:0]\q0_reg[0]_7 ;
  input ap_clk;
  input \q0[0]_i_2__0_0 ;

  wire [1:0]Q;
  wire [3:0]addr0;
  wire \ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[43]_0 ;
  wire \ap_CS_fsm_reg[43]_1 ;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire icmp_ln201_reg_734_pp2_iter2_reg;
  wire \input_data_data_V_0_state_reg[0] ;
  wire input_data_dest_V_0_data_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_data_V_1_ack_in;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire \output_data_dest_V_1_payload_B_reg[0]_0 ;
  wire output_data_dest_V_1_sel_wr;
  wire \q0[0]_i_1__5_n_5 ;
  wire \q0[0]_i_2__0_0 ;
  wire \q0[0]_i_2__0_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire [5:0]\q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire [3:0]\q0_reg[0]_7 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire sig_buffer_dest_V_ce0;
  wire \zext_ln204_reg_743_reg[8] ;
  wire \zext_ln204_reg_743_reg[9] ;

  LUT5 #(
    .INIT(32'hFFBA008A)) 
    \output_data_dest_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(\output_data_dest_V_1_payload_B_reg[0] ),
        .I2(\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_dest_V_1_sel_wr),
        .I4(output_data_dest_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_dest_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(\output_data_dest_V_1_payload_B_reg[0] ),
        .I3(\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_dest_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__5 
       (.I0(\q0[0]_i_2__0_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\zext_ln204_reg_743_reg[9] ),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\zext_ln204_reg_743_reg[8] ),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__5_n_5 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \q0[0]_i_1__6 
       (.I0(Q[0]),
        .I1(ram_reg),
        .I2(ap_block_pp2_stage0_subdone),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 ),
        .O(sig_buffer_dest_V_ce0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__0 
       (.I0(\q0_reg[0]_7 [2]),
        .I1(\q0_reg[0]_7 [0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(\q0_reg[0]_7 [1]),
        .I4(\q0_reg[0]_7 [3]),
        .O(\q0[0]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \q0[0]_i_4 
       (.I0(\q0_reg[0]_3 [5]),
        .I1(\q0_reg[0]_4 [5]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_2 ),
        .O(\zext_ln204_reg_743_reg[9] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__5_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__0_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({\q0_reg[0]_7 ,addr0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[43]_1 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_10
       (.I0(\q0_reg[0]_3 [0]),
        .I1(\q0_reg[0]_4 [0]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_2 ),
        .O(addr0[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_11
       (.I0(\q0_reg[0]_3 [4]),
        .I1(\q0_reg[0]_4 [4]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_2 ),
        .O(\zext_ln204_reg_743_reg[8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__2
       (.I0(input_data_dest_V_0_payload_B),
        .I1(input_data_dest_V_0_payload_A),
        .I2(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_data_out));
  LUT6 #(
    .INIT(64'h00000080007000F0)) 
    ram_reg_0_255_0_0_i_2
       (.I0(Q[1]),
        .I1(\q0_reg[0]_2 ),
        .I2(\input_data_data_V_0_state_reg[0] ),
        .I3(\zext_ln204_reg_743_reg[8] ),
        .I4(\q0_reg[0]_3 [5]),
        .I5(\q0_reg[0]_4 [5]),
        .O(\ap_CS_fsm_reg[43]_1 ));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_7
       (.I0(\q0_reg[0]_3 [3]),
        .I1(\q0_reg[0]_4 [3]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_2 ),
        .O(addr0[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_8
       (.I0(\q0_reg[0]_3 [2]),
        .I1(\q0_reg[0]_4 [2]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_2 ),
        .O(addr0[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    ram_reg_0_255_0_0_i_9
       (.I0(\q0_reg[0]_3 [1]),
        .I1(\q0_reg[0]_4 [1]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_2 ),
        .O(addr0[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({\q0_reg[0]_7 ,addr0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[43]_0 ));
  LUT6 #(
    .INIT(64'h078F000000000000)) 
    ram_reg_256_511_0_0_i_1
       (.I0(Q[1]),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_4 [5]),
        .I3(\q0_reg[0]_3 [5]),
        .I4(\zext_ln204_reg_743_reg[8] ),
        .I5(\input_data_data_V_0_state_reg[0] ),
        .O(\ap_CS_fsm_reg[43]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({\q0_reg[0]_7 ,addr0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\ap_CS_fsm_reg[43] ));
  LUT6 #(
    .INIT(64'h0F07080000000000)) 
    ram_reg_512_767_0_0_i_1
       (.I0(Q[1]),
        .I1(\q0_reg[0]_2 ),
        .I2(\zext_ln204_reg_743_reg[8] ),
        .I3(\q0_reg[0]_3 [5]),
        .I4(\q0_reg[0]_4 [5]),
        .I5(\input_data_data_V_0_state_reg[0] ),
        .O(\ap_CS_fsm_reg[43] ));
  LUT5 #(
    .INIT(32'h00002F22)) 
    ram_reg_i_13
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(\q0_reg[0]_5 ),
        .I2(icmp_ln201_reg_734_pp2_iter2_reg),
        .I3(\q0_reg[0]_6 ),
        .I4(output_data_data_V_1_ack_in),
        .O(ap_block_pp2_stage0_subdone));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14
       (.I0(ram_reg),
        .I1(Q[0]),
        .O(\input_data_data_V_0_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16" *) 
module bd_0_hls_inst_0_padding2d_fix16
   (\icmp_ln25_reg_883_pp1_iter2_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[13]_2 ,
    \ap_CS_fsm_reg[13]_3 ,
    \ap_CS_fsm_reg[13]_4 ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[24]_0 ,
    \ap_CS_fsm_reg[24]_1 ,
    \ap_CS_fsm_reg[24]_2 ,
    \ap_CS_fsm_reg[24]_3 ,
    \ap_CS_fsm_reg[24]_4 ,
    \ap_CS_fsm_reg[24]_5 ,
    \ap_CS_fsm_reg[24]_6 ,
    \ap_CS_fsm_reg[24]_7 ,
    \ap_CS_fsm_reg[24]_8 ,
    \ap_CS_fsm_reg[24]_9 ,
    \ap_CS_fsm_reg[24]_10 ,
    \ap_CS_fsm_reg[24]_11 ,
    \ap_CS_fsm_reg[24]_12 ,
    \ap_CS_fsm_reg[24]_13 ,
    \i_count_2_reg_310_reg[13]_0 ,
    input_r_address0,
    \i_count_2_reg_310_reg[12]_0 ,
    d0,
    grp_padding2d_fix16_fu_545_ap_start_reg_reg,
    D,
    grp_padding2d_fix16_fu_545_input_r_ce0,
    grp_padding2d_fix16_fu_545_output_r_ce0,
    grp_padding2d_fix16_fu_545_output_r_address0,
    MemBank_B_address014_out,
    ram_reg_0_i_41,
    MemBank_B_address015_out,
    Q,
    grp_pointwise_conv2d_fix_2_fu_537_output_r_d0,
    ram_reg_0,
    grp_padding2d_fix16_fu_545_ap_start_reg0,
    grp_padding2d_fix16_fu_545_ap_start_reg,
    ap_rst_n_inv,
    ap_clk,
    input_r_q0,
    ap_rst_n,
    S);
  output \icmp_ln25_reg_883_pp1_iter2_reg_reg[0]_0 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \ap_CS_fsm_reg[13]_3 ;
  output \ap_CS_fsm_reg[13]_4 ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \ap_CS_fsm_reg[24]_1 ;
  output \ap_CS_fsm_reg[24]_2 ;
  output \ap_CS_fsm_reg[24]_3 ;
  output \ap_CS_fsm_reg[24]_4 ;
  output \ap_CS_fsm_reg[24]_5 ;
  output \ap_CS_fsm_reg[24]_6 ;
  output \ap_CS_fsm_reg[24]_7 ;
  output \ap_CS_fsm_reg[24]_8 ;
  output \ap_CS_fsm_reg[24]_9 ;
  output \ap_CS_fsm_reg[24]_10 ;
  output \ap_CS_fsm_reg[24]_11 ;
  output \ap_CS_fsm_reg[24]_12 ;
  output \ap_CS_fsm_reg[24]_13 ;
  output \i_count_2_reg_310_reg[13]_0 ;
  output [11:0]input_r_address0;
  output \i_count_2_reg_310_reg[12]_0 ;
  output [0:0]d0;
  output grp_padding2d_fix16_fu_545_ap_start_reg_reg;
  output [9:0]D;
  output grp_padding2d_fix16_fu_545_input_r_ce0;
  output grp_padding2d_fix16_fu_545_output_r_ce0;
  output [8:0]grp_padding2d_fix16_fu_545_output_r_address0;
  input MemBank_B_address014_out;
  input ram_reg_0_i_41;
  input MemBank_B_address015_out;
  input [13:0]Q;
  input [14:0]grp_pointwise_conv2d_fix_2_fu_537_output_r_d0;
  input [0:0]ram_reg_0;
  input grp_padding2d_fix16_fu_545_ap_start_reg0;
  input grp_padding2d_fix16_fu_545_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]input_r_q0;
  input ap_rst_n;
  input [0:0]S;

  wire [4:0]A;
  wire CEB2;
  wire CEP;
  wire [9:0]D;
  wire MemBank_B_address014_out;
  wire MemBank_B_address015_out;
  wire [13:0]Q;
  wire [0:0]S;
  wire [4:1]add_ln13_12_fu_415_p2;
  wire [4:0]add_ln13_12_reg_762;
  wire \add_ln13_12_reg_762[0]_i_1_n_5 ;
  wire \add_ln13_12_reg_762[2]_i_1_n_5 ;
  wire \add_ln13_12_reg_762[4]_i_2_n_5 ;
  wire [4:0]add_ln13_13_fu_482_p2;
  wire [4:0]add_ln13_13_reg_820;
  wire \add_ln13_13_reg_820[4]_i_2_n_5 ;
  wire [9:0]add_ln13_2_fu_463_p2;
  wire [5:0]add_ln13_3_fu_395_p2;
  wire [5:0]add_ln13_3_reg_747;
  wire \add_ln13_3_reg_747[2]_i_1_n_5 ;
  wire \add_ln13_3_reg_747[5]_i_2_n_5 ;
  wire [4:0]add_ln13_5_fu_383_p2;
  wire [4:0]add_ln13_5_reg_734;
  wire \add_ln13_5_reg_734[4]_i_2_n_5 ;
  wire [9:1]add_ln13_9_fu_495_p2;
  wire [4:0]add_ln13_reg_692;
  wire \add_ln13_reg_692[3]_i_1_n_5 ;
  wire \add_ln13_reg_692[4]_i_1_n_5 ;
  wire [13:0]add_ln20_1_fu_568_p2;
  wire [13:0]add_ln20_1_reg_878;
  wire \add_ln20_1_reg_878[13]_i_3_n_5 ;
  wire \add_ln20_1_reg_878[3]_i_2_n_5 ;
  wire \add_ln20_1_reg_878[3]_i_3_n_5 ;
  wire \add_ln20_1_reg_878[3]_i_4_n_5 ;
  wire \add_ln20_1_reg_878[3]_i_5_n_5 ;
  wire \add_ln20_1_reg_878[7]_i_2_n_5 ;
  wire \add_ln20_1_reg_878_reg[11]_i_1_n_5 ;
  wire \add_ln20_1_reg_878_reg[11]_i_1_n_6 ;
  wire \add_ln20_1_reg_878_reg[11]_i_1_n_7 ;
  wire \add_ln20_1_reg_878_reg[11]_i_1_n_8 ;
  wire \add_ln20_1_reg_878_reg[13]_i_2_n_8 ;
  wire \add_ln20_1_reg_878_reg[3]_i_1_n_5 ;
  wire \add_ln20_1_reg_878_reg[3]_i_1_n_6 ;
  wire \add_ln20_1_reg_878_reg[3]_i_1_n_7 ;
  wire \add_ln20_1_reg_878_reg[3]_i_1_n_8 ;
  wire \add_ln20_1_reg_878_reg[7]_i_1_n_5 ;
  wire \add_ln20_1_reg_878_reg[7]_i_1_n_6 ;
  wire \add_ln20_1_reg_878_reg[7]_i_1_n_7 ;
  wire \add_ln20_1_reg_878_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln20_2_fu_600_p2;
  wire [13:0]add_ln20_2_reg_907;
  wire \add_ln20_2_reg_907[3]_i_2_n_5 ;
  wire \add_ln20_2_reg_907[3]_i_3_n_5 ;
  wire \add_ln20_2_reg_907[3]_i_4_n_5 ;
  wire \add_ln20_2_reg_907[3]_i_5_n_5 ;
  wire \add_ln20_2_reg_907[7]_i_2_n_5 ;
  wire \add_ln20_2_reg_907_reg[11]_i_1_n_5 ;
  wire \add_ln20_2_reg_907_reg[11]_i_1_n_6 ;
  wire \add_ln20_2_reg_907_reg[11]_i_1_n_7 ;
  wire \add_ln20_2_reg_907_reg[11]_i_1_n_8 ;
  wire \add_ln20_2_reg_907_reg[13]_i_1_n_8 ;
  wire \add_ln20_2_reg_907_reg[3]_i_1_n_5 ;
  wire \add_ln20_2_reg_907_reg[3]_i_1_n_6 ;
  wire \add_ln20_2_reg_907_reg[3]_i_1_n_7 ;
  wire \add_ln20_2_reg_907_reg[3]_i_1_n_8 ;
  wire \add_ln20_2_reg_907_reg[7]_i_1_n_5 ;
  wire \add_ln20_2_reg_907_reg[7]_i_1_n_6 ;
  wire \add_ln20_2_reg_907_reg[7]_i_1_n_7 ;
  wire \add_ln20_2_reg_907_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln23_1_fu_547_p2;
  wire [13:0]add_ln23_1_reg_858;
  wire \add_ln23_1_reg_858[11]_i_2_n_5 ;
  wire \add_ln23_1_reg_858[11]_i_3_n_5 ;
  wire \add_ln23_1_reg_858[11]_i_4_n_5 ;
  wire \add_ln23_1_reg_858[11]_i_5_n_5 ;
  wire \add_ln23_1_reg_858[11]_i_6_n_5 ;
  wire \add_ln23_1_reg_858[11]_i_7_n_5 ;
  wire \add_ln23_1_reg_858[11]_i_8_n_5 ;
  wire \add_ln23_1_reg_858[11]_i_9_n_5 ;
  wire \add_ln23_1_reg_858[13]_i_2_n_5 ;
  wire \add_ln23_1_reg_858[3]_i_2_n_5 ;
  wire \add_ln23_1_reg_858[3]_i_3_n_5 ;
  wire \add_ln23_1_reg_858[3]_i_4_n_5 ;
  wire \add_ln23_1_reg_858[3]_i_5_n_5 ;
  wire \add_ln23_1_reg_858[3]_i_6_n_5 ;
  wire \add_ln23_1_reg_858[3]_i_7_n_5 ;
  wire \add_ln23_1_reg_858[3]_i_8_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_2_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_3_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_4_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_5_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_6_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_7_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_8_n_5 ;
  wire \add_ln23_1_reg_858[7]_i_9_n_5 ;
  wire \add_ln23_1_reg_858_reg[11]_i_1_n_5 ;
  wire \add_ln23_1_reg_858_reg[11]_i_1_n_6 ;
  wire \add_ln23_1_reg_858_reg[11]_i_1_n_7 ;
  wire \add_ln23_1_reg_858_reg[11]_i_1_n_8 ;
  wire \add_ln23_1_reg_858_reg[13]_i_1_n_8 ;
  wire \add_ln23_1_reg_858_reg[3]_i_1_n_5 ;
  wire \add_ln23_1_reg_858_reg[3]_i_1_n_6 ;
  wire \add_ln23_1_reg_858_reg[3]_i_1_n_7 ;
  wire \add_ln23_1_reg_858_reg[3]_i_1_n_8 ;
  wire \add_ln23_1_reg_858_reg[7]_i_1_n_5 ;
  wire \add_ln23_1_reg_858_reg[7]_i_1_n_6 ;
  wire \add_ln23_1_reg_858_reg[7]_i_1_n_7 ;
  wire \add_ln23_1_reg_858_reg[7]_i_1_n_8 ;
  wire [13:1]add_ln30_1_fu_583_p2;
  wire [13:0]add_ln30_fu_563_p2;
  wire [13:0]add_ln30_reg_873;
  wire \add_ln30_reg_873[13]_i_1_n_5 ;
  wire \add_ln30_reg_873[3]_i_2_n_5 ;
  wire \add_ln30_reg_873[3]_i_3_n_5 ;
  wire \add_ln30_reg_873[3]_i_4_n_5 ;
  wire \add_ln30_reg_873[3]_i_5_n_5 ;
  wire \add_ln30_reg_873[7]_i_2_n_5 ;
  wire \add_ln30_reg_873_reg[11]_i_1_n_5 ;
  wire \add_ln30_reg_873_reg[11]_i_1_n_6 ;
  wire \add_ln30_reg_873_reg[11]_i_1_n_7 ;
  wire \add_ln30_reg_873_reg[11]_i_1_n_8 ;
  wire \add_ln30_reg_873_reg[13]_i_2_n_8 ;
  wire \add_ln30_reg_873_reg[3]_i_1_n_5 ;
  wire \add_ln30_reg_873_reg[3]_i_1_n_6 ;
  wire \add_ln30_reg_873_reg[3]_i_1_n_7 ;
  wire \add_ln30_reg_873_reg[3]_i_1_n_8 ;
  wire \add_ln30_reg_873_reg[7]_i_1_n_5 ;
  wire \add_ln30_reg_873_reg[7]_i_1_n_6 ;
  wire \add_ln30_reg_873_reg[7]_i_1_n_7 ;
  wire \add_ln30_reg_873_reg[7]_i_1_n_8 ;
  wire \ap_CS_fsm[10]_i_1__0_n_5 ;
  wire \ap_CS_fsm[12]_i_1_n_5 ;
  wire \ap_CS_fsm[12]_i_4_n_5 ;
  wire \ap_CS_fsm[12]_i_5_n_5 ;
  wire \ap_CS_fsm[12]_i_6_n_5 ;
  wire \ap_CS_fsm[12]_i_7_n_5 ;
  wire \ap_CS_fsm[12]_i_8_n_5 ;
  wire \ap_CS_fsm[14]_i_1__0_n_5 ;
  wire \ap_CS_fsm[14]_i_3_n_5 ;
  wire \ap_CS_fsm[1]_i_2_n_5 ;
  wire \ap_CS_fsm[1]_i_3_n_5 ;
  wire \ap_CS_fsm[1]_i_4_n_5 ;
  wire \ap_CS_fsm[7]_i_1__4_n_5 ;
  wire \ap_CS_fsm[7]_i_3_n_5 ;
  wire \ap_CS_fsm[9]_i_2_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[12]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[12]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[12]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[12]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[13]_4 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[24]_1 ;
  wire \ap_CS_fsm_reg[24]_10 ;
  wire \ap_CS_fsm_reg[24]_11 ;
  wire \ap_CS_fsm_reg[24]_12 ;
  wire \ap_CS_fsm_reg[24]_13 ;
  wire \ap_CS_fsm_reg[24]_2 ;
  wire \ap_CS_fsm_reg[24]_3 ;
  wire \ap_CS_fsm_reg[24]_4 ;
  wire \ap_CS_fsm_reg[24]_5 ;
  wire \ap_CS_fsm_reg[24]_6 ;
  wire \ap_CS_fsm_reg[24]_7 ;
  wire \ap_CS_fsm_reg[24]_8 ;
  wire \ap_CS_fsm_reg[24]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [13:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state10;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_phi_mux_o_count_3_phi_fu_302_p41;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]d0;
  wire [4:0]depth_0_reg_223;
  wire [4:0]depth_fu_510_p2;
  wire [4:0]depth_reg_840;
  wire [4:0]empty_23_reg_714;
  wire \empty_23_reg_714[0]_i_1_n_5 ;
  wire \empty_23_reg_714[1]_i_1_n_5 ;
  wire \empty_23_reg_714[2]_i_1_n_5 ;
  wire \empty_23_reg_714[3]_i_1_n_5 ;
  wire \empty_23_reg_714[4]_i_1_n_5 ;
  wire [4:1]empty_24_fu_390_p2;
  wire [4:0]empty_24_reg_740;
  wire [4:0]empty_25_reg_729;
  wire [4:0]empty_26_reg_826;
  wire [9:0]empty_reg_708;
  wire \empty_reg_708[0]_i_2_n_5 ;
  wire \empty_reg_708[0]_i_3_n_5 ;
  wire \empty_reg_708[0]_i_4_n_5 ;
  wire \empty_reg_708[0]_i_5_n_5 ;
  wire \empty_reg_708[0]_i_6_n_5 ;
  wire \empty_reg_708[0]_i_7_n_5 ;
  wire \empty_reg_708[5]_i_2_n_5 ;
  wire \empty_reg_708[5]_i_3_n_5 ;
  wire \empty_reg_708[5]_i_4_n_5 ;
  wire \empty_reg_708[5]_i_5_n_5 ;
  wire \empty_reg_708[5]_i_6_n_5 ;
  wire \empty_reg_708[6]_i_2_n_5 ;
  wire \empty_reg_708[6]_i_3_n_5 ;
  wire \empty_reg_708[6]_i_4_n_5 ;
  wire \empty_reg_708[6]_i_5_n_5 ;
  wire \empty_reg_708[6]_i_6_n_5 ;
  wire \empty_reg_708[6]_i_7_n_5 ;
  wire \empty_reg_708[6]_i_8_n_5 ;
  wire \empty_reg_708[6]_i_9_n_5 ;
  wire \empty_reg_708_reg[0]_i_1_n_10 ;
  wire \empty_reg_708_reg[0]_i_1_n_5 ;
  wire \empty_reg_708_reg[0]_i_1_n_6 ;
  wire \empty_reg_708_reg[0]_i_1_n_7 ;
  wire \empty_reg_708_reg[0]_i_1_n_8 ;
  wire \empty_reg_708_reg[0]_i_1_n_9 ;
  wire \empty_reg_708_reg[5]_i_1_n_5 ;
  wire \empty_reg_708_reg[5]_i_1_n_6 ;
  wire \empty_reg_708_reg[5]_i_1_n_7 ;
  wire \empty_reg_708_reg[5]_i_1_n_8 ;
  wire \empty_reg_708_reg[6]_i_1_n_5 ;
  wire \empty_reg_708_reg[6]_i_1_n_6 ;
  wire \empty_reg_708_reg[6]_i_1_n_7 ;
  wire \empty_reg_708_reg[6]_i_1_n_8 ;
  wire grp_padding2d_fix16_fu_545_ap_ready;
  wire grp_padding2d_fix16_fu_545_ap_start_reg;
  wire grp_padding2d_fix16_fu_545_ap_start_reg0;
  wire grp_padding2d_fix16_fu_545_ap_start_reg_reg;
  wire [4:0]grp_padding2d_fix16_fu_545_input_depth;
  wire [4:1]grp_padding2d_fix16_fu_545_input_height;
  wire [13:12]grp_padding2d_fix16_fu_545_input_r_address0;
  wire grp_padding2d_fix16_fu_545_input_r_ce0;
  wire [8:0]grp_padding2d_fix16_fu_545_output_r_address0;
  wire grp_padding2d_fix16_fu_545_output_r_ce0;
  wire [14:0]grp_pointwise_conv2d_fix_2_fu_537_output_r_d0;
  wire [4:0]height_0_reg_288;
  wire [4:0]height_fu_557_p2;
  wire [4:0]height_reg_868;
  wire [13:0]i_count_0_reg_211;
  wire [13:0]i_count_1_reg_277;
  wire \i_count_1_reg_277[0]_i_1_n_5 ;
  wire \i_count_1_reg_277[10]_i_1_n_5 ;
  wire \i_count_1_reg_277[11]_i_1_n_5 ;
  wire \i_count_1_reg_277[12]_i_1_n_5 ;
  wire \i_count_1_reg_277[13]_i_1_n_5 ;
  wire \i_count_1_reg_277[1]_i_1_n_5 ;
  wire \i_count_1_reg_277[2]_i_1_n_5 ;
  wire \i_count_1_reg_277[3]_i_1_n_5 ;
  wire \i_count_1_reg_277[4]_i_1_n_5 ;
  wire \i_count_1_reg_277[5]_i_1_n_5 ;
  wire \i_count_1_reg_277[6]_i_1_n_5 ;
  wire \i_count_1_reg_277[7]_i_1_n_5 ;
  wire \i_count_1_reg_277[8]_i_1_n_5 ;
  wire \i_count_1_reg_277[9]_i_1_n_5 ;
  wire i_count_2_reg_3101;
  wire \i_count_2_reg_310[0]_i_1_n_5 ;
  wire \i_count_2_reg_310[10]_i_1_n_5 ;
  wire \i_count_2_reg_310[11]_i_1_n_5 ;
  wire \i_count_2_reg_310[12]_i_1_n_5 ;
  wire \i_count_2_reg_310[13]_i_1_n_5 ;
  wire \i_count_2_reg_310[13]_i_2_n_5 ;
  wire \i_count_2_reg_310[1]_i_1_n_5 ;
  wire \i_count_2_reg_310[2]_i_1_n_5 ;
  wire \i_count_2_reg_310[3]_i_1_n_5 ;
  wire \i_count_2_reg_310[4]_i_1_n_5 ;
  wire \i_count_2_reg_310[5]_i_1_n_5 ;
  wire \i_count_2_reg_310[6]_i_1_n_5 ;
  wire \i_count_2_reg_310[7]_i_1_n_5 ;
  wire \i_count_2_reg_310[8]_i_1_n_5 ;
  wire \i_count_2_reg_310[9]_i_1_n_5 ;
  wire \i_count_2_reg_310_reg[12]_0 ;
  wire \i_count_2_reg_310_reg[12]_i_2_n_5 ;
  wire \i_count_2_reg_310_reg[12]_i_2_n_6 ;
  wire \i_count_2_reg_310_reg[12]_i_2_n_7 ;
  wire \i_count_2_reg_310_reg[12]_i_2_n_8 ;
  wire \i_count_2_reg_310_reg[13]_0 ;
  wire \i_count_2_reg_310_reg[4]_i_2_n_5 ;
  wire \i_count_2_reg_310_reg[4]_i_2_n_6 ;
  wire \i_count_2_reg_310_reg[4]_i_2_n_7 ;
  wire \i_count_2_reg_310_reg[4]_i_2_n_8 ;
  wire \i_count_2_reg_310_reg[8]_i_2_n_5 ;
  wire \i_count_2_reg_310_reg[8]_i_2_n_6 ;
  wire \i_count_2_reg_310_reg[8]_i_2_n_7 ;
  wire \i_count_2_reg_310_reg[8]_i_2_n_8 ;
  wire [13:0]i_count_fu_537_p2;
  wire [13:0]i_count_reg_853;
  wire \i_count_reg_853[11]_i_2_n_5 ;
  wire \i_count_reg_853[11]_i_3_n_5 ;
  wire \i_count_reg_853[11]_i_4_n_5 ;
  wire \i_count_reg_853[11]_i_5_n_5 ;
  wire \i_count_reg_853[13]_i_2_n_5 ;
  wire \i_count_reg_853[13]_i_3_n_5 ;
  wire \i_count_reg_853[3]_i_2_n_5 ;
  wire \i_count_reg_853[3]_i_3_n_5 ;
  wire \i_count_reg_853[3]_i_4_n_5 ;
  wire \i_count_reg_853[3]_i_5_n_5 ;
  wire \i_count_reg_853[7]_i_2_n_5 ;
  wire \i_count_reg_853[7]_i_3_n_5 ;
  wire \i_count_reg_853[7]_i_4_n_5 ;
  wire \i_count_reg_853[7]_i_5_n_5 ;
  wire \i_count_reg_853_reg[11]_i_1_n_5 ;
  wire \i_count_reg_853_reg[11]_i_1_n_6 ;
  wire \i_count_reg_853_reg[11]_i_1_n_7 ;
  wire \i_count_reg_853_reg[11]_i_1_n_8 ;
  wire \i_count_reg_853_reg[13]_i_1_n_8 ;
  wire \i_count_reg_853_reg[3]_i_1_n_5 ;
  wire \i_count_reg_853_reg[3]_i_1_n_6 ;
  wire \i_count_reg_853_reg[3]_i_1_n_7 ;
  wire \i_count_reg_853_reg[3]_i_1_n_8 ;
  wire \i_count_reg_853_reg[7]_i_1_n_5 ;
  wire \i_count_reg_853_reg[7]_i_1_n_6 ;
  wire \i_count_reg_853_reg[7]_i_1_n_7 ;
  wire \i_count_reg_853_reg[7]_i_1_n_8 ;
  wire icmp_ln25_reg_883;
  wire \icmp_ln25_reg_883[0]_i_10_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_11_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_12_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_13_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_14_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_15_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_16_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_17_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_3_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_4_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_5_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_6_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_7_n_5 ;
  wire \icmp_ln25_reg_883[0]_i_9_n_5 ;
  wire icmp_ln25_reg_883_pp1_iter1_reg;
  wire icmp_ln25_reg_883_pp1_iter2_reg;
  wire \icmp_ln25_reg_883_pp1_iter2_reg_reg[0]_0 ;
  wire \icmp_ln25_reg_883_reg[0]_i_2_n_5 ;
  wire \icmp_ln25_reg_883_reg[0]_i_2_n_6 ;
  wire \icmp_ln25_reg_883_reg[0]_i_2_n_7 ;
  wire \icmp_ln25_reg_883_reg[0]_i_2_n_8 ;
  wire icmp_ln34_fu_605_p2;
  wire [13:0]indvars_iv10_reg_189;
  wire \indvars_iv10_reg_189[11]_i_2_n_5 ;
  wire \indvars_iv10_reg_189[11]_i_3_n_5 ;
  wire \indvars_iv10_reg_189[11]_i_4_n_5 ;
  wire \indvars_iv10_reg_189[11]_i_5_n_5 ;
  wire \indvars_iv10_reg_189[11]_i_6_n_5 ;
  wire \indvars_iv10_reg_189[11]_i_7_n_5 ;
  wire \indvars_iv10_reg_189[11]_i_8_n_5 ;
  wire \indvars_iv10_reg_189[11]_i_9_n_5 ;
  wire \indvars_iv10_reg_189[13]_i_2_n_5 ;
  wire \indvars_iv10_reg_189[13]_i_3_n_5 ;
  wire \indvars_iv10_reg_189[13]_i_4_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_2_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_3_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_4_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_5_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_6_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_7_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_8_n_5 ;
  wire \indvars_iv10_reg_189[3]_i_9_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_2_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_3_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_4_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_5_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_6_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_7_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_8_n_5 ;
  wire \indvars_iv10_reg_189[7]_i_9_n_5 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_10 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_11 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_12 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_5 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_6 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_7 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_8 ;
  wire \indvars_iv10_reg_189_reg[11]_i_1_n_9 ;
  wire \indvars_iv10_reg_189_reg[13]_i_1_n_11 ;
  wire \indvars_iv10_reg_189_reg[13]_i_1_n_12 ;
  wire \indvars_iv10_reg_189_reg[13]_i_1_n_8 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_10 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_11 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_12 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_5 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_6 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_7 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_8 ;
  wire \indvars_iv10_reg_189_reg[3]_i_1_n_9 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_10 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_11 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_12 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_5 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_6 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_7 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_8 ;
  wire \indvars_iv10_reg_189_reg[7]_i_1_n_9 ;
  wire [13:0]indvars_iv1_reg_169;
  wire \indvars_iv1_reg_169[11]_i_2_n_5 ;
  wire \indvars_iv1_reg_169[11]_i_3_n_5 ;
  wire \indvars_iv1_reg_169[11]_i_4_n_5 ;
  wire \indvars_iv1_reg_169[11]_i_5_n_5 ;
  wire \indvars_iv1_reg_169[11]_i_6_n_5 ;
  wire \indvars_iv1_reg_169[11]_i_7_n_5 ;
  wire \indvars_iv1_reg_169[13]_i_2_n_5 ;
  wire \indvars_iv1_reg_169[13]_i_3_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_2_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_3_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_4_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_5_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_6_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_7_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_8_n_5 ;
  wire \indvars_iv1_reg_169[3]_i_9_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_2_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_3_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_4_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_5_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_6_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_7_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_8_n_5 ;
  wire \indvars_iv1_reg_169[7]_i_9_n_5 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_10 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_11 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_12 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_5 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_6 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_7 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_8 ;
  wire \indvars_iv1_reg_169_reg[11]_i_1_n_9 ;
  wire \indvars_iv1_reg_169_reg[13]_i_1_n_11 ;
  wire \indvars_iv1_reg_169_reg[13]_i_1_n_12 ;
  wire \indvars_iv1_reg_169_reg[13]_i_1_n_8 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_10 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_11 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_12 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_5 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_6 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_7 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_8 ;
  wire \indvars_iv1_reg_169_reg[3]_i_1_n_9 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_10 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_11 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_12 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_5 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_6 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_7 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_8 ;
  wire \indvars_iv1_reg_169_reg[7]_i_1_n_9 ;
  wire \indvars_iv2_reg_149[2]_i_2_n_5 ;
  wire \indvars_iv2_reg_149[4]_i_2_n_5 ;
  wire \indvars_iv2_reg_149[4]_i_3_n_5 ;
  wire [4:0]indvars_iv2_reg_149_reg;
  wire \indvars_iv_reg_159[2]_i_2_n_5 ;
  wire \indvars_iv_reg_159[4]_i_2_n_5 ;
  wire \indvars_iv_reg_159[4]_i_3_n_5 ;
  wire [4:0]indvars_iv_reg_159_reg;
  wire [15:0]input_load_reg_902;
  wire \input_load_reg_902[15]_i_1_n_5 ;
  wire [11:0]input_r_address0;
  wire [15:0]input_r_q0;
  wire [11:10]mul_ln13_1_reg_703;
  wire \mul_ln13_1_reg_703[11]_i_10_n_5 ;
  wire \mul_ln13_1_reg_703[11]_i_3_n_5 ;
  wire \mul_ln13_1_reg_703[11]_i_5_n_5 ;
  wire \mul_ln13_1_reg_703[11]_i_6_n_5 ;
  wire \mul_ln13_1_reg_703[11]_i_7_n_5 ;
  wire \mul_ln13_1_reg_703[11]_i_8_n_5 ;
  wire \mul_ln13_1_reg_703[11]_i_9_n_5 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_1_n_8 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_2_n_8 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_10 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_11 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_12 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_5 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_6 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_7 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_8 ;
  wire \mul_ln13_1_reg_703_reg[11]_i_4_n_9 ;
  wire [13:0]mul_ln13_fu_434_p2;
  wire [13:0]mul_ln13_reg_779;
  wire \mul_ln13_reg_779[10]_i_11_n_5 ;
  wire \mul_ln13_reg_779[10]_i_12_n_5 ;
  wire \mul_ln13_reg_779[10]_i_13_n_5 ;
  wire \mul_ln13_reg_779[10]_i_14_n_5 ;
  wire \mul_ln13_reg_779[10]_i_2_n_5 ;
  wire \mul_ln13_reg_779[10]_i_3_n_5 ;
  wire \mul_ln13_reg_779[10]_i_4_n_5 ;
  wire \mul_ln13_reg_779[10]_i_5_n_5 ;
  wire \mul_ln13_reg_779[10]_i_6_n_5 ;
  wire \mul_ln13_reg_779[10]_i_7_n_5 ;
  wire \mul_ln13_reg_779[10]_i_8_n_5 ;
  wire \mul_ln13_reg_779[10]_i_9_n_5 ;
  wire \mul_ln13_reg_779[13]_i_3_n_5 ;
  wire \mul_ln13_reg_779[13]_i_4_n_5 ;
  wire \mul_ln13_reg_779[13]_i_5_n_5 ;
  wire \mul_ln13_reg_779[2]_i_2_n_5 ;
  wire \mul_ln13_reg_779[2]_i_3_n_5 ;
  wire \mul_ln13_reg_779[2]_i_4_n_5 ;
  wire \mul_ln13_reg_779[2]_i_5_n_5 ;
  wire \mul_ln13_reg_779[2]_i_6_n_5 ;
  wire \mul_ln13_reg_779[2]_i_7_n_5 ;
  wire \mul_ln13_reg_779[3]_i_3_n_5 ;
  wire \mul_ln13_reg_779[3]_i_4_n_5 ;
  wire \mul_ln13_reg_779[3]_i_5_n_5 ;
  wire \mul_ln13_reg_779[3]_i_6_n_5 ;
  wire \mul_ln13_reg_779[3]_i_7_n_5 ;
  wire \mul_ln13_reg_779[3]_i_8_n_5 ;
  wire \mul_ln13_reg_779[6]_i_10_n_5 ;
  wire \mul_ln13_reg_779[6]_i_12_n_5 ;
  wire \mul_ln13_reg_779[6]_i_13_n_5 ;
  wire \mul_ln13_reg_779[6]_i_14_n_5 ;
  wire \mul_ln13_reg_779[6]_i_2_n_5 ;
  wire \mul_ln13_reg_779[6]_i_4_n_5 ;
  wire \mul_ln13_reg_779[6]_i_5_n_5 ;
  wire \mul_ln13_reg_779[6]_i_6_n_5 ;
  wire \mul_ln13_reg_779[6]_i_7_n_5 ;
  wire \mul_ln13_reg_779[6]_i_8_n_5 ;
  wire \mul_ln13_reg_779[6]_i_9_n_5 ;
  wire \mul_ln13_reg_779_reg[10]_i_10_n_11 ;
  wire \mul_ln13_reg_779_reg[10]_i_10_n_12 ;
  wire \mul_ln13_reg_779_reg[10]_i_10_n_6 ;
  wire \mul_ln13_reg_779_reg[10]_i_10_n_8 ;
  wire \mul_ln13_reg_779_reg[10]_i_1_n_5 ;
  wire \mul_ln13_reg_779_reg[10]_i_1_n_6 ;
  wire \mul_ln13_reg_779_reg[10]_i_1_n_7 ;
  wire \mul_ln13_reg_779_reg[10]_i_1_n_8 ;
  wire \mul_ln13_reg_779_reg[13]_i_1_n_7 ;
  wire \mul_ln13_reg_779_reg[13]_i_1_n_8 ;
  wire \mul_ln13_reg_779_reg[13]_i_2_n_8 ;
  wire \mul_ln13_reg_779_reg[2]_i_1_n_5 ;
  wire \mul_ln13_reg_779_reg[2]_i_1_n_6 ;
  wire \mul_ln13_reg_779_reg[2]_i_1_n_7 ;
  wire \mul_ln13_reg_779_reg[2]_i_1_n_8 ;
  wire \mul_ln13_reg_779_reg[2]_i_1_n_9 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_10 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_11 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_12 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_5 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_6 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_7 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_8 ;
  wire \mul_ln13_reg_779_reg[3]_i_2_n_9 ;
  wire \mul_ln13_reg_779_reg[6]_i_1_n_5 ;
  wire \mul_ln13_reg_779_reg[6]_i_1_n_6 ;
  wire \mul_ln13_reg_779_reg[6]_i_1_n_7 ;
  wire \mul_ln13_reg_779_reg[6]_i_1_n_8 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_10 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_11 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_12 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_5 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_6 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_7 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_8 ;
  wire \mul_ln13_reg_779_reg[6]_i_3_n_9 ;
  wire [13:0]o_count_0_reg_199;
  wire \o_count_1_reg_234[0]_i_1_n_5 ;
  wire \o_count_1_reg_234[0]_i_3_n_5 ;
  wire \o_count_1_reg_234[0]_i_4_n_5 ;
  wire \o_count_1_reg_234[0]_i_5_n_5 ;
  wire \o_count_1_reg_234[0]_i_6_n_5 ;
  wire \o_count_1_reg_234[0]_i_7_n_5 ;
  wire \o_count_1_reg_234[0]_i_8_n_5 ;
  wire \o_count_1_reg_234[12]_i_2_n_5 ;
  wire \o_count_1_reg_234[12]_i_3_n_5 ;
  wire \o_count_1_reg_234[4]_i_2_n_5 ;
  wire \o_count_1_reg_234[4]_i_3_n_5 ;
  wire \o_count_1_reg_234[4]_i_4_n_5 ;
  wire \o_count_1_reg_234[4]_i_5_n_5 ;
  wire \o_count_1_reg_234[8]_i_2_n_5 ;
  wire \o_count_1_reg_234[8]_i_3_n_5 ;
  wire \o_count_1_reg_234[8]_i_4_n_5 ;
  wire \o_count_1_reg_234[8]_i_5_n_5 ;
  wire [13:0]o_count_1_reg_234_reg;
  wire \o_count_1_reg_234_reg[0]_i_2_n_10 ;
  wire \o_count_1_reg_234_reg[0]_i_2_n_11 ;
  wire \o_count_1_reg_234_reg[0]_i_2_n_12 ;
  wire \o_count_1_reg_234_reg[0]_i_2_n_5 ;
  wire \o_count_1_reg_234_reg[0]_i_2_n_6 ;
  wire \o_count_1_reg_234_reg[0]_i_2_n_7 ;
  wire \o_count_1_reg_234_reg[0]_i_2_n_8 ;
  wire \o_count_1_reg_234_reg[0]_i_2_n_9 ;
  wire \o_count_1_reg_234_reg[12]_i_1_n_11 ;
  wire \o_count_1_reg_234_reg[12]_i_1_n_12 ;
  wire \o_count_1_reg_234_reg[12]_i_1_n_8 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_10 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_11 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_12 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_5 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_6 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_7 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_8 ;
  wire \o_count_1_reg_234_reg[4]_i_1_n_9 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_10 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_11 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_12 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_5 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_6 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_7 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_8 ;
  wire \o_count_1_reg_234_reg[8]_i_1_n_9 ;
  wire [13:0]o_count_2_reg_266;
  wire \o_count_2_reg_266[0]_i_1_n_5 ;
  wire \o_count_2_reg_266[10]_i_1_n_5 ;
  wire \o_count_2_reg_266[11]_i_1_n_5 ;
  wire \o_count_2_reg_266[12]_i_1_n_5 ;
  wire \o_count_2_reg_266[13]_i_1_n_5 ;
  wire \o_count_2_reg_266[1]_i_1_n_5 ;
  wire \o_count_2_reg_266[2]_i_1_n_5 ;
  wire \o_count_2_reg_266[3]_i_1_n_5 ;
  wire \o_count_2_reg_266[4]_i_1_n_5 ;
  wire \o_count_2_reg_266[5]_i_1_n_5 ;
  wire \o_count_2_reg_266[6]_i_1_n_5 ;
  wire \o_count_2_reg_266[7]_i_1_n_5 ;
  wire \o_count_2_reg_266[8]_i_1_n_5 ;
  wire \o_count_2_reg_266[9]_i_1_n_5 ;
  wire [13:0]o_count_3_reg_299;
  wire \o_count_3_reg_299[0]_i_1_n_5 ;
  wire \o_count_3_reg_299[10]_i_1_n_5 ;
  wire \o_count_3_reg_299[11]_i_1_n_5 ;
  wire \o_count_3_reg_299[12]_i_1_n_5 ;
  wire \o_count_3_reg_299[13]_i_1_n_5 ;
  wire \o_count_3_reg_299[13]_i_2_n_5 ;
  wire \o_count_3_reg_299[1]_i_1_n_5 ;
  wire \o_count_3_reg_299[2]_i_1_n_5 ;
  wire \o_count_3_reg_299[3]_i_1_n_5 ;
  wire \o_count_3_reg_299[4]_i_1_n_5 ;
  wire \o_count_3_reg_299[5]_i_1_n_5 ;
  wire \o_count_3_reg_299[6]_i_1_n_5 ;
  wire \o_count_3_reg_299[7]_i_1_n_5 ;
  wire \o_count_3_reg_299[8]_i_1_n_5 ;
  wire \o_count_3_reg_299[9]_i_1_n_5 ;
  wire [13:0]o_count_3_reg_299_pp1_iter1_reg;
  wire [13:0]o_count_3_reg_299_pp1_iter2_reg;
  wire \o_count_4_reg_320[0]_i_1_n_5 ;
  wire \o_count_4_reg_320[0]_i_3_n_5 ;
  wire \o_count_4_reg_320[0]_i_4_n_5 ;
  wire \o_count_4_reg_320[0]_i_5_n_5 ;
  wire \o_count_4_reg_320[0]_i_6_n_5 ;
  wire \o_count_4_reg_320[0]_i_7_n_5 ;
  wire \o_count_4_reg_320[12]_i_2_n_5 ;
  wire \o_count_4_reg_320[12]_i_3_n_5 ;
  wire \o_count_4_reg_320[4]_i_2_n_5 ;
  wire \o_count_4_reg_320[4]_i_3_n_5 ;
  wire \o_count_4_reg_320[4]_i_4_n_5 ;
  wire \o_count_4_reg_320[4]_i_5_n_5 ;
  wire \o_count_4_reg_320[8]_i_2_n_5 ;
  wire \o_count_4_reg_320[8]_i_3_n_5 ;
  wire \o_count_4_reg_320[8]_i_4_n_5 ;
  wire \o_count_4_reg_320[8]_i_5_n_5 ;
  wire [13:0]o_count_4_reg_320_reg;
  wire \o_count_4_reg_320_reg[0]_i_2_n_10 ;
  wire \o_count_4_reg_320_reg[0]_i_2_n_11 ;
  wire \o_count_4_reg_320_reg[0]_i_2_n_12 ;
  wire \o_count_4_reg_320_reg[0]_i_2_n_5 ;
  wire \o_count_4_reg_320_reg[0]_i_2_n_6 ;
  wire \o_count_4_reg_320_reg[0]_i_2_n_7 ;
  wire \o_count_4_reg_320_reg[0]_i_2_n_8 ;
  wire \o_count_4_reg_320_reg[0]_i_2_n_9 ;
  wire \o_count_4_reg_320_reg[12]_i_1_n_11 ;
  wire \o_count_4_reg_320_reg[12]_i_1_n_12 ;
  wire \o_count_4_reg_320_reg[12]_i_1_n_8 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_10 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_11 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_12 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_5 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_6 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_7 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_8 ;
  wire \o_count_4_reg_320_reg[4]_i_1_n_9 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_10 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_11 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_12 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_5 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_6 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_7 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_8 ;
  wire \o_count_4_reg_320_reg[8]_i_1_n_9 ;
  wire \o_count_5_reg_330[0]_i_1_n_5 ;
  wire \o_count_5_reg_330[0]_i_3_n_5 ;
  wire \o_count_5_reg_330[0]_i_4_n_5 ;
  wire \o_count_5_reg_330[0]_i_5_n_5 ;
  wire \o_count_5_reg_330[0]_i_6_n_5 ;
  wire \o_count_5_reg_330[0]_i_7_n_5 ;
  wire \o_count_5_reg_330[12]_i_2_n_5 ;
  wire \o_count_5_reg_330[12]_i_3_n_5 ;
  wire \o_count_5_reg_330[4]_i_2_n_5 ;
  wire \o_count_5_reg_330[4]_i_3_n_5 ;
  wire \o_count_5_reg_330[4]_i_4_n_5 ;
  wire \o_count_5_reg_330[4]_i_5_n_5 ;
  wire \o_count_5_reg_330[8]_i_2_n_5 ;
  wire \o_count_5_reg_330[8]_i_3_n_5 ;
  wire \o_count_5_reg_330[8]_i_4_n_5 ;
  wire \o_count_5_reg_330[8]_i_5_n_5 ;
  wire [13:0]o_count_5_reg_330_reg;
  wire \o_count_5_reg_330_reg[0]_i_2_n_10 ;
  wire \o_count_5_reg_330_reg[0]_i_2_n_11 ;
  wire \o_count_5_reg_330_reg[0]_i_2_n_12 ;
  wire \o_count_5_reg_330_reg[0]_i_2_n_5 ;
  wire \o_count_5_reg_330_reg[0]_i_2_n_6 ;
  wire \o_count_5_reg_330_reg[0]_i_2_n_7 ;
  wire \o_count_5_reg_330_reg[0]_i_2_n_8 ;
  wire \o_count_5_reg_330_reg[0]_i_2_n_9 ;
  wire \o_count_5_reg_330_reg[12]_i_1_n_11 ;
  wire \o_count_5_reg_330_reg[12]_i_1_n_12 ;
  wire \o_count_5_reg_330_reg[12]_i_1_n_8 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_10 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_11 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_12 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_5 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_6 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_7 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_8 ;
  wire \o_count_5_reg_330_reg[4]_i_1_n_9 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_10 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_11 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_12 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_5 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_6 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_7 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_8 ;
  wire \o_count_5_reg_330_reg[8]_i_1_n_9 ;
  wire \o_count_7_reg_897[0]_i_3_n_5 ;
  wire \o_count_7_reg_897[0]_i_4_n_5 ;
  wire \o_count_7_reg_897[0]_i_5_n_5 ;
  wire \o_count_7_reg_897[0]_i_6_n_5 ;
  wire \o_count_7_reg_897[12]_i_2_n_5 ;
  wire \o_count_7_reg_897[12]_i_3_n_5 ;
  wire \o_count_7_reg_897[4]_i_2_n_5 ;
  wire \o_count_7_reg_897[4]_i_3_n_5 ;
  wire \o_count_7_reg_897[4]_i_4_n_5 ;
  wire \o_count_7_reg_897[4]_i_5_n_5 ;
  wire \o_count_7_reg_897[8]_i_2_n_5 ;
  wire \o_count_7_reg_897[8]_i_3_n_5 ;
  wire \o_count_7_reg_897[8]_i_4_n_5 ;
  wire \o_count_7_reg_897[8]_i_5_n_5 ;
  wire [13:0]o_count_7_reg_897_reg;
  wire \o_count_7_reg_897_reg[0]_i_2_n_10 ;
  wire \o_count_7_reg_897_reg[0]_i_2_n_11 ;
  wire \o_count_7_reg_897_reg[0]_i_2_n_12 ;
  wire \o_count_7_reg_897_reg[0]_i_2_n_5 ;
  wire \o_count_7_reg_897_reg[0]_i_2_n_6 ;
  wire \o_count_7_reg_897_reg[0]_i_2_n_7 ;
  wire \o_count_7_reg_897_reg[0]_i_2_n_8 ;
  wire \o_count_7_reg_897_reg[0]_i_2_n_9 ;
  wire \o_count_7_reg_897_reg[12]_i_1_n_11 ;
  wire \o_count_7_reg_897_reg[12]_i_1_n_12 ;
  wire \o_count_7_reg_897_reg[12]_i_1_n_8 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_10 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_11 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_12 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_5 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_6 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_7 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_8 ;
  wire \o_count_7_reg_897_reg[4]_i_1_n_9 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_10 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_11 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_12 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_5 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_6 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_7 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_8 ;
  wire \o_count_7_reg_897_reg[8]_i_1_n_9 ;
  wire \o_count_reg_255[0]_i_2_n_5 ;
  wire \o_count_reg_255[0]_i_3_n_5 ;
  wire \o_count_reg_255[0]_i_4_n_5 ;
  wire \o_count_reg_255[0]_i_5_n_5 ;
  wire \o_count_reg_255[0]_i_6_n_5 ;
  wire \o_count_reg_255[0]_i_7_n_5 ;
  wire \o_count_reg_255[0]_i_8_n_5 ;
  wire \o_count_reg_255[0]_i_9_n_5 ;
  wire \o_count_reg_255[12]_i_2_n_5 ;
  wire \o_count_reg_255[12]_i_3_n_5 ;
  wire \o_count_reg_255[4]_i_2_n_5 ;
  wire \o_count_reg_255[4]_i_3_n_5 ;
  wire \o_count_reg_255[4]_i_4_n_5 ;
  wire \o_count_reg_255[4]_i_5_n_5 ;
  wire \o_count_reg_255[4]_i_6_n_5 ;
  wire \o_count_reg_255[8]_i_2_n_5 ;
  wire \o_count_reg_255[8]_i_3_n_5 ;
  wire \o_count_reg_255[8]_i_4_n_5 ;
  wire \o_count_reg_255[8]_i_5_n_5 ;
  wire [13:0]o_count_reg_255_reg;
  wire \o_count_reg_255_reg[0]_i_1_n_10 ;
  wire \o_count_reg_255_reg[0]_i_1_n_11 ;
  wire \o_count_reg_255_reg[0]_i_1_n_12 ;
  wire \o_count_reg_255_reg[0]_i_1_n_5 ;
  wire \o_count_reg_255_reg[0]_i_1_n_6 ;
  wire \o_count_reg_255_reg[0]_i_1_n_7 ;
  wire \o_count_reg_255_reg[0]_i_1_n_8 ;
  wire \o_count_reg_255_reg[0]_i_1_n_9 ;
  wire \o_count_reg_255_reg[12]_i_1_n_11 ;
  wire \o_count_reg_255_reg[12]_i_1_n_12 ;
  wire \o_count_reg_255_reg[12]_i_1_n_8 ;
  wire \o_count_reg_255_reg[4]_i_1_n_10 ;
  wire \o_count_reg_255_reg[4]_i_1_n_11 ;
  wire \o_count_reg_255_reg[4]_i_1_n_12 ;
  wire \o_count_reg_255_reg[4]_i_1_n_5 ;
  wire \o_count_reg_255_reg[4]_i_1_n_6 ;
  wire \o_count_reg_255_reg[4]_i_1_n_7 ;
  wire \o_count_reg_255_reg[4]_i_1_n_8 ;
  wire \o_count_reg_255_reg[4]_i_1_n_9 ;
  wire \o_count_reg_255_reg[8]_i_1_n_10 ;
  wire \o_count_reg_255_reg[8]_i_1_n_11 ;
  wire \o_count_reg_255_reg[8]_i_1_n_12 ;
  wire \o_count_reg_255_reg[8]_i_1_n_5 ;
  wire \o_count_reg_255_reg[8]_i_1_n_6 ;
  wire \o_count_reg_255_reg[8]_i_1_n_7 ;
  wire \o_count_reg_255_reg[8]_i_1_n_8 ;
  wire \o_count_reg_255_reg[8]_i_1_n_9 ;
  wire [1:1]p_0_in;
  wire [4:0]p_0_in_0;
  wire [4:0]p_0_in__0;
  wire [4:0]p_cast5_reg_799_reg;
  wire [4:0]p_cast9_reg_789;
  wire \phi_ln13_1_reg_244[0]_i_2_n_5 ;
  wire \phi_ln13_1_reg_244[0]_i_3_n_5 ;
  wire \phi_ln13_1_reg_244[0]_i_4_n_5 ;
  wire \phi_ln13_1_reg_244[0]_i_5_n_5 ;
  wire \phi_ln13_1_reg_244[0]_i_6_n_5 ;
  wire \phi_ln13_1_reg_244[0]_i_7_n_5 ;
  wire \phi_ln13_1_reg_244[0]_i_8_n_5 ;
  wire \phi_ln13_1_reg_244[0]_i_9_n_5 ;
  wire \phi_ln13_1_reg_244[12]_i_2_n_5 ;
  wire \phi_ln13_1_reg_244[12]_i_3_n_5 ;
  wire \phi_ln13_1_reg_244[4]_i_2_n_5 ;
  wire \phi_ln13_1_reg_244[4]_i_3_n_5 ;
  wire \phi_ln13_1_reg_244[4]_i_4_n_5 ;
  wire \phi_ln13_1_reg_244[4]_i_5_n_5 ;
  wire \phi_ln13_1_reg_244[4]_i_6_n_5 ;
  wire \phi_ln13_1_reg_244[8]_i_2_n_5 ;
  wire \phi_ln13_1_reg_244[8]_i_3_n_5 ;
  wire \phi_ln13_1_reg_244[8]_i_4_n_5 ;
  wire \phi_ln13_1_reg_244[8]_i_5_n_5 ;
  wire [13:0]phi_ln13_1_reg_244_reg;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_10 ;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_11 ;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_12 ;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_5 ;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_6 ;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_7 ;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_8 ;
  wire \phi_ln13_1_reg_244_reg[0]_i_1_n_9 ;
  wire \phi_ln13_1_reg_244_reg[12]_i_1_n_11 ;
  wire \phi_ln13_1_reg_244_reg[12]_i_1_n_12 ;
  wire \phi_ln13_1_reg_244_reg[12]_i_1_n_8 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_10 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_11 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_12 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_5 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_6 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_7 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_8 ;
  wire \phi_ln13_1_reg_244_reg[4]_i_1_n_9 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_10 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_11 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_12 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_5 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_6 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_7 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_8 ;
  wire \phi_ln13_1_reg_244_reg[8]_i_1_n_9 ;
  wire \phi_ln13_reg_179[11]_i_2_n_5 ;
  wire \phi_ln13_reg_179[11]_i_3_n_5 ;
  wire \phi_ln13_reg_179[11]_i_4_n_5 ;
  wire \phi_ln13_reg_179[11]_i_5_n_5 ;
  wire \phi_ln13_reg_179[11]_i_6_n_5 ;
  wire \phi_ln13_reg_179[11]_i_7_n_5 ;
  wire \phi_ln13_reg_179[11]_i_8_n_5 ;
  wire \phi_ln13_reg_179[11]_i_9_n_5 ;
  wire \phi_ln13_reg_179[13]_i_2_n_5 ;
  wire \phi_ln13_reg_179[13]_i_3_n_5 ;
  wire \phi_ln13_reg_179[13]_i_4_n_5 ;
  wire \phi_ln13_reg_179[3]_i_2_n_5 ;
  wire \phi_ln13_reg_179[3]_i_3_n_5 ;
  wire \phi_ln13_reg_179[3]_i_4_n_5 ;
  wire \phi_ln13_reg_179[3]_i_5_n_5 ;
  wire \phi_ln13_reg_179[3]_i_6_n_5 ;
  wire \phi_ln13_reg_179[3]_i_7_n_5 ;
  wire \phi_ln13_reg_179[3]_i_8_n_5 ;
  wire \phi_ln13_reg_179[3]_i_9_n_5 ;
  wire \phi_ln13_reg_179[7]_i_2_n_5 ;
  wire \phi_ln13_reg_179[7]_i_3_n_5 ;
  wire \phi_ln13_reg_179[7]_i_4_n_5 ;
  wire \phi_ln13_reg_179[7]_i_5_n_5 ;
  wire \phi_ln13_reg_179[7]_i_6_n_5 ;
  wire \phi_ln13_reg_179[7]_i_7_n_5 ;
  wire \phi_ln13_reg_179[7]_i_8_n_5 ;
  wire \phi_ln13_reg_179[7]_i_9_n_5 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_10 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_11 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_12 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_5 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_6 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_7 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_8 ;
  wire \phi_ln13_reg_179_reg[11]_i_1_n_9 ;
  wire \phi_ln13_reg_179_reg[13]_i_1_n_11 ;
  wire \phi_ln13_reg_179_reg[13]_i_1_n_12 ;
  wire \phi_ln13_reg_179_reg[13]_i_1_n_8 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_10 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_11 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_12 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_5 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_6 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_7 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_8 ;
  wire \phi_ln13_reg_179_reg[3]_i_1_n_9 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_10 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_11 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_12 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_5 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_6 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_7 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_8 ;
  wire \phi_ln13_reg_179_reg[7]_i_1_n_9 ;
  wire \phi_ln13_reg_179_reg_n_5_[0] ;
  wire \phi_ln13_reg_179_reg_n_5_[10] ;
  wire \phi_ln13_reg_179_reg_n_5_[11] ;
  wire \phi_ln13_reg_179_reg_n_5_[12] ;
  wire \phi_ln13_reg_179_reg_n_5_[13] ;
  wire \phi_ln13_reg_179_reg_n_5_[1] ;
  wire \phi_ln13_reg_179_reg_n_5_[2] ;
  wire \phi_ln13_reg_179_reg_n_5_[3] ;
  wire \phi_ln13_reg_179_reg_n_5_[4] ;
  wire \phi_ln13_reg_179_reg_n_5_[5] ;
  wire \phi_ln13_reg_179_reg_n_5_[6] ;
  wire \phi_ln13_reg_179_reg_n_5_[7] ;
  wire \phi_ln13_reg_179_reg_n_5_[8] ;
  wire \phi_ln13_reg_179_reg_n_5_[9] ;
  wire [0:0]ram_reg_0;
  wire ram_reg_0_i_244_n_5;
  wire ram_reg_0_i_246_n_5;
  wire ram_reg_0_i_248_n_5;
  wire ram_reg_0_i_258_n_5;
  wire ram_reg_0_i_264_n_5;
  wire ram_reg_0_i_269_n_5;
  wire ram_reg_0_i_274_n_5;
  wire ram_reg_0_i_279_n_5;
  wire ram_reg_0_i_284_n_5;
  wire ram_reg_0_i_289_n_5;
  wire ram_reg_0_i_294_n_5;
  wire ram_reg_0_i_299_n_5;
  wire ram_reg_0_i_304_n_5;
  wire ram_reg_0_i_330_n_5;
  wire ram_reg_0_i_41;
  wire [11:0]trunc_ln13_1_fu_375_p1;
  wire [3:1]trunc_ln13_reg_685;
  wire \zext_ln13_10_reg_831[4]_i_2_n_5 ;
  wire \zext_ln13_10_reg_831[4]_i_3_n_5 ;
  wire \zext_ln13_10_reg_831[4]_i_4_n_5 ;
  wire \zext_ln13_10_reg_831[4]_i_5_n_5 ;
  wire \zext_ln13_10_reg_831[8]_i_2_n_5 ;
  wire \zext_ln13_10_reg_831[8]_i_3_n_5 ;
  wire \zext_ln13_10_reg_831[8]_i_4_n_5 ;
  wire \zext_ln13_10_reg_831_reg[4]_i_1_n_5 ;
  wire \zext_ln13_10_reg_831_reg[4]_i_1_n_6 ;
  wire \zext_ln13_10_reg_831_reg[4]_i_1_n_7 ;
  wire \zext_ln13_10_reg_831_reg[4]_i_1_n_8 ;
  wire \zext_ln13_10_reg_831_reg[8]_i_1_n_5 ;
  wire \zext_ln13_10_reg_831_reg[8]_i_1_n_6 ;
  wire \zext_ln13_10_reg_831_reg[8]_i_1_n_7 ;
  wire \zext_ln13_10_reg_831_reg[8]_i_1_n_8 ;
  wire \zext_ln13_10_reg_831_reg_n_5_[0] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[1] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[2] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[3] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[4] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[5] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[6] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[7] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[8] ;
  wire \zext_ln13_10_reg_831_reg_n_5_[9] ;
  wire [4:0]zext_ln13_2_reg_774;
  wire [11:1]zext_ln13_5_reg_784;
  wire [9:0]zext_ln13_6_reg_804;
  wire \zext_ln13_6_reg_804[3]_i_2_n_5 ;
  wire \zext_ln13_6_reg_804[3]_i_3_n_5 ;
  wire \zext_ln13_6_reg_804[3]_i_4_n_5 ;
  wire \zext_ln13_6_reg_804[3]_i_5_n_5 ;
  wire \zext_ln13_6_reg_804[3]_i_6_n_5 ;
  wire \zext_ln13_6_reg_804[3]_i_7_n_5 ;
  wire \zext_ln13_6_reg_804[3]_i_8_n_5 ;
  wire \zext_ln13_6_reg_804[7]_i_2_n_5 ;
  wire \zext_ln13_6_reg_804[7]_i_3_n_5 ;
  wire \zext_ln13_6_reg_804[7]_i_4_n_5 ;
  wire \zext_ln13_6_reg_804_reg[3]_i_1_n_5 ;
  wire \zext_ln13_6_reg_804_reg[3]_i_1_n_6 ;
  wire \zext_ln13_6_reg_804_reg[3]_i_1_n_7 ;
  wire \zext_ln13_6_reg_804_reg[3]_i_1_n_8 ;
  wire \zext_ln13_6_reg_804_reg[7]_i_1_n_5 ;
  wire \zext_ln13_6_reg_804_reg[7]_i_1_n_6 ;
  wire \zext_ln13_6_reg_804_reg[7]_i_1_n_7 ;
  wire \zext_ln13_6_reg_804_reg[7]_i_1_n_8 ;
  wire \zext_ln13_6_reg_804_reg[9]_i_1_n_8 ;
  wire [4:2]zext_ln13_8_fu_476_p1;
  wire [5:1]zext_ln13_9_fu_479_p1;
  wire [3:1]\NLW_add_ln20_1_reg_878_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_1_reg_878_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln20_2_reg_907_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_2_reg_907_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln23_1_reg_858_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln23_1_reg_858_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln30_reg_873_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln30_reg_873_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[12]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_i_count_2_reg_310_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_count_2_reg_310_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_i_count_reg_853_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_count_reg_853_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln25_reg_883_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln25_reg_883_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln25_reg_883_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv10_reg_189_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv10_reg_189_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv1_reg_169_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv1_reg_169_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_1_reg_703_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_1_reg_703_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_1_reg_703_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln13_1_reg_703_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_reg_779_reg[10]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_reg_779_reg[10]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_reg_779_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln13_reg_779_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_reg_779_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln13_reg_779_reg[13]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln13_reg_779_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_1_reg_234_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_1_reg_234_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_4_reg_320_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_4_reg_320_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_5_reg_330_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_5_reg_330_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_7_reg_897_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_7_reg_897_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_reg_255_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_reg_255_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln13_1_reg_244_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln13_1_reg_244_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln13_reg_179_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln13_reg_179_reg[13]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_zext_ln13_10_reg_831_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_zext_ln13_10_reg_831_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln13_10_reg_831_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln13_6_reg_804_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln13_6_reg_804_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln13_12_reg_762[0]_i_1 
       (.I0(add_ln13_reg_692[0]),
        .I1(add_ln13_5_reg_734[0]),
        .O(\add_ln13_12_reg_762[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hE11E)) 
    \add_ln13_12_reg_762[1]_i_1 
       (.I0(add_ln13_5_reg_734[0]),
        .I1(add_ln13_reg_692[0]),
        .I2(add_ln13_5_reg_734[1]),
        .I3(trunc_ln13_reg_685[1]),
        .O(add_ln13_12_fu_415_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFEE0011F)) 
    \add_ln13_12_reg_762[2]_i_1 
       (.I0(add_ln13_reg_692[0]),
        .I1(add_ln13_5_reg_734[0]),
        .I2(trunc_ln13_reg_685[1]),
        .I3(add_ln13_5_reg_734[1]),
        .I4(add_ln13_5_reg_734[2]),
        .O(\add_ln13_12_reg_762[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln13_12_reg_762[3]_i_1 
       (.I0(\add_ln13_12_reg_762[4]_i_2_n_5 ),
        .I1(add_ln13_5_reg_734[3]),
        .I2(trunc_ln13_reg_685[3]),
        .O(add_ln13_12_fu_415_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln13_12_reg_762[4]_i_1 
       (.I0(\add_ln13_12_reg_762[4]_i_2_n_5 ),
        .I1(trunc_ln13_reg_685[3]),
        .I2(add_ln13_5_reg_734[3]),
        .I3(add_ln13_5_reg_734[4]),
        .I4(add_ln13_reg_692[2]),
        .O(add_ln13_12_fu_415_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFFEFEAA)) 
    \add_ln13_12_reg_762[4]_i_2 
       (.I0(add_ln13_5_reg_734[2]),
        .I1(add_ln13_reg_692[0]),
        .I2(add_ln13_5_reg_734[0]),
        .I3(trunc_ln13_reg_685[1]),
        .I4(add_ln13_5_reg_734[1]),
        .O(\add_ln13_12_reg_762[4]_i_2_n_5 ));
  FDRE \add_ln13_12_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\add_ln13_12_reg_762[0]_i_1_n_5 ),
        .Q(add_ln13_12_reg_762[0]),
        .R(1'b0));
  FDRE \add_ln13_12_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_12_fu_415_p2[1]),
        .Q(add_ln13_12_reg_762[1]),
        .R(1'b0));
  FDRE \add_ln13_12_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\add_ln13_12_reg_762[2]_i_1_n_5 ),
        .Q(add_ln13_12_reg_762[2]),
        .R(1'b0));
  FDRE \add_ln13_12_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_12_fu_415_p2[3]),
        .Q(add_ln13_12_reg_762[3]),
        .R(1'b0));
  FDRE \add_ln13_12_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_12_fu_415_p2[4]),
        .Q(add_ln13_12_reg_762[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln13_13_reg_820[0]_i_1 
       (.I0(add_ln13_5_reg_734[0]),
        .I1(empty_24_reg_740[0]),
        .O(add_ln13_13_fu_482_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln13_13_reg_820[1]_i_1 
       (.I0(add_ln13_5_reg_734[0]),
        .I1(empty_24_reg_740[0]),
        .I2(empty_24_reg_740[1]),
        .I3(add_ln13_5_reg_734[1]),
        .O(add_ln13_13_fu_482_p2[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \add_ln13_13_reg_820[2]_i_1 
       (.I0(empty_24_reg_740[0]),
        .I1(add_ln13_5_reg_734[0]),
        .I2(add_ln13_5_reg_734[1]),
        .I3(empty_24_reg_740[1]),
        .I4(empty_24_reg_740[2]),
        .I5(add_ln13_5_reg_734[2]),
        .O(add_ln13_13_fu_482_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln13_13_reg_820[3]_i_1 
       (.I0(\add_ln13_13_reg_820[4]_i_2_n_5 ),
        .I1(empty_24_reg_740[3]),
        .I2(add_ln13_5_reg_734[3]),
        .O(add_ln13_13_fu_482_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln13_13_reg_820[4]_i_1 
       (.I0(\add_ln13_13_reg_820[4]_i_2_n_5 ),
        .I1(add_ln13_5_reg_734[3]),
        .I2(empty_24_reg_740[3]),
        .I3(empty_24_reg_740[4]),
        .I4(add_ln13_5_reg_734[4]),
        .O(add_ln13_13_fu_482_p2[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \add_ln13_13_reg_820[4]_i_2 
       (.I0(empty_24_reg_740[2]),
        .I1(add_ln13_5_reg_734[2]),
        .I2(empty_24_reg_740[0]),
        .I3(add_ln13_5_reg_734[0]),
        .I4(add_ln13_5_reg_734[1]),
        .I5(empty_24_reg_740[1]),
        .O(\add_ln13_13_reg_820[4]_i_2_n_5 ));
  FDRE \add_ln13_13_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_13_fu_482_p2[0]),
        .Q(add_ln13_13_reg_820[0]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_13_fu_482_p2[1]),
        .Q(add_ln13_13_reg_820[1]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_13_fu_482_p2[2]),
        .Q(add_ln13_13_reg_820[2]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_13_fu_482_p2[3]),
        .Q(add_ln13_13_reg_820[3]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_13_fu_482_p2[4]),
        .Q(add_ln13_13_reg_820[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln13_3_reg_747[0]_i_1 
       (.I0(empty_23_reg_714[0]),
        .I1(Q[8]),
        .O(add_ln13_3_fu_395_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hAA0355FC)) 
    \add_ln13_3_reg_747[1]_i_1 
       (.I0(empty_23_reg_714[0]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(empty_23_reg_714[1]),
        .O(add_ln13_3_fu_395_p2[1]));
  LUT6 #(
    .INIT(64'hEEEECCC01111333F)) 
    \add_ln13_3_reg_747[2]_i_1 
       (.I0(empty_23_reg_714[0]),
        .I1(empty_23_reg_714[1]),
        .I2(Q[11]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(empty_23_reg_714[2]),
        .O(\add_ln13_3_reg_747[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0017FFC0FFE8003F)) 
    \add_ln13_3_reg_747[3]_i_1 
       (.I0(empty_23_reg_714[0]),
        .I1(empty_23_reg_714[1]),
        .I2(grp_padding2d_fix16_fu_545_input_height[1]),
        .I3(empty_23_reg_714[2]),
        .I4(Q[8]),
        .I5(empty_23_reg_714[3]),
        .O(add_ln13_3_fu_395_p2[3]));
  LUT6 #(
    .INIT(64'h7777111E8888EEE1)) 
    \add_ln13_3_reg_747[4]_i_1 
       (.I0(\add_ln13_3_reg_747[5]_i_2_n_5 ),
        .I1(empty_23_reg_714[3]),
        .I2(Q[11]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(empty_23_reg_714[4]),
        .O(add_ln13_3_fu_395_p2[4]));
  LUT6 #(
    .INIT(64'hFF01550155010100)) 
    \add_ln13_3_reg_747[5]_i_1 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[11]),
        .I3(empty_23_reg_714[4]),
        .I4(\add_ln13_3_reg_747[5]_i_2_n_5 ),
        .I5(empty_23_reg_714[3]),
        .O(add_ln13_3_fu_395_p2[5]));
  LUT6 #(
    .INIT(64'hFFFEEEEEFFFEAAAA)) 
    \add_ln13_3_reg_747[5]_i_2 
       (.I0(empty_23_reg_714[2]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(empty_23_reg_714[1]),
        .I5(empty_23_reg_714[0]),
        .O(\add_ln13_3_reg_747[5]_i_2_n_5 ));
  FDRE \add_ln13_3_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_3_fu_395_p2[0]),
        .Q(add_ln13_3_reg_747[0]),
        .R(1'b0));
  FDRE \add_ln13_3_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_3_fu_395_p2[1]),
        .Q(add_ln13_3_reg_747[1]),
        .R(1'b0));
  FDRE \add_ln13_3_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\add_ln13_3_reg_747[2]_i_1_n_5 ),
        .Q(add_ln13_3_reg_747[2]),
        .R(1'b0));
  FDRE \add_ln13_3_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_3_fu_395_p2[3]),
        .Q(add_ln13_3_reg_747[3]),
        .R(1'b0));
  FDRE \add_ln13_3_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_3_fu_395_p2[4]),
        .Q(add_ln13_3_reg_747[4]),
        .R(1'b0));
  FDRE \add_ln13_3_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_3_fu_395_p2[5]),
        .Q(add_ln13_3_reg_747[5]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[8]),
        .Q(zext_ln13_9_fu_479_p1[1]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_padding2d_fix16_fu_545_input_height[4]),
        .Q(zext_ln13_9_fu_479_p1[3]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\add_ln13_reg_692[3]_i_1_n_5 ),
        .Q(zext_ln13_9_fu_479_p1[4]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_757_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\add_ln13_reg_692[4]_i_1_n_5 ),
        .Q(zext_ln13_9_fu_479_p1[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln13_5_reg_734[0]_i_1 
       (.I0(empty_reg_708[0]),
        .I1(empty_23_reg_714[0]),
        .O(add_ln13_5_fu_383_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln13_5_reg_734[1]_i_1 
       (.I0(empty_reg_708[0]),
        .I1(empty_23_reg_714[0]),
        .I2(empty_23_reg_714[1]),
        .I3(empty_reg_708[1]),
        .O(add_ln13_5_fu_383_p2[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \add_ln13_5_reg_734[2]_i_1 
       (.I0(empty_23_reg_714[0]),
        .I1(empty_reg_708[0]),
        .I2(empty_reg_708[1]),
        .I3(empty_23_reg_714[1]),
        .I4(empty_23_reg_714[2]),
        .I5(empty_reg_708[2]),
        .O(add_ln13_5_fu_383_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln13_5_reg_734[3]_i_1 
       (.I0(\add_ln13_5_reg_734[4]_i_2_n_5 ),
        .I1(empty_23_reg_714[3]),
        .I2(empty_reg_708[3]),
        .O(add_ln13_5_fu_383_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln13_5_reg_734[4]_i_1 
       (.I0(\add_ln13_5_reg_734[4]_i_2_n_5 ),
        .I1(empty_reg_708[3]),
        .I2(empty_23_reg_714[3]),
        .I3(empty_23_reg_714[4]),
        .I4(empty_reg_708[4]),
        .O(add_ln13_5_fu_383_p2[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \add_ln13_5_reg_734[4]_i_2 
       (.I0(empty_23_reg_714[2]),
        .I1(empty_reg_708[2]),
        .I2(empty_23_reg_714[0]),
        .I3(empty_reg_708[0]),
        .I4(empty_reg_708[1]),
        .I5(empty_23_reg_714[1]),
        .O(\add_ln13_5_reg_734[4]_i_2_n_5 ));
  FDRE \add_ln13_5_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(add_ln13_5_fu_383_p2[0]),
        .Q(add_ln13_5_reg_734[0]),
        .R(1'b0));
  FDRE \add_ln13_5_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(add_ln13_5_fu_383_p2[1]),
        .Q(add_ln13_5_reg_734[1]),
        .R(1'b0));
  FDRE \add_ln13_5_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(add_ln13_5_fu_383_p2[2]),
        .Q(add_ln13_5_reg_734[2]),
        .R(1'b0));
  FDRE \add_ln13_5_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(add_ln13_5_fu_383_p2[3]),
        .Q(add_ln13_5_reg_734[3]),
        .R(1'b0));
  FDRE \add_ln13_5_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(add_ln13_5_fu_383_p2[4]),
        .Q(add_ln13_5_reg_734[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \add_ln13_reg_692[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[11]),
        .I2(Q[8]),
        .O(\add_ln13_reg_692[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln13_reg_692[4]_i_1 
       (.I0(Q[8]),
        .O(\add_ln13_reg_692[4]_i_1_n_5 ));
  FDRE \add_ln13_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(Q[8]),
        .Q(add_ln13_reg_692[0]),
        .R(1'b0));
  FDRE \add_ln13_reg_692_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(grp_padding2d_fix16_fu_545_input_height[4]),
        .Q(add_ln13_reg_692[2]),
        .R(1'b0));
  FDRE \add_ln13_reg_692_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(\add_ln13_reg_692[3]_i_1_n_5 ),
        .Q(add_ln13_reg_692[3]),
        .R(1'b0));
  FDRE \add_ln13_reg_692_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(\add_ln13_reg_692[4]_i_1_n_5 ),
        .Q(add_ln13_reg_692[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \add_ln20_1_reg_878[13]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(height_0_reg_288[4]),
        .I2(empty_25_reg_729[4]),
        .I3(\add_ln20_1_reg_878[13]_i_3_n_5 ),
        .I4(empty_25_reg_729[3]),
        .I5(height_0_reg_288[3]),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h90000090)) 
    \add_ln20_1_reg_878[13]_i_3 
       (.I0(height_0_reg_288[0]),
        .I1(empty_25_reg_729[0]),
        .I2(height_0_reg_288[2]),
        .I3(empty_25_reg_729[1]),
        .I4(height_0_reg_288[1]),
        .O(\add_ln20_1_reg_878[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_878[3]_i_2 
       (.I0(add_ln23_1_reg_858[3]),
        .I1(p_cast5_reg_799_reg[3]),
        .O(\add_ln20_1_reg_878[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_878[3]_i_3 
       (.I0(add_ln23_1_reg_858[2]),
        .I1(p_cast5_reg_799_reg[2]),
        .O(\add_ln20_1_reg_878[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_878[3]_i_4 
       (.I0(add_ln23_1_reg_858[1]),
        .I1(p_cast5_reg_799_reg[1]),
        .O(\add_ln20_1_reg_878[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_878[3]_i_5 
       (.I0(add_ln23_1_reg_858[0]),
        .I1(p_cast5_reg_799_reg[0]),
        .O(\add_ln20_1_reg_878[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_878[7]_i_2 
       (.I0(add_ln23_1_reg_858[4]),
        .I1(p_cast5_reg_799_reg[4]),
        .O(\add_ln20_1_reg_878[7]_i_2_n_5 ));
  FDRE \add_ln20_1_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[0]),
        .Q(add_ln20_1_reg_878[0]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[10]),
        .Q(add_ln20_1_reg_878[10]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[11]),
        .Q(add_ln20_1_reg_878[11]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_878_reg[11]_i_1 
       (.CI(\add_ln20_1_reg_878_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_878_reg[11]_i_1_n_5 ,\add_ln20_1_reg_878_reg[11]_i_1_n_6 ,\add_ln20_1_reg_878_reg[11]_i_1_n_7 ,\add_ln20_1_reg_878_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_858[11:8]),
        .O(add_ln20_1_fu_568_p2[11:8]),
        .S(add_ln23_1_reg_858[11:8]));
  FDRE \add_ln20_1_reg_878_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[12]),
        .Q(add_ln20_1_reg_878[12]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[13]),
        .Q(add_ln20_1_reg_878[13]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_878_reg[13]_i_2 
       (.CI(\add_ln20_1_reg_878_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_1_reg_878_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln20_1_reg_878_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln23_1_reg_858[12]}),
        .O({\NLW_add_ln20_1_reg_878_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln20_1_fu_568_p2[13:12]}),
        .S({1'b0,1'b0,add_ln23_1_reg_858[13:12]}));
  FDRE \add_ln20_1_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[1]),
        .Q(add_ln20_1_reg_878[1]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[2]),
        .Q(add_ln20_1_reg_878[2]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[3]),
        .Q(add_ln20_1_reg_878[3]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_878_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_1_reg_878_reg[3]_i_1_n_5 ,\add_ln20_1_reg_878_reg[3]_i_1_n_6 ,\add_ln20_1_reg_878_reg[3]_i_1_n_7 ,\add_ln20_1_reg_878_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_858[3:0]),
        .O(add_ln20_1_fu_568_p2[3:0]),
        .S({\add_ln20_1_reg_878[3]_i_2_n_5 ,\add_ln20_1_reg_878[3]_i_3_n_5 ,\add_ln20_1_reg_878[3]_i_4_n_5 ,\add_ln20_1_reg_878[3]_i_5_n_5 }));
  FDRE \add_ln20_1_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[4]),
        .Q(add_ln20_1_reg_878[4]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[5]),
        .Q(add_ln20_1_reg_878[5]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[6]),
        .Q(add_ln20_1_reg_878[6]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[7]),
        .Q(add_ln20_1_reg_878[7]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_878_reg[7]_i_1 
       (.CI(\add_ln20_1_reg_878_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_878_reg[7]_i_1_n_5 ,\add_ln20_1_reg_878_reg[7]_i_1_n_6 ,\add_ln20_1_reg_878_reg[7]_i_1_n_7 ,\add_ln20_1_reg_878_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_858[7:4]),
        .O(add_ln20_1_fu_568_p2[7:4]),
        .S({add_ln23_1_reg_858[7:5],\add_ln20_1_reg_878[7]_i_2_n_5 }));
  FDRE \add_ln20_1_reg_878_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[8]),
        .Q(add_ln20_1_reg_878[8]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_878_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_568_p2[9]),
        .Q(add_ln20_1_reg_878[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_907[3]_i_2 
       (.I0(A[3]),
        .I1(o_count_2_reg_266[3]),
        .O(\add_ln20_2_reg_907[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_907[3]_i_3 
       (.I0(A[2]),
        .I1(o_count_2_reg_266[2]),
        .O(\add_ln20_2_reg_907[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_907[3]_i_4 
       (.I0(A[2]),
        .I1(o_count_2_reg_266[1]),
        .O(\add_ln20_2_reg_907[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_907[3]_i_5 
       (.I0(A[0]),
        .I1(o_count_2_reg_266[0]),
        .O(\add_ln20_2_reg_907[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_907[7]_i_2 
       (.I0(A[4]),
        .I1(o_count_2_reg_266[4]),
        .O(\add_ln20_2_reg_907[7]_i_2_n_5 ));
  FDRE \add_ln20_2_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[0]),
        .Q(add_ln20_2_reg_907[0]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[10]),
        .Q(add_ln20_2_reg_907[10]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[11]),
        .Q(add_ln20_2_reg_907[11]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_907_reg[11]_i_1 
       (.CI(\add_ln20_2_reg_907_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_2_reg_907_reg[11]_i_1_n_5 ,\add_ln20_2_reg_907_reg[11]_i_1_n_6 ,\add_ln20_2_reg_907_reg[11]_i_1_n_7 ,\add_ln20_2_reg_907_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_2_fu_600_p2[11:8]),
        .S(o_count_2_reg_266[11:8]));
  FDRE \add_ln20_2_reg_907_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[12]),
        .Q(add_ln20_2_reg_907[12]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[13]),
        .Q(add_ln20_2_reg_907[13]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_907_reg[13]_i_1 
       (.CI(\add_ln20_2_reg_907_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_2_reg_907_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln20_2_reg_907_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln20_2_reg_907_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln20_2_fu_600_p2[13:12]}),
        .S({1'b0,1'b0,o_count_2_reg_266[13:12]}));
  FDRE \add_ln20_2_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[1]),
        .Q(add_ln20_2_reg_907[1]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[2]),
        .Q(add_ln20_2_reg_907[2]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[3]),
        .Q(add_ln20_2_reg_907[3]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_907_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_2_reg_907_reg[3]_i_1_n_5 ,\add_ln20_2_reg_907_reg[3]_i_1_n_6 ,\add_ln20_2_reg_907_reg[3]_i_1_n_7 ,\add_ln20_2_reg_907_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({A[3:2],A[2],A[0]}),
        .O(add_ln20_2_fu_600_p2[3:0]),
        .S({\add_ln20_2_reg_907[3]_i_2_n_5 ,\add_ln20_2_reg_907[3]_i_3_n_5 ,\add_ln20_2_reg_907[3]_i_4_n_5 ,\add_ln20_2_reg_907[3]_i_5_n_5 }));
  FDRE \add_ln20_2_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[4]),
        .Q(add_ln20_2_reg_907[4]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[5]),
        .Q(add_ln20_2_reg_907[5]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[6]),
        .Q(add_ln20_2_reg_907[6]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[7]),
        .Q(add_ln20_2_reg_907[7]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_907_reg[7]_i_1 
       (.CI(\add_ln20_2_reg_907_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_2_reg_907_reg[7]_i_1_n_5 ,\add_ln20_2_reg_907_reg[7]_i_1_n_6 ,\add_ln20_2_reg_907_reg[7]_i_1_n_7 ,\add_ln20_2_reg_907_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,A[4]}),
        .O(add_ln20_2_fu_600_p2[7:4]),
        .S({o_count_2_reg_266[7:5],\add_ln20_2_reg_907[7]_i_2_n_5 }));
  FDRE \add_ln20_2_reg_907_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[8]),
        .Q(add_ln20_2_reg_907[8]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_907_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln20_2_fu_600_p2[9]),
        .Q(add_ln20_2_reg_907[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_858[11]_i_2 
       (.I0(zext_ln13_5_reg_784[10]),
        .I1(o_count_0_reg_199[10]),
        .O(\add_ln23_1_reg_858[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_858[11]_i_3 
       (.I0(zext_ln13_5_reg_784[9]),
        .I1(o_count_0_reg_199[9]),
        .O(\add_ln23_1_reg_858[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_858[11]_i_4 
       (.I0(zext_ln13_5_reg_784[8]),
        .I1(o_count_0_reg_199[8]),
        .O(\add_ln23_1_reg_858[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_858[11]_i_5 
       (.I0(zext_ln13_5_reg_784[7]),
        .I1(o_count_0_reg_199[7]),
        .O(\add_ln23_1_reg_858[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_858[11]_i_6 
       (.I0(zext_ln13_5_reg_784[10]),
        .I1(o_count_0_reg_199[10]),
        .I2(o_count_0_reg_199[11]),
        .I3(zext_ln13_5_reg_784[11]),
        .O(\add_ln23_1_reg_858[11]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_858[11]_i_7 
       (.I0(zext_ln13_5_reg_784[9]),
        .I1(o_count_0_reg_199[9]),
        .I2(o_count_0_reg_199[10]),
        .I3(zext_ln13_5_reg_784[10]),
        .O(\add_ln23_1_reg_858[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_858[11]_i_8 
       (.I0(zext_ln13_5_reg_784[8]),
        .I1(o_count_0_reg_199[8]),
        .I2(o_count_0_reg_199[9]),
        .I3(zext_ln13_5_reg_784[9]),
        .O(\add_ln23_1_reg_858[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_858[11]_i_9 
       (.I0(zext_ln13_5_reg_784[7]),
        .I1(o_count_0_reg_199[7]),
        .I2(o_count_0_reg_199[8]),
        .I3(zext_ln13_5_reg_784[8]),
        .O(\add_ln23_1_reg_858[11]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln23_1_reg_858[13]_i_2 
       (.I0(zext_ln13_5_reg_784[11]),
        .I1(o_count_0_reg_199[11]),
        .I2(o_count_0_reg_199[12]),
        .O(\add_ln23_1_reg_858[13]_i_2_n_5 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_858[3]_i_2 
       (.I0(o_count_0_reg_199[2]),
        .I1(zext_ln13_5_reg_784[2]),
        .I2(p_cast9_reg_789[2]),
        .O(\add_ln23_1_reg_858[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_858[3]_i_3 
       (.I0(o_count_0_reg_199[1]),
        .I1(zext_ln13_5_reg_784[1]),
        .I2(p_cast9_reg_789[1]),
        .O(\add_ln23_1_reg_858[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_858[3]_i_4 
       (.I0(o_count_0_reg_199[0]),
        .I1(\zext_ln13_10_reg_831_reg_n_5_[0] ),
        .I2(p_cast9_reg_789[0]),
        .O(\add_ln23_1_reg_858[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_858[3]_i_5 
       (.I0(o_count_0_reg_199[3]),
        .I1(zext_ln13_5_reg_784[3]),
        .I2(p_cast9_reg_789[3]),
        .I3(\add_ln23_1_reg_858[3]_i_2_n_5 ),
        .O(\add_ln23_1_reg_858[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_858[3]_i_6 
       (.I0(o_count_0_reg_199[2]),
        .I1(zext_ln13_5_reg_784[2]),
        .I2(p_cast9_reg_789[2]),
        .I3(\add_ln23_1_reg_858[3]_i_3_n_5 ),
        .O(\add_ln23_1_reg_858[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_858[3]_i_7 
       (.I0(o_count_0_reg_199[1]),
        .I1(zext_ln13_5_reg_784[1]),
        .I2(p_cast9_reg_789[1]),
        .I3(\add_ln23_1_reg_858[3]_i_4_n_5 ),
        .O(\add_ln23_1_reg_858[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln23_1_reg_858[3]_i_8 
       (.I0(o_count_0_reg_199[0]),
        .I1(\zext_ln13_10_reg_831_reg_n_5_[0] ),
        .I2(p_cast9_reg_789[0]),
        .O(\add_ln23_1_reg_858[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_858[7]_i_2 
       (.I0(zext_ln13_5_reg_784[6]),
        .I1(o_count_0_reg_199[6]),
        .O(\add_ln23_1_reg_858[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_858[7]_i_3 
       (.I0(zext_ln13_5_reg_784[5]),
        .I1(o_count_0_reg_199[5]),
        .O(\add_ln23_1_reg_858[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_858[7]_i_4 
       (.I0(o_count_0_reg_199[4]),
        .I1(zext_ln13_5_reg_784[4]),
        .I2(p_cast9_reg_789[4]),
        .O(\add_ln23_1_reg_858[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_858[7]_i_5 
       (.I0(o_count_0_reg_199[3]),
        .I1(zext_ln13_5_reg_784[3]),
        .I2(p_cast9_reg_789[3]),
        .O(\add_ln23_1_reg_858[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_858[7]_i_6 
       (.I0(zext_ln13_5_reg_784[6]),
        .I1(o_count_0_reg_199[6]),
        .I2(o_count_0_reg_199[7]),
        .I3(zext_ln13_5_reg_784[7]),
        .O(\add_ln23_1_reg_858[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_858[7]_i_7 
       (.I0(zext_ln13_5_reg_784[5]),
        .I1(o_count_0_reg_199[5]),
        .I2(o_count_0_reg_199[6]),
        .I3(zext_ln13_5_reg_784[6]),
        .O(\add_ln23_1_reg_858[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln23_1_reg_858[7]_i_8 
       (.I0(p_cast9_reg_789[4]),
        .I1(zext_ln13_5_reg_784[4]),
        .I2(o_count_0_reg_199[4]),
        .I3(o_count_0_reg_199[5]),
        .I4(zext_ln13_5_reg_784[5]),
        .O(\add_ln23_1_reg_858[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_858[7]_i_9 
       (.I0(\add_ln23_1_reg_858[7]_i_5_n_5 ),
        .I1(zext_ln13_5_reg_784[4]),
        .I2(o_count_0_reg_199[4]),
        .I3(p_cast9_reg_789[4]),
        .O(\add_ln23_1_reg_858[7]_i_9_n_5 ));
  FDRE \add_ln23_1_reg_858_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[0]),
        .Q(add_ln23_1_reg_858[0]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[10]),
        .Q(add_ln23_1_reg_858[10]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[11]),
        .Q(add_ln23_1_reg_858[11]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_858_reg[11]_i_1 
       (.CI(\add_ln23_1_reg_858_reg[7]_i_1_n_5 ),
        .CO({\add_ln23_1_reg_858_reg[11]_i_1_n_5 ,\add_ln23_1_reg_858_reg[11]_i_1_n_6 ,\add_ln23_1_reg_858_reg[11]_i_1_n_7 ,\add_ln23_1_reg_858_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_858[11]_i_2_n_5 ,\add_ln23_1_reg_858[11]_i_3_n_5 ,\add_ln23_1_reg_858[11]_i_4_n_5 ,\add_ln23_1_reg_858[11]_i_5_n_5 }),
        .O(add_ln23_1_fu_547_p2[11:8]),
        .S({\add_ln23_1_reg_858[11]_i_6_n_5 ,\add_ln23_1_reg_858[11]_i_7_n_5 ,\add_ln23_1_reg_858[11]_i_8_n_5 ,\add_ln23_1_reg_858[11]_i_9_n_5 }));
  FDRE \add_ln23_1_reg_858_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[12]),
        .Q(add_ln23_1_reg_858[12]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[13]),
        .Q(add_ln23_1_reg_858[13]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_858_reg[13]_i_1 
       (.CI(\add_ln23_1_reg_858_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln23_1_reg_858_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln23_1_reg_858_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_0_reg_199[12]}),
        .O({\NLW_add_ln23_1_reg_858_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln23_1_fu_547_p2[13:12]}),
        .S({1'b0,1'b0,o_count_0_reg_199[13],\add_ln23_1_reg_858[13]_i_2_n_5 }));
  FDRE \add_ln23_1_reg_858_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[1]),
        .Q(add_ln23_1_reg_858[1]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[2]),
        .Q(add_ln23_1_reg_858[2]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[3]),
        .Q(add_ln23_1_reg_858[3]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_858_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln23_1_reg_858_reg[3]_i_1_n_5 ,\add_ln23_1_reg_858_reg[3]_i_1_n_6 ,\add_ln23_1_reg_858_reg[3]_i_1_n_7 ,\add_ln23_1_reg_858_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_858[3]_i_2_n_5 ,\add_ln23_1_reg_858[3]_i_3_n_5 ,\add_ln23_1_reg_858[3]_i_4_n_5 ,1'b0}),
        .O(add_ln23_1_fu_547_p2[3:0]),
        .S({\add_ln23_1_reg_858[3]_i_5_n_5 ,\add_ln23_1_reg_858[3]_i_6_n_5 ,\add_ln23_1_reg_858[3]_i_7_n_5 ,\add_ln23_1_reg_858[3]_i_8_n_5 }));
  FDRE \add_ln23_1_reg_858_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[4]),
        .Q(add_ln23_1_reg_858[4]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[5]),
        .Q(add_ln23_1_reg_858[5]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[6]),
        .Q(add_ln23_1_reg_858[6]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[7]),
        .Q(add_ln23_1_reg_858[7]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_858_reg[7]_i_1 
       (.CI(\add_ln23_1_reg_858_reg[3]_i_1_n_5 ),
        .CO({\add_ln23_1_reg_858_reg[7]_i_1_n_5 ,\add_ln23_1_reg_858_reg[7]_i_1_n_6 ,\add_ln23_1_reg_858_reg[7]_i_1_n_7 ,\add_ln23_1_reg_858_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_858[7]_i_2_n_5 ,\add_ln23_1_reg_858[7]_i_3_n_5 ,\add_ln23_1_reg_858[7]_i_4_n_5 ,\add_ln23_1_reg_858[7]_i_5_n_5 }),
        .O(add_ln23_1_fu_547_p2[7:4]),
        .S({\add_ln23_1_reg_858[7]_i_6_n_5 ,\add_ln23_1_reg_858[7]_i_7_n_5 ,\add_ln23_1_reg_858[7]_i_8_n_5 ,\add_ln23_1_reg_858[7]_i_9_n_5 }));
  FDRE \add_ln23_1_reg_858_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[8]),
        .Q(add_ln23_1_reg_858[8]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_858_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_547_p2[9]),
        .Q(add_ln23_1_reg_858[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \add_ln30_reg_873[13]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(height_0_reg_288[4]),
        .I2(empty_25_reg_729[4]),
        .I3(\add_ln20_1_reg_878[13]_i_3_n_5 ),
        .I4(empty_25_reg_729[3]),
        .I5(height_0_reg_288[3]),
        .O(\add_ln30_reg_873[13]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_873[3]_i_2 
       (.I0(zext_ln13_2_reg_774[3]),
        .I1(i_count_1_reg_277[3]),
        .O(\add_ln30_reg_873[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln30_reg_873[3]_i_3 
       (.I0(i_count_1_reg_277[2]),
        .O(\add_ln30_reg_873[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_873[3]_i_4 
       (.I0(zext_ln13_2_reg_774[1]),
        .I1(i_count_1_reg_277[1]),
        .O(\add_ln30_reg_873[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_873[3]_i_5 
       (.I0(zext_ln13_2_reg_774[0]),
        .I1(i_count_1_reg_277[0]),
        .O(\add_ln30_reg_873[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_873[7]_i_2 
       (.I0(zext_ln13_2_reg_774[4]),
        .I1(i_count_1_reg_277[4]),
        .O(\add_ln30_reg_873[7]_i_2_n_5 ));
  FDRE \add_ln30_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[0]),
        .Q(add_ln30_reg_873[0]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[10]),
        .Q(add_ln30_reg_873[10]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[11]),
        .Q(add_ln30_reg_873[11]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_873_reg[11]_i_1 
       (.CI(\add_ln30_reg_873_reg[7]_i_1_n_5 ),
        .CO({\add_ln30_reg_873_reg[11]_i_1_n_5 ,\add_ln30_reg_873_reg[11]_i_1_n_6 ,\add_ln30_reg_873_reg[11]_i_1_n_7 ,\add_ln30_reg_873_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_fu_563_p2[11:8]),
        .S(i_count_1_reg_277[11:8]));
  FDRE \add_ln30_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[12]),
        .Q(add_ln30_reg_873[12]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[13]),
        .Q(add_ln30_reg_873[13]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_873_reg[13]_i_2 
       (.CI(\add_ln30_reg_873_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln30_reg_873_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln30_reg_873_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln30_reg_873_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln30_fu_563_p2[13:12]}),
        .S({1'b0,1'b0,i_count_1_reg_277[13:12]}));
  FDRE \add_ln30_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[1]),
        .Q(add_ln30_reg_873[1]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[2]),
        .Q(add_ln30_reg_873[2]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[3]),
        .Q(add_ln30_reg_873[3]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_873_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln30_reg_873_reg[3]_i_1_n_5 ,\add_ln30_reg_873_reg[3]_i_1_n_6 ,\add_ln30_reg_873_reg[3]_i_1_n_7 ,\add_ln30_reg_873_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln13_2_reg_774[3],1'b1,zext_ln13_2_reg_774[1:0]}),
        .O(add_ln30_fu_563_p2[3:0]),
        .S({\add_ln30_reg_873[3]_i_2_n_5 ,\add_ln30_reg_873[3]_i_3_n_5 ,\add_ln30_reg_873[3]_i_4_n_5 ,\add_ln30_reg_873[3]_i_5_n_5 }));
  FDRE \add_ln30_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[4]),
        .Q(add_ln30_reg_873[4]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[5]),
        .Q(add_ln30_reg_873[5]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[6]),
        .Q(add_ln30_reg_873[6]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[7]),
        .Q(add_ln30_reg_873[7]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_873_reg[7]_i_1 
       (.CI(\add_ln30_reg_873_reg[3]_i_1_n_5 ),
        .CO({\add_ln30_reg_873_reg[7]_i_1_n_5 ,\add_ln30_reg_873_reg[7]_i_1_n_6 ,\add_ln30_reg_873_reg[7]_i_1_n_7 ,\add_ln30_reg_873_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln13_2_reg_774[4]}),
        .O(add_ln30_fu_563_p2[7:4]),
        .S({i_count_1_reg_277[7:5],\add_ln30_reg_873[7]_i_2_n_5 }));
  FDRE \add_ln30_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[8]),
        .Q(add_ln30_reg_873[8]),
        .R(1'b0));
  FDRE \add_ln30_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_873[13]_i_1_n_5 ),
        .D(add_ln30_fu_563_p2[9]),
        .Q(add_ln30_reg_873[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(grp_padding2d_fix16_fu_545_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h08080808AA080808)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .I5(ap_enable_reg_pp1_iter1),
        .O(\ap_CS_fsm[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .O(ap_NS_fsm[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(icmp_ln34_fu_605_p2),
        .I1(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[12]_i_1__0 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[12]_i_4 
       (.I0(o_count_4_reg_320_reg[12]),
        .I1(phi_ln13_1_reg_244_reg[12]),
        .I2(o_count_4_reg_320_reg[13]),
        .I3(phi_ln13_1_reg_244_reg[13]),
        .O(\ap_CS_fsm[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[12]_i_5 
       (.I0(o_count_4_reg_320_reg[9]),
        .I1(phi_ln13_1_reg_244_reg[9]),
        .I2(phi_ln13_1_reg_244_reg[11]),
        .I3(o_count_4_reg_320_reg[11]),
        .I4(phi_ln13_1_reg_244_reg[10]),
        .I5(o_count_4_reg_320_reg[10]),
        .O(\ap_CS_fsm[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[12]_i_6 
       (.I0(o_count_4_reg_320_reg[6]),
        .I1(phi_ln13_1_reg_244_reg[6]),
        .I2(phi_ln13_1_reg_244_reg[8]),
        .I3(o_count_4_reg_320_reg[8]),
        .I4(phi_ln13_1_reg_244_reg[7]),
        .I5(o_count_4_reg_320_reg[7]),
        .O(\ap_CS_fsm[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[12]_i_7 
       (.I0(o_count_4_reg_320_reg[3]),
        .I1(phi_ln13_1_reg_244_reg[3]),
        .I2(phi_ln13_1_reg_244_reg[5]),
        .I3(o_count_4_reg_320_reg[5]),
        .I4(phi_ln13_1_reg_244_reg[4]),
        .I5(o_count_4_reg_320_reg[4]),
        .O(\ap_CS_fsm[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[12]_i_8 
       (.I0(o_count_4_reg_320_reg[0]),
        .I1(phi_ln13_1_reg_244_reg[0]),
        .I2(phi_ln13_1_reg_244_reg[2]),
        .I3(o_count_4_reg_320_reg[2]),
        .I4(phi_ln13_1_reg_244_reg[1]),
        .I5(o_count_4_reg_320_reg[1]),
        .O(\ap_CS_fsm[12]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_state9),
        .I2(ap_NS_fsm18_out),
        .I3(ap_CS_fsm_state17),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[13]_i_1__0 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[5]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_1__0 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_NS_fsm18_out),
        .O(\ap_CS_fsm[14]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \ap_CS_fsm[14]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(o_count_5_reg_330_reg[4]),
        .I2(indvars_iv_reg_159_reg[4]),
        .I3(\ap_CS_fsm[14]_i_3_n_5 ),
        .I4(indvars_iv_reg_159_reg[3]),
        .I5(o_count_5_reg_330_reg[3]),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[14]_i_3 
       (.I0(o_count_5_reg_330_reg[0]),
        .I1(indvars_iv_reg_159_reg[0]),
        .I2(indvars_iv_reg_159_reg[2]),
        .I3(o_count_5_reg_330_reg[2]),
        .I4(indvars_iv_reg_159_reg[1]),
        .I5(o_count_5_reg_330_reg[1]),
        .O(\ap_CS_fsm[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm[1]_i_2_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I3(CEB2),
        .I4(ap_CS_fsm_state18),
        .I5(\ap_CS_fsm[1]_i_3_n_5 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_CS_fsm_state9),
        .I4(\ap_CS_fsm[1]_i_4_n_5 ),
        .O(\ap_CS_fsm[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(CEP),
        .I3(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[8]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[10]),
        .I4(Q[11]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[11]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[13]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state18),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_545_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[6]_i_1__5 
       (.I0(grp_padding2d_fix16_fu_545_ap_ready),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ap_NS_fsm14_out),
        .O(ap_NS_fsm[6]));
  LUT4 #(
    .INIT(16'h8008)) 
    \ap_CS_fsm[6]_i_2__0 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .O(grp_padding2d_fix16_fu_545_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1__4 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_NS_fsm14_out),
        .O(\ap_CS_fsm[7]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \ap_CS_fsm[7]_i_2__0 
       (.I0(ap_CS_fsm_state7),
        .I1(o_count_1_reg_234_reg[4]),
        .I2(indvars_iv2_reg_149_reg[4]),
        .I3(\ap_CS_fsm[7]_i_3_n_5 ),
        .I4(indvars_iv2_reg_149_reg[3]),
        .I5(o_count_1_reg_234_reg[3]),
        .O(ap_NS_fsm14_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(o_count_1_reg_234_reg[0]),
        .I1(indvars_iv2_reg_149_reg[0]),
        .I2(indvars_iv2_reg_149_reg[2]),
        .I3(o_count_1_reg_234_reg[2]),
        .I4(indvars_iv2_reg_149_reg[1]),
        .I5(o_count_1_reg_234_reg[1]),
        .O(\ap_CS_fsm[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[8]));
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[9]_i_2_n_5 ),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'hBF00BFBF)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_condition_pp1_exit_iter0_state10),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(ap_enable_reg_pp1_iter3),
        .O(\ap_CS_fsm[9]_i_2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[10]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[12]_i_1_n_5 ),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[12]_i_2 
       (.CI(\ap_CS_fsm_reg[12]_i_3_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[12]_i_2_CO_UNCONNECTED [3:1],icmp_ln34_fu_605_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[12]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[12]_i_4_n_5 }));
  CARRY4 \ap_CS_fsm_reg[12]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[12]_i_3_n_5 ,\ap_CS_fsm_reg[12]_i_3_n_6 ,\ap_CS_fsm_reg[12]_i_3_n_7 ,\ap_CS_fsm_reg[12]_i_3_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[12]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[12]_i_5_n_5 ,\ap_CS_fsm[12]_i_6_n_5 ,\ap_CS_fsm[12]_i_7_n_5 ,\ap_CS_fsm[12]_i_8_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[14]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(CEB2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEB2),
        .Q(CEP),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEP),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__4_n_5 ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\add_ln30_reg_873[13]_i_1_n_5 ),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(ap_enable_reg_pp1_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_rst_n),
        .I2(ap_condition_pp1_exit_iter0_state10),
        .O(ap_enable_reg_pp1_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE \depth_0_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(depth_reg_840[0]),
        .Q(depth_0_reg_223[0]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(depth_reg_840[1]),
        .Q(depth_0_reg_223[1]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(depth_reg_840[2]),
        .Q(depth_0_reg_223[2]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(depth_reg_840[3]),
        .Q(depth_0_reg_223[3]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(depth_reg_840[4]),
        .Q(depth_0_reg_223[4]),
        .R(ap_CS_fsm_state5));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_reg_840[0]_i_1 
       (.I0(depth_0_reg_223[0]),
        .O(depth_fu_510_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \depth_reg_840[1]_i_1 
       (.I0(depth_0_reg_223[0]),
        .I1(depth_0_reg_223[1]),
        .O(depth_fu_510_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \depth_reg_840[2]_i_1 
       (.I0(depth_0_reg_223[0]),
        .I1(depth_0_reg_223[1]),
        .I2(depth_0_reg_223[2]),
        .O(depth_fu_510_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \depth_reg_840[3]_i_1 
       (.I0(depth_0_reg_223[1]),
        .I1(depth_0_reg_223[0]),
        .I2(depth_0_reg_223[2]),
        .I3(depth_0_reg_223[3]),
        .O(depth_fu_510_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \depth_reg_840[4]_i_1 
       (.I0(depth_0_reg_223[2]),
        .I1(depth_0_reg_223[0]),
        .I2(depth_0_reg_223[1]),
        .I3(depth_0_reg_223[3]),
        .I4(depth_0_reg_223[4]),
        .O(depth_fu_510_p2[4]));
  FDRE \depth_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_510_p2[0]),
        .Q(depth_reg_840[0]),
        .R(1'b0));
  FDRE \depth_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_510_p2[1]),
        .Q(depth_reg_840[1]),
        .R(1'b0));
  FDRE \depth_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_510_p2[2]),
        .Q(depth_reg_840[2]),
        .R(1'b0));
  FDRE \depth_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_510_p2[3]),
        .Q(depth_reg_840[3]),
        .R(1'b0));
  FDRE \depth_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_510_p2[4]),
        .Q(depth_reg_840[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_23_reg_714[0]_i_1 
       (.I0(add_ln13_reg_692[0]),
        .O(\empty_23_reg_714[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \empty_23_reg_714[1]_i_1 
       (.I0(trunc_ln13_reg_685[1]),
        .I1(add_ln13_reg_692[0]),
        .O(\empty_23_reg_714[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \empty_23_reg_714[2]_i_1 
       (.I0(trunc_ln13_reg_685[1]),
        .I1(add_ln13_reg_692[0]),
        .O(\empty_23_reg_714[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \empty_23_reg_714[3]_i_1 
       (.I0(trunc_ln13_reg_685[1]),
        .I1(add_ln13_reg_692[0]),
        .I2(trunc_ln13_reg_685[3]),
        .O(\empty_23_reg_714[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \empty_23_reg_714[4]_i_1 
       (.I0(add_ln13_reg_692[0]),
        .I1(trunc_ln13_reg_685[1]),
        .I2(trunc_ln13_reg_685[3]),
        .I3(add_ln13_reg_692[2]),
        .O(\empty_23_reg_714[4]_i_1_n_5 ));
  FDRE \empty_23_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\empty_23_reg_714[0]_i_1_n_5 ),
        .Q(empty_23_reg_714[0]),
        .R(1'b0));
  FDRE \empty_23_reg_714_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\empty_23_reg_714[1]_i_1_n_5 ),
        .Q(empty_23_reg_714[1]),
        .R(1'b0));
  FDRE \empty_23_reg_714_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\empty_23_reg_714[2]_i_1_n_5 ),
        .Q(empty_23_reg_714[2]),
        .R(1'b0));
  FDRE \empty_23_reg_714_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\empty_23_reg_714[3]_i_1_n_5 ),
        .Q(empty_23_reg_714[3]),
        .R(1'b0));
  FDRE \empty_23_reg_714_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\empty_23_reg_714[4]_i_1_n_5 ),
        .Q(empty_23_reg_714[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_24_reg_740[1]_i_1 
       (.I0(add_ln13_reg_692[0]),
        .I1(trunc_ln13_reg_685[1]),
        .O(empty_24_fu_390_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \empty_24_reg_740[2]_i_1 
       (.I0(add_ln13_reg_692[0]),
        .I1(trunc_ln13_reg_685[1]),
        .O(empty_24_fu_390_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \empty_24_reg_740[3]_i_1 
       (.I0(add_ln13_reg_692[0]),
        .I1(trunc_ln13_reg_685[1]),
        .I2(trunc_ln13_reg_685[3]),
        .O(empty_24_fu_390_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_24_reg_740[4]_i_1 
       (.I0(trunc_ln13_reg_685[1]),
        .I1(add_ln13_reg_692[0]),
        .I2(trunc_ln13_reg_685[3]),
        .I3(add_ln13_reg_692[2]),
        .O(empty_24_fu_390_p2[4]));
  FDRE \empty_24_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\empty_23_reg_714[0]_i_1_n_5 ),
        .Q(empty_24_reg_740[0]),
        .R(1'b0));
  FDRE \empty_24_reg_740_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_390_p2[1]),
        .Q(empty_24_reg_740[1]),
        .R(1'b0));
  FDRE \empty_24_reg_740_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_390_p2[2]),
        .Q(empty_24_reg_740[2]),
        .R(1'b0));
  FDRE \empty_24_reg_740_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_390_p2[3]),
        .Q(empty_24_reg_740[3]),
        .R(1'b0));
  FDRE \empty_24_reg_740_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_390_p2[4]),
        .Q(empty_24_reg_740[4]),
        .R(1'b0));
  FDRE \empty_25_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(Q[8]),
        .Q(empty_25_reg_729[0]),
        .R(1'b0));
  FDRE \empty_25_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_padding2d_fix16_fu_545_input_height[1]),
        .Q(empty_25_reg_729[1]),
        .R(1'b0));
  FDRE \empty_25_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_padding2d_fix16_fu_545_input_height[3]),
        .Q(empty_25_reg_729[3]),
        .R(1'b0));
  FDRE \empty_25_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_padding2d_fix16_fu_545_input_height[4]),
        .Q(empty_25_reg_729[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \empty_26_reg_826[0]_i_1 
       (.I0(Q[11]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[13]),
        .O(grp_padding2d_fix16_fu_545_input_depth[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \empty_26_reg_826[3]_i_1 
       (.I0(Q[8]),
        .I1(Q[11]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \empty_26_reg_826[4]_i_1 
       (.I0(Q[5]),
        .I1(Q[13]),
        .I2(Q[11]),
        .I3(Q[8]),
        .O(grp_padding2d_fix16_fu_545_input_depth[4]));
  FDRE \empty_26_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_545_input_depth[0]),
        .Q(empty_26_reg_826[0]),
        .R(1'b0));
  FDRE \empty_26_reg_826_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_0_in),
        .Q(empty_26_reg_826[3]),
        .R(1'b0));
  FDRE \empty_26_reg_826_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_545_input_depth[4]),
        .Q(empty_26_reg_826[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \empty_reg_708[0]_i_2 
       (.I0(add_ln13_reg_692[2]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(add_ln13_reg_692[0]),
        .O(\empty_reg_708[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \empty_reg_708[0]_i_3 
       (.I0(add_ln13_reg_692[0]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .O(\empty_reg_708[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEEED2222)) 
    \empty_reg_708[0]_i_4 
       (.I0(add_ln13_reg_692[0]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(add_ln13_reg_692[2]),
        .O(\empty_reg_708[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hBBBF4440)) 
    \empty_reg_708[0]_i_5 
       (.I0(Q[8]),
        .I1(add_ln13_reg_692[2]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(add_ln13_reg_692[0]),
        .O(\empty_reg_708[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \empty_reg_708[0]_i_6 
       (.I0(add_ln13_reg_692[0]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(add_ln13_reg_692[2]),
        .I4(Q[8]),
        .O(\empty_reg_708[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_reg_708[0]_i_7 
       (.I0(Q[8]),
        .I1(add_ln13_reg_692[0]),
        .O(\empty_reg_708[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9999999666666666)) 
    \empty_reg_708[5]_i_2 
       (.I0(add_ln13_reg_692[3]),
        .I1(\mul_ln13_1_reg_703_reg[11]_i_4_n_11 ),
        .I2(Q[8]),
        .I3(Q[5]),
        .I4(Q[11]),
        .I5(add_ln13_reg_692[4]),
        .O(\empty_reg_708[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_reg_708[5]_i_3 
       (.I0(\mul_ln13_1_reg_703_reg[11]_i_4_n_12 ),
        .I1(Q[8]),
        .I2(add_ln13_reg_692[4]),
        .O(\empty_reg_708[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h69963C3C96963C3C)) 
    \empty_reg_708[5]_i_4 
       (.I0(grp_padding2d_fix16_fu_545_input_height[1]),
        .I1(\mul_ln13_1_reg_703_reg[11]_i_4_n_11 ),
        .I2(add_ln13_reg_692[3]),
        .I3(Q[8]),
        .I4(add_ln13_reg_692[4]),
        .I5(\mul_ln13_1_reg_703_reg[11]_i_4_n_12 ),
        .O(\empty_reg_708[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h969696965A5A5AAA)) 
    \empty_reg_708[5]_i_5 
       (.I0(\mul_ln13_1_reg_703_reg[11]_i_4_n_12 ),
        .I1(add_ln13_reg_692[4]),
        .I2(add_ln13_reg_692[3]),
        .I3(Q[11]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\empty_reg_708[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_reg_708[5]_i_6 
       (.I0(\empty_reg_708_reg[0]_i_1_n_9 ),
        .I1(add_ln13_reg_692[3]),
        .I2(Q[8]),
        .O(\empty_reg_708[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \empty_reg_708[6]_i_2 
       (.I0(add_ln13_reg_692[4]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\mul_ln13_1_reg_703_reg[11]_i_2_n_8 ),
        .O(\empty_reg_708[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h55565555)) 
    \empty_reg_708[6]_i_3 
       (.I0(\mul_ln13_1_reg_703_reg[11]_i_2_n_8 ),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(add_ln13_reg_692[4]),
        .O(\empty_reg_708[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \empty_reg_708[6]_i_4 
       (.I0(add_ln13_reg_692[4]),
        .I1(\mul_ln13_1_reg_703_reg[11]_i_4_n_10 ),
        .I2(add_ln13_reg_692[3]),
        .I3(Q[8]),
        .O(\empty_reg_708[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA80000)) 
    \empty_reg_708[6]_i_5 
       (.I0(add_ln13_reg_692[4]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\mul_ln13_1_reg_703_reg[11]_i_4_n_11 ),
        .I5(add_ln13_reg_692[3]),
        .O(\empty_reg_708[6]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \empty_reg_708[6]_i_6 
       (.I0(\mul_ln13_1_reg_703_reg[11]_i_2_n_8 ),
        .I1(add_ln13_reg_692[4]),
        .I2(Q[11]),
        .I3(Q[5]),
        .I4(Q[8]),
        .O(\empty_reg_708[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h5666995665556555)) 
    \empty_reg_708[6]_i_7 
       (.I0(\mul_ln13_1_reg_703_reg[11]_i_2_n_8 ),
        .I1(grp_padding2d_fix16_fu_545_input_height[1]),
        .I2(add_ln13_reg_692[3]),
        .I3(\mul_ln13_1_reg_703_reg[11]_i_4_n_9 ),
        .I4(Q[8]),
        .I5(add_ln13_reg_692[4]),
        .O(\empty_reg_708[6]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h59A6A65959A659A6)) 
    \empty_reg_708[6]_i_8 
       (.I0(\empty_reg_708[6]_i_4_n_5 ),
        .I1(add_ln13_reg_692[4]),
        .I2(Q[8]),
        .I3(\mul_ln13_1_reg_703_reg[11]_i_4_n_9 ),
        .I4(grp_padding2d_fix16_fu_545_input_height[1]),
        .I5(add_ln13_reg_692[3]),
        .O(\empty_reg_708[6]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h99696696)) 
    \empty_reg_708[6]_i_9 
       (.I0(add_ln13_reg_692[4]),
        .I1(\mul_ln13_1_reg_703_reg[11]_i_4_n_10 ),
        .I2(add_ln13_reg_692[3]),
        .I3(Q[8]),
        .I4(\empty_reg_708[6]_i_5_n_5 ),
        .O(\empty_reg_708[6]_i_9_n_5 ));
  FDRE \empty_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[0]),
        .Q(empty_reg_708[0]),
        .R(1'b0));
  CARRY4 \empty_reg_708_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_708_reg[0]_i_1_n_5 ,\empty_reg_708_reg[0]_i_1_n_6 ,\empty_reg_708_reg[0]_i_1_n_7 ,\empty_reg_708_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_708[0]_i_2_n_5 ,add_ln13_reg_692[0],\empty_reg_708[0]_i_3_n_5 ,1'b0}),
        .O({\empty_reg_708_reg[0]_i_1_n_9 ,\empty_reg_708_reg[0]_i_1_n_10 ,trunc_ln13_1_fu_375_p1[1:0]}),
        .S({\empty_reg_708[0]_i_4_n_5 ,\empty_reg_708[0]_i_5_n_5 ,\empty_reg_708[0]_i_6_n_5 ,\empty_reg_708[0]_i_7_n_5 }));
  FDRE \empty_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[1]),
        .Q(empty_reg_708[1]),
        .R(1'b0));
  FDRE \empty_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[2]),
        .Q(empty_reg_708[2]),
        .R(1'b0));
  FDRE \empty_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[3]),
        .Q(empty_reg_708[3]),
        .R(1'b0));
  FDRE \empty_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[4]),
        .Q(empty_reg_708[4]),
        .R(1'b0));
  FDRE \empty_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[5]),
        .Q(empty_reg_708[5]),
        .R(1'b0));
  CARRY4 \empty_reg_708_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_708_reg[5]_i_1_n_5 ,\empty_reg_708_reg[5]_i_1_n_6 ,\empty_reg_708_reg[5]_i_1_n_7 ,\empty_reg_708_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_708[5]_i_2_n_5 ,\empty_reg_708[5]_i_3_n_5 ,\empty_reg_708_reg[0]_i_1_n_9 ,1'b0}),
        .O(trunc_ln13_1_fu_375_p1[5:2]),
        .S({\empty_reg_708[5]_i_4_n_5 ,\empty_reg_708[5]_i_5_n_5 ,\empty_reg_708[5]_i_6_n_5 ,\empty_reg_708_reg[0]_i_1_n_10 }));
  FDRE \empty_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[6]),
        .Q(empty_reg_708[6]),
        .R(1'b0));
  CARRY4 \empty_reg_708_reg[6]_i_1 
       (.CI(\empty_reg_708_reg[5]_i_1_n_5 ),
        .CO({\empty_reg_708_reg[6]_i_1_n_5 ,\empty_reg_708_reg[6]_i_1_n_6 ,\empty_reg_708_reg[6]_i_1_n_7 ,\empty_reg_708_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_708[6]_i_2_n_5 ,\empty_reg_708[6]_i_3_n_5 ,\empty_reg_708[6]_i_4_n_5 ,\empty_reg_708[6]_i_5_n_5 }),
        .O(trunc_ln13_1_fu_375_p1[9:6]),
        .S({\empty_reg_708[6]_i_6_n_5 ,\empty_reg_708[6]_i_7_n_5 ,\empty_reg_708[6]_i_8_n_5 ,\empty_reg_708[6]_i_9_n_5 }));
  FDRE \empty_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[7]),
        .Q(empty_reg_708[7]),
        .R(1'b0));
  FDRE \empty_reg_708_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[8]),
        .Q(empty_reg_708[8]),
        .R(1'b0));
  FDRE \empty_reg_708_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[9]),
        .Q(empty_reg_708[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_padding2d_fix16_fu_545_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_fu_545_ap_ready),
        .I1(grp_padding2d_fix16_fu_545_ap_start_reg0),
        .I2(grp_padding2d_fix16_fu_545_ap_start_reg),
        .O(grp_padding2d_fix16_fu_545_ap_start_reg_reg));
  FDRE \height_0_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(height_reg_868[0]),
        .Q(height_0_reg_288[0]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(height_reg_868[1]),
        .Q(height_0_reg_288[1]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(height_reg_868[2]),
        .Q(height_0_reg_288[2]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(height_reg_868[3]),
        .Q(height_0_reg_288[3]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(height_reg_868[4]),
        .Q(height_0_reg_288[4]),
        .R(ap_CS_fsm_state8));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \height_reg_868[0]_i_1 
       (.I0(height_0_reg_288[0]),
        .O(height_fu_557_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_reg_868[1]_i_1 
       (.I0(height_0_reg_288[0]),
        .I1(height_0_reg_288[1]),
        .O(height_fu_557_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_reg_868[2]_i_1 
       (.I0(height_0_reg_288[0]),
        .I1(height_0_reg_288[1]),
        .I2(height_0_reg_288[2]),
        .O(height_fu_557_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \height_reg_868[3]_i_1 
       (.I0(height_0_reg_288[1]),
        .I1(height_0_reg_288[0]),
        .I2(height_0_reg_288[2]),
        .I3(height_0_reg_288[3]),
        .O(height_fu_557_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_reg_868[4]_i_1 
       (.I0(height_0_reg_288[2]),
        .I1(height_0_reg_288[0]),
        .I2(height_0_reg_288[1]),
        .I3(height_0_reg_288[3]),
        .I4(height_0_reg_288[4]),
        .O(height_fu_557_p2[4]));
  FDRE \height_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_557_p2[0]),
        .Q(height_reg_868[0]),
        .R(1'b0));
  FDRE \height_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_557_p2[1]),
        .Q(height_reg_868[1]),
        .R(1'b0));
  FDRE \height_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_557_p2[2]),
        .Q(height_reg_868[2]),
        .R(1'b0));
  FDRE \height_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_557_p2[3]),
        .Q(height_reg_868[3]),
        .R(1'b0));
  FDRE \height_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_557_p2[4]),
        .Q(height_reg_868[4]),
        .R(1'b0));
  FDRE \i_count_0_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[0]),
        .Q(i_count_0_reg_211[0]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[10]),
        .Q(i_count_0_reg_211[10]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[11]),
        .Q(i_count_0_reg_211[11]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[12]),
        .Q(i_count_0_reg_211[12]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[13]),
        .Q(i_count_0_reg_211[13]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[1]),
        .Q(i_count_0_reg_211[1]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[2]),
        .Q(i_count_0_reg_211[2]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[3]),
        .Q(i_count_0_reg_211[3]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[4]),
        .Q(i_count_0_reg_211[4]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[5]),
        .Q(i_count_0_reg_211[5]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[6]),
        .Q(i_count_0_reg_211[6]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[7]),
        .Q(i_count_0_reg_211[7]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[8]),
        .Q(i_count_0_reg_211[8]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_211_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(i_count_reg_853[9]),
        .Q(i_count_0_reg_211[9]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[0]_i_1 
       (.I0(i_count_0_reg_211[0]),
        .I1(add_ln30_reg_873[0]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[10]_i_1 
       (.I0(i_count_0_reg_211[10]),
        .I1(add_ln30_reg_873[10]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[11]_i_1 
       (.I0(i_count_0_reg_211[11]),
        .I1(add_ln30_reg_873[11]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[12]_i_1 
       (.I0(i_count_0_reg_211[12]),
        .I1(add_ln30_reg_873[12]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[13]_i_1 
       (.I0(i_count_0_reg_211[13]),
        .I1(add_ln30_reg_873[13]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[1]_i_1 
       (.I0(i_count_0_reg_211[1]),
        .I1(add_ln30_reg_873[1]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[2]_i_1 
       (.I0(i_count_0_reg_211[2]),
        .I1(add_ln30_reg_873[2]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[3]_i_1 
       (.I0(i_count_0_reg_211[3]),
        .I1(add_ln30_reg_873[3]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[4]_i_1 
       (.I0(i_count_0_reg_211[4]),
        .I1(add_ln30_reg_873[4]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[5]_i_1 
       (.I0(i_count_0_reg_211[5]),
        .I1(add_ln30_reg_873[5]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[6]_i_1 
       (.I0(i_count_0_reg_211[6]),
        .I1(add_ln30_reg_873[6]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[7]_i_1 
       (.I0(i_count_0_reg_211[7]),
        .I1(add_ln30_reg_873[7]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[8]_i_1 
       (.I0(i_count_0_reg_211[8]),
        .I1(add_ln30_reg_873[8]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_277[9]_i_1 
       (.I0(i_count_0_reg_211[9]),
        .I1(add_ln30_reg_873[9]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_277[9]_i_1_n_5 ));
  FDRE \i_count_1_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[0]_i_1_n_5 ),
        .Q(i_count_1_reg_277[0]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[10]_i_1_n_5 ),
        .Q(i_count_1_reg_277[10]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[11]_i_1_n_5 ),
        .Q(i_count_1_reg_277[11]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[12]_i_1_n_5 ),
        .Q(i_count_1_reg_277[12]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[13]_i_1_n_5 ),
        .Q(i_count_1_reg_277[13]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[1]_i_1_n_5 ),
        .Q(i_count_1_reg_277[1]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[2]_i_1_n_5 ),
        .Q(i_count_1_reg_277[2]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[3]_i_1_n_5 ),
        .Q(i_count_1_reg_277[3]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[4]_i_1_n_5 ),
        .Q(i_count_1_reg_277[4]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[5]_i_1_n_5 ),
        .Q(i_count_1_reg_277[5]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[6]_i_1_n_5 ),
        .Q(i_count_1_reg_277[6]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[7]_i_1_n_5 ),
        .Q(i_count_1_reg_277[7]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[8]_i_1_n_5 ),
        .Q(i_count_1_reg_277[8]),
        .R(1'b0));
  FDRE \i_count_1_reg_277_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_count_1_reg_277[9]_i_1_n_5 ),
        .Q(i_count_1_reg_277[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC5CCC)) 
    \i_count_2_reg_310[0]_i_1 
       (.I0(input_r_address0[0]),
        .I1(i_count_1_reg_277[0]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[10]_i_1 
       (.I0(add_ln30_1_fu_583_p2[10]),
        .I1(i_count_1_reg_277[10]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[11]_i_1 
       (.I0(add_ln30_1_fu_583_p2[11]),
        .I1(i_count_1_reg_277[11]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[12]_i_1 
       (.I0(add_ln30_1_fu_583_p2[12]),
        .I1(i_count_1_reg_277[12]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \i_count_2_reg_310[13]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state10),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\add_ln30_reg_873[13]_i_1_n_5 ),
        .O(\i_count_2_reg_310[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[13]_i_2 
       (.I0(add_ln30_1_fu_583_p2[13]),
        .I1(i_count_1_reg_277[13]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[1]_i_1 
       (.I0(add_ln30_1_fu_583_p2[1]),
        .I1(i_count_1_reg_277[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[2]_i_1 
       (.I0(add_ln30_1_fu_583_p2[2]),
        .I1(i_count_1_reg_277[2]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[3]_i_1 
       (.I0(add_ln30_1_fu_583_p2[3]),
        .I1(i_count_1_reg_277[3]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[4]_i_1 
       (.I0(add_ln30_1_fu_583_p2[4]),
        .I1(i_count_1_reg_277[4]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[5]_i_1 
       (.I0(add_ln30_1_fu_583_p2[5]),
        .I1(i_count_1_reg_277[5]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[6]_i_1 
       (.I0(add_ln30_1_fu_583_p2[6]),
        .I1(i_count_1_reg_277[6]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[7]_i_1 
       (.I0(add_ln30_1_fu_583_p2[7]),
        .I1(i_count_1_reg_277[7]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[8]_i_1 
       (.I0(add_ln30_1_fu_583_p2[8]),
        .I1(i_count_1_reg_277[8]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_310[9]_i_1 
       (.I0(add_ln30_1_fu_583_p2[9]),
        .I1(i_count_1_reg_277[9]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_310[9]_i_1_n_5 ));
  FDRE \i_count_2_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[0]_i_1_n_5 ),
        .Q(input_r_address0[0]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[10] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[10]_i_1_n_5 ),
        .Q(input_r_address0[10]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[11] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[11]_i_1_n_5 ),
        .Q(input_r_address0[11]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[12] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[12]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_545_input_r_address0[12]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_310_reg[12]_i_2 
       (.CI(\i_count_2_reg_310_reg[8]_i_2_n_5 ),
        .CO({\i_count_2_reg_310_reg[12]_i_2_n_5 ,\i_count_2_reg_310_reg[12]_i_2_n_6 ,\i_count_2_reg_310_reg[12]_i_2_n_7 ,\i_count_2_reg_310_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_1_fu_583_p2[12:9]),
        .S({grp_padding2d_fix16_fu_545_input_r_address0[12],input_r_address0[11:9]}));
  FDRE \i_count_2_reg_310_reg[13] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[13]_i_2_n_5 ),
        .Q(grp_padding2d_fix16_fu_545_input_r_address0[13]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_310_reg[13]_i_3 
       (.CI(\i_count_2_reg_310_reg[12]_i_2_n_5 ),
        .CO(\NLW_i_count_2_reg_310_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_count_2_reg_310_reg[13]_i_3_O_UNCONNECTED [3:1],add_ln30_1_fu_583_p2[13]}),
        .S({1'b0,1'b0,1'b0,grp_padding2d_fix16_fu_545_input_r_address0[13]}));
  FDRE \i_count_2_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[1]_i_1_n_5 ),
        .Q(input_r_address0[1]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[2]_i_1_n_5 ),
        .Q(input_r_address0[2]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[3]_i_1_n_5 ),
        .Q(input_r_address0[3]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[4] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[4]_i_1_n_5 ),
        .Q(input_r_address0[4]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_310_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\i_count_2_reg_310_reg[4]_i_2_n_5 ,\i_count_2_reg_310_reg[4]_i_2_n_6 ,\i_count_2_reg_310_reg[4]_i_2_n_7 ,\i_count_2_reg_310_reg[4]_i_2_n_8 }),
        .CYINIT(input_r_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_1_fu_583_p2[4:1]),
        .S(input_r_address0[4:1]));
  FDRE \i_count_2_reg_310_reg[5] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[5]_i_1_n_5 ),
        .Q(input_r_address0[5]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[6] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[6]_i_1_n_5 ),
        .Q(input_r_address0[6]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[7] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[7]_i_1_n_5 ),
        .Q(input_r_address0[7]),
        .R(1'b0));
  FDRE \i_count_2_reg_310_reg[8] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[8]_i_1_n_5 ),
        .Q(input_r_address0[8]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_310_reg[8]_i_2 
       (.CI(\i_count_2_reg_310_reg[4]_i_2_n_5 ),
        .CO({\i_count_2_reg_310_reg[8]_i_2_n_5 ,\i_count_2_reg_310_reg[8]_i_2_n_6 ,\i_count_2_reg_310_reg[8]_i_2_n_7 ,\i_count_2_reg_310_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_1_fu_583_p2[8:5]),
        .S(input_r_address0[8:5]));
  FDRE \i_count_2_reg_310_reg[9] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_310[13]_i_1_n_5 ),
        .D(\i_count_2_reg_310[9]_i_1_n_5 ),
        .Q(input_r_address0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[11]_i_2 
       (.I0(mul_ln13_reg_779[11]),
        .I1(i_count_0_reg_211[11]),
        .O(\i_count_reg_853[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[11]_i_3 
       (.I0(mul_ln13_reg_779[10]),
        .I1(i_count_0_reg_211[10]),
        .O(\i_count_reg_853[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[11]_i_4 
       (.I0(mul_ln13_reg_779[9]),
        .I1(i_count_0_reg_211[9]),
        .O(\i_count_reg_853[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[11]_i_5 
       (.I0(mul_ln13_reg_779[8]),
        .I1(i_count_0_reg_211[8]),
        .O(\i_count_reg_853[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[13]_i_2 
       (.I0(mul_ln13_reg_779[13]),
        .I1(i_count_0_reg_211[13]),
        .O(\i_count_reg_853[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[13]_i_3 
       (.I0(mul_ln13_reg_779[12]),
        .I1(i_count_0_reg_211[12]),
        .O(\i_count_reg_853[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[3]_i_2 
       (.I0(mul_ln13_reg_779[3]),
        .I1(i_count_0_reg_211[3]),
        .O(\i_count_reg_853[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[3]_i_3 
       (.I0(mul_ln13_reg_779[2]),
        .I1(i_count_0_reg_211[2]),
        .O(\i_count_reg_853[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[3]_i_4 
       (.I0(mul_ln13_reg_779[1]),
        .I1(i_count_0_reg_211[1]),
        .O(\i_count_reg_853[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[3]_i_5 
       (.I0(mul_ln13_reg_779[0]),
        .I1(i_count_0_reg_211[0]),
        .O(\i_count_reg_853[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[7]_i_2 
       (.I0(mul_ln13_reg_779[7]),
        .I1(i_count_0_reg_211[7]),
        .O(\i_count_reg_853[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[7]_i_3 
       (.I0(mul_ln13_reg_779[6]),
        .I1(i_count_0_reg_211[6]),
        .O(\i_count_reg_853[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[7]_i_4 
       (.I0(mul_ln13_reg_779[5]),
        .I1(i_count_0_reg_211[5]),
        .O(\i_count_reg_853[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_853[7]_i_5 
       (.I0(mul_ln13_reg_779[4]),
        .I1(i_count_0_reg_211[4]),
        .O(\i_count_reg_853[7]_i_5_n_5 ));
  FDRE \i_count_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[0]),
        .Q(i_count_reg_853[0]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[10]),
        .Q(i_count_reg_853[10]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[11]),
        .Q(i_count_reg_853[11]),
        .R(1'b0));
  CARRY4 \i_count_reg_853_reg[11]_i_1 
       (.CI(\i_count_reg_853_reg[7]_i_1_n_5 ),
        .CO({\i_count_reg_853_reg[11]_i_1_n_5 ,\i_count_reg_853_reg[11]_i_1_n_6 ,\i_count_reg_853_reg[11]_i_1_n_7 ,\i_count_reg_853_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_779[11:8]),
        .O(i_count_fu_537_p2[11:8]),
        .S({\i_count_reg_853[11]_i_2_n_5 ,\i_count_reg_853[11]_i_3_n_5 ,\i_count_reg_853[11]_i_4_n_5 ,\i_count_reg_853[11]_i_5_n_5 }));
  FDRE \i_count_reg_853_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[12]),
        .Q(i_count_reg_853[12]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[13]),
        .Q(i_count_reg_853[13]),
        .R(1'b0));
  CARRY4 \i_count_reg_853_reg[13]_i_1 
       (.CI(\i_count_reg_853_reg[11]_i_1_n_5 ),
        .CO({\NLW_i_count_reg_853_reg[13]_i_1_CO_UNCONNECTED [3:1],\i_count_reg_853_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln13_reg_779[12]}),
        .O({\NLW_i_count_reg_853_reg[13]_i_1_O_UNCONNECTED [3:2],i_count_fu_537_p2[13:12]}),
        .S({1'b0,1'b0,\i_count_reg_853[13]_i_2_n_5 ,\i_count_reg_853[13]_i_3_n_5 }));
  FDRE \i_count_reg_853_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[1]),
        .Q(i_count_reg_853[1]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[2]),
        .Q(i_count_reg_853[2]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[3]),
        .Q(i_count_reg_853[3]),
        .R(1'b0));
  CARRY4 \i_count_reg_853_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_count_reg_853_reg[3]_i_1_n_5 ,\i_count_reg_853_reg[3]_i_1_n_6 ,\i_count_reg_853_reg[3]_i_1_n_7 ,\i_count_reg_853_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_779[3:0]),
        .O(i_count_fu_537_p2[3:0]),
        .S({\i_count_reg_853[3]_i_2_n_5 ,\i_count_reg_853[3]_i_3_n_5 ,\i_count_reg_853[3]_i_4_n_5 ,\i_count_reg_853[3]_i_5_n_5 }));
  FDRE \i_count_reg_853_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[4]),
        .Q(i_count_reg_853[4]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[5]),
        .Q(i_count_reg_853[5]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[6]),
        .Q(i_count_reg_853[6]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[7]),
        .Q(i_count_reg_853[7]),
        .R(1'b0));
  CARRY4 \i_count_reg_853_reg[7]_i_1 
       (.CI(\i_count_reg_853_reg[3]_i_1_n_5 ),
        .CO({\i_count_reg_853_reg[7]_i_1_n_5 ,\i_count_reg_853_reg[7]_i_1_n_6 ,\i_count_reg_853_reg[7]_i_1_n_7 ,\i_count_reg_853_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_779[7:4]),
        .O(i_count_fu_537_p2[7:4]),
        .S({\i_count_reg_853[7]_i_2_n_5 ,\i_count_reg_853[7]_i_3_n_5 ,\i_count_reg_853[7]_i_4_n_5 ,\i_count_reg_853[7]_i_5_n_5 }));
  FDRE \i_count_reg_853_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[8]),
        .Q(i_count_reg_853[8]),
        .R(1'b0));
  FDRE \i_count_reg_853_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_537_p2[9]),
        .Q(i_count_reg_853[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_10 
       (.I0(o_count_reg_255_reg[11]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[11]),
        .I5(o_count_3_reg_299[11]),
        .O(\icmp_ln25_reg_883[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_11 
       (.I0(o_count_reg_255_reg[10]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[10]),
        .I5(o_count_3_reg_299[10]),
        .O(\icmp_ln25_reg_883[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_12 
       (.I0(o_count_reg_255_reg[8]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[8]),
        .I5(o_count_3_reg_299[8]),
        .O(\icmp_ln25_reg_883[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_13 
       (.I0(o_count_reg_255_reg[7]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[7]),
        .I5(o_count_3_reg_299[7]),
        .O(\icmp_ln25_reg_883[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_14 
       (.I0(o_count_reg_255_reg[5]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[5]),
        .I5(o_count_3_reg_299[5]),
        .O(\icmp_ln25_reg_883[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_15 
       (.I0(o_count_reg_255_reg[4]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[4]),
        .I5(o_count_3_reg_299[4]),
        .O(\icmp_ln25_reg_883[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_16 
       (.I0(o_count_reg_255_reg[2]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[2]),
        .I5(o_count_3_reg_299[2]),
        .O(\icmp_ln25_reg_883[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_17 
       (.I0(o_count_reg_255_reg[1]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[1]),
        .I5(o_count_3_reg_299[1]),
        .O(\icmp_ln25_reg_883[0]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'hCA350000)) 
    \icmp_ln25_reg_883[0]_i_3 
       (.I0(o_count_3_reg_299[12]),
        .I1(o_count_7_reg_897_reg[12]),
        .I2(ap_phi_mux_o_count_3_phi_fu_302_p41),
        .I3(o_count_reg_255_reg[12]),
        .I4(\icmp_ln25_reg_883[0]_i_9_n_5 ),
        .O(\icmp_ln25_reg_883[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln25_reg_883[0]_i_4 
       (.I0(o_count_3_reg_299[9]),
        .I1(o_count_7_reg_897_reg[9]),
        .I2(ap_phi_mux_o_count_3_phi_fu_302_p41),
        .I3(o_count_reg_255_reg[9]),
        .I4(\icmp_ln25_reg_883[0]_i_10_n_5 ),
        .I5(\icmp_ln25_reg_883[0]_i_11_n_5 ),
        .O(\icmp_ln25_reg_883[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln25_reg_883[0]_i_5 
       (.I0(o_count_3_reg_299[6]),
        .I1(o_count_7_reg_897_reg[6]),
        .I2(ap_phi_mux_o_count_3_phi_fu_302_p41),
        .I3(o_count_reg_255_reg[6]),
        .I4(\icmp_ln25_reg_883[0]_i_12_n_5 ),
        .I5(\icmp_ln25_reg_883[0]_i_13_n_5 ),
        .O(\icmp_ln25_reg_883[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln25_reg_883[0]_i_6 
       (.I0(o_count_3_reg_299[3]),
        .I1(o_count_7_reg_897_reg[3]),
        .I2(ap_phi_mux_o_count_3_phi_fu_302_p41),
        .I3(o_count_reg_255_reg[3]),
        .I4(\icmp_ln25_reg_883[0]_i_14_n_5 ),
        .I5(\icmp_ln25_reg_883[0]_i_15_n_5 ),
        .O(\icmp_ln25_reg_883[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln25_reg_883[0]_i_7 
       (.I0(o_count_3_reg_299[0]),
        .I1(o_count_7_reg_897_reg[0]),
        .I2(ap_phi_mux_o_count_3_phi_fu_302_p41),
        .I3(o_count_reg_255_reg[0]),
        .I4(\icmp_ln25_reg_883[0]_i_16_n_5 ),
        .I5(\icmp_ln25_reg_883[0]_i_17_n_5 ),
        .O(\icmp_ln25_reg_883[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln25_reg_883[0]_i_8 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln25_reg_883),
        .O(ap_phi_mux_o_count_3_phi_fu_302_p41));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \icmp_ln25_reg_883[0]_i_9 
       (.I0(o_count_reg_255_reg[13]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[13]),
        .I5(o_count_3_reg_299[13]),
        .O(\icmp_ln25_reg_883[0]_i_9_n_5 ));
  FDRE \icmp_ln25_reg_883_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln25_reg_883),
        .Q(icmp_ln25_reg_883_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln25_reg_883_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln25_reg_883_pp1_iter1_reg),
        .Q(icmp_ln25_reg_883_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln25_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(ap_condition_pp1_exit_iter0_state10),
        .Q(icmp_ln25_reg_883),
        .R(1'b0));
  CARRY4 \icmp_ln25_reg_883_reg[0]_i_1 
       (.CI(\icmp_ln25_reg_883_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln25_reg_883_reg[0]_i_1_CO_UNCONNECTED [3:1],ap_condition_pp1_exit_iter0_state10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln25_reg_883_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln25_reg_883[0]_i_3_n_5 }));
  CARRY4 \icmp_ln25_reg_883_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln25_reg_883_reg[0]_i_2_n_5 ,\icmp_ln25_reg_883_reg[0]_i_2_n_6 ,\icmp_ln25_reg_883_reg[0]_i_2_n_7 ,\icmp_ln25_reg_883_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln25_reg_883_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln25_reg_883[0]_i_4_n_5 ,\icmp_ln25_reg_883[0]_i_5_n_5 ,\icmp_ln25_reg_883[0]_i_6_n_5 ,\icmp_ln25_reg_883[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[11]_i_2 
       (.I0(indvars_iv10_reg_189[11]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[11]_i_3 
       (.I0(indvars_iv10_reg_189[10]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[11]_i_4 
       (.I0(indvars_iv10_reg_189[9]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[11]_i_5 
       (.I0(indvars_iv10_reg_189[8]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[11]_i_6 
       (.I0(indvars_iv10_reg_189[11]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[11]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[11]_i_7 
       (.I0(indvars_iv10_reg_189[10]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[11]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_189[11]_i_8 
       (.I0(indvars_iv10_reg_189[9]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[9]),
        .O(\indvars_iv10_reg_189[11]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_189[11]_i_9 
       (.I0(indvars_iv10_reg_189[8]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[8]),
        .O(\indvars_iv10_reg_189[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[13]_i_2 
       (.I0(indvars_iv10_reg_189[12]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[13]_i_3 
       (.I0(indvars_iv10_reg_189[13]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[13]_i_4 
       (.I0(indvars_iv10_reg_189[12]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[13]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[3]_i_2 
       (.I0(indvars_iv10_reg_189[3]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[3]_i_3 
       (.I0(indvars_iv10_reg_189[2]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[3]_i_4 
       (.I0(indvars_iv10_reg_189[1]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[3]_i_5 
       (.I0(indvars_iv10_reg_189[0]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_189[3]_i_6 
       (.I0(indvars_iv10_reg_189[3]),
        .I1(zext_ln13_6_reg_804[3]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_23_reg_714[3]),
        .O(\indvars_iv10_reg_189[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_189[3]_i_7 
       (.I0(indvars_iv10_reg_189[2]),
        .I1(zext_ln13_6_reg_804[2]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_23_reg_714[2]),
        .O(\indvars_iv10_reg_189[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_189[3]_i_8 
       (.I0(indvars_iv10_reg_189[1]),
        .I1(zext_ln13_6_reg_804[1]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_23_reg_714[1]),
        .O(\indvars_iv10_reg_189[3]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_189[3]_i_9 
       (.I0(indvars_iv10_reg_189[0]),
        .I1(zext_ln13_6_reg_804[0]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_23_reg_714[0]),
        .O(\indvars_iv10_reg_189[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[7]_i_2 
       (.I0(indvars_iv10_reg_189[7]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[7]_i_3 
       (.I0(indvars_iv10_reg_189[6]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[7]_i_4 
       (.I0(indvars_iv10_reg_189[5]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_189[7]_i_5 
       (.I0(indvars_iv10_reg_189[4]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_189[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_189[7]_i_6 
       (.I0(indvars_iv10_reg_189[7]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[7]),
        .O(\indvars_iv10_reg_189[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_189[7]_i_7 
       (.I0(indvars_iv10_reg_189[6]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[6]),
        .O(\indvars_iv10_reg_189[7]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_189[7]_i_8 
       (.I0(indvars_iv10_reg_189[5]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[5]),
        .O(\indvars_iv10_reg_189[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_189[7]_i_9 
       (.I0(indvars_iv10_reg_189[4]),
        .I1(zext_ln13_6_reg_804[4]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_23_reg_714[4]),
        .O(\indvars_iv10_reg_189[7]_i_9_n_5 ));
  FDRE \indvars_iv10_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_189_reg[3]_i_1_n_12 ),
        .Q(indvars_iv10_reg_189[0]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[11]_i_1_n_10 ),
        .Q(indvars_iv10_reg_189[10]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_189_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[11]_i_1_n_9 ),
        .Q(indvars_iv10_reg_189[11]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv10_reg_189_reg[11]_i_1 
       (.CI(\indvars_iv10_reg_189_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv10_reg_189_reg[11]_i_1_n_5 ,\indvars_iv10_reg_189_reg[11]_i_1_n_6 ,\indvars_iv10_reg_189_reg[11]_i_1_n_7 ,\indvars_iv10_reg_189_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv10_reg_189[11]_i_2_n_5 ,\indvars_iv10_reg_189[11]_i_3_n_5 ,\indvars_iv10_reg_189[11]_i_4_n_5 ,\indvars_iv10_reg_189[11]_i_5_n_5 }),
        .O({\indvars_iv10_reg_189_reg[11]_i_1_n_9 ,\indvars_iv10_reg_189_reg[11]_i_1_n_10 ,\indvars_iv10_reg_189_reg[11]_i_1_n_11 ,\indvars_iv10_reg_189_reg[11]_i_1_n_12 }),
        .S({\indvars_iv10_reg_189[11]_i_6_n_5 ,\indvars_iv10_reg_189[11]_i_7_n_5 ,\indvars_iv10_reg_189[11]_i_8_n_5 ,\indvars_iv10_reg_189[11]_i_9_n_5 }));
  FDRE \indvars_iv10_reg_189_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[13]_i_1_n_12 ),
        .Q(indvars_iv10_reg_189[12]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_189_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[13]_i_1_n_11 ),
        .Q(indvars_iv10_reg_189[13]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv10_reg_189_reg[13]_i_1 
       (.CI(\indvars_iv10_reg_189_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv10_reg_189_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv10_reg_189_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvars_iv10_reg_189[13]_i_2_n_5 }),
        .O({\NLW_indvars_iv10_reg_189_reg[13]_i_1_O_UNCONNECTED [3:2],\indvars_iv10_reg_189_reg[13]_i_1_n_11 ,\indvars_iv10_reg_189_reg[13]_i_1_n_12 }),
        .S({1'b0,1'b0,\indvars_iv10_reg_189[13]_i_3_n_5 ,\indvars_iv10_reg_189[13]_i_4_n_5 }));
  FDRE \indvars_iv10_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_189_reg[3]_i_1_n_11 ),
        .Q(indvars_iv10_reg_189[1]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_189_reg[3]_i_1_n_10 ),
        .Q(indvars_iv10_reg_189[2]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_189_reg[3]_i_1_n_9 ),
        .Q(indvars_iv10_reg_189[3]),
        .R(1'b0));
  CARRY4 \indvars_iv10_reg_189_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv10_reg_189_reg[3]_i_1_n_5 ,\indvars_iv10_reg_189_reg[3]_i_1_n_6 ,\indvars_iv10_reg_189_reg[3]_i_1_n_7 ,\indvars_iv10_reg_189_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv10_reg_189[3]_i_2_n_5 ,\indvars_iv10_reg_189[3]_i_3_n_5 ,\indvars_iv10_reg_189[3]_i_4_n_5 ,\indvars_iv10_reg_189[3]_i_5_n_5 }),
        .O({\indvars_iv10_reg_189_reg[3]_i_1_n_9 ,\indvars_iv10_reg_189_reg[3]_i_1_n_10 ,\indvars_iv10_reg_189_reg[3]_i_1_n_11 ,\indvars_iv10_reg_189_reg[3]_i_1_n_12 }),
        .S({\indvars_iv10_reg_189[3]_i_6_n_5 ,\indvars_iv10_reg_189[3]_i_7_n_5 ,\indvars_iv10_reg_189[3]_i_8_n_5 ,\indvars_iv10_reg_189[3]_i_9_n_5 }));
  FDRE \indvars_iv10_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_189_reg[7]_i_1_n_12 ),
        .Q(indvars_iv10_reg_189[4]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[7]_i_1_n_11 ),
        .Q(indvars_iv10_reg_189[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[7]_i_1_n_10 ),
        .Q(indvars_iv10_reg_189[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[7]_i_1_n_9 ),
        .Q(indvars_iv10_reg_189[7]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv10_reg_189_reg[7]_i_1 
       (.CI(\indvars_iv10_reg_189_reg[3]_i_1_n_5 ),
        .CO({\indvars_iv10_reg_189_reg[7]_i_1_n_5 ,\indvars_iv10_reg_189_reg[7]_i_1_n_6 ,\indvars_iv10_reg_189_reg[7]_i_1_n_7 ,\indvars_iv10_reg_189_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv10_reg_189[7]_i_2_n_5 ,\indvars_iv10_reg_189[7]_i_3_n_5 ,\indvars_iv10_reg_189[7]_i_4_n_5 ,\indvars_iv10_reg_189[7]_i_5_n_5 }),
        .O({\indvars_iv10_reg_189_reg[7]_i_1_n_9 ,\indvars_iv10_reg_189_reg[7]_i_1_n_10 ,\indvars_iv10_reg_189_reg[7]_i_1_n_11 ,\indvars_iv10_reg_189_reg[7]_i_1_n_12 }),
        .S({\indvars_iv10_reg_189[7]_i_6_n_5 ,\indvars_iv10_reg_189[7]_i_7_n_5 ,\indvars_iv10_reg_189[7]_i_8_n_5 ,\indvars_iv10_reg_189[7]_i_9_n_5 }));
  FDRE \indvars_iv10_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[11]_i_1_n_12 ),
        .Q(indvars_iv10_reg_189[8]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv10_reg_189_reg[11]_i_1_n_11 ),
        .Q(indvars_iv10_reg_189[9]),
        .R(ap_CS_fsm_state5));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[11]_i_2 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[9] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[11]_i_3 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[8] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[11]_i_4 
       (.I0(indvars_iv1_reg_169[11]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[11]_i_5 
       (.I0(indvars_iv1_reg_169[10]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_169[11]_i_6 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[9] ),
        .I1(ap_CS_fsm_state5),
        .I2(indvars_iv1_reg_169[9]),
        .O(\indvars_iv1_reg_169[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_169[11]_i_7 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[8] ),
        .I1(ap_CS_fsm_state5),
        .I2(indvars_iv1_reg_169[8]),
        .O(\indvars_iv1_reg_169[11]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[13]_i_2 
       (.I0(indvars_iv1_reg_169[13]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[13]_i_3 
       (.I0(indvars_iv1_reg_169[12]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[3]_i_2 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[3] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[3]_i_3 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[2] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[3]_i_4 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[1] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[3]_i_5 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_169[3]_i_6 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[3] ),
        .I1(indvars_iv1_reg_169[3]),
        .I2(ap_CS_fsm_state5),
        .I3(zext_ln13_9_fu_479_p1[3]),
        .O(\indvars_iv1_reg_169[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_169[3]_i_7 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[2] ),
        .I1(indvars_iv1_reg_169[2]),
        .I2(ap_CS_fsm_state5),
        .I3(zext_ln13_9_fu_479_p1[3]),
        .O(\indvars_iv1_reg_169[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_169[3]_i_8 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[1] ),
        .I1(indvars_iv1_reg_169[1]),
        .I2(ap_CS_fsm_state5),
        .I3(zext_ln13_9_fu_479_p1[1]),
        .O(\indvars_iv1_reg_169[3]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \indvars_iv1_reg_169[3]_i_9 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[0] ),
        .I1(indvars_iv1_reg_169[0]),
        .I2(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[7]_i_2 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[7] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[7]_i_3 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[6] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[7]_i_4 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[5] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_169[7]_i_5 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[4] ),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv1_reg_169[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_169[7]_i_6 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[7] ),
        .I1(ap_CS_fsm_state5),
        .I2(indvars_iv1_reg_169[7]),
        .O(\indvars_iv1_reg_169[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_169[7]_i_7 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[6] ),
        .I1(ap_CS_fsm_state5),
        .I2(indvars_iv1_reg_169[6]),
        .O(\indvars_iv1_reg_169[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_169[7]_i_8 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[5] ),
        .I1(indvars_iv1_reg_169[5]),
        .I2(ap_CS_fsm_state5),
        .I3(zext_ln13_9_fu_479_p1[5]),
        .O(\indvars_iv1_reg_169[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_169[7]_i_9 
       (.I0(\zext_ln13_10_reg_831_reg_n_5_[4] ),
        .I1(indvars_iv1_reg_169[4]),
        .I2(ap_CS_fsm_state5),
        .I3(zext_ln13_9_fu_479_p1[4]),
        .O(\indvars_iv1_reg_169[7]_i_9_n_5 ));
  FDRE \indvars_iv1_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv1_reg_169_reg[3]_i_1_n_12 ),
        .Q(indvars_iv1_reg_169[0]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[11]_i_1_n_10 ),
        .Q(indvars_iv1_reg_169[10]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv1_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[11]_i_1_n_9 ),
        .Q(indvars_iv1_reg_169[11]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv1_reg_169_reg[11]_i_1 
       (.CI(\indvars_iv1_reg_169_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv1_reg_169_reg[11]_i_1_n_5 ,\indvars_iv1_reg_169_reg[11]_i_1_n_6 ,\indvars_iv1_reg_169_reg[11]_i_1_n_7 ,\indvars_iv1_reg_169_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\indvars_iv1_reg_169[11]_i_2_n_5 ,\indvars_iv1_reg_169[11]_i_3_n_5 }),
        .O({\indvars_iv1_reg_169_reg[11]_i_1_n_9 ,\indvars_iv1_reg_169_reg[11]_i_1_n_10 ,\indvars_iv1_reg_169_reg[11]_i_1_n_11 ,\indvars_iv1_reg_169_reg[11]_i_1_n_12 }),
        .S({\indvars_iv1_reg_169[11]_i_4_n_5 ,\indvars_iv1_reg_169[11]_i_5_n_5 ,\indvars_iv1_reg_169[11]_i_6_n_5 ,\indvars_iv1_reg_169[11]_i_7_n_5 }));
  FDRE \indvars_iv1_reg_169_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[13]_i_1_n_12 ),
        .Q(indvars_iv1_reg_169[12]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv1_reg_169_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[13]_i_1_n_11 ),
        .Q(indvars_iv1_reg_169[13]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv1_reg_169_reg[13]_i_1 
       (.CI(\indvars_iv1_reg_169_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv1_reg_169_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv1_reg_169_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv1_reg_169_reg[13]_i_1_O_UNCONNECTED [3:2],\indvars_iv1_reg_169_reg[13]_i_1_n_11 ,\indvars_iv1_reg_169_reg[13]_i_1_n_12 }),
        .S({1'b0,1'b0,\indvars_iv1_reg_169[13]_i_2_n_5 ,\indvars_iv1_reg_169[13]_i_3_n_5 }));
  FDRE \indvars_iv1_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv1_reg_169_reg[3]_i_1_n_11 ),
        .Q(indvars_iv1_reg_169[1]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv1_reg_169_reg[3]_i_1_n_10 ),
        .Q(indvars_iv1_reg_169[2]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv1_reg_169_reg[3]_i_1_n_9 ),
        .Q(indvars_iv1_reg_169[3]),
        .R(1'b0));
  CARRY4 \indvars_iv1_reg_169_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv1_reg_169_reg[3]_i_1_n_5 ,\indvars_iv1_reg_169_reg[3]_i_1_n_6 ,\indvars_iv1_reg_169_reg[3]_i_1_n_7 ,\indvars_iv1_reg_169_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_169[3]_i_2_n_5 ,\indvars_iv1_reg_169[3]_i_3_n_5 ,\indvars_iv1_reg_169[3]_i_4_n_5 ,\indvars_iv1_reg_169[3]_i_5_n_5 }),
        .O({\indvars_iv1_reg_169_reg[3]_i_1_n_9 ,\indvars_iv1_reg_169_reg[3]_i_1_n_10 ,\indvars_iv1_reg_169_reg[3]_i_1_n_11 ,\indvars_iv1_reg_169_reg[3]_i_1_n_12 }),
        .S({\indvars_iv1_reg_169[3]_i_6_n_5 ,\indvars_iv1_reg_169[3]_i_7_n_5 ,\indvars_iv1_reg_169[3]_i_8_n_5 ,\indvars_iv1_reg_169[3]_i_9_n_5 }));
  FDRE \indvars_iv1_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv1_reg_169_reg[7]_i_1_n_12 ),
        .Q(indvars_iv1_reg_169[4]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv1_reg_169_reg[7]_i_1_n_11 ),
        .Q(indvars_iv1_reg_169[5]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[7]_i_1_n_10 ),
        .Q(indvars_iv1_reg_169[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv1_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[7]_i_1_n_9 ),
        .Q(indvars_iv1_reg_169[7]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv1_reg_169_reg[7]_i_1 
       (.CI(\indvars_iv1_reg_169_reg[3]_i_1_n_5 ),
        .CO({\indvars_iv1_reg_169_reg[7]_i_1_n_5 ,\indvars_iv1_reg_169_reg[7]_i_1_n_6 ,\indvars_iv1_reg_169_reg[7]_i_1_n_7 ,\indvars_iv1_reg_169_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_169[7]_i_2_n_5 ,\indvars_iv1_reg_169[7]_i_3_n_5 ,\indvars_iv1_reg_169[7]_i_4_n_5 ,\indvars_iv1_reg_169[7]_i_5_n_5 }),
        .O({\indvars_iv1_reg_169_reg[7]_i_1_n_9 ,\indvars_iv1_reg_169_reg[7]_i_1_n_10 ,\indvars_iv1_reg_169_reg[7]_i_1_n_11 ,\indvars_iv1_reg_169_reg[7]_i_1_n_12 }),
        .S({\indvars_iv1_reg_169[7]_i_6_n_5 ,\indvars_iv1_reg_169[7]_i_7_n_5 ,\indvars_iv1_reg_169[7]_i_8_n_5 ,\indvars_iv1_reg_169[7]_i_9_n_5 }));
  FDRE \indvars_iv1_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[11]_i_1_n_12 ),
        .Q(indvars_iv1_reg_169[8]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv1_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\indvars_iv1_reg_169_reg[11]_i_1_n_11 ),
        .Q(indvars_iv1_reg_169[9]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \indvars_iv2_reg_149[0]_i_1 
       (.I0(empty_23_reg_714[0]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_13_reg_820[0]),
        .I3(indvars_iv2_reg_149_reg[0]),
        .O(p_0_in_0[0]));
  LUT6 #(
    .INIT(64'hB8888BBB8BBBB888)) 
    \indvars_iv2_reg_149[1]_i_1 
       (.I0(empty_23_reg_714[1]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_13_reg_820[0]),
        .I3(indvars_iv2_reg_149_reg[0]),
        .I4(indvars_iv2_reg_149_reg[1]),
        .I5(add_ln13_13_reg_820[1]),
        .O(p_0_in_0[1]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv2_reg_149[2]_i_1 
       (.I0(empty_23_reg_714[2]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv2_reg_149[2]_i_2_n_5 ),
        .I3(indvars_iv2_reg_149_reg[2]),
        .I4(add_ln13_13_reg_820[2]),
        .O(p_0_in_0[2]));
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv2_reg_149[2]_i_2 
       (.I0(indvars_iv2_reg_149_reg[1]),
        .I1(add_ln13_13_reg_820[1]),
        .I2(add_ln13_13_reg_820[0]),
        .I3(indvars_iv2_reg_149_reg[0]),
        .O(\indvars_iv2_reg_149[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv2_reg_149[3]_i_1 
       (.I0(empty_23_reg_714[3]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv2_reg_149[4]_i_2_n_5 ),
        .I3(indvars_iv2_reg_149_reg[3]),
        .I4(add_ln13_13_reg_820[3]),
        .O(p_0_in_0[3]));
  LUT6 #(
    .INIT(64'h888B8BBBBBB8B888)) 
    \indvars_iv2_reg_149[4]_i_1 
       (.I0(empty_23_reg_714[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv2_reg_149[4]_i_2_n_5 ),
        .I3(add_ln13_13_reg_820[3]),
        .I4(indvars_iv2_reg_149_reg[3]),
        .I5(\indvars_iv2_reg_149[4]_i_3_n_5 ),
        .O(p_0_in_0[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv2_reg_149[4]_i_2 
       (.I0(indvars_iv2_reg_149_reg[2]),
        .I1(add_ln13_13_reg_820[2]),
        .I2(indvars_iv2_reg_149_reg[0]),
        .I3(add_ln13_13_reg_820[0]),
        .I4(add_ln13_13_reg_820[1]),
        .I5(indvars_iv2_reg_149_reg[1]),
        .O(\indvars_iv2_reg_149[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv2_reg_149[4]_i_3 
       (.I0(add_ln13_13_reg_820[4]),
        .I1(indvars_iv2_reg_149_reg[4]),
        .O(\indvars_iv2_reg_149[4]_i_3_n_5 ));
  FDRE \indvars_iv2_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in_0[0]),
        .Q(indvars_iv2_reg_149_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in_0[1]),
        .Q(indvars_iv2_reg_149_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in_0[2]),
        .Q(indvars_iv2_reg_149_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in_0[3]),
        .Q(indvars_iv2_reg_149_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in_0[4]),
        .Q(indvars_iv2_reg_149_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \indvars_iv_reg_159[0]_i_1 
       (.I0(add_ln13_12_reg_762[0]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_13_reg_820[0]),
        .I3(indvars_iv_reg_159_reg[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'hB8888BBB8BBBB888)) 
    \indvars_iv_reg_159[1]_i_1 
       (.I0(add_ln13_12_reg_762[1]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_13_reg_820[0]),
        .I3(indvars_iv_reg_159_reg[0]),
        .I4(indvars_iv_reg_159_reg[1]),
        .I5(add_ln13_13_reg_820[1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_159[2]_i_1 
       (.I0(add_ln13_12_reg_762[2]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv_reg_159[2]_i_2_n_5 ),
        .I3(indvars_iv_reg_159_reg[2]),
        .I4(add_ln13_13_reg_820[2]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv_reg_159[2]_i_2 
       (.I0(indvars_iv_reg_159_reg[1]),
        .I1(add_ln13_13_reg_820[1]),
        .I2(add_ln13_13_reg_820[0]),
        .I3(indvars_iv_reg_159_reg[0]),
        .O(\indvars_iv_reg_159[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_159[3]_i_1 
       (.I0(add_ln13_12_reg_762[3]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv_reg_159[4]_i_2_n_5 ),
        .I3(indvars_iv_reg_159_reg[3]),
        .I4(add_ln13_13_reg_820[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h888B8BBBBBB8B888)) 
    \indvars_iv_reg_159[4]_i_1 
       (.I0(add_ln13_12_reg_762[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv_reg_159[4]_i_2_n_5 ),
        .I3(add_ln13_13_reg_820[3]),
        .I4(indvars_iv_reg_159_reg[3]),
        .I5(\indvars_iv_reg_159[4]_i_3_n_5 ),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv_reg_159[4]_i_2 
       (.I0(indvars_iv_reg_159_reg[2]),
        .I1(add_ln13_13_reg_820[2]),
        .I2(indvars_iv_reg_159_reg[0]),
        .I3(add_ln13_13_reg_820[0]),
        .I4(add_ln13_13_reg_820[1]),
        .I5(indvars_iv_reg_159_reg[1]),
        .O(\indvars_iv_reg_159[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_159[4]_i_3 
       (.I0(add_ln13_13_reg_820[4]),
        .I1(indvars_iv_reg_159_reg[4]),
        .O(\indvars_iv_reg_159[4]_i_3_n_5 ));
  FDRE \indvars_iv_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[0]),
        .Q(indvars_iv_reg_159_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[1]),
        .Q(indvars_iv_reg_159_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[2]),
        .Q(indvars_iv_reg_159_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[3]),
        .Q(indvars_iv_reg_159_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[4]),
        .Q(indvars_iv_reg_159_reg[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \input_load_reg_902[15]_i_1 
       (.I0(icmp_ln25_reg_883_pp1_iter1_reg),
        .O(\input_load_reg_902[15]_i_1_n_5 ));
  FDRE \input_load_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[0]),
        .Q(input_load_reg_902[0]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[10] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[10]),
        .Q(input_load_reg_902[10]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[11] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[11]),
        .Q(input_load_reg_902[11]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[12] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[12]),
        .Q(input_load_reg_902[12]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[13] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[13]),
        .Q(input_load_reg_902[13]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[14] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[14]),
        .Q(input_load_reg_902[14]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[15] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[15]),
        .Q(input_load_reg_902[15]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[1]),
        .Q(input_load_reg_902[1]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[2]),
        .Q(input_load_reg_902[2]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[3]),
        .Q(input_load_reg_902[3]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[4]),
        .Q(input_load_reg_902[4]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[5]),
        .Q(input_load_reg_902[5]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[6]),
        .Q(input_load_reg_902[6]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[7]),
        .Q(input_load_reg_902[7]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[8] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[8]),
        .Q(input_load_reg_902[8]),
        .R(1'b0));
  FDRE \input_load_reg_902_reg[9] 
       (.C(ap_clk),
        .CE(\input_load_reg_902[15]_i_1_n_5 ),
        .D(input_r_q0[9]),
        .Q(input_load_reg_902[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44414440)) 
    \mul_ln13_1_reg_703[11]_i_10 
       (.I0(Q[8]),
        .I1(add_ln13_reg_692[2]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(add_ln13_reg_692[0]),
        .O(\mul_ln13_1_reg_703[11]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \mul_ln13_1_reg_703[11]_i_3 
       (.I0(add_ln13_reg_692[4]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\mul_ln13_1_reg_703_reg[11]_i_2_n_8 ),
        .O(\mul_ln13_1_reg_703[11]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hBBBF)) 
    \mul_ln13_1_reg_703[11]_i_5 
       (.I0(Q[8]),
        .I1(add_ln13_reg_692[2]),
        .I2(Q[5]),
        .I3(Q[11]),
        .O(\mul_ln13_1_reg_703[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \mul_ln13_1_reg_703[11]_i_6 
       (.I0(Q[11]),
        .I1(Q[5]),
        .I2(add_ln13_reg_692[2]),
        .I3(Q[8]),
        .O(\mul_ln13_1_reg_703[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \mul_ln13_1_reg_703[11]_i_7 
       (.I0(Q[11]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(add_ln13_reg_692[2]),
        .I4(add_ln13_reg_692[0]),
        .O(\mul_ln13_1_reg_703[11]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln13_1_reg_703[11]_i_8 
       (.I0(Q[8]),
        .I1(add_ln13_reg_692[2]),
        .O(\mul_ln13_1_reg_703[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \mul_ln13_1_reg_703[11]_i_9 
       (.I0(Q[5]),
        .I1(Q[11]),
        .I2(add_ln13_reg_692[2]),
        .I3(Q[8]),
        .O(\mul_ln13_1_reg_703[11]_i_9_n_5 ));
  FDRE \mul_ln13_1_reg_703_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[10]),
        .Q(mul_ln13_1_reg_703[10]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_703_reg[11] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(trunc_ln13_1_fu_375_p1[11]),
        .Q(mul_ln13_1_reg_703[11]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_703_reg[11]_i_1 
       (.CI(\empty_reg_708_reg[6]_i_1_n_5 ),
        .CO({\NLW_mul_ln13_1_reg_703_reg[11]_i_1_CO_UNCONNECTED [3:1],\mul_ln13_1_reg_703_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln13_1_reg_703_reg[11]_i_2_n_8 }),
        .O({\NLW_mul_ln13_1_reg_703_reg[11]_i_1_O_UNCONNECTED [3:2],trunc_ln13_1_fu_375_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\mul_ln13_1_reg_703[11]_i_3_n_5 }));
  CARRY4 \mul_ln13_1_reg_703_reg[11]_i_2 
       (.CI(\mul_ln13_1_reg_703_reg[11]_i_4_n_5 ),
        .CO({\NLW_mul_ln13_1_reg_703_reg[11]_i_2_CO_UNCONNECTED [3:1],\mul_ln13_1_reg_703_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln13_1_reg_703_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \mul_ln13_1_reg_703_reg[11]_i_4 
       (.CI(\empty_reg_708_reg[0]_i_1_n_5 ),
        .CO({\mul_ln13_1_reg_703_reg[11]_i_4_n_5 ,\mul_ln13_1_reg_703_reg[11]_i_4_n_6 ,\mul_ln13_1_reg_703_reg[11]_i_4_n_7 ,\mul_ln13_1_reg_703_reg[11]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,\mul_ln13_1_reg_703[11]_i_5_n_5 ,\mul_ln13_1_reg_703[11]_i_6_n_5 ,\mul_ln13_1_reg_703[11]_i_7_n_5 }),
        .O({\mul_ln13_1_reg_703_reg[11]_i_4_n_9 ,\mul_ln13_1_reg_703_reg[11]_i_4_n_10 ,\mul_ln13_1_reg_703_reg[11]_i_4_n_11 ,\mul_ln13_1_reg_703_reg[11]_i_4_n_12 }),
        .S({\mul_ln13_1_reg_703[11]_i_8_n_5 ,1'b0,\mul_ln13_1_reg_703[11]_i_9_n_5 ,\mul_ln13_1_reg_703[11]_i_10_n_5 }));
  LUT4 #(
    .INIT(16'h0002)) 
    \mul_ln13_reg_779[10]_i_11 
       (.I0(empty_25_reg_729[4]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .O(\mul_ln13_reg_779[10]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mul_ln13_reg_779[10]_i_12 
       (.I0(empty_25_reg_729[4]),
        .I1(Q[8]),
        .I2(empty_25_reg_729[3]),
        .O(\mul_ln13_reg_779[10]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \mul_ln13_reg_779[10]_i_13 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[11]),
        .I3(empty_25_reg_729[3]),
        .I4(empty_25_reg_729[4]),
        .O(\mul_ln13_reg_779[10]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h00054444)) 
    \mul_ln13_reg_779[10]_i_14 
       (.I0(Q[8]),
        .I1(empty_25_reg_729[4]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(empty_25_reg_729[3]),
        .O(\mul_ln13_reg_779[10]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln13_reg_779[10]_i_2 
       (.I0(\mul_ln13_reg_779_reg[10]_i_10_n_6 ),
        .I1(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln13_reg_779[10]_i_3 
       (.I0(\mul_ln13_reg_779_reg[10]_i_10_n_11 ),
        .I1(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_779[10]_i_4 
       (.I0(\mul_ln13_reg_779_reg[6]_i_3_n_9 ),
        .I1(\mul_ln13_reg_779_reg[10]_i_10_n_12 ),
        .O(\mul_ln13_reg_779[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_779[10]_i_5 
       (.I0(\mul_ln13_reg_779_reg[6]_i_3_n_9 ),
        .I1(\mul_ln13_reg_779_reg[10]_i_10_n_12 ),
        .O(\mul_ln13_reg_779[10]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mul_ln13_reg_779[10]_i_6 
       (.I0(\mul_ln13_reg_779_reg[10]_i_10_n_6 ),
        .I1(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \mul_ln13_reg_779[10]_i_7 
       (.I0(\mul_ln13_reg_779_reg[10]_i_10_n_11 ),
        .I1(\mul_ln13_reg_779_reg[10]_i_10_n_6 ),
        .I2(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[10]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \mul_ln13_reg_779[10]_i_8 
       (.I0(\mul_ln13_reg_779_reg[6]_i_3_n_9 ),
        .I1(\mul_ln13_reg_779_reg[10]_i_10_n_12 ),
        .I2(\mul_ln13_reg_779_reg[10]_i_10_n_11 ),
        .I3(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[10]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln13_reg_779[10]_i_9 
       (.I0(\mul_ln13_reg_779_reg[10]_i_10_n_12 ),
        .I1(\mul_ln13_reg_779_reg[6]_i_3_n_9 ),
        .I2(\mul_ln13_reg_779_reg[6]_i_3_n_10 ),
        .I3(\mul_ln13_reg_779_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_779[10]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_reg_779[13]_i_3 
       (.I0(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[13]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_reg_779[13]_i_4 
       (.I0(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[13]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_reg_779[13]_i_5 
       (.I0(\mul_ln13_reg_779_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_779[13]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h66655556)) 
    \mul_ln13_reg_779[2]_i_2 
       (.I0(empty_25_reg_729[1]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(empty_25_reg_729[0]),
        .O(\mul_ln13_reg_779[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \mul_ln13_reg_779[2]_i_3 
       (.I0(empty_25_reg_729[0]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .O(\mul_ln13_reg_779[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEEEDDDDE)) 
    \mul_ln13_reg_779[2]_i_4 
       (.I0(empty_25_reg_729[0]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(empty_25_reg_729[1]),
        .O(\mul_ln13_reg_779[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAB5554AA)) 
    \mul_ln13_reg_779[2]_i_5 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[11]),
        .I3(empty_25_reg_729[1]),
        .I4(empty_25_reg_729[0]),
        .O(\mul_ln13_reg_779[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \mul_ln13_reg_779[2]_i_6 
       (.I0(empty_25_reg_729[0]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(empty_25_reg_729[1]),
        .I4(Q[8]),
        .O(\mul_ln13_reg_779[2]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_779[2]_i_7 
       (.I0(Q[8]),
        .I1(empty_25_reg_729[0]),
        .O(\mul_ln13_reg_779[2]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_779[3]_i_1 
       (.I0(\mul_ln13_reg_779_reg[2]_i_1_n_9 ),
        .I1(\mul_ln13_reg_779_reg[3]_i_2_n_12 ),
        .O(mul_ln13_fu_434_p2[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln13_reg_779[3]_i_3 
       (.I0(empty_25_reg_729[3]),
        .I1(Q[8]),
        .I2(empty_25_reg_729[4]),
        .O(\mul_ln13_reg_779[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \mul_ln13_reg_779[3]_i_4 
       (.I0(empty_25_reg_729[3]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .O(\mul_ln13_reg_779[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln13_reg_779[3]_i_5 
       (.I0(empty_25_reg_729[3]),
        .I1(Q[8]),
        .I2(empty_25_reg_729[4]),
        .O(\mul_ln13_reg_779[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \mul_ln13_reg_779[3]_i_6 
       (.I0(empty_25_reg_729[4]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(empty_25_reg_729[3]),
        .O(\mul_ln13_reg_779[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \mul_ln13_reg_779[3]_i_7 
       (.I0(empty_25_reg_729[3]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(empty_25_reg_729[4]),
        .I4(Q[8]),
        .O(\mul_ln13_reg_779[3]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_779[3]_i_8 
       (.I0(Q[8]),
        .I1(empty_25_reg_729[3]),
        .O(\mul_ln13_reg_779[3]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF54FE00)) 
    \mul_ln13_reg_779[6]_i_10 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[11]),
        .I3(empty_25_reg_729[1]),
        .I4(empty_25_reg_729[0]),
        .O(\mul_ln13_reg_779[6]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mul_ln13_reg_779[6]_i_12 
       (.I0(Q[11]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(empty_25_reg_729[1]),
        .O(\mul_ln13_reg_779[6]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h000003FD)) 
    \mul_ln13_reg_779[6]_i_13 
       (.I0(empty_25_reg_729[0]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(empty_25_reg_729[1]),
        .I4(Q[8]),
        .O(\mul_ln13_reg_779[6]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h66627773)) 
    \mul_ln13_reg_779[6]_i_14 
       (.I0(Q[8]),
        .I1(empty_25_reg_729[1]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(empty_25_reg_729[0]),
        .O(\mul_ln13_reg_779[6]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_779[6]_i_2 
       (.I0(\mul_ln13_reg_779_reg[6]_i_3_n_10 ),
        .I1(\mul_ln13_reg_779_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_779[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_779[6]_i_4 
       (.I0(\mul_ln13_reg_779_reg[6]_i_3_n_10 ),
        .I1(\mul_ln13_reg_779_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_779[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_779[6]_i_5 
       (.I0(\mul_ln13_reg_779_reg[6]_i_3_n_11 ),
        .I1(\mul_ln13_reg_779_reg[3]_i_2_n_10 ),
        .O(\mul_ln13_reg_779[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_779[6]_i_6 
       (.I0(\mul_ln13_reg_779_reg[6]_i_3_n_12 ),
        .I1(\mul_ln13_reg_779_reg[3]_i_2_n_11 ),
        .O(\mul_ln13_reg_779[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_779[6]_i_7 
       (.I0(\mul_ln13_reg_779_reg[2]_i_1_n_9 ),
        .I1(\mul_ln13_reg_779_reg[3]_i_2_n_12 ),
        .O(\mul_ln13_reg_779[6]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \mul_ln13_reg_779[6]_i_8 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[11]),
        .I3(empty_25_reg_729[1]),
        .O(\mul_ln13_reg_779[6]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \mul_ln13_reg_779[6]_i_9 
       (.I0(empty_25_reg_729[1]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[8]),
        .O(\mul_ln13_reg_779[6]_i_9_n_5 ));
  FDRE \mul_ln13_reg_779_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[0]),
        .Q(mul_ln13_reg_779[0]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[10]),
        .Q(mul_ln13_reg_779[10]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_779_reg[10]_i_1 
       (.CI(\mul_ln13_reg_779_reg[6]_i_1_n_5 ),
        .CO({\mul_ln13_reg_779_reg[10]_i_1_n_5 ,\mul_ln13_reg_779_reg[10]_i_1_n_6 ,\mul_ln13_reg_779_reg[10]_i_1_n_7 ,\mul_ln13_reg_779_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_779[10]_i_2_n_5 ,\mul_ln13_reg_779[10]_i_3_n_5 ,\mul_ln13_reg_779[10]_i_4_n_5 ,\mul_ln13_reg_779[10]_i_5_n_5 }),
        .O(mul_ln13_fu_434_p2[10:7]),
        .S({\mul_ln13_reg_779[10]_i_6_n_5 ,\mul_ln13_reg_779[10]_i_7_n_5 ,\mul_ln13_reg_779[10]_i_8_n_5 ,\mul_ln13_reg_779[10]_i_9_n_5 }));
  CARRY4 \mul_ln13_reg_779_reg[10]_i_10 
       (.CI(\mul_ln13_reg_779_reg[3]_i_2_n_5 ),
        .CO({\NLW_mul_ln13_reg_779_reg[10]_i_10_CO_UNCONNECTED [3],\mul_ln13_reg_779_reg[10]_i_10_n_6 ,\NLW_mul_ln13_reg_779_reg[10]_i_10_CO_UNCONNECTED [1],\mul_ln13_reg_779_reg[10]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln13_reg_779[10]_i_11_n_5 ,\mul_ln13_reg_779[10]_i_12_n_5 }),
        .O({\NLW_mul_ln13_reg_779_reg[10]_i_10_O_UNCONNECTED [3:2],\mul_ln13_reg_779_reg[10]_i_10_n_11 ,\mul_ln13_reg_779_reg[10]_i_10_n_12 }),
        .S({1'b0,1'b1,\mul_ln13_reg_779[10]_i_13_n_5 ,\mul_ln13_reg_779[10]_i_14_n_5 }));
  FDRE \mul_ln13_reg_779_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[11]),
        .Q(mul_ln13_reg_779[11]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[12]),
        .Q(mul_ln13_reg_779[12]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[13]),
        .Q(mul_ln13_reg_779[13]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_779_reg[13]_i_1 
       (.CI(\mul_ln13_reg_779_reg[10]_i_1_n_5 ),
        .CO({\NLW_mul_ln13_reg_779_reg[13]_i_1_CO_UNCONNECTED [3:2],\mul_ln13_reg_779_reg[13]_i_1_n_7 ,\mul_ln13_reg_779_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln13_reg_779_reg[13]_i_2_n_8 ,\mul_ln13_reg_779[13]_i_3_n_5 }),
        .O({\NLW_mul_ln13_reg_779_reg[13]_i_1_O_UNCONNECTED [3],mul_ln13_fu_434_p2[13:11]}),
        .S({1'b0,1'b1,\mul_ln13_reg_779[13]_i_4_n_5 ,\mul_ln13_reg_779[13]_i_5_n_5 }));
  CARRY4 \mul_ln13_reg_779_reg[13]_i_2 
       (.CI(\mul_ln13_reg_779_reg[6]_i_3_n_5 ),
        .CO({\NLW_mul_ln13_reg_779_reg[13]_i_2_CO_UNCONNECTED [3:1],\mul_ln13_reg_779_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln13_reg_779_reg[13]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \mul_ln13_reg_779_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[1]),
        .Q(mul_ln13_reg_779[1]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[2]),
        .Q(mul_ln13_reg_779[2]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_779_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_779_reg[2]_i_1_n_5 ,\mul_ln13_reg_779_reg[2]_i_1_n_6 ,\mul_ln13_reg_779_reg[2]_i_1_n_7 ,\mul_ln13_reg_779_reg[2]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_779[2]_i_2_n_5 ,empty_25_reg_729[0],\mul_ln13_reg_779[2]_i_3_n_5 ,1'b0}),
        .O({\mul_ln13_reg_779_reg[2]_i_1_n_9 ,mul_ln13_fu_434_p2[2:0]}),
        .S({\mul_ln13_reg_779[2]_i_4_n_5 ,\mul_ln13_reg_779[2]_i_5_n_5 ,\mul_ln13_reg_779[2]_i_6_n_5 ,\mul_ln13_reg_779[2]_i_7_n_5 }));
  FDRE \mul_ln13_reg_779_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[3]),
        .Q(mul_ln13_reg_779[3]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_779_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_779_reg[3]_i_2_n_5 ,\mul_ln13_reg_779_reg[3]_i_2_n_6 ,\mul_ln13_reg_779_reg[3]_i_2_n_7 ,\mul_ln13_reg_779_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_779[3]_i_3_n_5 ,empty_25_reg_729[3],\mul_ln13_reg_779[3]_i_4_n_5 ,1'b0}),
        .O({\mul_ln13_reg_779_reg[3]_i_2_n_9 ,\mul_ln13_reg_779_reg[3]_i_2_n_10 ,\mul_ln13_reg_779_reg[3]_i_2_n_11 ,\mul_ln13_reg_779_reg[3]_i_2_n_12 }),
        .S({\mul_ln13_reg_779[3]_i_5_n_5 ,\mul_ln13_reg_779[3]_i_6_n_5 ,\mul_ln13_reg_779[3]_i_7_n_5 ,\mul_ln13_reg_779[3]_i_8_n_5 }));
  FDRE \mul_ln13_reg_779_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[4]),
        .Q(mul_ln13_reg_779[4]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[5]),
        .Q(mul_ln13_reg_779[5]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[6]),
        .Q(mul_ln13_reg_779[6]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_779_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_779_reg[6]_i_1_n_5 ,\mul_ln13_reg_779_reg[6]_i_1_n_6 ,\mul_ln13_reg_779_reg[6]_i_1_n_7 ,\mul_ln13_reg_779_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_779[6]_i_2_n_5 ,\mul_ln13_reg_779_reg[6]_i_3_n_11 ,\mul_ln13_reg_779_reg[6]_i_3_n_12 ,\mul_ln13_reg_779_reg[2]_i_1_n_9 }),
        .O({mul_ln13_fu_434_p2[6:4],\NLW_mul_ln13_reg_779_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln13_reg_779[6]_i_4_n_5 ,\mul_ln13_reg_779[6]_i_5_n_5 ,\mul_ln13_reg_779[6]_i_6_n_5 ,\mul_ln13_reg_779[6]_i_7_n_5 }));
  CARRY4 \mul_ln13_reg_779_reg[6]_i_3 
       (.CI(\mul_ln13_reg_779_reg[2]_i_1_n_5 ),
        .CO({\mul_ln13_reg_779_reg[6]_i_3_n_5 ,\mul_ln13_reg_779_reg[6]_i_3_n_6 ,\mul_ln13_reg_779_reg[6]_i_3_n_7 ,\mul_ln13_reg_779_reg[6]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,\mul_ln13_reg_779[6]_i_8_n_5 ,\mul_ln13_reg_779[6]_i_9_n_5 ,\mul_ln13_reg_779[6]_i_10_n_5 }),
        .O({\mul_ln13_reg_779_reg[6]_i_3_n_9 ,\mul_ln13_reg_779_reg[6]_i_3_n_10 ,\mul_ln13_reg_779_reg[6]_i_3_n_11 ,\mul_ln13_reg_779_reg[6]_i_3_n_12 }),
        .S({S,\mul_ln13_reg_779[6]_i_12_n_5 ,\mul_ln13_reg_779[6]_i_13_n_5 ,\mul_ln13_reg_779[6]_i_14_n_5 }));
  FDRE \mul_ln13_reg_779_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[7]),
        .Q(mul_ln13_reg_779[7]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[8]),
        .Q(mul_ln13_reg_779[8]),
        .R(1'b0));
  FDRE \mul_ln13_reg_779_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_434_p2[9]),
        .Q(mul_ln13_reg_779[9]),
        .R(1'b0));
  FDRE \o_count_0_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[0]),
        .Q(o_count_0_reg_199[0]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[10]),
        .Q(o_count_0_reg_199[10]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[11]),
        .Q(o_count_0_reg_199[11]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[12]),
        .Q(o_count_0_reg_199[12]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[13]),
        .Q(o_count_0_reg_199[13]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[1]),
        .Q(o_count_0_reg_199[1]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[2]),
        .Q(o_count_0_reg_199[2]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[3]),
        .Q(o_count_0_reg_199[3]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[4]),
        .Q(o_count_0_reg_199[4]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[5]),
        .Q(o_count_0_reg_199[5]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[6]),
        .Q(o_count_0_reg_199[6]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[7]),
        .Q(o_count_0_reg_199[7]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[8]),
        .Q(o_count_0_reg_199[8]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln20_1_reg_878[9]),
        .Q(o_count_0_reg_199[9]),
        .R(ap_CS_fsm_state5));
  LUT5 #(
    .INIT(32'hFFFF2AA2)) 
    \o_count_1_reg_234[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(ap_NS_fsm14_out),
        .O(\o_count_1_reg_234[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0009000000000009)) 
    \o_count_1_reg_234[0]_i_3 
       (.I0(depth_0_reg_223[4]),
        .I1(empty_26_reg_826[4]),
        .I2(depth_0_reg_223[1]),
        .I3(depth_0_reg_223[2]),
        .I4(empty_26_reg_826[0]),
        .I5(depth_0_reg_223[0]),
        .O(\o_count_1_reg_234[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[0]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[0]),
        .I5(o_count_1_reg_234_reg[0]),
        .O(\o_count_1_reg_234[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[0]_i_5 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[3]),
        .I5(o_count_1_reg_234_reg[3]),
        .O(\o_count_1_reg_234[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[0]_i_6 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[2]),
        .I5(o_count_1_reg_234_reg[2]),
        .O(\o_count_1_reg_234[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[0]_i_7 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[1]),
        .I5(o_count_1_reg_234_reg[1]),
        .O(\o_count_1_reg_234[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h2AA2FFFF0000D55D)) 
    \o_count_1_reg_234[0]_i_8 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_1_reg_234_reg[0]),
        .I5(o_count_0_reg_199[0]),
        .O(\o_count_1_reg_234[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[12]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[13]),
        .I5(o_count_1_reg_234_reg[13]),
        .O(\o_count_1_reg_234[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[12]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[12]),
        .I5(o_count_1_reg_234_reg[12]),
        .O(\o_count_1_reg_234[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[4]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[7]),
        .I5(o_count_1_reg_234_reg[7]),
        .O(\o_count_1_reg_234[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[4]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[6]),
        .I5(o_count_1_reg_234_reg[6]),
        .O(\o_count_1_reg_234[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[4]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[5]),
        .I5(o_count_1_reg_234_reg[5]),
        .O(\o_count_1_reg_234[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[4]_i_5 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[4]),
        .I5(o_count_1_reg_234_reg[4]),
        .O(\o_count_1_reg_234[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[8]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[11]),
        .I5(o_count_1_reg_234_reg[11]),
        .O(\o_count_1_reg_234[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[8]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[10]),
        .I5(o_count_1_reg_234_reg[10]),
        .O(\o_count_1_reg_234[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[8]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[9]),
        .I5(o_count_1_reg_234_reg[9]),
        .O(\o_count_1_reg_234[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_234[8]_i_5 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_234[0]_i_3_n_5 ),
        .I2(empty_26_reg_826[3]),
        .I3(depth_0_reg_223[3]),
        .I4(o_count_0_reg_199[8]),
        .I5(o_count_1_reg_234_reg[8]),
        .O(\o_count_1_reg_234[8]_i_5_n_5 ));
  FDRE \o_count_1_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[0]_i_2_n_12 ),
        .Q(o_count_1_reg_234_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_234_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_1_reg_234_reg[0]_i_2_n_5 ,\o_count_1_reg_234_reg[0]_i_2_n_6 ,\o_count_1_reg_234_reg[0]_i_2_n_7 ,\o_count_1_reg_234_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_1_reg_234[0]_i_4_n_5 }),
        .O({\o_count_1_reg_234_reg[0]_i_2_n_9 ,\o_count_1_reg_234_reg[0]_i_2_n_10 ,\o_count_1_reg_234_reg[0]_i_2_n_11 ,\o_count_1_reg_234_reg[0]_i_2_n_12 }),
        .S({\o_count_1_reg_234[0]_i_5_n_5 ,\o_count_1_reg_234[0]_i_6_n_5 ,\o_count_1_reg_234[0]_i_7_n_5 ,\o_count_1_reg_234[0]_i_8_n_5 }));
  FDRE \o_count_1_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[8]_i_1_n_10 ),
        .Q(o_count_1_reg_234_reg[10]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[8]_i_1_n_9 ),
        .Q(o_count_1_reg_234_reg[11]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[12]_i_1_n_12 ),
        .Q(o_count_1_reg_234_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_234_reg[12]_i_1 
       (.CI(\o_count_1_reg_234_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_1_reg_234_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_1_reg_234_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_1_reg_234_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_1_reg_234_reg[12]_i_1_n_11 ,\o_count_1_reg_234_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_1_reg_234[12]_i_2_n_5 ,\o_count_1_reg_234[12]_i_3_n_5 }));
  FDRE \o_count_1_reg_234_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[12]_i_1_n_11 ),
        .Q(o_count_1_reg_234_reg[13]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[0]_i_2_n_11 ),
        .Q(o_count_1_reg_234_reg[1]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[0]_i_2_n_10 ),
        .Q(o_count_1_reg_234_reg[2]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[0]_i_2_n_9 ),
        .Q(o_count_1_reg_234_reg[3]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[4]_i_1_n_12 ),
        .Q(o_count_1_reg_234_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_234_reg[4]_i_1 
       (.CI(\o_count_1_reg_234_reg[0]_i_2_n_5 ),
        .CO({\o_count_1_reg_234_reg[4]_i_1_n_5 ,\o_count_1_reg_234_reg[4]_i_1_n_6 ,\o_count_1_reg_234_reg[4]_i_1_n_7 ,\o_count_1_reg_234_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_234_reg[4]_i_1_n_9 ,\o_count_1_reg_234_reg[4]_i_1_n_10 ,\o_count_1_reg_234_reg[4]_i_1_n_11 ,\o_count_1_reg_234_reg[4]_i_1_n_12 }),
        .S({\o_count_1_reg_234[4]_i_2_n_5 ,\o_count_1_reg_234[4]_i_3_n_5 ,\o_count_1_reg_234[4]_i_4_n_5 ,\o_count_1_reg_234[4]_i_5_n_5 }));
  FDRE \o_count_1_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[4]_i_1_n_11 ),
        .Q(o_count_1_reg_234_reg[5]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[4]_i_1_n_10 ),
        .Q(o_count_1_reg_234_reg[6]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[4]_i_1_n_9 ),
        .Q(o_count_1_reg_234_reg[7]),
        .R(1'b0));
  FDRE \o_count_1_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[8]_i_1_n_12 ),
        .Q(o_count_1_reg_234_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_234_reg[8]_i_1 
       (.CI(\o_count_1_reg_234_reg[4]_i_1_n_5 ),
        .CO({\o_count_1_reg_234_reg[8]_i_1_n_5 ,\o_count_1_reg_234_reg[8]_i_1_n_6 ,\o_count_1_reg_234_reg[8]_i_1_n_7 ,\o_count_1_reg_234_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_234_reg[8]_i_1_n_9 ,\o_count_1_reg_234_reg[8]_i_1_n_10 ,\o_count_1_reg_234_reg[8]_i_1_n_11 ,\o_count_1_reg_234_reg[8]_i_1_n_12 }),
        .S({\o_count_1_reg_234[8]_i_2_n_5 ,\o_count_1_reg_234[8]_i_3_n_5 ,\o_count_1_reg_234[8]_i_4_n_5 ,\o_count_1_reg_234[8]_i_5_n_5 }));
  FDRE \o_count_1_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_234[0]_i_1_n_5 ),
        .D(\o_count_1_reg_234_reg[8]_i_1_n_11 ),
        .Q(o_count_1_reg_234_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[0]_i_1 
       (.I0(indvars_iv10_reg_189[0]),
        .I1(add_ln20_2_reg_907[0]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[10]_i_1 
       (.I0(indvars_iv10_reg_189[10]),
        .I1(add_ln20_2_reg_907[10]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[11]_i_1 
       (.I0(indvars_iv10_reg_189[11]),
        .I1(add_ln20_2_reg_907[11]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[12]_i_1 
       (.I0(indvars_iv10_reg_189[12]),
        .I1(add_ln20_2_reg_907[12]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[13]_i_1 
       (.I0(indvars_iv10_reg_189[13]),
        .I1(add_ln20_2_reg_907[13]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[1]_i_1 
       (.I0(indvars_iv10_reg_189[1]),
        .I1(add_ln20_2_reg_907[1]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[2]_i_1 
       (.I0(indvars_iv10_reg_189[2]),
        .I1(add_ln20_2_reg_907[2]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[3]_i_1 
       (.I0(indvars_iv10_reg_189[3]),
        .I1(add_ln20_2_reg_907[3]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[4]_i_1 
       (.I0(indvars_iv10_reg_189[4]),
        .I1(add_ln20_2_reg_907[4]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[5]_i_1 
       (.I0(indvars_iv10_reg_189[5]),
        .I1(add_ln20_2_reg_907[5]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[6]_i_1 
       (.I0(indvars_iv10_reg_189[6]),
        .I1(add_ln20_2_reg_907[6]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[7]_i_1 
       (.I0(indvars_iv10_reg_189[7]),
        .I1(add_ln20_2_reg_907[7]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[8]_i_1 
       (.I0(indvars_iv10_reg_189[8]),
        .I1(add_ln20_2_reg_907[8]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_266[9]_i_1 
       (.I0(indvars_iv10_reg_189[9]),
        .I1(add_ln20_2_reg_907[9]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_266[9]_i_1_n_5 ));
  FDRE \o_count_2_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[0]_i_1_n_5 ),
        .Q(o_count_2_reg_266[0]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[10]_i_1_n_5 ),
        .Q(o_count_2_reg_266[10]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[11]_i_1_n_5 ),
        .Q(o_count_2_reg_266[11]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[12]_i_1_n_5 ),
        .Q(o_count_2_reg_266[12]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[13]_i_1_n_5 ),
        .Q(o_count_2_reg_266[13]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[1]_i_1_n_5 ),
        .Q(o_count_2_reg_266[1]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[2]_i_1_n_5 ),
        .Q(o_count_2_reg_266[2]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[3]_i_1_n_5 ),
        .Q(o_count_2_reg_266[3]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[4]_i_1_n_5 ),
        .Q(o_count_2_reg_266[4]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[5]_i_1_n_5 ),
        .Q(o_count_2_reg_266[5]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[6]_i_1_n_5 ),
        .Q(o_count_2_reg_266[6]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[7]_i_1_n_5 ),
        .Q(o_count_2_reg_266[7]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[8]_i_1_n_5 ),
        .Q(o_count_2_reg_266[8]),
        .R(1'b0));
  FDRE \o_count_2_reg_266_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_2_reg_266[9]_i_1_n_5 ),
        .Q(o_count_2_reg_266[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[0]_i_1 
       (.I0(o_count_7_reg_897_reg[0]),
        .I1(o_count_2_reg_266[0]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[10]_i_1 
       (.I0(o_count_7_reg_897_reg[10]),
        .I1(o_count_2_reg_266[10]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[11]_i_1 
       (.I0(o_count_7_reg_897_reg[11]),
        .I1(o_count_2_reg_266[11]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[12]_i_1 
       (.I0(o_count_7_reg_897_reg[12]),
        .I1(o_count_2_reg_266[12]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \o_count_3_reg_299[13]_i_1 
       (.I0(icmp_ln25_reg_883),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\add_ln30_reg_873[13]_i_1_n_5 ),
        .O(\o_count_3_reg_299[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[13]_i_2 
       (.I0(o_count_7_reg_897_reg[13]),
        .I1(o_count_2_reg_266[13]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[1]_i_1 
       (.I0(o_count_7_reg_897_reg[1]),
        .I1(o_count_2_reg_266[1]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[2]_i_1 
       (.I0(o_count_7_reg_897_reg[2]),
        .I1(o_count_2_reg_266[2]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[3]_i_1 
       (.I0(o_count_7_reg_897_reg[3]),
        .I1(o_count_2_reg_266[3]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[4]_i_1 
       (.I0(o_count_7_reg_897_reg[4]),
        .I1(o_count_2_reg_266[4]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[5]_i_1 
       (.I0(o_count_7_reg_897_reg[5]),
        .I1(o_count_2_reg_266[5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[6]_i_1 
       (.I0(o_count_7_reg_897_reg[6]),
        .I1(o_count_2_reg_266[6]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[7]_i_1 
       (.I0(o_count_7_reg_897_reg[7]),
        .I1(o_count_2_reg_266[7]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[8]_i_1 
       (.I0(o_count_7_reg_897_reg[8]),
        .I1(o_count_2_reg_266[8]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_299[9]_i_1 
       (.I0(o_count_7_reg_897_reg[9]),
        .I1(o_count_2_reg_266[9]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln25_reg_883),
        .O(\o_count_3_reg_299[9]_i_1_n_5 ));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[0]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[10]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[11]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[12]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[12]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[13]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[1]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[2]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[3]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[4]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[5]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[6]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[7]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[8]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_299[9]),
        .Q(o_count_3_reg_299_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[0]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[10]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[11]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[12]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[12]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[13]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[1]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[2]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[3]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[4]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[5]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[6]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[7]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[8]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_3_reg_299_pp1_iter1_reg[9]),
        .Q(o_count_3_reg_299_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[0]_i_1_n_5 ),
        .Q(o_count_3_reg_299[0]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[10]_i_1_n_5 ),
        .Q(o_count_3_reg_299[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[11]_i_1_n_5 ),
        .Q(o_count_3_reg_299[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[12]_i_1_n_5 ),
        .Q(o_count_3_reg_299[12]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[13]_i_2_n_5 ),
        .Q(o_count_3_reg_299[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[1]_i_1_n_5 ),
        .Q(o_count_3_reg_299[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[2]_i_1_n_5 ),
        .Q(o_count_3_reg_299[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[3]_i_1_n_5 ),
        .Q(o_count_3_reg_299[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[4]_i_1_n_5 ),
        .Q(o_count_3_reg_299[4]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[5]_i_1_n_5 ),
        .Q(o_count_3_reg_299[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[6]_i_1_n_5 ),
        .Q(o_count_3_reg_299[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[7]_i_1_n_5 ),
        .Q(o_count_3_reg_299[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[8]_i_1_n_5 ),
        .Q(o_count_3_reg_299[8]),
        .R(1'b0));
  FDRE \o_count_3_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_299[13]_i_1_n_5 ),
        .D(\o_count_3_reg_299[9]_i_1_n_5 ),
        .Q(o_count_3_reg_299[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \o_count_4_reg_320[0]_i_1 
       (.I0(icmp_ln34_fu_605_p2),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state14),
        .O(\o_count_4_reg_320[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[0]_i_3 
       (.I0(o_count_4_reg_320_reg[0]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[0]),
        .O(\o_count_4_reg_320[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[0]_i_4 
       (.I0(o_count_4_reg_320_reg[3]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[3]),
        .O(\o_count_4_reg_320[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[0]_i_5 
       (.I0(o_count_4_reg_320_reg[2]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[2]),
        .O(\o_count_4_reg_320[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[0]_i_6 
       (.I0(o_count_4_reg_320_reg[1]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[1]),
        .O(\o_count_4_reg_320[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA3AA)) 
    \o_count_4_reg_320[0]_i_7 
       (.I0(o_count_reg_255_reg[0]),
        .I1(o_count_4_reg_320_reg[0]),
        .I2(icmp_ln34_fu_605_p2),
        .I3(ap_CS_fsm_state15),
        .O(\o_count_4_reg_320[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[12]_i_2 
       (.I0(o_count_4_reg_320_reg[13]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[13]),
        .O(\o_count_4_reg_320[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[12]_i_3 
       (.I0(o_count_4_reg_320_reg[12]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[12]),
        .O(\o_count_4_reg_320[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[4]_i_2 
       (.I0(o_count_4_reg_320_reg[7]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[7]),
        .O(\o_count_4_reg_320[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[4]_i_3 
       (.I0(o_count_4_reg_320_reg[6]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[6]),
        .O(\o_count_4_reg_320[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[4]_i_4 
       (.I0(o_count_4_reg_320_reg[5]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[5]),
        .O(\o_count_4_reg_320[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[4]_i_5 
       (.I0(o_count_4_reg_320_reg[4]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[4]),
        .O(\o_count_4_reg_320[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[8]_i_2 
       (.I0(o_count_4_reg_320_reg[11]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[11]),
        .O(\o_count_4_reg_320[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[8]_i_3 
       (.I0(o_count_4_reg_320_reg[10]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[10]),
        .O(\o_count_4_reg_320[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[8]_i_4 
       (.I0(o_count_4_reg_320_reg[9]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[9]),
        .O(\o_count_4_reg_320[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_320[8]_i_5 
       (.I0(o_count_4_reg_320_reg[8]),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln34_fu_605_p2),
        .I3(o_count_reg_255_reg[8]),
        .O(\o_count_4_reg_320[8]_i_5_n_5 ));
  FDRE \o_count_4_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[0]_i_2_n_12 ),
        .Q(o_count_4_reg_320_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_320_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_4_reg_320_reg[0]_i_2_n_5 ,\o_count_4_reg_320_reg[0]_i_2_n_6 ,\o_count_4_reg_320_reg[0]_i_2_n_7 ,\o_count_4_reg_320_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_4_reg_320[0]_i_3_n_5 }),
        .O({\o_count_4_reg_320_reg[0]_i_2_n_9 ,\o_count_4_reg_320_reg[0]_i_2_n_10 ,\o_count_4_reg_320_reg[0]_i_2_n_11 ,\o_count_4_reg_320_reg[0]_i_2_n_12 }),
        .S({\o_count_4_reg_320[0]_i_4_n_5 ,\o_count_4_reg_320[0]_i_5_n_5 ,\o_count_4_reg_320[0]_i_6_n_5 ,\o_count_4_reg_320[0]_i_7_n_5 }));
  FDRE \o_count_4_reg_320_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[8]_i_1_n_10 ),
        .Q(o_count_4_reg_320_reg[10]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[8]_i_1_n_9 ),
        .Q(o_count_4_reg_320_reg[11]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[12]_i_1_n_12 ),
        .Q(o_count_4_reg_320_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_320_reg[12]_i_1 
       (.CI(\o_count_4_reg_320_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_4_reg_320_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_4_reg_320_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_4_reg_320_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_4_reg_320_reg[12]_i_1_n_11 ,\o_count_4_reg_320_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_4_reg_320[12]_i_2_n_5 ,\o_count_4_reg_320[12]_i_3_n_5 }));
  FDRE \o_count_4_reg_320_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[12]_i_1_n_11 ),
        .Q(o_count_4_reg_320_reg[13]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[0]_i_2_n_11 ),
        .Q(o_count_4_reg_320_reg[1]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[0]_i_2_n_10 ),
        .Q(o_count_4_reg_320_reg[2]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[0]_i_2_n_9 ),
        .Q(o_count_4_reg_320_reg[3]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[4]_i_1_n_12 ),
        .Q(o_count_4_reg_320_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_320_reg[4]_i_1 
       (.CI(\o_count_4_reg_320_reg[0]_i_2_n_5 ),
        .CO({\o_count_4_reg_320_reg[4]_i_1_n_5 ,\o_count_4_reg_320_reg[4]_i_1_n_6 ,\o_count_4_reg_320_reg[4]_i_1_n_7 ,\o_count_4_reg_320_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_320_reg[4]_i_1_n_9 ,\o_count_4_reg_320_reg[4]_i_1_n_10 ,\o_count_4_reg_320_reg[4]_i_1_n_11 ,\o_count_4_reg_320_reg[4]_i_1_n_12 }),
        .S({\o_count_4_reg_320[4]_i_2_n_5 ,\o_count_4_reg_320[4]_i_3_n_5 ,\o_count_4_reg_320[4]_i_4_n_5 ,\o_count_4_reg_320[4]_i_5_n_5 }));
  FDRE \o_count_4_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[4]_i_1_n_11 ),
        .Q(o_count_4_reg_320_reg[5]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[4]_i_1_n_10 ),
        .Q(o_count_4_reg_320_reg[6]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[4]_i_1_n_9 ),
        .Q(o_count_4_reg_320_reg[7]),
        .R(1'b0));
  FDRE \o_count_4_reg_320_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[8]_i_1_n_12 ),
        .Q(o_count_4_reg_320_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_320_reg[8]_i_1 
       (.CI(\o_count_4_reg_320_reg[4]_i_1_n_5 ),
        .CO({\o_count_4_reg_320_reg[8]_i_1_n_5 ,\o_count_4_reg_320_reg[8]_i_1_n_6 ,\o_count_4_reg_320_reg[8]_i_1_n_7 ,\o_count_4_reg_320_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_320_reg[8]_i_1_n_9 ,\o_count_4_reg_320_reg[8]_i_1_n_10 ,\o_count_4_reg_320_reg[8]_i_1_n_11 ,\o_count_4_reg_320_reg[8]_i_1_n_12 }),
        .S({\o_count_4_reg_320[8]_i_2_n_5 ,\o_count_4_reg_320[8]_i_3_n_5 ,\o_count_4_reg_320[8]_i_4_n_5 ,\o_count_4_reg_320[8]_i_5_n_5 }));
  FDRE \o_count_4_reg_320_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_320[0]_i_1_n_5 ),
        .D(\o_count_4_reg_320_reg[8]_i_1_n_11 ),
        .Q(o_count_4_reg_320_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \o_count_5_reg_330[0]_i_1 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_NS_fsm1),
        .O(\o_count_5_reg_330[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[0]_i_3 
       (.I0(o_count_5_reg_330_reg[0]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[0]),
        .O(\o_count_5_reg_330[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[0]_i_4 
       (.I0(o_count_5_reg_330_reg[3]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[3]),
        .O(\o_count_5_reg_330[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[0]_i_5 
       (.I0(o_count_5_reg_330_reg[2]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[2]),
        .O(\o_count_5_reg_330[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[0]_i_6 
       (.I0(o_count_5_reg_330_reg[1]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[1]),
        .O(\o_count_5_reg_330[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_5_reg_330[0]_i_7 
       (.I0(add_ln23_1_reg_858[0]),
        .I1(o_count_5_reg_330_reg[0]),
        .I2(ap_NS_fsm18_out),
        .O(\o_count_5_reg_330[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[12]_i_2 
       (.I0(o_count_5_reg_330_reg[13]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[13]),
        .O(\o_count_5_reg_330[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[12]_i_3 
       (.I0(o_count_5_reg_330_reg[12]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[12]),
        .O(\o_count_5_reg_330[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[4]_i_2 
       (.I0(o_count_5_reg_330_reg[7]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[7]),
        .O(\o_count_5_reg_330[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[4]_i_3 
       (.I0(o_count_5_reg_330_reg[6]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[6]),
        .O(\o_count_5_reg_330[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[4]_i_4 
       (.I0(o_count_5_reg_330_reg[5]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[5]),
        .O(\o_count_5_reg_330[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[4]_i_5 
       (.I0(o_count_5_reg_330_reg[4]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[4]),
        .O(\o_count_5_reg_330[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[8]_i_2 
       (.I0(o_count_5_reg_330_reg[11]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[11]),
        .O(\o_count_5_reg_330[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[8]_i_3 
       (.I0(o_count_5_reg_330_reg[10]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[10]),
        .O(\o_count_5_reg_330[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[8]_i_4 
       (.I0(o_count_5_reg_330_reg[9]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[9]),
        .O(\o_count_5_reg_330[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_330[8]_i_5 
       (.I0(o_count_5_reg_330_reg[8]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_858[8]),
        .O(\o_count_5_reg_330[8]_i_5_n_5 ));
  FDRE \o_count_5_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[0]_i_2_n_12 ),
        .Q(o_count_5_reg_330_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_330_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_5_reg_330_reg[0]_i_2_n_5 ,\o_count_5_reg_330_reg[0]_i_2_n_6 ,\o_count_5_reg_330_reg[0]_i_2_n_7 ,\o_count_5_reg_330_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_5_reg_330[0]_i_3_n_5 }),
        .O({\o_count_5_reg_330_reg[0]_i_2_n_9 ,\o_count_5_reg_330_reg[0]_i_2_n_10 ,\o_count_5_reg_330_reg[0]_i_2_n_11 ,\o_count_5_reg_330_reg[0]_i_2_n_12 }),
        .S({\o_count_5_reg_330[0]_i_4_n_5 ,\o_count_5_reg_330[0]_i_5_n_5 ,\o_count_5_reg_330[0]_i_6_n_5 ,\o_count_5_reg_330[0]_i_7_n_5 }));
  FDRE \o_count_5_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[8]_i_1_n_10 ),
        .Q(o_count_5_reg_330_reg[10]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[8]_i_1_n_9 ),
        .Q(o_count_5_reg_330_reg[11]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[12]_i_1_n_12 ),
        .Q(o_count_5_reg_330_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_330_reg[12]_i_1 
       (.CI(\o_count_5_reg_330_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_5_reg_330_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_5_reg_330_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_5_reg_330_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_5_reg_330_reg[12]_i_1_n_11 ,\o_count_5_reg_330_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_5_reg_330[12]_i_2_n_5 ,\o_count_5_reg_330[12]_i_3_n_5 }));
  FDRE \o_count_5_reg_330_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[12]_i_1_n_11 ),
        .Q(o_count_5_reg_330_reg[13]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[0]_i_2_n_11 ),
        .Q(o_count_5_reg_330_reg[1]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[0]_i_2_n_10 ),
        .Q(o_count_5_reg_330_reg[2]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[0]_i_2_n_9 ),
        .Q(o_count_5_reg_330_reg[3]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[4]_i_1_n_12 ),
        .Q(o_count_5_reg_330_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_330_reg[4]_i_1 
       (.CI(\o_count_5_reg_330_reg[0]_i_2_n_5 ),
        .CO({\o_count_5_reg_330_reg[4]_i_1_n_5 ,\o_count_5_reg_330_reg[4]_i_1_n_6 ,\o_count_5_reg_330_reg[4]_i_1_n_7 ,\o_count_5_reg_330_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_330_reg[4]_i_1_n_9 ,\o_count_5_reg_330_reg[4]_i_1_n_10 ,\o_count_5_reg_330_reg[4]_i_1_n_11 ,\o_count_5_reg_330_reg[4]_i_1_n_12 }),
        .S({\o_count_5_reg_330[4]_i_2_n_5 ,\o_count_5_reg_330[4]_i_3_n_5 ,\o_count_5_reg_330[4]_i_4_n_5 ,\o_count_5_reg_330[4]_i_5_n_5 }));
  FDRE \o_count_5_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[4]_i_1_n_11 ),
        .Q(o_count_5_reg_330_reg[5]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[4]_i_1_n_10 ),
        .Q(o_count_5_reg_330_reg[6]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[4]_i_1_n_9 ),
        .Q(o_count_5_reg_330_reg[7]),
        .R(1'b0));
  FDRE \o_count_5_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[8]_i_1_n_12 ),
        .Q(o_count_5_reg_330_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_330_reg[8]_i_1 
       (.CI(\o_count_5_reg_330_reg[4]_i_1_n_5 ),
        .CO({\o_count_5_reg_330_reg[8]_i_1_n_5 ,\o_count_5_reg_330_reg[8]_i_1_n_6 ,\o_count_5_reg_330_reg[8]_i_1_n_7 ,\o_count_5_reg_330_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_330_reg[8]_i_1_n_9 ,\o_count_5_reg_330_reg[8]_i_1_n_10 ,\o_count_5_reg_330_reg[8]_i_1_n_11 ,\o_count_5_reg_330_reg[8]_i_1_n_12 }),
        .S({\o_count_5_reg_330[8]_i_2_n_5 ,\o_count_5_reg_330[8]_i_3_n_5 ,\o_count_5_reg_330[8]_i_4_n_5 ,\o_count_5_reg_330[8]_i_5_n_5 }));
  FDRE \o_count_5_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_330[0]_i_1_n_5 ),
        .D(\o_count_5_reg_330_reg[8]_i_1_n_11 ),
        .Q(o_count_5_reg_330_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \o_count_7_reg_897[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_condition_pp1_exit_iter0_state10),
        .O(i_count_2_reg_3101));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[0]_i_3 
       (.I0(o_count_7_reg_897_reg[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[3]),
        .O(\o_count_7_reg_897[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[0]_i_4 
       (.I0(o_count_7_reg_897_reg[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[2]),
        .O(\o_count_7_reg_897[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[0]_i_5 
       (.I0(o_count_7_reg_897_reg[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[1]),
        .O(\o_count_7_reg_897[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \o_count_7_reg_897[0]_i_6 
       (.I0(o_count_3_reg_299[0]),
        .I1(icmp_ln25_reg_883),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(o_count_7_reg_897_reg[0]),
        .O(\o_count_7_reg_897[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[12]_i_2 
       (.I0(o_count_7_reg_897_reg[13]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[13]),
        .O(\o_count_7_reg_897[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[12]_i_3 
       (.I0(o_count_7_reg_897_reg[12]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[12]),
        .O(\o_count_7_reg_897[12]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[4]_i_2 
       (.I0(o_count_7_reg_897_reg[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[7]),
        .O(\o_count_7_reg_897[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[4]_i_3 
       (.I0(o_count_7_reg_897_reg[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[6]),
        .O(\o_count_7_reg_897[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[4]_i_4 
       (.I0(o_count_7_reg_897_reg[5]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[5]),
        .O(\o_count_7_reg_897[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[4]_i_5 
       (.I0(o_count_7_reg_897_reg[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[4]),
        .O(\o_count_7_reg_897[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[8]_i_2 
       (.I0(o_count_7_reg_897_reg[11]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[11]),
        .O(\o_count_7_reg_897[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[8]_i_3 
       (.I0(o_count_7_reg_897_reg[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[10]),
        .O(\o_count_7_reg_897[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[8]_i_4 
       (.I0(o_count_7_reg_897_reg[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[9]),
        .O(\o_count_7_reg_897[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_897[8]_i_5 
       (.I0(o_count_7_reg_897_reg[8]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln25_reg_883),
        .I4(o_count_3_reg_299[8]),
        .O(\o_count_7_reg_897[8]_i_5_n_5 ));
  FDRE \o_count_7_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[0]_i_2_n_12 ),
        .Q(o_count_7_reg_897_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_897_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_7_reg_897_reg[0]_i_2_n_5 ,\o_count_7_reg_897_reg[0]_i_2_n_6 ,\o_count_7_reg_897_reg[0]_i_2_n_7 ,\o_count_7_reg_897_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_count_7_reg_897_reg[0]_i_2_n_9 ,\o_count_7_reg_897_reg[0]_i_2_n_10 ,\o_count_7_reg_897_reg[0]_i_2_n_11 ,\o_count_7_reg_897_reg[0]_i_2_n_12 }),
        .S({\o_count_7_reg_897[0]_i_3_n_5 ,\o_count_7_reg_897[0]_i_4_n_5 ,\o_count_7_reg_897[0]_i_5_n_5 ,\o_count_7_reg_897[0]_i_6_n_5 }));
  FDRE \o_count_7_reg_897_reg[10] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[8]_i_1_n_10 ),
        .Q(o_count_7_reg_897_reg[10]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[11] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[8]_i_1_n_9 ),
        .Q(o_count_7_reg_897_reg[11]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[12] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[12]_i_1_n_12 ),
        .Q(o_count_7_reg_897_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_897_reg[12]_i_1 
       (.CI(\o_count_7_reg_897_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_7_reg_897_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_7_reg_897_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_7_reg_897_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_7_reg_897_reg[12]_i_1_n_11 ,\o_count_7_reg_897_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_7_reg_897[12]_i_2_n_5 ,\o_count_7_reg_897[12]_i_3_n_5 }));
  FDRE \o_count_7_reg_897_reg[13] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[12]_i_1_n_11 ),
        .Q(o_count_7_reg_897_reg[13]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[0]_i_2_n_11 ),
        .Q(o_count_7_reg_897_reg[1]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[0]_i_2_n_10 ),
        .Q(o_count_7_reg_897_reg[2]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[0]_i_2_n_9 ),
        .Q(o_count_7_reg_897_reg[3]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[4]_i_1_n_12 ),
        .Q(o_count_7_reg_897_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_897_reg[4]_i_1 
       (.CI(\o_count_7_reg_897_reg[0]_i_2_n_5 ),
        .CO({\o_count_7_reg_897_reg[4]_i_1_n_5 ,\o_count_7_reg_897_reg[4]_i_1_n_6 ,\o_count_7_reg_897_reg[4]_i_1_n_7 ,\o_count_7_reg_897_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_7_reg_897_reg[4]_i_1_n_9 ,\o_count_7_reg_897_reg[4]_i_1_n_10 ,\o_count_7_reg_897_reg[4]_i_1_n_11 ,\o_count_7_reg_897_reg[4]_i_1_n_12 }),
        .S({\o_count_7_reg_897[4]_i_2_n_5 ,\o_count_7_reg_897[4]_i_3_n_5 ,\o_count_7_reg_897[4]_i_4_n_5 ,\o_count_7_reg_897[4]_i_5_n_5 }));
  FDRE \o_count_7_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[4]_i_1_n_11 ),
        .Q(o_count_7_reg_897_reg[5]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[4]_i_1_n_10 ),
        .Q(o_count_7_reg_897_reg[6]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[4]_i_1_n_9 ),
        .Q(o_count_7_reg_897_reg[7]),
        .R(1'b0));
  FDRE \o_count_7_reg_897_reg[8] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[8]_i_1_n_12 ),
        .Q(o_count_7_reg_897_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_897_reg[8]_i_1 
       (.CI(\o_count_7_reg_897_reg[4]_i_1_n_5 ),
        .CO({\o_count_7_reg_897_reg[8]_i_1_n_5 ,\o_count_7_reg_897_reg[8]_i_1_n_6 ,\o_count_7_reg_897_reg[8]_i_1_n_7 ,\o_count_7_reg_897_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_7_reg_897_reg[8]_i_1_n_9 ,\o_count_7_reg_897_reg[8]_i_1_n_10 ,\o_count_7_reg_897_reg[8]_i_1_n_11 ,\o_count_7_reg_897_reg[8]_i_1_n_12 }),
        .S({\o_count_7_reg_897[8]_i_2_n_5 ,\o_count_7_reg_897[8]_i_3_n_5 ,\o_count_7_reg_897[8]_i_4_n_5 ,\o_count_7_reg_897[8]_i_5_n_5 }));
  FDRE \o_count_7_reg_897_reg[9] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3101),
        .D(\o_count_7_reg_897_reg[8]_i_1_n_11 ),
        .Q(o_count_7_reg_897_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_255[0]_i_2 
       (.I0(A[3]),
        .I1(ap_CS_fsm_state8),
        .O(\o_count_reg_255[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_255[0]_i_3 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state8),
        .O(\o_count_reg_255[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_255[0]_i_4 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state8),
        .O(\o_count_reg_255[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_255[0]_i_5 
       (.I0(A[0]),
        .I1(ap_CS_fsm_state8),
        .O(\o_count_reg_255[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_255[0]_i_6 
       (.I0(A[3]),
        .I1(o_count_reg_255_reg[3]),
        .I2(ap_CS_fsm_state8),
        .I3(\phi_ln13_reg_179_reg_n_5_[3] ),
        .O(\o_count_reg_255[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_255[0]_i_7 
       (.I0(A[2]),
        .I1(o_count_reg_255_reg[2]),
        .I2(ap_CS_fsm_state8),
        .I3(\phi_ln13_reg_179_reg_n_5_[2] ),
        .O(\o_count_reg_255[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_255[0]_i_8 
       (.I0(A[2]),
        .I1(o_count_reg_255_reg[1]),
        .I2(ap_CS_fsm_state8),
        .I3(\phi_ln13_reg_179_reg_n_5_[1] ),
        .O(\o_count_reg_255[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_255[0]_i_9 
       (.I0(A[0]),
        .I1(o_count_reg_255_reg[0]),
        .I2(ap_CS_fsm_state8),
        .I3(\phi_ln13_reg_179_reg_n_5_[0] ),
        .O(\o_count_reg_255[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[12]_i_2 
       (.I0(\phi_ln13_reg_179_reg_n_5_[13] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[13]),
        .O(\o_count_reg_255[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[12]_i_3 
       (.I0(\phi_ln13_reg_179_reg_n_5_[12] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[12]),
        .O(\o_count_reg_255[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_255[4]_i_2 
       (.I0(A[4]),
        .I1(ap_CS_fsm_state8),
        .O(\o_count_reg_255[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[4]_i_3 
       (.I0(\phi_ln13_reg_179_reg_n_5_[7] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[7]),
        .O(\o_count_reg_255[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[4]_i_4 
       (.I0(\phi_ln13_reg_179_reg_n_5_[6] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[6]),
        .O(\o_count_reg_255[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[4]_i_5 
       (.I0(\phi_ln13_reg_179_reg_n_5_[5] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[5]),
        .O(\o_count_reg_255[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_255[4]_i_6 
       (.I0(A[4]),
        .I1(o_count_reg_255_reg[4]),
        .I2(ap_CS_fsm_state8),
        .I3(\phi_ln13_reg_179_reg_n_5_[4] ),
        .O(\o_count_reg_255[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[8]_i_2 
       (.I0(\phi_ln13_reg_179_reg_n_5_[11] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[11]),
        .O(\o_count_reg_255[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[8]_i_3 
       (.I0(\phi_ln13_reg_179_reg_n_5_[10] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[10]),
        .O(\o_count_reg_255[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[8]_i_4 
       (.I0(\phi_ln13_reg_179_reg_n_5_[9] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[9]),
        .O(\o_count_reg_255[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_255[8]_i_5 
       (.I0(\phi_ln13_reg_179_reg_n_5_[8] ),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_reg_255_reg[8]),
        .O(\o_count_reg_255[8]_i_5_n_5 ));
  FDRE \o_count_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[0]_i_1_n_12 ),
        .Q(o_count_reg_255_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_reg_255_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_reg_255_reg[0]_i_1_n_5 ,\o_count_reg_255_reg[0]_i_1_n_6 ,\o_count_reg_255_reg[0]_i_1_n_7 ,\o_count_reg_255_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\o_count_reg_255[0]_i_2_n_5 ,\o_count_reg_255[0]_i_3_n_5 ,\o_count_reg_255[0]_i_4_n_5 ,\o_count_reg_255[0]_i_5_n_5 }),
        .O({\o_count_reg_255_reg[0]_i_1_n_9 ,\o_count_reg_255_reg[0]_i_1_n_10 ,\o_count_reg_255_reg[0]_i_1_n_11 ,\o_count_reg_255_reg[0]_i_1_n_12 }),
        .S({\o_count_reg_255[0]_i_6_n_5 ,\o_count_reg_255[0]_i_7_n_5 ,\o_count_reg_255[0]_i_8_n_5 ,\o_count_reg_255[0]_i_9_n_5 }));
  FDRE \o_count_reg_255_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[8]_i_1_n_10 ),
        .Q(o_count_reg_255_reg[10]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[8]_i_1_n_9 ),
        .Q(o_count_reg_255_reg[11]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[12]_i_1_n_12 ),
        .Q(o_count_reg_255_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_reg_255_reg[12]_i_1 
       (.CI(\o_count_reg_255_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_reg_255_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_reg_255_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_reg_255_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_reg_255_reg[12]_i_1_n_11 ,\o_count_reg_255_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_reg_255[12]_i_2_n_5 ,\o_count_reg_255[12]_i_3_n_5 }));
  FDRE \o_count_reg_255_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[12]_i_1_n_11 ),
        .Q(o_count_reg_255_reg[13]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[0]_i_1_n_11 ),
        .Q(o_count_reg_255_reg[1]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[0]_i_1_n_10 ),
        .Q(o_count_reg_255_reg[2]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[0]_i_1_n_9 ),
        .Q(o_count_reg_255_reg[3]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[4]_i_1_n_12 ),
        .Q(o_count_reg_255_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_reg_255_reg[4]_i_1 
       (.CI(\o_count_reg_255_reg[0]_i_1_n_5 ),
        .CO({\o_count_reg_255_reg[4]_i_1_n_5 ,\o_count_reg_255_reg[4]_i_1_n_6 ,\o_count_reg_255_reg[4]_i_1_n_7 ,\o_count_reg_255_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_reg_255[4]_i_2_n_5 }),
        .O({\o_count_reg_255_reg[4]_i_1_n_9 ,\o_count_reg_255_reg[4]_i_1_n_10 ,\o_count_reg_255_reg[4]_i_1_n_11 ,\o_count_reg_255_reg[4]_i_1_n_12 }),
        .S({\o_count_reg_255[4]_i_3_n_5 ,\o_count_reg_255[4]_i_4_n_5 ,\o_count_reg_255[4]_i_5_n_5 ,\o_count_reg_255[4]_i_6_n_5 }));
  FDRE \o_count_reg_255_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[4]_i_1_n_11 ),
        .Q(o_count_reg_255_reg[5]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[4]_i_1_n_10 ),
        .Q(o_count_reg_255_reg[6]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[4]_i_1_n_9 ),
        .Q(o_count_reg_255_reg[7]),
        .R(1'b0));
  FDRE \o_count_reg_255_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[8]_i_1_n_12 ),
        .Q(o_count_reg_255_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_reg_255_reg[8]_i_1 
       (.CI(\o_count_reg_255_reg[4]_i_1_n_5 ),
        .CO({\o_count_reg_255_reg[8]_i_1_n_5 ,\o_count_reg_255_reg[8]_i_1_n_6 ,\o_count_reg_255_reg[8]_i_1_n_7 ,\o_count_reg_255_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_reg_255_reg[8]_i_1_n_9 ,\o_count_reg_255_reg[8]_i_1_n_10 ,\o_count_reg_255_reg[8]_i_1_n_11 ,\o_count_reg_255_reg[8]_i_1_n_12 }),
        .S({\o_count_reg_255[8]_i_2_n_5 ,\o_count_reg_255[8]_i_3_n_5 ,\o_count_reg_255[8]_i_4_n_5 ,\o_count_reg_255[8]_i_5_n_5 }));
  FDRE \o_count_reg_255_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_reg_255_reg[8]_i_1_n_11 ),
        .Q(o_count_reg_255_reg[9]),
        .R(1'b0));
  FDRE \p_cast5_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_24_reg_740[0]),
        .Q(p_cast5_reg_799_reg[0]),
        .R(1'b0));
  FDRE \p_cast5_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_24_reg_740[1]),
        .Q(p_cast5_reg_799_reg[1]),
        .R(1'b0));
  FDRE \p_cast5_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_24_reg_740[2]),
        .Q(p_cast5_reg_799_reg[2]),
        .R(1'b0));
  FDRE \p_cast5_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_24_reg_740[3]),
        .Q(p_cast5_reg_799_reg[3]),
        .R(1'b0));
  FDRE \p_cast5_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_24_reg_740[4]),
        .Q(p_cast5_reg_799_reg[4]),
        .R(1'b0));
  FDRE \p_cast9_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_23_reg_714[0]),
        .Q(p_cast9_reg_789[0]),
        .R(1'b0));
  FDRE \p_cast9_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_23_reg_714[1]),
        .Q(p_cast9_reg_789[1]),
        .R(1'b0));
  FDRE \p_cast9_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_23_reg_714[2]),
        .Q(p_cast9_reg_789[2]),
        .R(1'b0));
  FDRE \p_cast9_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_23_reg_714[3]),
        .Q(p_cast9_reg_789[3]),
        .R(1'b0));
  FDRE \p_cast9_reg_789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_23_reg_714[4]),
        .Q(p_cast9_reg_789[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_244[0]_i_2 
       (.I0(A[3]),
        .I1(ap_CS_fsm_state8),
        .O(\phi_ln13_1_reg_244[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_244[0]_i_3 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state8),
        .O(\phi_ln13_1_reg_244[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_244[0]_i_4 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state8),
        .O(\phi_ln13_1_reg_244[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_244[0]_i_5 
       (.I0(A[0]),
        .I1(ap_CS_fsm_state8),
        .O(\phi_ln13_1_reg_244[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_244[0]_i_6 
       (.I0(A[3]),
        .I1(phi_ln13_1_reg_244_reg[3]),
        .I2(ap_CS_fsm_state8),
        .I3(indvars_iv1_reg_169[3]),
        .O(\phi_ln13_1_reg_244[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_244[0]_i_7 
       (.I0(A[2]),
        .I1(phi_ln13_1_reg_244_reg[2]),
        .I2(ap_CS_fsm_state8),
        .I3(indvars_iv1_reg_169[2]),
        .O(\phi_ln13_1_reg_244[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_244[0]_i_8 
       (.I0(A[2]),
        .I1(phi_ln13_1_reg_244_reg[1]),
        .I2(ap_CS_fsm_state8),
        .I3(indvars_iv1_reg_169[1]),
        .O(\phi_ln13_1_reg_244[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_244[0]_i_9 
       (.I0(A[0]),
        .I1(phi_ln13_1_reg_244_reg[0]),
        .I2(ap_CS_fsm_state8),
        .I3(indvars_iv1_reg_169[0]),
        .O(\phi_ln13_1_reg_244[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[12]_i_2 
       (.I0(indvars_iv1_reg_169[13]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[13]),
        .O(\phi_ln13_1_reg_244[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[12]_i_3 
       (.I0(indvars_iv1_reg_169[12]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[12]),
        .O(\phi_ln13_1_reg_244[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_244[4]_i_2 
       (.I0(A[4]),
        .I1(ap_CS_fsm_state8),
        .O(\phi_ln13_1_reg_244[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[4]_i_3 
       (.I0(indvars_iv1_reg_169[7]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[7]),
        .O(\phi_ln13_1_reg_244[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[4]_i_4 
       (.I0(indvars_iv1_reg_169[6]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[6]),
        .O(\phi_ln13_1_reg_244[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[4]_i_5 
       (.I0(indvars_iv1_reg_169[5]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[5]),
        .O(\phi_ln13_1_reg_244[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_244[4]_i_6 
       (.I0(A[4]),
        .I1(phi_ln13_1_reg_244_reg[4]),
        .I2(ap_CS_fsm_state8),
        .I3(indvars_iv1_reg_169[4]),
        .O(\phi_ln13_1_reg_244[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[8]_i_2 
       (.I0(indvars_iv1_reg_169[11]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[11]),
        .O(\phi_ln13_1_reg_244[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[8]_i_3 
       (.I0(indvars_iv1_reg_169[10]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[10]),
        .O(\phi_ln13_1_reg_244[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[8]_i_4 
       (.I0(indvars_iv1_reg_169[9]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[9]),
        .O(\phi_ln13_1_reg_244[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_244[8]_i_5 
       (.I0(indvars_iv1_reg_169[8]),
        .I1(ap_CS_fsm_state8),
        .I2(phi_ln13_1_reg_244_reg[8]),
        .O(\phi_ln13_1_reg_244[8]_i_5_n_5 ));
  FDRE \phi_ln13_1_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[0]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_244_reg[0]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_244_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\phi_ln13_1_reg_244_reg[0]_i_1_n_5 ,\phi_ln13_1_reg_244_reg[0]_i_1_n_6 ,\phi_ln13_1_reg_244_reg[0]_i_1_n_7 ,\phi_ln13_1_reg_244_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\phi_ln13_1_reg_244[0]_i_2_n_5 ,\phi_ln13_1_reg_244[0]_i_3_n_5 ,\phi_ln13_1_reg_244[0]_i_4_n_5 ,\phi_ln13_1_reg_244[0]_i_5_n_5 }),
        .O({\phi_ln13_1_reg_244_reg[0]_i_1_n_9 ,\phi_ln13_1_reg_244_reg[0]_i_1_n_10 ,\phi_ln13_1_reg_244_reg[0]_i_1_n_11 ,\phi_ln13_1_reg_244_reg[0]_i_1_n_12 }),
        .S({\phi_ln13_1_reg_244[0]_i_6_n_5 ,\phi_ln13_1_reg_244[0]_i_7_n_5 ,\phi_ln13_1_reg_244[0]_i_8_n_5 ,\phi_ln13_1_reg_244[0]_i_9_n_5 }));
  FDRE \phi_ln13_1_reg_244_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[8]_i_1_n_10 ),
        .Q(phi_ln13_1_reg_244_reg[10]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[8]_i_1_n_9 ),
        .Q(phi_ln13_1_reg_244_reg[11]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[12]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_244_reg[12]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_244_reg[12]_i_1 
       (.CI(\phi_ln13_1_reg_244_reg[8]_i_1_n_5 ),
        .CO({\NLW_phi_ln13_1_reg_244_reg[12]_i_1_CO_UNCONNECTED [3:1],\phi_ln13_1_reg_244_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln13_1_reg_244_reg[12]_i_1_O_UNCONNECTED [3:2],\phi_ln13_1_reg_244_reg[12]_i_1_n_11 ,\phi_ln13_1_reg_244_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\phi_ln13_1_reg_244[12]_i_2_n_5 ,\phi_ln13_1_reg_244[12]_i_3_n_5 }));
  FDRE \phi_ln13_1_reg_244_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[12]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_244_reg[13]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[0]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_244_reg[1]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[0]_i_1_n_10 ),
        .Q(phi_ln13_1_reg_244_reg[2]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[0]_i_1_n_9 ),
        .Q(phi_ln13_1_reg_244_reg[3]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[4]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_244_reg[4]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_244_reg[4]_i_1 
       (.CI(\phi_ln13_1_reg_244_reg[0]_i_1_n_5 ),
        .CO({\phi_ln13_1_reg_244_reg[4]_i_1_n_5 ,\phi_ln13_1_reg_244_reg[4]_i_1_n_6 ,\phi_ln13_1_reg_244_reg[4]_i_1_n_7 ,\phi_ln13_1_reg_244_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_ln13_1_reg_244[4]_i_2_n_5 }),
        .O({\phi_ln13_1_reg_244_reg[4]_i_1_n_9 ,\phi_ln13_1_reg_244_reg[4]_i_1_n_10 ,\phi_ln13_1_reg_244_reg[4]_i_1_n_11 ,\phi_ln13_1_reg_244_reg[4]_i_1_n_12 }),
        .S({\phi_ln13_1_reg_244[4]_i_3_n_5 ,\phi_ln13_1_reg_244[4]_i_4_n_5 ,\phi_ln13_1_reg_244[4]_i_5_n_5 ,\phi_ln13_1_reg_244[4]_i_6_n_5 }));
  FDRE \phi_ln13_1_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[4]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_244_reg[5]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[4]_i_1_n_10 ),
        .Q(phi_ln13_1_reg_244_reg[6]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[4]_i_1_n_9 ),
        .Q(phi_ln13_1_reg_244_reg[7]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[8]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_244_reg[8]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_244_reg[8]_i_1 
       (.CI(\phi_ln13_1_reg_244_reg[4]_i_1_n_5 ),
        .CO({\phi_ln13_1_reg_244_reg[8]_i_1_n_5 ,\phi_ln13_1_reg_244_reg[8]_i_1_n_6 ,\phi_ln13_1_reg_244_reg[8]_i_1_n_7 ,\phi_ln13_1_reg_244_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln13_1_reg_244_reg[8]_i_1_n_9 ,\phi_ln13_1_reg_244_reg[8]_i_1_n_10 ,\phi_ln13_1_reg_244_reg[8]_i_1_n_11 ,\phi_ln13_1_reg_244_reg[8]_i_1_n_12 }),
        .S({\phi_ln13_1_reg_244[8]_i_2_n_5 ,\phi_ln13_1_reg_244[8]_i_3_n_5 ,\phi_ln13_1_reg_244[8]_i_4_n_5 ,\phi_ln13_1_reg_244[8]_i_5_n_5 }));
  FDRE \phi_ln13_1_reg_244_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\phi_ln13_1_reg_244_reg[8]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_244_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[11]_i_2 
       (.I0(\phi_ln13_reg_179_reg_n_5_[11] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[11]_i_3 
       (.I0(\phi_ln13_reg_179_reg_n_5_[10] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[11]_i_4 
       (.I0(\phi_ln13_reg_179_reg_n_5_[9] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[11]_i_5 
       (.I0(\phi_ln13_reg_179_reg_n_5_[8] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[11]_i_6 
       (.I0(\phi_ln13_reg_179_reg_n_5_[11] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[11]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[11]_i_7 
       (.I0(\phi_ln13_reg_179_reg_n_5_[10] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[11]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \phi_ln13_reg_179[11]_i_8 
       (.I0(\phi_ln13_reg_179_reg_n_5_[9] ),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[9]),
        .O(\phi_ln13_reg_179[11]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \phi_ln13_reg_179[11]_i_9 
       (.I0(\phi_ln13_reg_179_reg_n_5_[8] ),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[8]),
        .O(\phi_ln13_reg_179[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[13]_i_2 
       (.I0(\phi_ln13_reg_179_reg_n_5_[12] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[13]_i_3 
       (.I0(\phi_ln13_reg_179_reg_n_5_[13] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[13]_i_4 
       (.I0(\phi_ln13_reg_179_reg_n_5_[12] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[13]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[3]_i_2 
       (.I0(\phi_ln13_reg_179_reg_n_5_[3] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[3]_i_3 
       (.I0(\phi_ln13_reg_179_reg_n_5_[2] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[3]_i_4 
       (.I0(\phi_ln13_reg_179_reg_n_5_[1] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[3]_i_5 
       (.I0(\phi_ln13_reg_179_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_reg_179[3]_i_6 
       (.I0(\phi_ln13_reg_179_reg_n_5_[3] ),
        .I1(zext_ln13_6_reg_804[3]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln13_3_reg_747[3]),
        .O(\phi_ln13_reg_179[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_reg_179[3]_i_7 
       (.I0(\phi_ln13_reg_179_reg_n_5_[2] ),
        .I1(zext_ln13_6_reg_804[2]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln13_3_reg_747[2]),
        .O(\phi_ln13_reg_179[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_reg_179[3]_i_8 
       (.I0(\phi_ln13_reg_179_reg_n_5_[1] ),
        .I1(zext_ln13_6_reg_804[1]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln13_3_reg_747[1]),
        .O(\phi_ln13_reg_179[3]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_reg_179[3]_i_9 
       (.I0(\phi_ln13_reg_179_reg_n_5_[0] ),
        .I1(zext_ln13_6_reg_804[0]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln13_3_reg_747[0]),
        .O(\phi_ln13_reg_179[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[7]_i_2 
       (.I0(\phi_ln13_reg_179_reg_n_5_[7] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[7]_i_3 
       (.I0(\phi_ln13_reg_179_reg_n_5_[6] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[7]_i_4 
       (.I0(\phi_ln13_reg_179_reg_n_5_[5] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_reg_179[7]_i_5 
       (.I0(\phi_ln13_reg_179_reg_n_5_[4] ),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_179[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \phi_ln13_reg_179[7]_i_6 
       (.I0(\phi_ln13_reg_179_reg_n_5_[7] ),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[7]),
        .O(\phi_ln13_reg_179[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \phi_ln13_reg_179[7]_i_7 
       (.I0(\phi_ln13_reg_179_reg_n_5_[6] ),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_804[6]),
        .O(\phi_ln13_reg_179[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_reg_179[7]_i_8 
       (.I0(\phi_ln13_reg_179_reg_n_5_[5] ),
        .I1(zext_ln13_6_reg_804[5]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln13_3_reg_747[5]),
        .O(\phi_ln13_reg_179[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_reg_179[7]_i_9 
       (.I0(\phi_ln13_reg_179_reg_n_5_[4] ),
        .I1(zext_ln13_6_reg_804[4]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln13_3_reg_747[4]),
        .O(\phi_ln13_reg_179[7]_i_9_n_5 ));
  FDRE \phi_ln13_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_179_reg[3]_i_1_n_12 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[11]_i_1_n_10 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[10] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_179_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[11]_i_1_n_9 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[11] ),
        .R(ap_CS_fsm_state5));
  CARRY4 \phi_ln13_reg_179_reg[11]_i_1 
       (.CI(\phi_ln13_reg_179_reg[7]_i_1_n_5 ),
        .CO({\phi_ln13_reg_179_reg[11]_i_1_n_5 ,\phi_ln13_reg_179_reg[11]_i_1_n_6 ,\phi_ln13_reg_179_reg[11]_i_1_n_7 ,\phi_ln13_reg_179_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\phi_ln13_reg_179[11]_i_2_n_5 ,\phi_ln13_reg_179[11]_i_3_n_5 ,\phi_ln13_reg_179[11]_i_4_n_5 ,\phi_ln13_reg_179[11]_i_5_n_5 }),
        .O({\phi_ln13_reg_179_reg[11]_i_1_n_9 ,\phi_ln13_reg_179_reg[11]_i_1_n_10 ,\phi_ln13_reg_179_reg[11]_i_1_n_11 ,\phi_ln13_reg_179_reg[11]_i_1_n_12 }),
        .S({\phi_ln13_reg_179[11]_i_6_n_5 ,\phi_ln13_reg_179[11]_i_7_n_5 ,\phi_ln13_reg_179[11]_i_8_n_5 ,\phi_ln13_reg_179[11]_i_9_n_5 }));
  FDRE \phi_ln13_reg_179_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[13]_i_1_n_12 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[12] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_179_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[13]_i_1_n_11 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[13] ),
        .R(ap_CS_fsm_state5));
  CARRY4 \phi_ln13_reg_179_reg[13]_i_1 
       (.CI(\phi_ln13_reg_179_reg[11]_i_1_n_5 ),
        .CO({\NLW_phi_ln13_reg_179_reg[13]_i_1_CO_UNCONNECTED [3:1],\phi_ln13_reg_179_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_ln13_reg_179[13]_i_2_n_5 }),
        .O({\NLW_phi_ln13_reg_179_reg[13]_i_1_O_UNCONNECTED [3:2],\phi_ln13_reg_179_reg[13]_i_1_n_11 ,\phi_ln13_reg_179_reg[13]_i_1_n_12 }),
        .S({1'b0,1'b0,\phi_ln13_reg_179[13]_i_3_n_5 ,\phi_ln13_reg_179[13]_i_4_n_5 }));
  FDRE \phi_ln13_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_179_reg[3]_i_1_n_11 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_179_reg[3]_i_1_n_10 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_179_reg[3]_i_1_n_9 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[3] ),
        .R(1'b0));
  CARRY4 \phi_ln13_reg_179_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\phi_ln13_reg_179_reg[3]_i_1_n_5 ,\phi_ln13_reg_179_reg[3]_i_1_n_6 ,\phi_ln13_reg_179_reg[3]_i_1_n_7 ,\phi_ln13_reg_179_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\phi_ln13_reg_179[3]_i_2_n_5 ,\phi_ln13_reg_179[3]_i_3_n_5 ,\phi_ln13_reg_179[3]_i_4_n_5 ,\phi_ln13_reg_179[3]_i_5_n_5 }),
        .O({\phi_ln13_reg_179_reg[3]_i_1_n_9 ,\phi_ln13_reg_179_reg[3]_i_1_n_10 ,\phi_ln13_reg_179_reg[3]_i_1_n_11 ,\phi_ln13_reg_179_reg[3]_i_1_n_12 }),
        .S({\phi_ln13_reg_179[3]_i_6_n_5 ,\phi_ln13_reg_179[3]_i_7_n_5 ,\phi_ln13_reg_179[3]_i_8_n_5 ,\phi_ln13_reg_179[3]_i_9_n_5 }));
  FDRE \phi_ln13_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_179_reg[7]_i_1_n_12 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_179_reg[7]_i_1_n_11 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[7]_i_1_n_10 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[6] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[7]_i_1_n_9 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[7] ),
        .R(ap_CS_fsm_state5));
  CARRY4 \phi_ln13_reg_179_reg[7]_i_1 
       (.CI(\phi_ln13_reg_179_reg[3]_i_1_n_5 ),
        .CO({\phi_ln13_reg_179_reg[7]_i_1_n_5 ,\phi_ln13_reg_179_reg[7]_i_1_n_6 ,\phi_ln13_reg_179_reg[7]_i_1_n_7 ,\phi_ln13_reg_179_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\phi_ln13_reg_179[7]_i_2_n_5 ,\phi_ln13_reg_179[7]_i_3_n_5 ,\phi_ln13_reg_179[7]_i_4_n_5 ,\phi_ln13_reg_179[7]_i_5_n_5 }),
        .O({\phi_ln13_reg_179_reg[7]_i_1_n_9 ,\phi_ln13_reg_179_reg[7]_i_1_n_10 ,\phi_ln13_reg_179_reg[7]_i_1_n_11 ,\phi_ln13_reg_179_reg[7]_i_1_n_12 }),
        .S({\phi_ln13_reg_179[7]_i_6_n_5 ,\phi_ln13_reg_179[7]_i_7_n_5 ,\phi_ln13_reg_179[7]_i_8_n_5 ,\phi_ln13_reg_179[7]_i_9_n_5 }));
  FDRE \phi_ln13_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[11]_i_1_n_12 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[8] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\phi_ln13_reg_179_reg[11]_i_1_n_11 ),
        .Q(\phi_ln13_reg_179_reg_n_5_[9] ),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ram_reg_0_i_104
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_enable_reg_pp1_iter0),
        .O(grp_padding2d_fix16_fu_545_input_r_ce0));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_0_i_122
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[1]),
        .I2(Q[2]),
        .I3(input_load_reg_902[1]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_12 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_0_i_124
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[0]),
        .I2(Q[2]),
        .I3(input_load_reg_902[0]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_13 ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    ram_reg_0_i_127
       (.I0(ap_NS_fsm16_out),
        .I1(ap_NS_fsm18_out),
        .I2(icmp_ln25_reg_883_pp1_iter2_reg),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(ap_NS_fsm14_out),
        .I5(MemBank_B_address014_out),
        .O(\icmp_ln25_reg_883_pp1_iter2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    ram_reg_0_i_143
       (.I0(ram_reg_0_i_41),
        .I1(MemBank_B_address015_out),
        .I2(ram_reg_0_i_244_n_5),
        .I3(ap_CS_fsm_state17),
        .I4(o_count_5_reg_330_reg[13]),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[13]_4 ));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    ram_reg_0_i_146
       (.I0(ram_reg_0_i_41),
        .I1(MemBank_B_address015_out),
        .I2(ram_reg_0_i_246_n_5),
        .I3(ap_CS_fsm_state17),
        .I4(o_count_5_reg_330_reg[12]),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    ram_reg_0_i_148
       (.I0(ram_reg_0_i_41),
        .I1(MemBank_B_address015_out),
        .I2(ram_reg_0_i_248_n_5),
        .I3(ap_CS_fsm_state17),
        .I4(o_count_5_reg_330_reg[11]),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    ram_reg_0_i_156
       (.I0(ram_reg_0_i_41),
        .I1(MemBank_B_address015_out),
        .I2(ram_reg_0_i_258_n_5),
        .I3(ap_CS_fsm_state17),
        .I4(o_count_5_reg_330_reg[9]),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_162
       (.I0(o_count_5_reg_330_reg[8]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_264_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_167
       (.I0(o_count_5_reg_330_reg[7]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_269_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_172
       (.I0(o_count_5_reg_330_reg[6]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_274_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_177
       (.I0(o_count_5_reg_330_reg[5]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_279_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_182
       (.I0(o_count_5_reg_330_reg[4]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_284_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_187
       (.I0(o_count_5_reg_330_reg[3]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_289_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_192
       (.I0(o_count_5_reg_330_reg[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_294_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_197
       (.I0(o_count_5_reg_330_reg[1]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_299_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_202
       (.I0(o_count_5_reg_330_reg[0]),
        .I1(ap_CS_fsm_state17),
        .I2(ram_reg_0_i_304_n_5),
        .O(grp_padding2d_fix16_fu_545_output_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_232
       (.I0(ap_CS_fsm_state15),
        .I1(icmp_ln34_fu_605_p2),
        .O(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_237
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state7),
        .O(grp_padding2d_fix16_fu_545_output_r_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_244
       (.I0(o_count_4_reg_320_reg[13]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[13]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[13]),
        .O(ram_reg_0_i_244_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_246
       (.I0(o_count_4_reg_320_reg[12]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[12]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[12]),
        .O(ram_reg_0_i_246_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_248
       (.I0(o_count_4_reg_320_reg[11]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[11]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[11]),
        .O(ram_reg_0_i_248_n_5));
  LUT6 #(
    .INIT(64'hBBBAAABAAAAAAAAA)) 
    ram_reg_0_i_252
       (.I0(ram_reg_0_i_41),
        .I1(MemBank_B_address015_out),
        .I2(ram_reg_0_i_330_n_5),
        .I3(ap_CS_fsm_state17),
        .I4(o_count_5_reg_330_reg[10]),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_258
       (.I0(o_count_4_reg_320_reg[9]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[9]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[9]),
        .O(ram_reg_0_i_258_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_264
       (.I0(o_count_4_reg_320_reg[8]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[8]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[8]),
        .O(ram_reg_0_i_264_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_269
       (.I0(o_count_4_reg_320_reg[7]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[7]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[7]),
        .O(ram_reg_0_i_269_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_274
       (.I0(o_count_4_reg_320_reg[6]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[6]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[6]),
        .O(ram_reg_0_i_274_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_279
       (.I0(o_count_4_reg_320_reg[5]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[5]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[5]),
        .O(ram_reg_0_i_279_n_5));
  LUT6 #(
    .INIT(64'h000A000A000C0000)) 
    ram_reg_0_i_27__0
       (.I0(grp_padding2d_fix16_fu_545_input_r_address0[13]),
        .I1(ram_reg_0),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(MemBank_B_address014_out),
        .O(\i_count_2_reg_310_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_284
       (.I0(o_count_4_reg_320_reg[4]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[4]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[4]),
        .O(ram_reg_0_i_284_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_289
       (.I0(o_count_4_reg_320_reg[3]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[3]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[3]),
        .O(ram_reg_0_i_289_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_294
       (.I0(o_count_4_reg_320_reg[2]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[2]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[2]),
        .O(ram_reg_0_i_294_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_299
       (.I0(o_count_4_reg_320_reg[1]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[1]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[1]),
        .O(ram_reg_0_i_299_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_304
       (.I0(o_count_4_reg_320_reg[0]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[0]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[0]),
        .O(ram_reg_0_i_304_n_5));
  LUT6 #(
    .INIT(64'h000A000A000C0000)) 
    ram_reg_0_i_31__0
       (.I0(grp_padding2d_fix16_fu_545_input_r_address0[12]),
        .I1(ram_reg_0),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(MemBank_B_address014_out),
        .O(\i_count_2_reg_310_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_330
       (.I0(o_count_4_reg_320_reg[10]),
        .I1(ap_CS_fsm_state15),
        .I2(o_count_3_reg_299_pp1_iter2_reg[10]),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(o_count_1_reg_234_reg[10]),
        .O(ram_reg_0_i_330_n_5));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_1_i_4
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[3]),
        .I2(Q[2]),
        .I3(input_load_reg_902[3]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_10 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_1_i_6
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[2]),
        .I2(Q[2]),
        .I3(input_load_reg_902[2]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_11 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_2_i_5
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[5]),
        .I2(Q[2]),
        .I3(input_load_reg_902[5]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_8 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_2_i_7
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[4]),
        .I2(Q[2]),
        .I3(input_load_reg_902[4]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_9 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_3_i_4
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[7]),
        .I2(Q[2]),
        .I3(input_load_reg_902[7]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_6 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_3_i_6
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[6]),
        .I2(Q[2]),
        .I3(input_load_reg_902[6]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_7 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_4_i_4
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[9]),
        .I2(Q[2]),
        .I3(input_load_reg_902[9]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_4 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_4_i_6
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[8]),
        .I2(Q[2]),
        .I3(input_load_reg_902[8]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_5 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_5_i_5
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[11]),
        .I2(Q[2]),
        .I3(input_load_reg_902[11]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_2 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_5_i_7
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[10]),
        .I2(Q[2]),
        .I3(input_load_reg_902[10]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_3 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_6_i_4
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[13]),
        .I2(Q[2]),
        .I3(input_load_reg_902[13]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_6_i_6
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[12]),
        .I2(Q[2]),
        .I3(input_load_reg_902[12]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24]_1 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_7_i_1__0
       (.I0(input_load_reg_902[15]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(Q[2]),
        .I3(MemBank_B_address014_out),
        .O(d0));
  LUT6 #(
    .INIT(64'h0F00000008080808)) 
    ram_reg_7_i_5
       (.I0(Q[9]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[14]),
        .I2(Q[2]),
        .I3(input_load_reg_902[14]),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24] ));
  FDRE \shl_ln13_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_padding2d_fix16_fu_545_input_height[1]),
        .Q(zext_ln13_8_fu_476_p1[2]),
        .R(1'b0));
  FDRE \shl_ln13_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_padding2d_fix16_fu_545_input_height[3]),
        .Q(zext_ln13_8_fu_476_p1[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trunc_ln13_reg_685[1]_i_1 
       (.I0(Q[11]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(grp_padding2d_fix16_fu_545_input_height[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln13_reg_685[3]_i_1 
       (.I0(grp_padding2d_fix16_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln13_reg_685[3]_i_2 
       (.I0(Q[8]),
        .O(grp_padding2d_fix16_fu_545_input_height[3]));
  FDRE \trunc_ln13_reg_685_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(grp_padding2d_fix16_fu_545_input_height[1]),
        .Q(trunc_ln13_reg_685[1]),
        .R(1'b0));
  FDRE \trunc_ln13_reg_685_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(grp_padding2d_fix16_fu_545_input_height[3]),
        .Q(trunc_ln13_reg_685[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln13_10_reg_831[1]_i_1 
       (.I0(zext_ln13_9_fu_479_p1[1]),
        .I1(empty_reg_708[1]),
        .O(add_ln13_9_fu_495_p2[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \zext_ln13_10_reg_831[4]_i_2 
       (.I0(empty_reg_708[3]),
        .I1(empty_reg_708[4]),
        .I2(zext_ln13_8_fu_476_p1[4]),
        .O(\zext_ln13_10_reg_831[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zext_ln13_10_reg_831[4]_i_3 
       (.I0(empty_reg_708[2]),
        .I1(empty_reg_708[3]),
        .O(\zext_ln13_10_reg_831[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zext_ln13_10_reg_831[4]_i_4 
       (.I0(empty_reg_708[2]),
        .I1(zext_ln13_8_fu_476_p1[2]),
        .O(\zext_ln13_10_reg_831[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln13_10_reg_831[4]_i_5 
       (.I0(zext_ln13_9_fu_479_p1[1]),
        .I1(empty_reg_708[1]),
        .O(\zext_ln13_10_reg_831[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \zext_ln13_10_reg_831[8]_i_2 
       (.I0(empty_reg_708[4]),
        .I1(zext_ln13_8_fu_476_p1[4]),
        .O(\zext_ln13_10_reg_831[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln13_10_reg_831[8]_i_3 
       (.I0(zext_ln13_9_fu_479_p1[3]),
        .I1(empty_reg_708[5]),
        .I2(empty_reg_708[6]),
        .O(\zext_ln13_10_reg_831[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \zext_ln13_10_reg_831[8]_i_4 
       (.I0(zext_ln13_8_fu_476_p1[4]),
        .I1(empty_reg_708[4]),
        .I2(empty_reg_708[5]),
        .I3(zext_ln13_9_fu_479_p1[3]),
        .O(\zext_ln13_10_reg_831[8]_i_4_n_5 ));
  FDRE \zext_ln13_10_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[0]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[1]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[2]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[3]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[4]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[4] ),
        .R(1'b0));
  CARRY4 \zext_ln13_10_reg_831_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln13_10_reg_831_reg[4]_i_1_n_5 ,\zext_ln13_10_reg_831_reg[4]_i_1_n_6 ,\zext_ln13_10_reg_831_reg[4]_i_1_n_7 ,\zext_ln13_10_reg_831_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({empty_reg_708[3:2],zext_ln13_8_fu_476_p1[2],zext_ln13_9_fu_479_p1[1]}),
        .O({add_ln13_9_fu_495_p2[4:2],\NLW_zext_ln13_10_reg_831_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\zext_ln13_10_reg_831[4]_i_2_n_5 ,\zext_ln13_10_reg_831[4]_i_3_n_5 ,\zext_ln13_10_reg_831[4]_i_4_n_5 ,\zext_ln13_10_reg_831[4]_i_5_n_5 }));
  FDRE \zext_ln13_10_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[5]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_831_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[6]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_831_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[7]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_831_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[8]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[8] ),
        .R(1'b0));
  CARRY4 \zext_ln13_10_reg_831_reg[8]_i_1 
       (.CI(\zext_ln13_10_reg_831_reg[4]_i_1_n_5 ),
        .CO({\zext_ln13_10_reg_831_reg[8]_i_1_n_5 ,\zext_ln13_10_reg_831_reg[8]_i_1_n_6 ,\zext_ln13_10_reg_831_reg[8]_i_1_n_7 ,\zext_ln13_10_reg_831_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,empty_reg_708[6],\zext_ln13_10_reg_831[8]_i_2_n_5 }),
        .O(add_ln13_9_fu_495_p2[8:5]),
        .S({empty_reg_708[8:7],\zext_ln13_10_reg_831[8]_i_3_n_5 ,\zext_ln13_10_reg_831[8]_i_4_n_5 }));
  FDRE \zext_ln13_10_reg_831_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_495_p2[9]),
        .Q(\zext_ln13_10_reg_831_reg_n_5_[9] ),
        .R(1'b0));
  CARRY4 \zext_ln13_10_reg_831_reg[9]_i_1 
       (.CI(\zext_ln13_10_reg_831_reg[8]_i_1_n_5 ),
        .CO(\NLW_zext_ln13_10_reg_831_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln13_10_reg_831_reg[9]_i_1_O_UNCONNECTED [3:1],add_ln13_9_fu_495_p2[9]}),
        .S({1'b0,1'b0,1'b0,empty_reg_708[9]}));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \zext_ln13_2_reg_774[4]_i_1 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[11]),
        .O(grp_padding2d_fix16_fu_545_input_height[4]));
  FDRE \zext_ln13_2_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[8]),
        .Q(zext_ln13_2_reg_774[0]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_774_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_545_input_height[1]),
        .Q(zext_ln13_2_reg_774[1]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_774_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_545_input_height[3]),
        .Q(zext_ln13_2_reg_774[3]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_774_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_545_input_height[4]),
        .Q(zext_ln13_2_reg_774[4]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_703[10]),
        .Q(zext_ln13_5_reg_784[10]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_703[11]),
        .Q(zext_ln13_5_reg_784[11]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[1]),
        .Q(zext_ln13_5_reg_784[1]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[2]),
        .Q(zext_ln13_5_reg_784[2]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[3]),
        .Q(zext_ln13_5_reg_784[3]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[4]),
        .Q(zext_ln13_5_reg_784[4]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[5]),
        .Q(zext_ln13_5_reg_784[5]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[6]),
        .Q(zext_ln13_5_reg_784[6]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[7]),
        .Q(zext_ln13_5_reg_784[7]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[8]),
        .Q(zext_ln13_5_reg_784[8]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_784_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_reg_708[9]),
        .Q(zext_ln13_5_reg_784[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_804[3]_i_2 
       (.I0(empty_reg_708[2]),
        .I1(empty_24_reg_740[2]),
        .I2(empty_23_reg_714[2]),
        .O(\zext_ln13_6_reg_804[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_804[3]_i_3 
       (.I0(empty_reg_708[1]),
        .I1(empty_24_reg_740[1]),
        .I2(empty_23_reg_714[1]),
        .O(\zext_ln13_6_reg_804[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_804[3]_i_4 
       (.I0(empty_23_reg_714[0]),
        .I1(empty_reg_708[0]),
        .I2(empty_24_reg_740[0]),
        .O(\zext_ln13_6_reg_804[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_804[3]_i_5 
       (.I0(empty_reg_708[3]),
        .I1(empty_24_reg_740[3]),
        .I2(empty_23_reg_714[3]),
        .I3(\zext_ln13_6_reg_804[3]_i_2_n_5 ),
        .O(\zext_ln13_6_reg_804[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_804[3]_i_6 
       (.I0(empty_reg_708[2]),
        .I1(empty_24_reg_740[2]),
        .I2(empty_23_reg_714[2]),
        .I3(\zext_ln13_6_reg_804[3]_i_3_n_5 ),
        .O(\zext_ln13_6_reg_804[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_804[3]_i_7 
       (.I0(empty_reg_708[1]),
        .I1(empty_24_reg_740[1]),
        .I2(empty_23_reg_714[1]),
        .I3(\zext_ln13_6_reg_804[3]_i_4_n_5 ),
        .O(\zext_ln13_6_reg_804[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \zext_ln13_6_reg_804[3]_i_8 
       (.I0(empty_23_reg_714[0]),
        .I1(empty_reg_708[0]),
        .I2(empty_24_reg_740[0]),
        .O(\zext_ln13_6_reg_804[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_804[7]_i_2 
       (.I0(empty_reg_708[3]),
        .I1(empty_24_reg_740[3]),
        .I2(empty_23_reg_714[3]),
        .O(\zext_ln13_6_reg_804[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \zext_ln13_6_reg_804[7]_i_3 
       (.I0(empty_23_reg_714[4]),
        .I1(empty_24_reg_740[4]),
        .I2(empty_reg_708[4]),
        .I3(empty_reg_708[5]),
        .O(\zext_ln13_6_reg_804[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_804[7]_i_4 
       (.I0(\zext_ln13_6_reg_804[7]_i_2_n_5 ),
        .I1(empty_24_reg_740[4]),
        .I2(empty_reg_708[4]),
        .I3(empty_23_reg_714[4]),
        .O(\zext_ln13_6_reg_804[7]_i_4_n_5 ));
  FDRE \zext_ln13_6_reg_804_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[0]),
        .Q(zext_ln13_6_reg_804[0]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_804_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[1]),
        .Q(zext_ln13_6_reg_804[1]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_804_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[2]),
        .Q(zext_ln13_6_reg_804[2]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_804_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[3]),
        .Q(zext_ln13_6_reg_804[3]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_804_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln13_6_reg_804_reg[3]_i_1_n_5 ,\zext_ln13_6_reg_804_reg[3]_i_1_n_6 ,\zext_ln13_6_reg_804_reg[3]_i_1_n_7 ,\zext_ln13_6_reg_804_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln13_6_reg_804[3]_i_2_n_5 ,\zext_ln13_6_reg_804[3]_i_3_n_5 ,\zext_ln13_6_reg_804[3]_i_4_n_5 ,1'b0}),
        .O(add_ln13_2_fu_463_p2[3:0]),
        .S({\zext_ln13_6_reg_804[3]_i_5_n_5 ,\zext_ln13_6_reg_804[3]_i_6_n_5 ,\zext_ln13_6_reg_804[3]_i_7_n_5 ,\zext_ln13_6_reg_804[3]_i_8_n_5 }));
  FDRE \zext_ln13_6_reg_804_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[4]),
        .Q(zext_ln13_6_reg_804[4]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_804_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[5]),
        .Q(zext_ln13_6_reg_804[5]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_804_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[6]),
        .Q(zext_ln13_6_reg_804[6]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_804_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[7]),
        .Q(zext_ln13_6_reg_804[7]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_804_reg[7]_i_1 
       (.CI(\zext_ln13_6_reg_804_reg[3]_i_1_n_5 ),
        .CO({\zext_ln13_6_reg_804_reg[7]_i_1_n_5 ,\zext_ln13_6_reg_804_reg[7]_i_1_n_6 ,\zext_ln13_6_reg_804_reg[7]_i_1_n_7 ,\zext_ln13_6_reg_804_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,empty_reg_708[5],\zext_ln13_6_reg_804[7]_i_2_n_5 }),
        .O(add_ln13_2_fu_463_p2[7:4]),
        .S({empty_reg_708[7:6],\zext_ln13_6_reg_804[7]_i_3_n_5 ,\zext_ln13_6_reg_804[7]_i_4_n_5 }));
  FDRE \zext_ln13_6_reg_804_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[8]),
        .Q(zext_ln13_6_reg_804[8]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_804_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_463_p2[9]),
        .Q(zext_ln13_6_reg_804[9]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_804_reg[9]_i_1 
       (.CI(\zext_ln13_6_reg_804_reg[7]_i_1_n_5 ),
        .CO({\NLW_zext_ln13_6_reg_804_reg[9]_i_1_CO_UNCONNECTED [3:1],\zext_ln13_6_reg_804_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln13_6_reg_804_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln13_2_fu_463_p2[9:8]}),
        .S({1'b0,1'b0,empty_reg_708[9:8]}));
  FDRE \zext_ln13_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_reg_692[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE \zext_ln13_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_reg_692[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE \zext_ln13_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_reg_692[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE \zext_ln13_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_reg_692[4]),
        .Q(A[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix
   (D,
    ap_enable_reg_pp0_iter3_reg_0,
    \add_ln34_1_reg_716_reg[11]_0 ,
    output_r_address0,
    \ap_CS_fsm_reg[1]_0 ,
    output_r_ce0,
    \input_addr_reg_671_reg[10]_0 ,
    grp_pointwise_conv2d_fix_fu_584_output_r_d0,
    Q,
    grp_pointwise_conv2d_fix_fu_584_ap_start_reg,
    input_r_address0,
    ap_enable_reg_pp1_iter0,
    MemBank_A_address01,
    ap_rst_n_inv,
    ap_clk,
    mul_ln29_reg_686_reg_0,
    q0_t0,
    ap_rst_n);
  output [1:0]D;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \add_ln34_1_reg_716_reg[11]_0 ;
  output [12:0]output_r_address0;
  output \ap_CS_fsm_reg[1]_0 ;
  output output_r_ce0;
  output [10:0]\input_addr_reg_671_reg[10]_0 ;
  output [14:0]grp_pointwise_conv2d_fix_fu_584_output_r_d0;
  input [2:0]Q;
  input grp_pointwise_conv2d_fix_fu_584_ap_start_reg;
  input [0:0]input_r_address0;
  input ap_enable_reg_pp1_iter0;
  input MemBank_A_address01;
  input ap_rst_n_inv;
  input ap_clk;
  input mul_ln29_reg_686_reg_0;
  input [15:0]q0_t0;
  input ap_rst_n;

  wire [15:0]A;
  wire [1:0]D;
  wire MemBank_A_address01;
  wire [2:0]Q;
  wire [12:0]SeparableConv2D_0_b_2_reg_633;
  wire [13:0]add_ln19_fu_264_p2;
  wire [13:0]add_ln19_reg_561;
  wire \add_ln19_reg_561_reg[12]_i_1_n_5 ;
  wire \add_ln19_reg_561_reg[12]_i_1_n_6 ;
  wire \add_ln19_reg_561_reg[12]_i_1_n_7 ;
  wire \add_ln19_reg_561_reg[12]_i_1_n_8 ;
  wire \add_ln19_reg_561_reg[4]_i_1_n_5 ;
  wire \add_ln19_reg_561_reg[4]_i_1_n_6 ;
  wire \add_ln19_reg_561_reg[4]_i_1_n_7 ;
  wire \add_ln19_reg_561_reg[4]_i_1_n_8 ;
  wire \add_ln19_reg_561_reg[8]_i_1_n_5 ;
  wire \add_ln19_reg_561_reg[8]_i_1_n_6 ;
  wire \add_ln19_reg_561_reg[8]_i_1_n_7 ;
  wire \add_ln19_reg_561_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln20_2_fu_481_p2;
  wire [9:0]add_ln20_2_reg_706;
  wire add_ln20_2_reg_7060;
  wire \add_ln20_2_reg_706[9]_i_3_n_5 ;
  wire [13:2]add_ln34_1_fu_522_p2;
  wire \add_ln34_1_reg_716[13]_i_2_n_5 ;
  wire \add_ln34_1_reg_716[13]_i_3_n_5 ;
  wire \add_ln34_1_reg_716[13]_i_4_n_5 ;
  wire \add_ln34_1_reg_716[13]_i_5_n_5 ;
  wire \add_ln34_1_reg_716[13]_i_6_n_5 ;
  wire \add_ln34_1_reg_716[5]_i_2_n_5 ;
  wire \add_ln34_1_reg_716[5]_i_3_n_5 ;
  wire \add_ln34_1_reg_716[5]_i_4_n_5 ;
  wire \add_ln34_1_reg_716[5]_i_5_n_5 ;
  wire \add_ln34_1_reg_716[9]_i_2_n_5 ;
  wire \add_ln34_1_reg_716[9]_i_3_n_5 ;
  wire \add_ln34_1_reg_716[9]_i_4_n_5 ;
  wire \add_ln34_1_reg_716[9]_i_5_n_5 ;
  wire \add_ln34_1_reg_716_reg[11]_0 ;
  wire \add_ln34_1_reg_716_reg[13]_i_1_n_6 ;
  wire \add_ln34_1_reg_716_reg[13]_i_1_n_7 ;
  wire \add_ln34_1_reg_716_reg[13]_i_1_n_8 ;
  wire \add_ln34_1_reg_716_reg[5]_i_1_n_5 ;
  wire \add_ln34_1_reg_716_reg[5]_i_1_n_6 ;
  wire \add_ln34_1_reg_716_reg[5]_i_1_n_7 ;
  wire \add_ln34_1_reg_716_reg[5]_i_1_n_8 ;
  wire \add_ln34_1_reg_716_reg[9]_i_1_n_5 ;
  wire \add_ln34_1_reg_716_reg[9]_i_1_n_6 ;
  wire \add_ln34_1_reg_716_reg[9]_i_1_n_7 ;
  wire \add_ln34_1_reg_716_reg[9]_i_1_n_8 ;
  wire [13:0]add_ln34_fu_472_p2;
  wire [13:0]add_ln34_reg_696;
  wire \add_ln34_reg_696[3]_i_2_n_5 ;
  wire \add_ln34_reg_696[3]_i_3_n_5 ;
  wire \add_ln34_reg_696[3]_i_4_n_5 ;
  wire \add_ln34_reg_696[3]_i_5_n_5 ;
  wire \add_ln34_reg_696[7]_i_2_n_5 ;
  wire \add_ln34_reg_696_reg[11]_i_1_n_5 ;
  wire \add_ln34_reg_696_reg[11]_i_1_n_6 ;
  wire \add_ln34_reg_696_reg[11]_i_1_n_7 ;
  wire \add_ln34_reg_696_reg[11]_i_1_n_8 ;
  wire \add_ln34_reg_696_reg[13]_i_1_n_8 ;
  wire \add_ln34_reg_696_reg[3]_i_1_n_5 ;
  wire \add_ln34_reg_696_reg[3]_i_1_n_6 ;
  wire \add_ln34_reg_696_reg[3]_i_1_n_7 ;
  wire \add_ln34_reg_696_reg[3]_i_1_n_8 ;
  wire \add_ln34_reg_696_reg[7]_i_1_n_5 ;
  wire \add_ln34_reg_696_reg[7]_i_1_n_6 ;
  wire \add_ln34_reg_696_reg[7]_i_1_n_7 ;
  wire \add_ln34_reg_696_reg[7]_i_1_n_8 ;
  wire and_ln34_3_fu_310_p2;
  wire and_ln34_3_reg_604;
  wire \and_ln34_reg_711[14]_i_1_n_5 ;
  wire \ap_CS_fsm[0]_i_2__2_n_5 ;
  wire \ap_CS_fsm[0]_i_3__1_n_5 ;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[7]_i_2__1_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buffer_0_reg_205[0]_i_10_n_5 ;
  wire \buffer_0_reg_205[0]_i_1_n_5 ;
  wire \buffer_0_reg_205[0]_i_3_n_5 ;
  wire \buffer_0_reg_205[0]_i_4_n_5 ;
  wire \buffer_0_reg_205[0]_i_5_n_5 ;
  wire \buffer_0_reg_205[0]_i_6_n_5 ;
  wire \buffer_0_reg_205[0]_i_7_n_5 ;
  wire \buffer_0_reg_205[0]_i_8_n_5 ;
  wire \buffer_0_reg_205[0]_i_9_n_5 ;
  wire \buffer_0_reg_205[12]_i_2_n_5 ;
  wire \buffer_0_reg_205[12]_i_3_n_5 ;
  wire \buffer_0_reg_205[12]_i_4_n_5 ;
  wire \buffer_0_reg_205[12]_i_5_n_5 ;
  wire \buffer_0_reg_205[12]_i_6_n_5 ;
  wire \buffer_0_reg_205[12]_i_7_n_5 ;
  wire \buffer_0_reg_205[12]_i_8_n_5 ;
  wire \buffer_0_reg_205[4]_i_2_n_5 ;
  wire \buffer_0_reg_205[4]_i_3_n_5 ;
  wire \buffer_0_reg_205[4]_i_4_n_5 ;
  wire \buffer_0_reg_205[4]_i_5_n_5 ;
  wire \buffer_0_reg_205[4]_i_6_n_5 ;
  wire \buffer_0_reg_205[4]_i_7_n_5 ;
  wire \buffer_0_reg_205[4]_i_8_n_5 ;
  wire \buffer_0_reg_205[4]_i_9_n_5 ;
  wire \buffer_0_reg_205[8]_i_2_n_5 ;
  wire \buffer_0_reg_205[8]_i_3_n_5 ;
  wire \buffer_0_reg_205[8]_i_4_n_5 ;
  wire \buffer_0_reg_205[8]_i_5_n_5 ;
  wire \buffer_0_reg_205[8]_i_6_n_5 ;
  wire \buffer_0_reg_205[8]_i_7_n_5 ;
  wire \buffer_0_reg_205[8]_i_8_n_5 ;
  wire \buffer_0_reg_205[8]_i_9_n_5 ;
  wire [15:0]buffer_0_reg_205_reg;
  wire \buffer_0_reg_205_reg[0]_i_2_n_10 ;
  wire \buffer_0_reg_205_reg[0]_i_2_n_11 ;
  wire \buffer_0_reg_205_reg[0]_i_2_n_12 ;
  wire \buffer_0_reg_205_reg[0]_i_2_n_5 ;
  wire \buffer_0_reg_205_reg[0]_i_2_n_6 ;
  wire \buffer_0_reg_205_reg[0]_i_2_n_7 ;
  wire \buffer_0_reg_205_reg[0]_i_2_n_8 ;
  wire \buffer_0_reg_205_reg[0]_i_2_n_9 ;
  wire \buffer_0_reg_205_reg[12]_i_1_n_10 ;
  wire \buffer_0_reg_205_reg[12]_i_1_n_11 ;
  wire \buffer_0_reg_205_reg[12]_i_1_n_12 ;
  wire \buffer_0_reg_205_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_205_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_205_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_205_reg[12]_i_1_n_9 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_10 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_11 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_12 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_205_reg[4]_i_1_n_9 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_10 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_11 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_12 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_8 ;
  wire \buffer_0_reg_205_reg[8]_i_1_n_9 ;
  wire [15:0]grp_fu_410_p18;
  wire grp_pointwise_conv2d_fix_fu_584_ap_start_reg;
  wire [11:11]grp_pointwise_conv2d_fix_fu_584_output_r_address0;
  wire [14:0]grp_pointwise_conv2d_fix_fu_584_output_r_d0;
  wire \icmp_ln20_reg_566[0]_i_1_n_5 ;
  wire \icmp_ln20_reg_566[0]_i_2_n_5 ;
  wire \icmp_ln20_reg_566[0]_i_3_n_5 ;
  wire \icmp_ln20_reg_566_reg_n_5_[0] ;
  wire \icmp_ln21_reg_587[0]_i_1_n_5 ;
  wire \icmp_ln21_reg_587[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_587_reg_n_5_[0] ;
  wire in_d_0_reg_215;
  wire \in_d_0_reg_215[0]_i_1__0_n_5 ;
  wire in_d_0_reg_215_pp0_iter1_reg;
  wire \in_d_0_reg_215_pp0_iter1_reg[0]_i_1_n_5 ;
  wire in_d_0_reg_215_pp0_iter2_reg;
  wire in_d_0_reg_215_pp0_iter3_reg;
  wire in_d_0_reg_215_pp0_iter4_reg;
  wire indvar_flatten28_reg_146;
  wire \indvar_flatten28_reg_146_reg_n_5_[0] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[10] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[11] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[12] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[13] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[1] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[2] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[3] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[4] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[5] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[6] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[7] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[8] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_169;
  wire \input_addr_reg_671[5]_i_2_n_5 ;
  wire \input_addr_reg_671[5]_i_3_n_5 ;
  wire \input_addr_reg_671[5]_i_4_n_5 ;
  wire [10:0]\input_addr_reg_671_reg[10]_0 ;
  wire \input_addr_reg_671_reg[5]_i_1_n_5 ;
  wire \input_addr_reg_671_reg[5]_i_1_n_6 ;
  wire \input_addr_reg_671_reg[5]_i_1_n_7 ;
  wire \input_addr_reg_671_reg[5]_i_1_n_8 ;
  wire \input_addr_reg_671_reg[9]_i_1_n_5 ;
  wire \input_addr_reg_671_reg[9]_i_1_n_6 ;
  wire \input_addr_reg_671_reg[9]_i_1_n_7 ;
  wire \input_addr_reg_671_reg[9]_i_1_n_8 ;
  wire [0:0]input_r_address0;
  wire mul_ln29_reg_686_reg_0;
  wire mul_ln29_reg_686_reg_i_1_n_5;
  wire mul_ln29_reg_686_reg_i_2_n_5;
  wire mul_ln29_reg_686_reg_n_100;
  wire mul_ln29_reg_686_reg_n_101;
  wire mul_ln29_reg_686_reg_n_102;
  wire mul_ln29_reg_686_reg_n_103;
  wire mul_ln29_reg_686_reg_n_104;
  wire mul_ln29_reg_686_reg_n_105;
  wire mul_ln29_reg_686_reg_n_106;
  wire mul_ln29_reg_686_reg_n_107;
  wire mul_ln29_reg_686_reg_n_108;
  wire mul_ln29_reg_686_reg_n_109;
  wire mul_ln29_reg_686_reg_n_110;
  wire mul_ln29_reg_686_reg_n_79;
  wire mul_ln29_reg_686_reg_n_80;
  wire mul_ln29_reg_686_reg_n_97;
  wire mul_ln29_reg_686_reg_n_98;
  wire mul_ln29_reg_686_reg_n_99;
  wire mul_ln34_reg_651_reg_i_1_n_5;
  wire mul_ln34_reg_651_reg_i_2_n_5;
  wire mul_ln34_reg_651_reg_i_3_n_5;
  wire mul_ln34_reg_651_reg_i_4_n_5;
  wire mul_ln34_reg_651_reg_n_100;
  wire mul_ln34_reg_651_reg_n_101;
  wire mul_ln34_reg_651_reg_n_102;
  wire mul_ln34_reg_651_reg_n_103;
  wire mul_ln34_reg_651_reg_n_104;
  wire mul_ln34_reg_651_reg_n_105;
  wire mul_ln34_reg_651_reg_n_106;
  wire mul_ln34_reg_651_reg_n_107;
  wire mul_ln34_reg_651_reg_n_108;
  wire mul_ln34_reg_651_reg_n_109;
  wire mul_ln34_reg_651_reg_n_110;
  wire mul_ln34_reg_651_reg_n_97;
  wire mul_ln34_reg_651_reg_n_98;
  wire mul_ln34_reg_651_reg_n_99;
  wire [4:0]out_d_0_reg_157;
  wire [4:0]out_d_fu_276_p2;
  wire [4:0]out_d_reg_576;
  wire out_d_reg_5760;
  wire [4:0]out_h_fu_315_p2;
  wire [4:0]out_w_0_reg_193;
  wire [4:0]out_w_fu_476_p2;
  wire [4:0]out_w_reg_701;
  wire [12:0]output_r_address0;
  wire output_r_ce0;
  wire [12:0]q0;
  wire [15:0]q0_t0;
  wire select_ln20_2_reg_721;
  wire \select_ln20_2_reg_721_reg_n_5_[0] ;
  wire \select_ln20_2_reg_721_reg_n_5_[1] ;
  wire \select_ln20_2_reg_721_reg_n_5_[2] ;
  wire \select_ln20_2_reg_721_reg_n_5_[3] ;
  wire \select_ln20_2_reg_721_reg_n_5_[4] ;
  wire \select_ln20_2_reg_721_reg_n_5_[5] ;
  wire \select_ln20_2_reg_721_reg_n_5_[6] ;
  wire \select_ln20_2_reg_721_reg_n_5_[7] ;
  wire \select_ln20_2_reg_721_reg_n_5_[8] ;
  wire \select_ln20_2_reg_721_reg_n_5_[9] ;
  wire [4:0]select_ln20_fu_352_p3;
  wire [4:0]select_ln20_reg_628;
  wire [10:2]select_ln29_12_reg_645;
  wire \select_ln29_12_reg_645[10]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[2]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[3]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[4]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[5]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[6]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[7]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[8]_i_1_n_5 ;
  wire \select_ln29_12_reg_645[9]_i_1_n_5 ;
  wire select_ln29_reg_638;
  wire \select_ln29_reg_638_reg_n_5_[0] ;
  wire \select_ln29_reg_638_reg_n_5_[1] ;
  wire \select_ln29_reg_638_reg_n_5_[2] ;
  wire \select_ln29_reg_638_reg_n_5_[3] ;
  wire \select_ln29_reg_638_reg_n_5_[4] ;
  wire \select_ln34_6_reg_592[4]_i_1_n_5 ;
  wire \select_ln34_6_reg_592_reg_n_5_[0] ;
  wire \select_ln34_6_reg_592_reg_n_5_[1] ;
  wire \select_ln34_6_reg_592_reg_n_5_[2] ;
  wire \select_ln34_6_reg_592_reg_n_5_[3] ;
  wire \select_ln34_6_reg_592_reg_n_5_[4] ;
  wire select_ln34_reg_581;
  wire \select_ln34_reg_581_reg_n_5_[0] ;
  wire \select_ln34_reg_581_reg_n_5_[1] ;
  wire \select_ln34_reg_581_reg_n_5_[2] ;
  wire \select_ln34_reg_581_reg_n_5_[3] ;
  wire \select_ln34_reg_581_reg_n_5_[4] ;
  wire [8:0]sext_ln29_11_reg_661_reg;
  wire [10:2]sext_ln29_3_fu_401_p1;
  wire [9:4]sub_ln29_5_fu_346_p2;
  wire \sub_ln29_5_reg_623[3]_i_1_n_5 ;
  wire [7:0]sub_ln29_5_reg_623_reg;
  wire sub_ln29_5_reg_623_reg0;
  wire [6:5]sub_ln29_fu_252_p2;
  wire \sub_ln29_reg_553[3]_i_1_n_5 ;
  wire \sub_ln29_reg_553[4]_i_1_n_5 ;
  wire \sub_ln29_reg_553[7]_i_1_n_5 ;
  wire \sub_ln29_reg_553[8]_i_1_n_5 ;
  wire \sub_ln29_reg_553[9]_i_1_n_5 ;
  wire \sub_ln29_reg_553_reg_n_5_[2] ;
  wire \sub_ln29_reg_553_reg_n_5_[3] ;
  wire \sub_ln29_reg_553_reg_n_5_[4] ;
  wire \sub_ln29_reg_553_reg_n_5_[5] ;
  wire \sub_ln29_reg_553_reg_n_5_[6] ;
  wire \sub_ln29_reg_553_reg_n_5_[7] ;
  wire \sub_ln29_reg_553_reg_n_5_[8] ;
  wire \sub_ln29_reg_553_reg_n_5_[9] ;
  wire [4:2]zext_ln24_reg_666;
  wire [9:5]zext_ln29_2_fu_236_p1;
  wire [9:5]zext_ln29_fu_331_p1;
  wire [3:0]\NLW_add_ln19_reg_561_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln19_reg_561_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_1_reg_716_reg[13]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_1_reg_716_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_reg_696_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_reg_696_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_205_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_input_addr_reg_671_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_input_addr_reg_671_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_input_addr_reg_671_reg[5]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln29_reg_686_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_686_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_686_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_reg_686_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_686_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_686_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_reg_686_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_reg_686_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_reg_686_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_reg_686_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_reg_686_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_651_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_651_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_651_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_reg_651_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_651_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_651_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_reg_651_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_reg_651_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_reg_651_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_mul_ln34_reg_651_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_reg_651_reg_PCOUT_UNCONNECTED;

  FDRE \SeparableConv2D_0_b_2_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[0]),
        .Q(SeparableConv2D_0_b_2_reg_633[0]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[10]),
        .Q(SeparableConv2D_0_b_2_reg_633[10]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[11]),
        .Q(SeparableConv2D_0_b_2_reg_633[11]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[12]),
        .Q(SeparableConv2D_0_b_2_reg_633[12]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[1]),
        .Q(SeparableConv2D_0_b_2_reg_633[1]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[2]),
        .Q(SeparableConv2D_0_b_2_reg_633[2]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[3]),
        .Q(SeparableConv2D_0_b_2_reg_633[3]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[4]),
        .Q(SeparableConv2D_0_b_2_reg_633[4]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[5]),
        .Q(SeparableConv2D_0_b_2_reg_633[5]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[6]),
        .Q(SeparableConv2D_0_b_2_reg_633[6]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[7]),
        .Q(SeparableConv2D_0_b_2_reg_633[7]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[8]),
        .Q(SeparableConv2D_0_b_2_reg_633[8]),
        .R(1'b0));
  FDRE \SeparableConv2D_0_b_2_reg_633_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(q0[9]),
        .Q(SeparableConv2D_0_b_2_reg_633[9]),
        .R(1'b0));
  bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s SeparableConv2D_0_b_s_U
       (.Q(q0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state5),
        .\q0_reg[12] (\select_ln34_6_reg_592_reg_n_5_[0] ),
        .\q0_reg[9] (\select_ln34_6_reg_592_reg_n_5_[2] ),
        .\q0_reg[9]_0 (\select_ln34_6_reg_592_reg_n_5_[1] ),
        .\q0_reg[9]_1 (\select_ln34_6_reg_592_reg_n_5_[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_561[0]_i_1 
       (.I0(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .O(add_ln19_fu_264_p2[0]));
  FDRE \add_ln19_reg_561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[0]),
        .Q(add_ln19_reg_561[0]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[10]),
        .Q(add_ln19_reg_561[10]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[11]),
        .Q(add_ln19_reg_561[11]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[12]),
        .Q(add_ln19_reg_561[12]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_561_reg[12]_i_1 
       (.CI(\add_ln19_reg_561_reg[8]_i_1_n_5 ),
        .CO({\add_ln19_reg_561_reg[12]_i_1_n_5 ,\add_ln19_reg_561_reg[12]_i_1_n_6 ,\add_ln19_reg_561_reg[12]_i_1_n_7 ,\add_ln19_reg_561_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_264_p2[12:9]),
        .S({\indvar_flatten28_reg_146_reg_n_5_[12] ,\indvar_flatten28_reg_146_reg_n_5_[11] ,\indvar_flatten28_reg_146_reg_n_5_[10] ,\indvar_flatten28_reg_146_reg_n_5_[9] }));
  FDRE \add_ln19_reg_561_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[13]),
        .Q(add_ln19_reg_561[13]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_561_reg[13]_i_1 
       (.CI(\add_ln19_reg_561_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln19_reg_561_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln19_reg_561_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln19_fu_264_p2[13]}),
        .S({1'b0,1'b0,1'b0,\indvar_flatten28_reg_146_reg_n_5_[13] }));
  FDRE \add_ln19_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[1]),
        .Q(add_ln19_reg_561[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[2]),
        .Q(add_ln19_reg_561[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[3]),
        .Q(add_ln19_reg_561[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[4]),
        .Q(add_ln19_reg_561[4]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_561_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln19_reg_561_reg[4]_i_1_n_5 ,\add_ln19_reg_561_reg[4]_i_1_n_6 ,\add_ln19_reg_561_reg[4]_i_1_n_7 ,\add_ln19_reg_561_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_264_p2[4:1]),
        .S({\indvar_flatten28_reg_146_reg_n_5_[4] ,\indvar_flatten28_reg_146_reg_n_5_[3] ,\indvar_flatten28_reg_146_reg_n_5_[2] ,\indvar_flatten28_reg_146_reg_n_5_[1] }));
  FDRE \add_ln19_reg_561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[5]),
        .Q(add_ln19_reg_561[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[6]),
        .Q(add_ln19_reg_561[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[7]),
        .Q(add_ln19_reg_561[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_561_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[8]),
        .Q(add_ln19_reg_561[8]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_561_reg[8]_i_1 
       (.CI(\add_ln19_reg_561_reg[4]_i_1_n_5 ),
        .CO({\add_ln19_reg_561_reg[8]_i_1_n_5 ,\add_ln19_reg_561_reg[8]_i_1_n_6 ,\add_ln19_reg_561_reg[8]_i_1_n_7 ,\add_ln19_reg_561_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_264_p2[8:5]),
        .S({\indvar_flatten28_reg_146_reg_n_5_[8] ,\indvar_flatten28_reg_146_reg_n_5_[7] ,\indvar_flatten28_reg_146_reg_n_5_[6] ,\indvar_flatten28_reg_146_reg_n_5_[5] }));
  FDRE \add_ln19_reg_561_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_264_p2[9]),
        .Q(add_ln19_reg_561[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair951" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln20_2_reg_706[0]_i_1 
       (.I0(indvar_flatten_reg_169[0]),
        .O(add_ln20_2_fu_481_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair951" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_706[1]_i_1 
       (.I0(indvar_flatten_reg_169[0]),
        .I1(indvar_flatten_reg_169[1]),
        .O(add_ln20_2_fu_481_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair943" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln20_2_reg_706[2]_i_1 
       (.I0(indvar_flatten_reg_169[1]),
        .I1(indvar_flatten_reg_169[0]),
        .I2(indvar_flatten_reg_169[2]),
        .O(add_ln20_2_fu_481_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair943" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln20_2_reg_706[3]_i_1 
       (.I0(indvar_flatten_reg_169[2]),
        .I1(indvar_flatten_reg_169[0]),
        .I2(indvar_flatten_reg_169[1]),
        .I3(indvar_flatten_reg_169[3]),
        .O(add_ln20_2_fu_481_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair931" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln20_2_reg_706[4]_i_1 
       (.I0(indvar_flatten_reg_169[3]),
        .I1(indvar_flatten_reg_169[1]),
        .I2(indvar_flatten_reg_169[0]),
        .I3(indvar_flatten_reg_169[2]),
        .I4(indvar_flatten_reg_169[4]),
        .O(add_ln20_2_fu_481_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln20_2_reg_706[5]_i_1 
       (.I0(indvar_flatten_reg_169[4]),
        .I1(indvar_flatten_reg_169[2]),
        .I2(indvar_flatten_reg_169[0]),
        .I3(indvar_flatten_reg_169[1]),
        .I4(indvar_flatten_reg_169[3]),
        .I5(indvar_flatten_reg_169[5]),
        .O(add_ln20_2_fu_481_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair946" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln20_2_reg_706[6]_i_1 
       (.I0(\add_ln20_2_reg_706[9]_i_3_n_5 ),
        .I1(indvar_flatten_reg_169[6]),
        .O(add_ln20_2_fu_481_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair946" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \add_ln20_2_reg_706[7]_i_1 
       (.I0(indvar_flatten_reg_169[6]),
        .I1(\add_ln20_2_reg_706[9]_i_3_n_5 ),
        .I2(indvar_flatten_reg_169[7]),
        .O(add_ln20_2_fu_481_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair936" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \add_ln20_2_reg_706[8]_i_1 
       (.I0(indvar_flatten_reg_169[7]),
        .I1(\add_ln20_2_reg_706[9]_i_3_n_5 ),
        .I2(indvar_flatten_reg_169[6]),
        .I3(indvar_flatten_reg_169[8]),
        .O(add_ln20_2_fu_481_p2[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln20_2_reg_706[9]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .O(add_ln20_2_reg_7060));
  (* SOFT_HLUTNM = "soft_lutpair936" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \add_ln20_2_reg_706[9]_i_2 
       (.I0(indvar_flatten_reg_169[8]),
        .I1(indvar_flatten_reg_169[6]),
        .I2(\add_ln20_2_reg_706[9]_i_3_n_5 ),
        .I3(indvar_flatten_reg_169[7]),
        .I4(indvar_flatten_reg_169[9]),
        .O(add_ln20_2_fu_481_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln20_2_reg_706[9]_i_3 
       (.I0(indvar_flatten_reg_169[4]),
        .I1(indvar_flatten_reg_169[2]),
        .I2(indvar_flatten_reg_169[0]),
        .I3(indvar_flatten_reg_169[1]),
        .I4(indvar_flatten_reg_169[3]),
        .I5(indvar_flatten_reg_169[5]),
        .O(\add_ln20_2_reg_706[9]_i_3_n_5 ));
  FDRE \add_ln20_2_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[0]),
        .Q(add_ln20_2_reg_706[0]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[1] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[1]),
        .Q(add_ln20_2_reg_706[1]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[2] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[2]),
        .Q(add_ln20_2_reg_706[2]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[3] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[3]),
        .Q(add_ln20_2_reg_706[3]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[4] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[4]),
        .Q(add_ln20_2_reg_706[4]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[5] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[5]),
        .Q(add_ln20_2_reg_706[5]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[6] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[6]),
        .Q(add_ln20_2_reg_706[6]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[7] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[7]),
        .Q(add_ln20_2_reg_706[7]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[8] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[8]),
        .Q(add_ln20_2_reg_706[8]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_706_reg[9] 
       (.C(ap_clk),
        .CE(add_ln20_2_reg_7060),
        .D(add_ln20_2_fu_481_p2[9]),
        .Q(add_ln20_2_reg_706[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_1_reg_716[13]_i_2 
       (.I0(sext_ln29_11_reg_661_reg[8]),
        .O(\add_ln34_1_reg_716[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_716[13]_i_3 
       (.I0(add_ln34_reg_696[12]),
        .I1(add_ln34_reg_696[13]),
        .O(\add_ln34_1_reg_716[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_716[13]_i_4 
       (.I0(add_ln34_reg_696[11]),
        .I1(add_ln34_reg_696[12]),
        .O(\add_ln34_1_reg_716[13]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[13]_i_5 
       (.I0(sext_ln29_11_reg_661_reg[8]),
        .I1(add_ln34_reg_696[11]),
        .O(\add_ln34_1_reg_716[13]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[13]_i_6 
       (.I0(sext_ln29_11_reg_661_reg[8]),
        .I1(add_ln34_reg_696[10]),
        .O(\add_ln34_1_reg_716[13]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[2]_i_1 
       (.I0(add_ln34_reg_696[2]),
        .I1(sext_ln29_11_reg_661_reg[0]),
        .O(add_ln34_1_fu_522_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[5]_i_2 
       (.I0(add_ln34_reg_696[5]),
        .I1(sext_ln29_11_reg_661_reg[3]),
        .O(\add_ln34_1_reg_716[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[5]_i_3 
       (.I0(add_ln34_reg_696[4]),
        .I1(sext_ln29_11_reg_661_reg[2]),
        .O(\add_ln34_1_reg_716[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[5]_i_4 
       (.I0(add_ln34_reg_696[3]),
        .I1(sext_ln29_11_reg_661_reg[1]),
        .O(\add_ln34_1_reg_716[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[5]_i_5 
       (.I0(add_ln34_reg_696[2]),
        .I1(sext_ln29_11_reg_661_reg[0]),
        .O(\add_ln34_1_reg_716[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[9]_i_2 
       (.I0(add_ln34_reg_696[9]),
        .I1(sext_ln29_11_reg_661_reg[7]),
        .O(\add_ln34_1_reg_716[9]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[9]_i_3 
       (.I0(add_ln34_reg_696[8]),
        .I1(sext_ln29_11_reg_661_reg[6]),
        .O(\add_ln34_1_reg_716[9]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[9]_i_4 
       (.I0(add_ln34_reg_696[7]),
        .I1(sext_ln29_11_reg_661_reg[5]),
        .O(\add_ln34_1_reg_716[9]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_716[9]_i_5 
       (.I0(add_ln34_reg_696[6]),
        .I1(sext_ln29_11_reg_661_reg[4]),
        .O(\add_ln34_1_reg_716[9]_i_5_n_5 ));
  FDRE \add_ln34_1_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_reg_696[0]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[10]),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[11]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_address0),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[12]),
        .Q(output_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[13]),
        .Q(output_r_address0[12]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_716_reg[13]_i_1 
       (.CI(\add_ln34_1_reg_716_reg[9]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_716_reg[13]_i_1_CO_UNCONNECTED [3],\add_ln34_1_reg_716_reg[13]_i_1_n_6 ,\add_ln34_1_reg_716_reg[13]_i_1_n_7 ,\add_ln34_1_reg_716_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln34_reg_696[11],\add_ln34_1_reg_716[13]_i_2_n_5 ,sext_ln29_11_reg_661_reg[8]}),
        .O(add_ln34_1_fu_522_p2[13:10]),
        .S({\add_ln34_1_reg_716[13]_i_3_n_5 ,\add_ln34_1_reg_716[13]_i_4_n_5 ,\add_ln34_1_reg_716[13]_i_5_n_5 ,\add_ln34_1_reg_716[13]_i_6_n_5 }));
  FDRE \add_ln34_1_reg_716_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_reg_696[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[4]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[5]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_716_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_716_reg[5]_i_1_n_5 ,\add_ln34_1_reg_716_reg[5]_i_1_n_6 ,\add_ln34_1_reg_716_reg[5]_i_1_n_7 ,\add_ln34_1_reg_716_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_reg_696[5:2]),
        .O({add_ln34_1_fu_522_p2[5:3],\NLW_add_ln34_1_reg_716_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_1_reg_716[5]_i_2_n_5 ,\add_ln34_1_reg_716[5]_i_3_n_5 ,\add_ln34_1_reg_716[5]_i_4_n_5 ,\add_ln34_1_reg_716[5]_i_5_n_5 }));
  FDRE \add_ln34_1_reg_716_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[6]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[7]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[8]),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_716_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln34_1_fu_522_p2[9]),
        .Q(output_r_address0[9]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_716_reg[9]_i_1 
       (.CI(\add_ln34_1_reg_716_reg[5]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_716_reg[9]_i_1_n_5 ,\add_ln34_1_reg_716_reg[9]_i_1_n_6 ,\add_ln34_1_reg_716_reg[9]_i_1_n_7 ,\add_ln34_1_reg_716_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_reg_696[9:6]),
        .O(add_ln34_1_fu_522_p2[9:6]),
        .S({\add_ln34_1_reg_716[9]_i_2_n_5 ,\add_ln34_1_reg_716[9]_i_3_n_5 ,\add_ln34_1_reg_716[9]_i_4_n_5 ,\add_ln34_1_reg_716[9]_i_5_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_696[3]_i_2 
       (.I0(mul_ln34_reg_651_reg_n_107),
        .I1(zext_ln24_reg_666[3]),
        .O(\add_ln34_reg_696[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_696[3]_i_3 
       (.I0(mul_ln34_reg_651_reg_n_108),
        .I1(zext_ln24_reg_666[2]),
        .O(\add_ln34_reg_696[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_696[3]_i_4 
       (.I0(mul_ln34_reg_651_reg_n_109),
        .I1(\input_addr_reg_671_reg[10]_0 [1]),
        .O(\add_ln34_reg_696[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_696[3]_i_5 
       (.I0(mul_ln34_reg_651_reg_n_110),
        .I1(\input_addr_reg_671_reg[10]_0 [0]),
        .O(\add_ln34_reg_696[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_696[7]_i_2 
       (.I0(mul_ln34_reg_651_reg_n_106),
        .I1(zext_ln24_reg_666[4]),
        .O(\add_ln34_reg_696[7]_i_2_n_5 ));
  FDRE \add_ln34_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[0]),
        .Q(add_ln34_reg_696[0]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[10]),
        .Q(add_ln34_reg_696[10]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[11]),
        .Q(add_ln34_reg_696[11]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_696_reg[11]_i_1 
       (.CI(\add_ln34_reg_696_reg[7]_i_1_n_5 ),
        .CO({\add_ln34_reg_696_reg[11]_i_1_n_5 ,\add_ln34_reg_696_reg[11]_i_1_n_6 ,\add_ln34_reg_696_reg[11]_i_1_n_7 ,\add_ln34_reg_696_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({mul_ln34_reg_651_reg_n_99,mul_ln34_reg_651_reg_n_100,mul_ln34_reg_651_reg_n_101,mul_ln34_reg_651_reg_n_102}),
        .O(add_ln34_fu_472_p2[11:8]),
        .S({mul_ln34_reg_651_reg_n_99,mul_ln34_reg_651_reg_n_100,mul_ln34_reg_651_reg_n_101,mul_ln34_reg_651_reg_n_102}));
  FDRE \add_ln34_reg_696_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[12]),
        .Q(add_ln34_reg_696[12]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[13]),
        .Q(add_ln34_reg_696[13]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_696_reg[13]_i_1 
       (.CI(\add_ln34_reg_696_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln34_reg_696_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln34_reg_696_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln34_reg_651_reg_n_98}),
        .O({\NLW_add_ln34_reg_696_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln34_fu_472_p2[13:12]}),
        .S({1'b0,1'b0,mul_ln34_reg_651_reg_n_97,mul_ln34_reg_651_reg_n_98}));
  FDRE \add_ln34_reg_696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[1]),
        .Q(add_ln34_reg_696[1]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[2]),
        .Q(add_ln34_reg_696[2]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[3]),
        .Q(add_ln34_reg_696[3]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_696_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_reg_696_reg[3]_i_1_n_5 ,\add_ln34_reg_696_reg[3]_i_1_n_6 ,\add_ln34_reg_696_reg[3]_i_1_n_7 ,\add_ln34_reg_696_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({mul_ln34_reg_651_reg_n_107,mul_ln34_reg_651_reg_n_108,mul_ln34_reg_651_reg_n_109,mul_ln34_reg_651_reg_n_110}),
        .O(add_ln34_fu_472_p2[3:0]),
        .S({\add_ln34_reg_696[3]_i_2_n_5 ,\add_ln34_reg_696[3]_i_3_n_5 ,\add_ln34_reg_696[3]_i_4_n_5 ,\add_ln34_reg_696[3]_i_5_n_5 }));
  FDRE \add_ln34_reg_696_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[4]),
        .Q(add_ln34_reg_696[4]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[5]),
        .Q(add_ln34_reg_696[5]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[6]),
        .Q(add_ln34_reg_696[6]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[7]),
        .Q(add_ln34_reg_696[7]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_696_reg[7]_i_1 
       (.CI(\add_ln34_reg_696_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_reg_696_reg[7]_i_1_n_5 ,\add_ln34_reg_696_reg[7]_i_1_n_6 ,\add_ln34_reg_696_reg[7]_i_1_n_7 ,\add_ln34_reg_696_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({mul_ln34_reg_651_reg_n_103,mul_ln34_reg_651_reg_n_104,mul_ln34_reg_651_reg_n_105,mul_ln34_reg_651_reg_n_106}),
        .O(add_ln34_fu_472_p2[7:4]),
        .S({mul_ln34_reg_651_reg_n_103,mul_ln34_reg_651_reg_n_104,mul_ln34_reg_651_reg_n_105,\add_ln34_reg_696[7]_i_2_n_5 }));
  FDRE \add_ln34_reg_696_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[8]),
        .Q(add_ln34_reg_696[8]),
        .R(1'b0));
  FDRE \add_ln34_reg_696_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln34_fu_472_p2[9]),
        .Q(add_ln34_reg_696[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln34_3_reg_604[0]_i_1 
       (.I0(\icmp_ln21_reg_587_reg_n_5_[0] ),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .O(and_ln34_3_fu_310_p2));
  FDRE \and_ln34_3_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(and_ln34_3_fu_310_p2),
        .Q(and_ln34_3_reg_604),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln34_reg_711[14]_i_1 
       (.I0(buffer_0_reg_205_reg[15]),
        .I1(ap_CS_fsm_state15),
        .O(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[0]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[0]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[10]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[10]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[11]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[11]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[12]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[12]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[13]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[13]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[14]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[14]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[1]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[1]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[2]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[2]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[3]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[3]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[4]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[4]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[5]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[5]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[6]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[6]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[7]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[7]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[8]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[8]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(buffer_0_reg_205_reg[9]),
        .Q(grp_pointwise_conv2d_fix_fu_584_output_r_d0[9]),
        .R(\and_ln34_reg_711[14]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(\ap_CS_fsm[0]_i_2__2_n_5 ),
        .I3(\ap_CS_fsm[0]_i_3__1_n_5 ),
        .I4(\ap_CS_fsm[2]_i_2_n_5 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[0]_i_2__2_n_5 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[0]_i_3__1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[0]_i_3__1_n_5 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I2(output_r_ce0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair932" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_5 ),
        .I1(\indvar_flatten28_reg_146_reg_n_5_[3] ),
        .I2(\indvar_flatten28_reg_146_reg_n_5_[2] ),
        .I3(\indvar_flatten28_reg_146_reg_n_5_[5] ),
        .I4(\indvar_flatten28_reg_146_reg_n_5_[4] ),
        .I5(\ap_CS_fsm[2]_i_4_n_5 ),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\indvar_flatten28_reg_146_reg_n_5_[7] ),
        .I1(\indvar_flatten28_reg_146_reg_n_5_[6] ),
        .I2(\indvar_flatten28_reg_146_reg_n_5_[8] ),
        .I3(\indvar_flatten28_reg_146_reg_n_5_[9] ),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\indvar_flatten28_reg_146_reg_n_5_[12] ),
        .I1(\indvar_flatten28_reg_146_reg_n_5_[13] ),
        .I2(\indvar_flatten28_reg_146_reg_n_5_[10] ),
        .I3(\indvar_flatten28_reg_146_reg_n_5_[11] ),
        .I4(\indvar_flatten28_reg_146_reg_n_5_[1] ),
        .I5(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hEAFAFAFAAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[7]_i_2__1_n_5 ),
        .I3(in_d_0_reg_215),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[7]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter5),
        .O(\ap_CS_fsm[7]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h44440000F4440000)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(in_d_0_reg_215),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hFBFBAAFBAAAAAAAA)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm[2]_i_2_n_5 ),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair932" *) 
  LUT5 #(
    .INIT(32'h20AA2020)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(\ap_CS_fsm[2]_i_2_n_5 ),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00A800A800A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state7),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(in_d_0_reg_215),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080808)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(in_d_0_reg_215),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hAE)) 
    \buffer_0_reg_205[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[0]_i_10 
       (.I0(A[0]),
        .I1(buffer_0_reg_205_reg[0]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[0]),
        .O(\buffer_0_reg_205[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[0]_i_3 
       (.I0(A[3]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[0]_i_4 
       (.I0(A[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[0]_i_5 
       (.I0(A[1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[0]_i_6 
       (.I0(A[0]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[0]_i_7 
       (.I0(A[3]),
        .I1(buffer_0_reg_205_reg[3]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[3]),
        .O(\buffer_0_reg_205[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[0]_i_8 
       (.I0(A[2]),
        .I1(buffer_0_reg_205_reg[2]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[2]),
        .O(\buffer_0_reg_205[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[0]_i_9 
       (.I0(A[1]),
        .I1(buffer_0_reg_205_reg[1]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[1]),
        .O(\buffer_0_reg_205[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[12]_i_2 
       (.I0(A[14]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[12]_i_3 
       (.I0(A[13]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[12]_i_4 
       (.I0(A[12]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[12]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \buffer_0_reg_205[12]_i_5 
       (.I0(SeparableConv2D_0_b_2_reg_633[12]),
        .I1(in_d_0_reg_215_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(buffer_0_reg_205_reg[15]),
        .I4(A[15]),
        .O(\buffer_0_reg_205[12]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hF704FB08)) 
    \buffer_0_reg_205[12]_i_6 
       (.I0(A[14]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .I3(SeparableConv2D_0_b_2_reg_633[12]),
        .I4(buffer_0_reg_205_reg[14]),
        .O(\buffer_0_reg_205[12]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hF704FB08)) 
    \buffer_0_reg_205[12]_i_7 
       (.I0(A[13]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .I3(SeparableConv2D_0_b_2_reg_633[12]),
        .I4(buffer_0_reg_205_reg[13]),
        .O(\buffer_0_reg_205[12]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hF704FB08)) 
    \buffer_0_reg_205[12]_i_8 
       (.I0(A[12]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .I3(SeparableConv2D_0_b_2_reg_633[12]),
        .I4(buffer_0_reg_205_reg[12]),
        .O(\buffer_0_reg_205[12]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[4]_i_2 
       (.I0(A[7]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[4]_i_3 
       (.I0(A[6]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[4]_i_4 
       (.I0(A[5]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[4]_i_5 
       (.I0(A[4]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[4]_i_6 
       (.I0(A[7]),
        .I1(buffer_0_reg_205_reg[7]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[7]),
        .O(\buffer_0_reg_205[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[4]_i_7 
       (.I0(A[6]),
        .I1(buffer_0_reg_205_reg[6]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[6]),
        .O(\buffer_0_reg_205[4]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[4]_i_8 
       (.I0(A[5]),
        .I1(buffer_0_reg_205_reg[5]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[5]),
        .O(\buffer_0_reg_205[4]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[4]_i_9 
       (.I0(A[4]),
        .I1(buffer_0_reg_205_reg[4]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[4]),
        .O(\buffer_0_reg_205[4]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[8]_i_2 
       (.I0(A[11]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[8]_i_3 
       (.I0(A[10]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[8]_i_4 
       (.I0(A[9]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_205[8]_i_5 
       (.I0(A[8]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(in_d_0_reg_215_pp0_iter4_reg),
        .O(\buffer_0_reg_205[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[8]_i_6 
       (.I0(A[11]),
        .I1(buffer_0_reg_205_reg[11]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[11]),
        .O(\buffer_0_reg_205[8]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[8]_i_7 
       (.I0(A[10]),
        .I1(buffer_0_reg_205_reg[10]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[10]),
        .O(\buffer_0_reg_205[8]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[8]_i_8 
       (.I0(A[9]),
        .I1(buffer_0_reg_205_reg[9]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[9]),
        .O(\buffer_0_reg_205[8]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_205[8]_i_9 
       (.I0(A[8]),
        .I1(buffer_0_reg_205_reg[8]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(in_d_0_reg_215_pp0_iter4_reg),
        .I4(SeparableConv2D_0_b_2_reg_633[8]),
        .O(\buffer_0_reg_205[8]_i_9_n_5 ));
  FDRE \buffer_0_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[0]_i_2_n_12 ),
        .Q(buffer_0_reg_205_reg[0]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_205_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_0_reg_205_reg[0]_i_2_n_5 ,\buffer_0_reg_205_reg[0]_i_2_n_6 ,\buffer_0_reg_205_reg[0]_i_2_n_7 ,\buffer_0_reg_205_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_205[0]_i_3_n_5 ,\buffer_0_reg_205[0]_i_4_n_5 ,\buffer_0_reg_205[0]_i_5_n_5 ,\buffer_0_reg_205[0]_i_6_n_5 }),
        .O({\buffer_0_reg_205_reg[0]_i_2_n_9 ,\buffer_0_reg_205_reg[0]_i_2_n_10 ,\buffer_0_reg_205_reg[0]_i_2_n_11 ,\buffer_0_reg_205_reg[0]_i_2_n_12 }),
        .S({\buffer_0_reg_205[0]_i_7_n_5 ,\buffer_0_reg_205[0]_i_8_n_5 ,\buffer_0_reg_205[0]_i_9_n_5 ,\buffer_0_reg_205[0]_i_10_n_5 }));
  FDRE \buffer_0_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[8]_i_1_n_10 ),
        .Q(buffer_0_reg_205_reg[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[8]_i_1_n_9 ),
        .Q(buffer_0_reg_205_reg[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[12]_i_1_n_12 ),
        .Q(buffer_0_reg_205_reg[12]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_205_reg[12]_i_1 
       (.CI(\buffer_0_reg_205_reg[8]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_205_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_0_reg_205_reg[12]_i_1_n_6 ,\buffer_0_reg_205_reg[12]_i_1_n_7 ,\buffer_0_reg_205_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_205[12]_i_2_n_5 ,\buffer_0_reg_205[12]_i_3_n_5 ,\buffer_0_reg_205[12]_i_4_n_5 }),
        .O({\buffer_0_reg_205_reg[12]_i_1_n_9 ,\buffer_0_reg_205_reg[12]_i_1_n_10 ,\buffer_0_reg_205_reg[12]_i_1_n_11 ,\buffer_0_reg_205_reg[12]_i_1_n_12 }),
        .S({\buffer_0_reg_205[12]_i_5_n_5 ,\buffer_0_reg_205[12]_i_6_n_5 ,\buffer_0_reg_205[12]_i_7_n_5 ,\buffer_0_reg_205[12]_i_8_n_5 }));
  FDRE \buffer_0_reg_205_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[12]_i_1_n_11 ),
        .Q(buffer_0_reg_205_reg[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[12]_i_1_n_10 ),
        .Q(buffer_0_reg_205_reg[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[12]_i_1_n_9 ),
        .Q(buffer_0_reg_205_reg[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[0]_i_2_n_11 ),
        .Q(buffer_0_reg_205_reg[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[0]_i_2_n_10 ),
        .Q(buffer_0_reg_205_reg[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[0]_i_2_n_9 ),
        .Q(buffer_0_reg_205_reg[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[4]_i_1_n_12 ),
        .Q(buffer_0_reg_205_reg[4]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_205_reg[4]_i_1 
       (.CI(\buffer_0_reg_205_reg[0]_i_2_n_5 ),
        .CO({\buffer_0_reg_205_reg[4]_i_1_n_5 ,\buffer_0_reg_205_reg[4]_i_1_n_6 ,\buffer_0_reg_205_reg[4]_i_1_n_7 ,\buffer_0_reg_205_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_205[4]_i_2_n_5 ,\buffer_0_reg_205[4]_i_3_n_5 ,\buffer_0_reg_205[4]_i_4_n_5 ,\buffer_0_reg_205[4]_i_5_n_5 }),
        .O({\buffer_0_reg_205_reg[4]_i_1_n_9 ,\buffer_0_reg_205_reg[4]_i_1_n_10 ,\buffer_0_reg_205_reg[4]_i_1_n_11 ,\buffer_0_reg_205_reg[4]_i_1_n_12 }),
        .S({\buffer_0_reg_205[4]_i_6_n_5 ,\buffer_0_reg_205[4]_i_7_n_5 ,\buffer_0_reg_205[4]_i_8_n_5 ,\buffer_0_reg_205[4]_i_9_n_5 }));
  FDRE \buffer_0_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[4]_i_1_n_11 ),
        .Q(buffer_0_reg_205_reg[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[4]_i_1_n_10 ),
        .Q(buffer_0_reg_205_reg[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[4]_i_1_n_9 ),
        .Q(buffer_0_reg_205_reg[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[8]_i_1_n_12 ),
        .Q(buffer_0_reg_205_reg[8]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_205_reg[8]_i_1 
       (.CI(\buffer_0_reg_205_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_205_reg[8]_i_1_n_5 ,\buffer_0_reg_205_reg[8]_i_1_n_6 ,\buffer_0_reg_205_reg[8]_i_1_n_7 ,\buffer_0_reg_205_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_205[8]_i_2_n_5 ,\buffer_0_reg_205[8]_i_3_n_5 ,\buffer_0_reg_205[8]_i_4_n_5 ,\buffer_0_reg_205[8]_i_5_n_5 }),
        .O({\buffer_0_reg_205_reg[8]_i_1_n_9 ,\buffer_0_reg_205_reg[8]_i_1_n_10 ,\buffer_0_reg_205_reg[8]_i_1_n_11 ,\buffer_0_reg_205_reg[8]_i_1_n_12 }),
        .S({\buffer_0_reg_205[8]_i_6_n_5 ,\buffer_0_reg_205[8]_i_7_n_5 ,\buffer_0_reg_205[8]_i_8_n_5 ,\buffer_0_reg_205[8]_i_9_n_5 }));
  FDRE \buffer_0_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_205[0]_i_1_n_5 ),
        .D(\buffer_0_reg_205_reg[8]_i_1_n_11 ),
        .Q(buffer_0_reg_205_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF0)) 
    grp_pointwise_conv2d_fix_fu_584_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .I3(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h8FFF8080)) 
    \icmp_ln20_reg_566[0]_i_1 
       (.I0(\icmp_ln20_reg_566[0]_i_2_n_5 ),
        .I1(\icmp_ln20_reg_566[0]_i_3_n_5 ),
        .I2(\ap_CS_fsm[2]_i_2_n_5 ),
        .I3(ap_CS_fsm_state2),
        .I4(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .O(\icmp_ln20_reg_566[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \icmp_ln20_reg_566[0]_i_2 
       (.I0(indvar_flatten_reg_169[8]),
        .I1(indvar_flatten_reg_169[7]),
        .I2(indvar_flatten_reg_169[5]),
        .I3(indvar_flatten_reg_169[6]),
        .I4(ap_CS_fsm_state2),
        .I5(indvar_flatten_reg_169[9]),
        .O(\icmp_ln20_reg_566[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair931" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln20_reg_566[0]_i_3 
       (.I0(indvar_flatten_reg_169[0]),
        .I1(indvar_flatten_reg_169[1]),
        .I2(indvar_flatten_reg_169[2]),
        .I3(indvar_flatten_reg_169[3]),
        .I4(indvar_flatten_reg_169[4]),
        .O(\icmp_ln20_reg_566[0]_i_3_n_5 ));
  FDRE \icmp_ln20_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln20_reg_566[0]_i_1_n_5 ),
        .Q(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \icmp_ln21_reg_587[0]_i_1 
       (.I0(\icmp_ln21_reg_587[0]_i_2_n_5 ),
        .I1(ap_CS_fsm_state3),
        .I2(\icmp_ln21_reg_587_reg_n_5_[0] ),
        .O(\icmp_ln21_reg_587[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \icmp_ln21_reg_587[0]_i_2 
       (.I0(out_w_0_reg_193[2]),
        .I1(out_w_0_reg_193[3]),
        .I2(out_w_0_reg_193[0]),
        .I3(out_w_0_reg_193[1]),
        .I4(ap_CS_fsm_state3),
        .I5(out_w_0_reg_193[4]),
        .O(\icmp_ln21_reg_587[0]_i_2_n_5 ));
  FDRE \icmp_ln21_reg_587_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln21_reg_587[0]_i_1_n_5 ),
        .Q(\icmp_ln21_reg_587_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair941" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \in_d_0_reg_215[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state7),
        .I3(in_d_0_reg_215),
        .O(\in_d_0_reg_215[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair941" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_d_0_reg_215_pp0_iter1_reg[0]_i_1 
       (.I0(in_d_0_reg_215),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_d_0_reg_215_pp0_iter1_reg),
        .O(\in_d_0_reg_215_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \in_d_0_reg_215_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_215_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(in_d_0_reg_215_pp0_iter1_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_215_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_0_reg_215_pp0_iter1_reg),
        .Q(in_d_0_reg_215_pp0_iter2_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_215_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_0_reg_215_pp0_iter2_reg),
        .Q(in_d_0_reg_215_pp0_iter3_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_215_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_0_reg_215_pp0_iter3_reg),
        .Q(in_d_0_reg_215_pp0_iter4_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_215[0]_i_1__0_n_5 ),
        .Q(in_d_0_reg_215),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten28_reg_146[13]_i_1 
       (.I0(output_r_ce0),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .O(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[0]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[10]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[10] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[11]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[11] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[12] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[12]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[12] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[13] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[13]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[13] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[1]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[1] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[2]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[2] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[3]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[3] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[4]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[4] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[5]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[5] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[6]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[6] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[7]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[7] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[8]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[8] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_561[9]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[9] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_169[0]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_169[1]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_169[2]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_169[3]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_169[4]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_169[5]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_169[6]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_169[7]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_169[8]),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln20_2_reg_721_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_169[9]),
        .R(indvar_flatten28_reg_146));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_671[2]_i_1 
       (.I0(\select_ln29_reg_638_reg_n_5_[2] ),
        .I1(select_ln29_12_reg_645[2]),
        .O(sext_ln29_3_fu_401_p1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_671[5]_i_2 
       (.I0(\select_ln29_reg_638_reg_n_5_[4] ),
        .I1(select_ln29_12_reg_645[4]),
        .O(\input_addr_reg_671[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_671[5]_i_3 
       (.I0(\select_ln29_reg_638_reg_n_5_[3] ),
        .I1(select_ln29_12_reg_645[3]),
        .O(\input_addr_reg_671[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_671[5]_i_4 
       (.I0(\select_ln29_reg_638_reg_n_5_[2] ),
        .I1(select_ln29_12_reg_645[2]),
        .O(\input_addr_reg_671[5]_i_4_n_5 ));
  FDRE \input_addr_reg_671_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[10]),
        .Q(\input_addr_reg_671_reg[10]_0 [10]),
        .R(1'b0));
  CARRY4 \input_addr_reg_671_reg[10]_i_1 
       (.CI(\input_addr_reg_671_reg[9]_i_1_n_5 ),
        .CO(\NLW_input_addr_reg_671_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_input_addr_reg_671_reg[10]_i_1_O_UNCONNECTED [3:1],sext_ln29_3_fu_401_p1[10]}),
        .S({1'b0,1'b0,1'b0,select_ln29_12_reg_645[10]}));
  FDRE \input_addr_reg_671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[2]),
        .Q(\input_addr_reg_671_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \input_addr_reg_671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[3]),
        .Q(\input_addr_reg_671_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \input_addr_reg_671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[4]),
        .Q(\input_addr_reg_671_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \input_addr_reg_671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[5]),
        .Q(\input_addr_reg_671_reg[10]_0 [5]),
        .R(1'b0));
  CARRY4 \input_addr_reg_671_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\input_addr_reg_671_reg[5]_i_1_n_5 ,\input_addr_reg_671_reg[5]_i_1_n_6 ,\input_addr_reg_671_reg[5]_i_1_n_7 ,\input_addr_reg_671_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\select_ln29_reg_638_reg_n_5_[4] ,\select_ln29_reg_638_reg_n_5_[3] ,\select_ln29_reg_638_reg_n_5_[2] }),
        .O({sext_ln29_3_fu_401_p1[5:3],\NLW_input_addr_reg_671_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln29_12_reg_645[5],\input_addr_reg_671[5]_i_2_n_5 ,\input_addr_reg_671[5]_i_3_n_5 ,\input_addr_reg_671[5]_i_4_n_5 }));
  FDRE \input_addr_reg_671_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[6]),
        .Q(\input_addr_reg_671_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \input_addr_reg_671_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[7]),
        .Q(\input_addr_reg_671_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \input_addr_reg_671_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[8]),
        .Q(\input_addr_reg_671_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \input_addr_reg_671_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln29_3_fu_401_p1[9]),
        .Q(\input_addr_reg_671_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 \input_addr_reg_671_reg[9]_i_1 
       (.CI(\input_addr_reg_671_reg[5]_i_1_n_5 ),
        .CO({\input_addr_reg_671_reg[9]_i_1_n_5 ,\input_addr_reg_671_reg[9]_i_1_n_6 ,\input_addr_reg_671_reg[9]_i_1_n_7 ,\input_addr_reg_671_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln29_3_fu_401_p1[9:6]),
        .S(select_ln29_12_reg_645[9:6]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_reg_686_reg
       (.A({grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[15],grp_fu_410_p18[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_reg_686_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0_t0[15],q0_t0[15],q0_t0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_reg_686_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_reg_686_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_reg_686_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln29_reg_686_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mul_ln29_reg_686_reg_0),
        .CEB2(mul_ln29_reg_686_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_reg_686_reg_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_reg_686_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_reg_686_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_reg_686_reg_P_UNCONNECTED[47:32],mul_ln29_reg_686_reg_n_79,mul_ln29_reg_686_reg_n_80,A,mul_ln29_reg_686_reg_n_97,mul_ln29_reg_686_reg_n_98,mul_ln29_reg_686_reg_n_99,mul_ln29_reg_686_reg_n_100,mul_ln29_reg_686_reg_n_101,mul_ln29_reg_686_reg_n_102,mul_ln29_reg_686_reg_n_103,mul_ln29_reg_686_reg_n_104,mul_ln29_reg_686_reg_n_105,mul_ln29_reg_686_reg_n_106,mul_ln29_reg_686_reg_n_107,mul_ln29_reg_686_reg_n_108,mul_ln29_reg_686_reg_n_109,mul_ln29_reg_686_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_reg_686_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_reg_686_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_reg_686_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_reg_686_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_reg_686_reg_i_1
       (.I0(in_d_0_reg_215_pp0_iter2_reg),
        .O(mul_ln29_reg_686_reg_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_reg_686_reg_i_2
       (.I0(in_d_0_reg_215_pp0_iter3_reg),
        .O(mul_ln29_reg_686_reg_i_2_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_reg_651_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln34_6_reg_592[4]_i_1_n_5 ,mul_ln34_reg_651_reg_i_1_n_5,mul_ln34_reg_651_reg_i_2_n_5,mul_ln34_reg_651_reg_i_3_n_5,mul_ln34_reg_651_reg_i_4_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_reg_651_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_reg_651_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_reg_651_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_reg_651_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state4),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state7),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_reg_651_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_reg_651_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_reg_651_reg_P_UNCONNECTED[47:14],mul_ln34_reg_651_reg_n_97,mul_ln34_reg_651_reg_n_98,mul_ln34_reg_651_reg_n_99,mul_ln34_reg_651_reg_n_100,mul_ln34_reg_651_reg_n_101,mul_ln34_reg_651_reg_n_102,mul_ln34_reg_651_reg_n_103,mul_ln34_reg_651_reg_n_104,mul_ln34_reg_651_reg_n_105,mul_ln34_reg_651_reg_n_106,mul_ln34_reg_651_reg_n_107,mul_ln34_reg_651_reg_n_108,mul_ln34_reg_651_reg_n_109,mul_ln34_reg_651_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_reg_651_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_reg_651_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_reg_651_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_reg_651_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_reg_651_reg_i_1
       (.I0(out_d_reg_576[3]),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I2(out_d_0_reg_157[3]),
        .O(mul_ln34_reg_651_reg_i_1_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_reg_651_reg_i_2
       (.I0(out_d_reg_576[2]),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I2(out_d_0_reg_157[2]),
        .O(mul_ln34_reg_651_reg_i_2_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_reg_651_reg_i_3
       (.I0(out_d_reg_576[1]),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I2(out_d_0_reg_157[1]),
        .O(mul_ln34_reg_651_reg_i_3_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln34_reg_651_reg_i_4
       (.I0(out_d_reg_576[0]),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I2(out_d_0_reg_157[0]),
        .O(mul_ln34_reg_651_reg_i_4_n_5));
  bd_0_hls_inst_0_network_mux_164_16_4_1 network_mux_164_16_4_1_U23
       (.A({grp_fu_410_p18[15],grp_fu_410_p18[13:0]}),
        .D({\select_ln34_6_reg_592_reg_n_5_[3] ,\select_ln34_6_reg_592_reg_n_5_[2] ,\select_ln34_6_reg_592_reg_n_5_[1] ,\select_ln34_6_reg_592_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
  FDRE \out_d_0_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln34_6_reg_592_reg_n_5_[0] ),
        .Q(out_d_0_reg_157[0]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln34_6_reg_592_reg_n_5_[1] ),
        .Q(out_d_0_reg_157[1]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln34_6_reg_592_reg_n_5_[2] ),
        .Q(out_d_0_reg_157[2]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln34_6_reg_592_reg_n_5_[3] ),
        .Q(out_d_0_reg_157[3]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\select_ln34_6_reg_592_reg_n_5_[4] ),
        .Q(out_d_0_reg_157[4]),
        .R(indvar_flatten28_reg_146));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_576[0]_i_1 
       (.I0(out_d_0_reg_157[0]),
        .O(out_d_fu_276_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair950" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_576[1]_i_1 
       (.I0(out_d_0_reg_157[0]),
        .I1(out_d_0_reg_157[1]),
        .O(out_d_fu_276_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair950" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_576[2]_i_1 
       (.I0(out_d_0_reg_157[1]),
        .I1(out_d_0_reg_157[0]),
        .I2(out_d_0_reg_157[2]),
        .O(out_d_fu_276_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair934" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_576[3]_i_1 
       (.I0(out_d_0_reg_157[2]),
        .I1(out_d_0_reg_157[0]),
        .I2(out_d_0_reg_157[1]),
        .I3(out_d_0_reg_157[3]),
        .O(out_d_fu_276_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_576[4]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state3),
        .O(out_d_reg_5760));
  (* SOFT_HLUTNM = "soft_lutpair934" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_576[4]_i_2 
       (.I0(out_d_0_reg_157[3]),
        .I1(out_d_0_reg_157[1]),
        .I2(out_d_0_reg_157[0]),
        .I3(out_d_0_reg_157[2]),
        .I4(out_d_0_reg_157[4]),
        .O(out_d_fu_276_p2[4]));
  FDRE \out_d_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(out_d_reg_5760),
        .D(out_d_fu_276_p2[0]),
        .Q(out_d_reg_576[0]),
        .R(1'b0));
  FDRE \out_d_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(out_d_reg_5760),
        .D(out_d_fu_276_p2[1]),
        .Q(out_d_reg_576[1]),
        .R(1'b0));
  FDRE \out_d_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(out_d_reg_5760),
        .D(out_d_fu_276_p2[2]),
        .Q(out_d_reg_576[2]),
        .R(1'b0));
  FDRE \out_d_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(out_d_reg_5760),
        .D(out_d_fu_276_p2[3]),
        .Q(out_d_reg_576[3]),
        .R(1'b0));
  FDRE \out_d_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(out_d_reg_5760),
        .D(out_d_fu_276_p2[4]),
        .Q(out_d_reg_576[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_628[0]),
        .Q(zext_ln29_2_fu_236_p1[5]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_628[1]),
        .Q(zext_ln29_2_fu_236_p1[6]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_628[2]),
        .Q(zext_ln29_2_fu_236_p1[7]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_628[3]),
        .Q(zext_ln29_2_fu_236_p1[8]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_628[4]),
        .Q(zext_ln29_2_fu_236_p1[9]),
        .R(indvar_flatten28_reg_146));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_611[0]_i_1 
       (.I0(\select_ln34_reg_581_reg_n_5_[0] ),
        .O(out_h_fu_315_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair945" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_611[1]_i_1 
       (.I0(\select_ln34_reg_581_reg_n_5_[0] ),
        .I1(\select_ln34_reg_581_reg_n_5_[1] ),
        .O(out_h_fu_315_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair945" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_611[2]_i_1 
       (.I0(\select_ln34_reg_581_reg_n_5_[1] ),
        .I1(\select_ln34_reg_581_reg_n_5_[0] ),
        .I2(\select_ln34_reg_581_reg_n_5_[2] ),
        .O(out_h_fu_315_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair939" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_611[3]_i_1 
       (.I0(\select_ln34_reg_581_reg_n_5_[2] ),
        .I1(\select_ln34_reg_581_reg_n_5_[0] ),
        .I2(\select_ln34_reg_581_reg_n_5_[1] ),
        .I3(\select_ln34_reg_581_reg_n_5_[3] ),
        .O(out_h_fu_315_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair939" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_611[4]_i_1 
       (.I0(\select_ln34_reg_581_reg_n_5_[3] ),
        .I1(\select_ln34_reg_581_reg_n_5_[1] ),
        .I2(\select_ln34_reg_581_reg_n_5_[0] ),
        .I3(\select_ln34_reg_581_reg_n_5_[2] ),
        .I4(\select_ln34_reg_581_reg_n_5_[4] ),
        .O(out_h_fu_315_p2[4]));
  FDRE \out_h_reg_611_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_315_p2[0]),
        .Q(zext_ln29_fu_331_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_611_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_315_p2[1]),
        .Q(zext_ln29_fu_331_p1[6]),
        .R(1'b0));
  FDRE \out_h_reg_611_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_315_p2[2]),
        .Q(zext_ln29_fu_331_p1[7]),
        .R(1'b0));
  FDRE \out_h_reg_611_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_315_p2[3]),
        .Q(zext_ln29_fu_331_p1[8]),
        .R(1'b0));
  FDRE \out_h_reg_611_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_315_p2[4]),
        .Q(zext_ln29_fu_331_p1[9]),
        .R(1'b0));
  FDRE \out_w_0_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_701[0]),
        .Q(out_w_0_reg_193[0]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_701[1]),
        .Q(out_w_0_reg_193[1]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_701[2]),
        .Q(out_w_0_reg_193[2]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_701[3]),
        .Q(out_w_0_reg_193[3]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_701[4]),
        .Q(out_w_0_reg_193[4]),
        .R(indvar_flatten28_reg_146));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_701[0]_i_1 
       (.I0(\select_ln29_reg_638_reg_n_5_[0] ),
        .O(out_w_fu_476_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair949" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_701[1]_i_1 
       (.I0(\select_ln29_reg_638_reg_n_5_[0] ),
        .I1(\select_ln29_reg_638_reg_n_5_[1] ),
        .O(out_w_fu_476_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair949" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_701[2]_i_1 
       (.I0(\select_ln29_reg_638_reg_n_5_[0] ),
        .I1(\select_ln29_reg_638_reg_n_5_[1] ),
        .I2(\select_ln29_reg_638_reg_n_5_[2] ),
        .O(out_w_fu_476_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair937" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_701[3]_i_1 
       (.I0(\select_ln29_reg_638_reg_n_5_[1] ),
        .I1(\select_ln29_reg_638_reg_n_5_[0] ),
        .I2(\select_ln29_reg_638_reg_n_5_[2] ),
        .I3(\select_ln29_reg_638_reg_n_5_[3] ),
        .O(out_w_fu_476_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair937" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_701[4]_i_1 
       (.I0(\select_ln29_reg_638_reg_n_5_[2] ),
        .I1(\select_ln29_reg_638_reg_n_5_[0] ),
        .I2(\select_ln29_reg_638_reg_n_5_[1] ),
        .I3(\select_ln29_reg_638_reg_n_5_[3] ),
        .I4(\select_ln29_reg_638_reg_n_5_[4] ),
        .O(out_w_fu_476_p2[4]));
  FDRE \out_w_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_fu_476_p2[0]),
        .Q(out_w_reg_701[0]),
        .R(1'b0));
  FDRE \out_w_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_fu_476_p2[1]),
        .Q(out_w_reg_701[1]),
        .R(1'b0));
  FDRE \out_w_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_fu_476_p2[2]),
        .Q(out_w_reg_701[2]),
        .R(1'b0));
  FDRE \out_w_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_fu_476_p2[3]),
        .Q(out_w_reg_701[3]),
        .R(1'b0));
  FDRE \out_w_reg_701_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_fu_476_p2[4]),
        .Q(out_w_reg_701[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    ram_reg_0_i_21__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[1]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'h0CCC0CCC0AAA0000)) 
    ram_reg_0_i_49
       (.I0(grp_pointwise_conv2d_fix_fu_584_output_r_address0),
        .I1(input_r_address0),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(\add_ln34_1_reg_716_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln20_2_reg_721[9]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .O(select_ln20_2_reg_721));
  FDSE \select_ln20_2_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[0]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[0] ),
        .S(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[1]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[1] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[2]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[2] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[3]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[3] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[4]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[4] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[5]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[5] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[6]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[6] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[7]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[7] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[8]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[8] ),
        .R(select_ln20_2_reg_721));
  FDRE \select_ln20_2_reg_721_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln20_2_reg_706[9]),
        .Q(\select_ln20_2_reg_721_reg_n_5_[9] ),
        .R(select_ln20_2_reg_721));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_628[0]_i_1 
       (.I0(zext_ln29_fu_331_p1[5]),
        .I1(and_ln34_3_reg_604),
        .I2(\select_ln34_reg_581_reg_n_5_[0] ),
        .O(select_ln20_fu_352_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair948" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_628[1]_i_1 
       (.I0(zext_ln29_fu_331_p1[6]),
        .I1(and_ln34_3_reg_604),
        .I2(\select_ln34_reg_581_reg_n_5_[1] ),
        .O(select_ln20_fu_352_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair948" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_628[2]_i_1 
       (.I0(zext_ln29_fu_331_p1[7]),
        .I1(and_ln34_3_reg_604),
        .I2(\select_ln34_reg_581_reg_n_5_[2] ),
        .O(select_ln20_fu_352_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair947" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_628[3]_i_1 
       (.I0(zext_ln29_fu_331_p1[8]),
        .I1(and_ln34_3_reg_604),
        .I2(\select_ln34_reg_581_reg_n_5_[3] ),
        .O(select_ln20_fu_352_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair947" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_628[4]_i_1 
       (.I0(zext_ln29_fu_331_p1[9]),
        .I1(and_ln34_3_reg_604),
        .I2(\select_ln34_reg_581_reg_n_5_[4] ),
        .O(select_ln20_fu_352_p3[4]));
  FDRE \select_ln20_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(select_ln20_fu_352_p3[0]),
        .Q(select_ln20_reg_628[0]),
        .R(1'b0));
  FDRE \select_ln20_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(select_ln20_fu_352_p3[1]),
        .Q(select_ln20_reg_628[1]),
        .R(1'b0));
  FDRE \select_ln20_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(select_ln20_fu_352_p3[2]),
        .Q(select_ln20_reg_628[2]),
        .R(1'b0));
  FDRE \select_ln20_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(select_ln20_fu_352_p3[3]),
        .Q(select_ln20_reg_628[3]),
        .R(1'b0));
  FDRE \select_ln20_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(select_ln20_fu_352_p3[4]),
        .Q(select_ln20_reg_628[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln29_12_reg_645[10]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I2(and_ln34_3_reg_604),
        .O(\select_ln29_12_reg_645[10]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[2]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[0]),
        .I3(\sub_ln29_reg_553_reg_n_5_[2] ),
        .O(\select_ln29_12_reg_645[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[3]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[1]),
        .I3(\sub_ln29_reg_553_reg_n_5_[3] ),
        .O(\select_ln29_12_reg_645[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[4]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[2]),
        .I3(\sub_ln29_reg_553_reg_n_5_[4] ),
        .O(\select_ln29_12_reg_645[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[5]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[3]),
        .I3(\sub_ln29_reg_553_reg_n_5_[5] ),
        .O(\select_ln29_12_reg_645[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[6]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[4]),
        .I3(\sub_ln29_reg_553_reg_n_5_[6] ),
        .O(\select_ln29_12_reg_645[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[7]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[5]),
        .I3(\sub_ln29_reg_553_reg_n_5_[7] ),
        .O(\select_ln29_12_reg_645[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[8]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[6]),
        .I3(\sub_ln29_reg_553_reg_n_5_[8] ),
        .O(\select_ln29_12_reg_645[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hD1C0)) 
    \select_ln29_12_reg_645[9]_i_1 
       (.I0(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I1(and_ln34_3_reg_604),
        .I2(sub_ln29_5_reg_623_reg[7]),
        .I3(\sub_ln29_reg_553_reg_n_5_[9] ),
        .O(\select_ln29_12_reg_645[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_645_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(1'b0),
        .Q(select_ln29_12_reg_645[10]),
        .R(\select_ln29_12_reg_645[10]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_645_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[2]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[2]),
        .R(1'b0));
  FDRE \select_ln29_12_reg_645_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[3]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[3]),
        .R(1'b0));
  FDRE \select_ln29_12_reg_645_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[4]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[4]),
        .R(1'b0));
  FDRE \select_ln29_12_reg_645_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[5]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[5]),
        .R(1'b0));
  FDRE \select_ln29_12_reg_645_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[6]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[6]),
        .R(1'b0));
  FDRE \select_ln29_12_reg_645_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[7]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[7]),
        .R(1'b0));
  FDRE \select_ln29_12_reg_645_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[8]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[8]),
        .R(1'b0));
  FDRE \select_ln29_12_reg_645_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\select_ln29_12_reg_645[9]_i_1_n_5 ),
        .Q(select_ln29_12_reg_645[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC8)) 
    \select_ln29_reg_638[4]_i_1 
       (.I0(and_ln34_3_reg_604),
        .I1(ap_CS_fsm_state6),
        .I2(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .O(select_ln29_reg_638));
  FDRE \select_ln29_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_0_reg_193[0]),
        .Q(\select_ln29_reg_638_reg_n_5_[0] ),
        .R(select_ln29_reg_638));
  FDRE \select_ln29_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_0_reg_193[1]),
        .Q(\select_ln29_reg_638_reg_n_5_[1] ),
        .R(select_ln29_reg_638));
  FDRE \select_ln29_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_0_reg_193[2]),
        .Q(\select_ln29_reg_638_reg_n_5_[2] ),
        .R(select_ln29_reg_638));
  FDRE \select_ln29_reg_638_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_0_reg_193[3]),
        .Q(\select_ln29_reg_638_reg_n_5_[3] ),
        .R(select_ln29_reg_638));
  FDRE \select_ln29_reg_638_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_0_reg_193[4]),
        .Q(\select_ln29_reg_638_reg_n_5_[4] ),
        .R(select_ln29_reg_638));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln34_6_reg_592[4]_i_1 
       (.I0(out_d_reg_576[4]),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .I2(out_d_0_reg_157[4]),
        .O(\select_ln34_6_reg_592[4]_i_1_n_5 ));
  FDRE \select_ln34_6_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_ln34_reg_651_reg_i_4_n_5),
        .Q(\select_ln34_6_reg_592_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln34_6_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_ln34_reg_651_reg_i_3_n_5),
        .Q(\select_ln34_6_reg_592_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln34_6_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_ln34_reg_651_reg_i_2_n_5),
        .Q(\select_ln34_6_reg_592_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln34_6_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_ln34_reg_651_reg_i_1_n_5),
        .Q(\select_ln34_6_reg_592_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln34_6_reg_592_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\select_ln34_6_reg_592[4]_i_1_n_5 ),
        .Q(\select_ln34_6_reg_592_reg_n_5_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln34_reg_581[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln20_reg_566_reg_n_5_[0] ),
        .O(select_ln34_reg_581));
  FDRE \select_ln34_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln29_2_fu_236_p1[5]),
        .Q(\select_ln34_reg_581_reg_n_5_[0] ),
        .R(select_ln34_reg_581));
  FDRE \select_ln34_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln29_2_fu_236_p1[6]),
        .Q(\select_ln34_reg_581_reg_n_5_[1] ),
        .R(select_ln34_reg_581));
  FDRE \select_ln34_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln29_2_fu_236_p1[7]),
        .Q(\select_ln34_reg_581_reg_n_5_[2] ),
        .R(select_ln34_reg_581));
  FDRE \select_ln34_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln29_2_fu_236_p1[8]),
        .Q(\select_ln34_reg_581_reg_n_5_[3] ),
        .R(select_ln34_reg_581));
  FDRE \select_ln34_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln29_2_fu_236_p1[9]),
        .Q(\select_ln34_reg_581_reg_n_5_[4] ),
        .R(select_ln34_reg_581));
  FDRE \sext_ln29_11_reg_661_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[10]),
        .Q(sext_ln29_11_reg_661_reg[8]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[2]),
        .Q(sext_ln29_11_reg_661_reg[0]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[3]),
        .Q(sext_ln29_11_reg_661_reg[1]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[4]),
        .Q(sext_ln29_11_reg_661_reg[2]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[5]),
        .Q(sext_ln29_11_reg_661_reg[3]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[6]),
        .Q(sext_ln29_11_reg_661_reg[4]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[7]),
        .Q(sext_ln29_11_reg_661_reg[5]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[8]),
        .Q(sext_ln29_11_reg_661_reg[6]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_661_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(select_ln29_12_reg_645[9]),
        .Q(sext_ln29_11_reg_661_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln29_5_reg_623[3]_i_1 
       (.I0(zext_ln29_fu_331_p1[5]),
        .I1(zext_ln29_fu_331_p1[6]),
        .O(\sub_ln29_5_reg_623[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair944" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln29_5_reg_623[4]_i_1 
       (.I0(zext_ln29_fu_331_p1[6]),
        .I1(zext_ln29_fu_331_p1[5]),
        .I2(zext_ln29_fu_331_p1[7]),
        .O(sub_ln29_5_fu_346_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair944" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \sub_ln29_5_reg_623[5]_i_1 
       (.I0(zext_ln29_fu_331_p1[6]),
        .I1(zext_ln29_fu_331_p1[7]),
        .I2(zext_ln29_fu_331_p1[5]),
        .I3(zext_ln29_fu_331_p1[8]),
        .O(sub_ln29_5_fu_346_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair940" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \sub_ln29_5_reg_623[6]_i_1 
       (.I0(zext_ln29_fu_331_p1[7]),
        .I1(zext_ln29_fu_331_p1[5]),
        .I2(zext_ln29_fu_331_p1[8]),
        .I3(zext_ln29_fu_331_p1[9]),
        .I4(zext_ln29_fu_331_p1[6]),
        .O(sub_ln29_5_fu_346_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair940" *) 
  LUT5 #(
    .INIT(32'h20DFBA44)) 
    \sub_ln29_5_reg_623[7]_i_1 
       (.I0(zext_ln29_fu_331_p1[6]),
        .I1(zext_ln29_fu_331_p1[8]),
        .I2(zext_ln29_fu_331_p1[5]),
        .I3(zext_ln29_fu_331_p1[7]),
        .I4(zext_ln29_fu_331_p1[9]),
        .O(sub_ln29_5_fu_346_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair935" *) 
  LUT5 #(
    .INIT(32'hF034F00C)) 
    \sub_ln29_5_reg_623[8]_i_1 
       (.I0(zext_ln29_fu_331_p1[5]),
        .I1(zext_ln29_fu_331_p1[9]),
        .I2(zext_ln29_fu_331_p1[8]),
        .I3(zext_ln29_fu_331_p1[7]),
        .I4(zext_ln29_fu_331_p1[6]),
        .O(sub_ln29_5_fu_346_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln29_5_reg_623[9]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(and_ln34_3_reg_604),
        .O(sub_ln29_5_reg_623_reg0));
  (* SOFT_HLUTNM = "soft_lutpair935" *) 
  LUT5 #(
    .INIT(32'hF0F0F080)) 
    \sub_ln29_5_reg_623[9]_i_2 
       (.I0(zext_ln29_fu_331_p1[5]),
        .I1(zext_ln29_fu_331_p1[6]),
        .I2(zext_ln29_fu_331_p1[9]),
        .I3(zext_ln29_fu_331_p1[7]),
        .I4(zext_ln29_fu_331_p1[8]),
        .O(sub_ln29_5_fu_346_p2[9]));
  FDRE \sub_ln29_5_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(zext_ln29_fu_331_p1[5]),
        .Q(sub_ln29_5_reg_623_reg[0]),
        .R(1'b0));
  FDRE \sub_ln29_5_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(\sub_ln29_5_reg_623[3]_i_1_n_5 ),
        .Q(sub_ln29_5_reg_623_reg[1]),
        .R(1'b0));
  FDRE \sub_ln29_5_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(sub_ln29_5_fu_346_p2[4]),
        .Q(sub_ln29_5_reg_623_reg[2]),
        .R(1'b0));
  FDRE \sub_ln29_5_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(sub_ln29_5_fu_346_p2[5]),
        .Q(sub_ln29_5_reg_623_reg[3]),
        .R(1'b0));
  FDRE \sub_ln29_5_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(sub_ln29_5_fu_346_p2[6]),
        .Q(sub_ln29_5_reg_623_reg[4]),
        .R(1'b0));
  FDRE \sub_ln29_5_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(sub_ln29_5_fu_346_p2[7]),
        .Q(sub_ln29_5_reg_623_reg[5]),
        .R(1'b0));
  FDRE \sub_ln29_5_reg_623_reg[8] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(sub_ln29_5_fu_346_p2[8]),
        .Q(sub_ln29_5_reg_623_reg[6]),
        .R(1'b0));
  FDRE \sub_ln29_5_reg_623_reg[9] 
       (.C(ap_clk),
        .CE(sub_ln29_5_reg_623_reg0),
        .D(sub_ln29_5_fu_346_p2[9]),
        .Q(sub_ln29_5_reg_623_reg[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln29_reg_553[3]_i_1 
       (.I0(zext_ln29_2_fu_236_p1[5]),
        .I1(zext_ln29_2_fu_236_p1[6]),
        .O(\sub_ln29_reg_553[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair942" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln29_reg_553[4]_i_1 
       (.I0(zext_ln29_2_fu_236_p1[5]),
        .I1(zext_ln29_2_fu_236_p1[6]),
        .I2(zext_ln29_2_fu_236_p1[7]),
        .O(\sub_ln29_reg_553[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair942" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \sub_ln29_reg_553[5]_i_1 
       (.I0(zext_ln29_2_fu_236_p1[7]),
        .I1(zext_ln29_2_fu_236_p1[6]),
        .I2(zext_ln29_2_fu_236_p1[8]),
        .I3(zext_ln29_2_fu_236_p1[5]),
        .O(sub_ln29_fu_252_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair933" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \sub_ln29_reg_553[6]_i_1 
       (.I0(zext_ln29_2_fu_236_p1[7]),
        .I1(zext_ln29_2_fu_236_p1[5]),
        .I2(zext_ln29_2_fu_236_p1[8]),
        .I3(zext_ln29_2_fu_236_p1[9]),
        .I4(zext_ln29_2_fu_236_p1[6]),
        .O(sub_ln29_fu_252_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair933" *) 
  LUT5 #(
    .INIT(32'h40F4BF0A)) 
    \sub_ln29_reg_553[7]_i_1 
       (.I0(zext_ln29_2_fu_236_p1[8]),
        .I1(zext_ln29_2_fu_236_p1[5]),
        .I2(zext_ln29_2_fu_236_p1[6]),
        .I3(zext_ln29_2_fu_236_p1[9]),
        .I4(zext_ln29_2_fu_236_p1[7]),
        .O(\sub_ln29_reg_553[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair938" *) 
  LUT5 #(
    .INIT(32'hBABA0444)) 
    \sub_ln29_reg_553[8]_i_1 
       (.I0(zext_ln29_2_fu_236_p1[7]),
        .I1(zext_ln29_2_fu_236_p1[9]),
        .I2(zext_ln29_2_fu_236_p1[6]),
        .I3(zext_ln29_2_fu_236_p1[5]),
        .I4(zext_ln29_2_fu_236_p1[8]),
        .O(\sub_ln29_reg_553[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair938" *) 
  LUT5 #(
    .INIT(32'hFFEA0000)) 
    \sub_ln29_reg_553[9]_i_1 
       (.I0(zext_ln29_2_fu_236_p1[8]),
        .I1(zext_ln29_2_fu_236_p1[5]),
        .I2(zext_ln29_2_fu_236_p1[6]),
        .I3(zext_ln29_2_fu_236_p1[7]),
        .I4(zext_ln29_2_fu_236_p1[9]),
        .O(\sub_ln29_reg_553[9]_i_1_n_5 ));
  FDRE \sub_ln29_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(zext_ln29_2_fu_236_p1[5]),
        .Q(\sub_ln29_reg_553_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \sub_ln29_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_ln29_reg_553[3]_i_1_n_5 ),
        .Q(\sub_ln29_reg_553_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \sub_ln29_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_ln29_reg_553[4]_i_1_n_5 ),
        .Q(\sub_ln29_reg_553_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \sub_ln29_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln29_fu_252_p2[5]),
        .Q(\sub_ln29_reg_553_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \sub_ln29_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln29_fu_252_p2[6]),
        .Q(\sub_ln29_reg_553_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \sub_ln29_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_ln29_reg_553[7]_i_1_n_5 ),
        .Q(\sub_ln29_reg_553_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \sub_ln29_reg_553_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_ln29_reg_553[8]_i_1_n_5 ),
        .Q(\sub_ln29_reg_553_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \sub_ln29_reg_553_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\sub_ln29_reg_553[9]_i_1_n_5 ),
        .Q(\sub_ln29_reg_553_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\select_ln29_reg_638_reg_n_5_[0] ),
        .Q(\input_addr_reg_671_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln24_reg_666_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\select_ln29_reg_638_reg_n_5_[1] ),
        .Q(\input_addr_reg_671_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln24_reg_666_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\select_ln29_reg_638_reg_n_5_[2] ),
        .Q(zext_ln24_reg_666[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_666_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\select_ln29_reg_638_reg_n_5_[3] ),
        .Q(zext_ln24_reg_666[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_666_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\select_ln29_reg_638_reg_n_5_[4] ),
        .Q(zext_ln24_reg_666[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_1
   (grp_pointwise_conv2d_fix_1_fu_521_output_r_address0,
    sel3_reg_r,
    sel4_reg_r,
    sel5_reg_r,
    D,
    d0,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    input_r_address0,
    grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg,
    MemBank_B_address014_out,
    ram_reg_7,
    grp_pointwise_conv2d_fix_fu_584_output_r_d0,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    grp_pointwise_conv2d_fix_4_fu_515_output_r_d0,
    grp_pointwise_conv2d_fix_3_fu_529_output_r_d0,
    mul_ln29_1_reg_1293_reg_0,
    input_r_q0,
    ap_rst_n);
  output [11:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_address0;
  output sel3_reg_r;
  output sel4_reg_r;
  output sel5_reg_r;
  output [1:0]D;
  output [14:0]d0;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output [12:0]input_r_address0;
  output grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0;
  input ap_clk;
  input ap_rst_n_inv;
  input [4:0]Q;
  input grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg;
  input MemBank_B_address014_out;
  input ram_reg_7;
  input [14:0]grp_pointwise_conv2d_fix_fu_584_output_r_d0;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input [14:0]grp_pointwise_conv2d_fix_4_fu_515_output_r_d0;
  input [14:0]grp_pointwise_conv2d_fix_3_fu_529_output_r_d0;
  input mul_ln29_1_reg_1293_reg_0;
  input [15:0]input_r_q0;
  input ap_rst_n;

  wire [1:0]D;
  wire MemBank_B_address014_out;
  wire [4:0]Q;
  wire [12:0]SeparableConv2D_1_b_3_reg_1112;
  wire [10:0]a;
  wire [10:2]add_ln19_fu_472_p2;
  wire [10:2]add_ln19_reg_1089;
  wire \add_ln19_reg_1089[10]_i_2_n_5 ;
  wire \add_ln19_reg_1089[6]_i_1_n_5 ;
  wire \add_ln19_reg_1089[8]_i_1_n_5 ;
  wire [11:0]add_ln20_fu_572_p2;
  wire [11:0]add_ln20_reg_1168;
  wire add_ln20_reg_11680;
  wire \add_ln20_reg_1168_reg[11]_i_2_n_7 ;
  wire \add_ln20_reg_1168_reg[11]_i_2_n_8 ;
  wire \add_ln20_reg_1168_reg[4]_i_1_n_5 ;
  wire \add_ln20_reg_1168_reg[4]_i_1_n_6 ;
  wire \add_ln20_reg_1168_reg[4]_i_1_n_7 ;
  wire \add_ln20_reg_1168_reg[4]_i_1_n_8 ;
  wire \add_ln20_reg_1168_reg[8]_i_1_n_5 ;
  wire \add_ln20_reg_1168_reg[8]_i_1_n_6 ;
  wire \add_ln20_reg_1168_reg[8]_i_1_n_7 ;
  wire \add_ln20_reg_1168_reg[8]_i_1_n_8 ;
  wire [8:0]add_ln21_fu_557_p2;
  wire [8:0]add_ln21_reg_1158;
  wire add_ln21_reg_11580;
  wire \add_ln21_reg_1158[4]_i_2_n_5 ;
  wire \add_ln21_reg_1158[5]_i_2_n_5 ;
  wire \add_ln21_reg_1158[7]_i_2_n_5 ;
  wire \add_ln21_reg_1158[8]_i_2_n_5 ;
  wire add_ln29_1_reg_12540;
  wire add_ln29_1_reg_1254_reg__0_n_5;
  wire add_ln29_1_reg_1254_reg__1_n_5;
  wire add_ln29_1_reg_1254_reg__2_n_5;
  wire add_ln29_1_reg_1254_reg__3_n_5;
  wire add_ln29_1_reg_1254_reg__4_n_5;
  wire add_ln29_1_reg_1254_reg_n_100;
  wire add_ln29_1_reg_1254_reg_n_101;
  wire add_ln29_1_reg_1254_reg_n_102;
  wire add_ln29_1_reg_1254_reg_n_103;
  wire add_ln29_1_reg_1254_reg_n_104;
  wire add_ln29_1_reg_1254_reg_n_105;
  wire add_ln29_1_reg_1254_reg_n_106;
  wire add_ln29_1_reg_1254_reg_n_107;
  wire add_ln29_1_reg_1254_reg_n_108;
  wire add_ln29_1_reg_1254_reg_n_109;
  wire add_ln29_1_reg_1254_reg_n_110;
  wire add_ln29_1_reg_1254_reg_n_98;
  wire add_ln29_1_reg_1254_reg_n_99;
  wire [6:4]add_ln29_4_fu_690_p2;
  wire [6:0]add_ln29_4_reg_1243;
  wire add_ln29_4_reg_12430;
  wire \add_ln29_4_reg_1243[6]_i_2_n_5 ;
  wire \add_ln29_4_reg_1243_reg[6]_i_1_n_7 ;
  wire \add_ln29_4_reg_1243_reg[6]_i_1_n_8 ;
  wire [8:1]add_ln29_9_fu_671_p2;
  wire [8:0]add_ln29_9_reg_1233;
  wire add_ln29_9_reg_12330;
  wire \add_ln29_9_reg_1233[4]_i_2_n_5 ;
  wire \add_ln29_9_reg_1233[4]_i_3_n_5 ;
  wire \add_ln29_9_reg_1233[4]_i_4_n_5 ;
  wire \add_ln29_9_reg_1233_reg[4]_i_1_n_5 ;
  wire \add_ln29_9_reg_1233_reg[4]_i_1_n_6 ;
  wire \add_ln29_9_reg_1233_reg[4]_i_1_n_7 ;
  wire \add_ln29_9_reg_1233_reg[4]_i_1_n_8 ;
  wire \add_ln29_9_reg_1233_reg[8]_i_2_n_7 ;
  wire \add_ln29_9_reg_1233_reg[8]_i_2_n_8 ;
  wire [8:1]add_ln29_fu_567_p2;
  wire [8:0]add_ln29_reg_1163;
  wire add_ln29_reg_11630;
  wire \add_ln29_reg_1163[4]_i_2_n_5 ;
  wire \add_ln29_reg_1163[4]_i_3_n_5 ;
  wire \add_ln29_reg_1163[4]_i_4_n_5 ;
  wire \add_ln29_reg_1163_reg[4]_i_1_n_5 ;
  wire \add_ln29_reg_1163_reg[4]_i_1_n_6 ;
  wire \add_ln29_reg_1163_reg[4]_i_1_n_7 ;
  wire \add_ln29_reg_1163_reg[4]_i_1_n_8 ;
  wire \add_ln29_reg_1163_reg[8]_i_2_n_7 ;
  wire \add_ln29_reg_1163_reg[8]_i_2_n_8 ;
  wire [11:1]add_ln34_1_fu_987_p2;
  wire [11:0]add_ln34_1_reg_1268;
  wire add_ln34_1_reg_12680;
  wire \add_ln34_1_reg_1268[11]_i_3_n_5 ;
  wire \add_ln34_1_reg_1268[11]_i_4_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_2_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_3_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_4_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_5_n_5 ;
  wire \add_ln34_1_reg_1268[8]_i_2_n_5 ;
  wire \add_ln34_1_reg_1268[8]_i_3_n_5 ;
  wire \add_ln34_1_reg_1268[8]_i_4_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_reg[11]_i_2_n_7 ;
  wire \add_ln34_1_reg_1268_reg[11]_i_2_n_8 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_5 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_6 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_7 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_8 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_5 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_6 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_7 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_8 ;
  wire [10:0]add_ln34_fu_975_p2;
  wire [10:0]add_ln34_reg_1263;
  wire add_ln34_reg_12630;
  wire \add_ln34_reg_1263[3]_i_2_n_5 ;
  wire \add_ln34_reg_1263[3]_i_3_n_5 ;
  wire \add_ln34_reg_1263[3]_i_4_n_5 ;
  wire \add_ln34_reg_1263[3]_i_5_n_5 ;
  wire \add_ln34_reg_1263_reg[10]_i_2_n_7 ;
  wire \add_ln34_reg_1263_reg[10]_i_2_n_8 ;
  wire \add_ln34_reg_1263_reg[3]_i_1_n_5 ;
  wire \add_ln34_reg_1263_reg[3]_i_1_n_6 ;
  wire \add_ln34_reg_1263_reg[3]_i_1_n_7 ;
  wire \add_ln34_reg_1263_reg[3]_i_1_n_8 ;
  wire \add_ln34_reg_1263_reg[7]_i_1_n_5 ;
  wire \add_ln34_reg_1263_reg[7]_i_1_n_6 ;
  wire \add_ln34_reg_1263_reg[7]_i_1_n_7 ;
  wire \add_ln34_reg_1263_reg[7]_i_1_n_8 ;
  wire and_ln29_fu_635_p2;
  wire and_ln29_reg_1201;
  wire and_ln29_reg_12010;
  wire \and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire and_ln29_reg_1201_pp0_iter3_reg;
  wire and_ln34_reg_13100;
  wire \and_ln34_reg_1310[14]_i_1_n_5 ;
  wire \ap_CS_fsm[0]_i_3_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter50;
  wire ap_enable_reg_pp0_iter5_i_1_n_5;
  wire ap_enable_reg_pp0_iter5_reg_n_5;
  wire [0:0]ap_phi_mux_out_h_0_phi_fu_420_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]buffer_0_reg_450;
  wire \buffer_0_reg_450[15]_i_1_n_5 ;
  wire [15:0]buffer_reg_1303;
  wire buffer_reg_13030;
  wire [14:0]d0;
  wire [15:0]grp_fu_709_p130;
  wire grp_pointwise_conv2d_fix_1_fu_521_ap_ready;
  wire grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg;
  wire [11:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0;
  wire [14:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_d0;
  wire [14:0]grp_pointwise_conv2d_fix_3_fu_529_output_r_d0;
  wire [14:0]grp_pointwise_conv2d_fix_4_fu_515_output_r_d0;
  wire [14:0]grp_pointwise_conv2d_fix_fu_584_output_r_d0;
  wire icmp_ln20_fu_539_p2;
  wire \icmp_ln20_reg_1135[0]_i_2_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_3_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_4__0_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_5_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_6_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_7_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_8_n_5 ;
  wire \icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln20_reg_1135_pp0_iter2_reg;
  wire icmp_ln20_reg_1135_pp0_iter3_reg;
  wire icmp_ln20_reg_1135_pp0_iter4_reg;
  wire \icmp_ln20_reg_1135_reg_n_5_[0] ;
  wire \icmp_ln21_reg_1146[0]_i_1_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_3_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_4_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_5_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_6_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_7_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_8_n_5 ;
  wire icmp_ln21_reg_1146_pp0_iter1_reg;
  wire icmp_ln21_reg_1146_pp0_iter2_reg;
  wire icmp_ln21_reg_1146_pp0_iter3_reg;
  wire \icmp_ln21_reg_1146_reg_n_5_[0] ;
  wire icmp_ln2432_reg_11850;
  wire \icmp_ln2432_reg_1185[0]_i_1_n_5 ;
  wire \icmp_ln2432_reg_1185[0]_i_2_n_5 ;
  wire \icmp_ln2432_reg_1185[0]_i_3_n_5 ;
  wire \icmp_ln2432_reg_1185_reg_n_5_[0] ;
  wire icmp_ln24_fu_970_p2;
  wire icmp_ln24_reg_1259;
  wire \icmp_ln24_reg_1259[0]_i_1_n_5 ;
  wire \icmp_ln24_reg_1259_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln24_reg_1259_pp0_iter4_reg;
  wire in_d_0_reg_460;
  wire in_d_0_reg_4600;
  wire [4:0]in_d_fu_695_p2;
  wire [4:0]in_d_reg_1248;
  wire indvar_flatten20_reg_404;
  wire indvar_flatten20_reg_4040;
  wire \indvar_flatten20_reg_404_reg_n_5_[0] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[10] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[11] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[1] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[2] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[3] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[4] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[5] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[6] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[7] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[8] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[9] ;
  wire [8:0]indvar_flatten_reg_428;
  wire input_load_reg_12780;
  wire [12:0]input_r_address0;
  wire [15:0]input_r_q0;
  wire mul_ln29_1_reg_12930;
  wire mul_ln29_1_reg_1293_reg_0;
  wire mul_ln29_1_reg_1293_reg_n_100;
  wire mul_ln29_1_reg_1293_reg_n_101;
  wire mul_ln29_1_reg_1293_reg_n_102;
  wire mul_ln29_1_reg_1293_reg_n_103;
  wire mul_ln29_1_reg_1293_reg_n_104;
  wire mul_ln29_1_reg_1293_reg_n_105;
  wire mul_ln29_1_reg_1293_reg_n_106;
  wire mul_ln29_1_reg_1293_reg_n_107;
  wire mul_ln29_1_reg_1293_reg_n_108;
  wire mul_ln29_1_reg_1293_reg_n_109;
  wire mul_ln29_1_reg_1293_reg_n_110;
  wire mul_ln29_1_reg_1293_reg_n_79;
  wire mul_ln29_1_reg_1293_reg_n_80;
  wire mul_ln29_1_reg_1293_reg_n_81;
  wire mul_ln29_1_reg_1293_reg_n_82;
  wire mul_ln29_1_reg_1293_reg_n_83;
  wire mul_ln29_1_reg_1293_reg_n_84;
  wire mul_ln29_1_reg_1293_reg_n_85;
  wire mul_ln29_1_reg_1293_reg_n_97;
  wire mul_ln29_1_reg_1293_reg_n_98;
  wire mul_ln29_1_reg_1293_reg_n_99;
  wire out_d_0_reg_381;
  wire \out_d_0_reg_381_reg_n_5_[0] ;
  wire \out_d_0_reg_381_reg_n_5_[1] ;
  wire \out_d_0_reg_381_reg_n_5_[2] ;
  wire \out_d_0_reg_381_reg_n_5_[3] ;
  wire [3:0]out_d_fu_484_p2;
  wire [3:0]out_d_reg_1097;
  wire [3:0]out_h_0_reg_416;
  wire [3:3]out_h_fu_545_p2;
  wire \out_h_reg_1139[0]_i_1_n_5 ;
  wire \out_h_reg_1139[2]_i_1_n_5 ;
  wire \out_h_reg_1139[3]_i_3_n_5 ;
  wire \out_h_reg_1139[3]_i_4_n_5 ;
  wire [3:0]out_w_0_reg_439;
  wire [3:0]out_w_fu_640_p2;
  wire [3:0]out_w_reg_1209;
  wire [4:0]p_0_in;
  wire [15:0]p_1_in;
  wire p_7_in;
  wire [10:2]phi_mul_reg_392;
  wire [12:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_120_n_5;
  wire ram_reg_0_i_123_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_3__0_n_5;
  wire ram_reg_1_i_5__0_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_i_4__0_n_5;
  wire ram_reg_2_i_6__0_n_5;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_i_3__0_n_5;
  wire ram_reg_3_i_5__0_n_5;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_3__0_n_5;
  wire ram_reg_4_i_5__0_n_5;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_i_4__0_n_5;
  wire ram_reg_5_i_6__0_n_5;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_i_3__0_n_5;
  wire ram_reg_6_i_5__0_n_5;
  wire ram_reg_7;
  wire ram_reg_7_i_4__0_n_5;
  wire [4:0]s;
  wire sel3_reg_r;
  wire sel4_reg_r;
  wire sel5_reg_r;
  wire [3:0]select_ln20_fu_619_p3;
  wire [3:0]select_ln20_reg_1190;
  wire select_ln20_reg_11900;
  wire select_ln21_reg_1215;
  wire select_ln21_reg_12150;
  wire \select_ln21_reg_1215_reg_n_5_[0] ;
  wire \select_ln21_reg_1215_reg_n_5_[1] ;
  wire \select_ln21_reg_1215_reg_n_5_[2] ;
  wire \select_ln21_reg_1215_reg_n_5_[3] ;
  wire \select_ln21_reg_1215_reg_n_5_[4] ;
  wire \select_ln21_reg_1215_reg_n_5_[5] ;
  wire \select_ln21_reg_1215_reg_n_5_[6] ;
  wire \select_ln21_reg_1215_reg_n_5_[7] ;
  wire \select_ln21_reg_1215_reg_n_5_[8] ;
  wire [3:0]select_ln24_10_fu_663_p3;
  wire [3:0]select_ln24_10_reg_1227;
  wire [8:0]select_ln24_11_fu_681_p3;
  wire select_ln24_9_reg_1220;
  wire \select_ln24_9_reg_1220_reg_n_5_[0] ;
  wire \select_ln24_9_reg_1220_reg_n_5_[1] ;
  wire \select_ln24_9_reg_1220_reg_n_5_[2] ;
  wire \select_ln24_9_reg_1220_reg_n_5_[3] ;
  wire \select_ln24_9_reg_1220_reg_n_5_[4] ;
  wire [15:0]select_ln24_fu_1007_p3;
  wire \select_ln24_reg_1288[15]_i_3_n_5 ;
  wire \select_ln24_reg_1288_reg_n_5_[0] ;
  wire \select_ln24_reg_1288_reg_n_5_[10] ;
  wire \select_ln24_reg_1288_reg_n_5_[1] ;
  wire \select_ln24_reg_1288_reg_n_5_[2] ;
  wire \select_ln24_reg_1288_reg_n_5_[3] ;
  wire \select_ln24_reg_1288_reg_n_5_[4] ;
  wire \select_ln24_reg_1288_reg_n_5_[5] ;
  wire \select_ln24_reg_1288_reg_n_5_[6] ;
  wire \select_ln24_reg_1288_reg_n_5_[7] ;
  wire \select_ln24_reg_1288_reg_n_5_[8] ;
  wire \select_ln24_reg_1288_reg_n_5_[9] ;
  wire [7:1]select_ln29_10_fu_625_p3;
  wire [6:0]select_ln29_10_reg_1195_pp0_iter1_reg_reg;
  wire [6:0]select_ln29_10_reg_1195_reg;
  wire select_ln29_reg_1173;
  wire \select_ln29_reg_1173_reg_n_5_[0] ;
  wire \select_ln29_reg_1173_reg_n_5_[1] ;
  wire \select_ln29_reg_1173_reg_n_5_[2] ;
  wire \select_ln29_reg_1173_reg_n_5_[3] ;
  wire [12:0]sext_ln29_5_reg_1117;
  wire [6:4]shl_ln_reg_1124;
  wire [7:2]sub_ln29_4_fu_607_p2;
  wire [6:0]sub_ln29_4_reg_1179_reg;
  wire [7:2]sub_ln29_fu_533_p2;
  wire [7:1]sub_ln29_reg_1129;
  wire \sub_ln29_reg_1129[3]_i_1_n_5 ;
  wire \sub_ln29_reg_1129[4]_i_2_n_5 ;
  wire \sub_ln29_reg_1129[5]_i_1__0_n_5 ;
  wire \sub_ln29_reg_1129[6]_i_2_n_5 ;
  wire \sub_ln29_reg_1129[7]_i_2_n_5 ;
  wire [10:0]sum_s1;
  wire [2:0]trunc_ln29_reg_1107;
  wire \trunc_ln29_reg_1107[0]_i_1_n_5 ;
  wire \trunc_ln29_reg_1107[1]_i_1_n_5 ;
  wire \trunc_ln29_reg_1107[2]_i_1_n_5 ;
  wire [3:0]zext_ln24_2_fu_563_p1;
  wire [7:4]zext_ln29_fu_592_p1;
  wire [3:2]\NLW_add_ln20_reg_1168_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln20_reg_1168_reg[11]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln29_1_reg_1254_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln29_1_reg_1254_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln29_1_reg_1254_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln29_1_reg_1254_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_add_ln29_1_reg_1254_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln29_1_reg_1254_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_add_ln29_4_reg_1243_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln29_4_reg_1243_reg[6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln29_9_reg_1233_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln29_9_reg_1233_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln29_9_reg_1233_reg[8]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln29_reg_1163_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln29_reg_1163_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln29_reg_1163_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_1_reg_1268_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_1_reg_1268_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_1_reg_1268_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_reg_1263_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_reg_1263_reg[10]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln29_1_reg_1293_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1293_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1293_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1293_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1293_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1293_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_1_reg_1293_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_1_reg_1293_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_1_reg_1293_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_1_reg_1293_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_1_reg_1293_reg_PCOUT_UNCONNECTED;

  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(SeparableConv2D_1_b_3_reg_1112[0]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[10]),
        .Q(SeparableConv2D_1_b_3_reg_1112[10]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[11]),
        .Q(SeparableConv2D_1_b_3_reg_1112[11]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[12]),
        .Q(SeparableConv2D_1_b_3_reg_1112[12]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(SeparableConv2D_1_b_3_reg_1112[1]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(SeparableConv2D_1_b_3_reg_1112[2]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(SeparableConv2D_1_b_3_reg_1112[3]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(SeparableConv2D_1_b_3_reg_1112[4]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(SeparableConv2D_1_b_3_reg_1112[5]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(SeparableConv2D_1_b_3_reg_1112[6]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(SeparableConv2D_1_b_3_reg_1112[7]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[8]),
        .Q(SeparableConv2D_1_b_3_reg_1112[8]),
        .R(1'b0));
  FDRE \SeparableConv2D_1_b_3_reg_1112_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[9]),
        .Q(SeparableConv2D_1_b_3_reg_1112[9]),
        .R(1'b0));
  bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s SeparableConv2D_1_b_s_U
       (.Q({\out_d_0_reg_381_reg_n_5_[2] ,\out_d_0_reg_381_reg_n_5_[1] ,\out_d_0_reg_381_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[12] (q0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \add_ln19_reg_1089[10]_i_1 
       (.I0(phi_mul_reg_392[10]),
        .I1(\add_ln19_reg_1089[10]_i_2_n_5 ),
        .I2(phi_mul_reg_392[8]),
        .I3(phi_mul_reg_392[9]),
        .O(add_ln19_fu_472_p2[10]));
  LUT6 #(
    .INIT(64'h0000000015555555)) 
    \add_ln19_reg_1089[10]_i_2 
       (.I0(phi_mul_reg_392[7]),
        .I1(phi_mul_reg_392[5]),
        .I2(phi_mul_reg_392[4]),
        .I3(phi_mul_reg_392[2]),
        .I4(phi_mul_reg_392[3]),
        .I5(phi_mul_reg_392[6]),
        .O(\add_ln19_reg_1089[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1089[2]_i_1 
       (.I0(phi_mul_reg_392[2]),
        .O(add_ln19_fu_472_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln19_reg_1089[3]_i_1 
       (.I0(phi_mul_reg_392[2]),
        .I1(phi_mul_reg_392[3]),
        .O(add_ln19_fu_472_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln19_reg_1089[4]_i_1 
       (.I0(phi_mul_reg_392[4]),
        .I1(phi_mul_reg_392[2]),
        .I2(phi_mul_reg_392[3]),
        .O(add_ln19_fu_472_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln19_reg_1089[5]_i_1 
       (.I0(phi_mul_reg_392[3]),
        .I1(phi_mul_reg_392[2]),
        .I2(phi_mul_reg_392[4]),
        .I3(phi_mul_reg_392[5]),
        .O(add_ln19_fu_472_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \add_ln19_reg_1089[6]_i_1 
       (.I0(phi_mul_reg_392[6]),
        .I1(phi_mul_reg_392[3]),
        .I2(phi_mul_reg_392[2]),
        .I3(phi_mul_reg_392[4]),
        .I4(phi_mul_reg_392[5]),
        .O(\add_ln19_reg_1089[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln19_reg_1089[7]_i_1 
       (.I0(phi_mul_reg_392[6]),
        .I1(phi_mul_reg_392[3]),
        .I2(phi_mul_reg_392[2]),
        .I3(phi_mul_reg_392[4]),
        .I4(phi_mul_reg_392[5]),
        .I5(phi_mul_reg_392[7]),
        .O(add_ln19_fu_472_p2[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln19_reg_1089[8]_i_1 
       (.I0(phi_mul_reg_392[8]),
        .I1(\add_ln19_reg_1089[10]_i_2_n_5 ),
        .O(\add_ln19_reg_1089[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln19_reg_1089[9]_i_1 
       (.I0(\add_ln19_reg_1089[10]_i_2_n_5 ),
        .I1(phi_mul_reg_392[8]),
        .I2(phi_mul_reg_392[9]),
        .O(add_ln19_fu_472_p2[9]));
  FDRE \add_ln19_reg_1089_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[10]),
        .Q(add_ln19_reg_1089[10]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[2]),
        .Q(add_ln19_reg_1089[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[3]),
        .Q(add_ln19_reg_1089[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[4]),
        .Q(add_ln19_reg_1089[4]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[5]),
        .Q(add_ln19_reg_1089[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_1089[6]_i_1_n_5 ),
        .Q(add_ln19_reg_1089[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[7]),
        .Q(add_ln19_reg_1089[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_1089[8]_i_1_n_5 ),
        .Q(add_ln19_reg_1089[8]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[9]),
        .Q(add_ln19_reg_1089[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln20_reg_1168[0]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .O(add_ln20_fu_572_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_reg_1168[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln20_reg_11680));
  FDRE \add_ln20_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[0]),
        .Q(add_ln20_reg_1168[0]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[10] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[10]),
        .Q(add_ln20_reg_1168[10]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[11] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[11]),
        .Q(add_ln20_reg_1168[11]),
        .R(1'b0));
  CARRY4 \add_ln20_reg_1168_reg[11]_i_2 
       (.CI(\add_ln20_reg_1168_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln20_reg_1168_reg[11]_i_2_CO_UNCONNECTED [3:2],\add_ln20_reg_1168_reg[11]_i_2_n_7 ,\add_ln20_reg_1168_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln20_reg_1168_reg[11]_i_2_O_UNCONNECTED [3],add_ln20_fu_572_p2[11:9]}),
        .S({1'b0,\indvar_flatten20_reg_404_reg_n_5_[11] ,\indvar_flatten20_reg_404_reg_n_5_[10] ,\indvar_flatten20_reg_404_reg_n_5_[9] }));
  FDRE \add_ln20_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[1]),
        .Q(add_ln20_reg_1168[1]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[2]),
        .Q(add_ln20_reg_1168[2]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[3]),
        .Q(add_ln20_reg_1168[3]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[4]),
        .Q(add_ln20_reg_1168[4]),
        .R(1'b0));
  CARRY4 \add_ln20_reg_1168_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_reg_1168_reg[4]_i_1_n_5 ,\add_ln20_reg_1168_reg[4]_i_1_n_6 ,\add_ln20_reg_1168_reg[4]_i_1_n_7 ,\add_ln20_reg_1168_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_fu_572_p2[4:1]),
        .S({\indvar_flatten20_reg_404_reg_n_5_[4] ,\indvar_flatten20_reg_404_reg_n_5_[3] ,\indvar_flatten20_reg_404_reg_n_5_[2] ,\indvar_flatten20_reg_404_reg_n_5_[1] }));
  FDRE \add_ln20_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[5]),
        .Q(add_ln20_reg_1168[5]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[6]),
        .Q(add_ln20_reg_1168[6]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[7]),
        .Q(add_ln20_reg_1168[7]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[8] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[8]),
        .Q(add_ln20_reg_1168[8]),
        .R(1'b0));
  CARRY4 \add_ln20_reg_1168_reg[8]_i_1 
       (.CI(\add_ln20_reg_1168_reg[4]_i_1_n_5 ),
        .CO({\add_ln20_reg_1168_reg[8]_i_1_n_5 ,\add_ln20_reg_1168_reg[8]_i_1_n_6 ,\add_ln20_reg_1168_reg[8]_i_1_n_7 ,\add_ln20_reg_1168_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_fu_572_p2[8:5]),
        .S({\indvar_flatten20_reg_404_reg_n_5_[8] ,\indvar_flatten20_reg_404_reg_n_5_[7] ,\indvar_flatten20_reg_404_reg_n_5_[6] ,\indvar_flatten20_reg_404_reg_n_5_[5] }));
  FDRE \add_ln20_reg_1168_reg[9] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[9]),
        .Q(add_ln20_reg_1168[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \add_ln21_reg_1158[0]_i_1 
       (.I0(indvar_flatten_reg_428[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[0] ),
        .O(add_ln21_fu_557_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln21_reg_1158[1]_i_1 
       (.I0(\select_ln21_reg_1215_reg_n_5_[1] ),
        .I1(indvar_flatten_reg_428[1]),
        .I2(\select_ln21_reg_1215_reg_n_5_[0] ),
        .I3(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I4(indvar_flatten_reg_428[0]),
        .O(add_ln21_fu_557_p2[1]));
  LUT6 #(
    .INIT(64'hB8B8B8B847748BB8)) 
    \add_ln21_reg_1158[2]_i_1 
       (.I0(indvar_flatten_reg_428[2]),
        .I1(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I2(\select_ln21_reg_1215_reg_n_5_[2] ),
        .I3(\select_ln21_reg_1215_reg_n_5_[1] ),
        .I4(indvar_flatten_reg_428[1]),
        .I5(add_ln21_fu_557_p2[0]),
        .O(add_ln21_fu_557_p2[2]));
  LUT6 #(
    .INIT(64'h99A9999999599999)) 
    \add_ln21_reg_1158[3]_i_1 
       (.I0(\add_ln21_reg_1158[4]_i_2_n_5 ),
        .I1(indvar_flatten_reg_428[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\select_ln21_reg_1215_reg_n_5_[3] ),
        .O(add_ln21_fu_557_p2[3]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \add_ln21_reg_1158[4]_i_1 
       (.I0(\select_ln21_reg_1215_reg_n_5_[4] ),
        .I1(indvar_flatten_reg_428[4]),
        .I2(\add_ln21_reg_1158[4]_i_2_n_5 ),
        .I3(indvar_flatten_reg_428[3]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[3] ),
        .O(add_ln21_fu_557_p2[4]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \add_ln21_reg_1158[4]_i_2 
       (.I0(add_ln21_fu_557_p2[0]),
        .I1(indvar_flatten_reg_428[1]),
        .I2(\select_ln21_reg_1215_reg_n_5_[1] ),
        .I3(\select_ln21_reg_1215_reg_n_5_[2] ),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(indvar_flatten_reg_428[2]),
        .O(\add_ln21_reg_1158[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5AAA3C3C5AAACCCC)) 
    \add_ln21_reg_1158[5]_i_1 
       (.I0(indvar_flatten_reg_428[5]),
        .I1(\select_ln21_reg_1215_reg_n_5_[5] ),
        .I2(\add_ln21_reg_1158[5]_i_2_n_5 ),
        .I3(indvar_flatten_reg_428[4]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[4] ),
        .O(add_ln21_fu_557_p2[5]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln21_reg_1158[5]_i_2 
       (.I0(\select_ln21_reg_1215_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_428[3]),
        .I5(\add_ln21_reg_1158[4]_i_2_n_5 ),
        .O(\add_ln21_reg_1158[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAAA2AA51555D55)) 
    \add_ln21_reg_1158[6]_i_1 
       (.I0(indvar_flatten_reg_428[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln21_reg_1215_reg_n_5_[6] ),
        .I5(\add_ln21_reg_1158[7]_i_2_n_5 ),
        .O(add_ln21_fu_557_p2[6]));
  LUT6 #(
    .INIT(64'hA5A5C3CCAAAAC3CC)) 
    \add_ln21_reg_1158[7]_i_1 
       (.I0(indvar_flatten_reg_428[7]),
        .I1(\select_ln21_reg_1215_reg_n_5_[7] ),
        .I2(\add_ln21_reg_1158[7]_i_2_n_5 ),
        .I3(\select_ln21_reg_1215_reg_n_5_[6] ),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(indvar_flatten_reg_428[6]),
        .O(add_ln21_fu_557_p2[7]));
  LUT6 #(
    .INIT(64'h5FFF3F3F5FFFFFFF)) 
    \add_ln21_reg_1158[7]_i_2 
       (.I0(indvar_flatten_reg_428[5]),
        .I1(\select_ln21_reg_1215_reg_n_5_[5] ),
        .I2(\add_ln21_reg_1158[5]_i_2_n_5 ),
        .I3(indvar_flatten_reg_428[4]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[4] ),
        .O(\add_ln21_reg_1158[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC3C3A5AACCCCA5AA)) 
    \add_ln21_reg_1158[8]_i_1 
       (.I0(\select_ln21_reg_1215_reg_n_5_[8] ),
        .I1(indvar_flatten_reg_428[8]),
        .I2(\add_ln21_reg_1158[8]_i_2_n_5 ),
        .I3(\select_ln21_reg_1215_reg_n_5_[7] ),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(indvar_flatten_reg_428[7]),
        .O(add_ln21_fu_557_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555D55)) 
    \add_ln21_reg_1158[8]_i_2 
       (.I0(indvar_flatten_reg_428[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln21_reg_1215_reg_n_5_[6] ),
        .I5(\add_ln21_reg_1158[7]_i_2_n_5 ),
        .O(\add_ln21_reg_1158[8]_i_2_n_5 ));
  FDRE \add_ln21_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[0]),
        .Q(add_ln21_reg_1158[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[1]),
        .Q(add_ln21_reg_1158[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[2]),
        .Q(add_ln21_reg_1158[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[3]),
        .Q(add_ln21_reg_1158[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[4]),
        .Q(add_ln21_reg_1158[4]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[5] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[5]),
        .Q(add_ln21_reg_1158[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[6] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[6]),
        .Q(add_ln21_reg_1158[6]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[7] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[7]),
        .Q(add_ln21_reg_1158[7]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[8] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[8]),
        .Q(add_ln21_reg_1158[8]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_110),
        .Q(input_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_100),
        .Q(input_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_99),
        .Q(input_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_98),
        .Q(input_r_address0[12]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_109),
        .Q(input_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_108),
        .Q(input_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_107),
        .Q(input_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_106),
        .Q(input_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_105),
        .Q(input_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_104),
        .Q(input_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_103),
        .Q(input_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_102),
        .Q(input_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_101),
        .Q(input_r_address0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln29_1_reg_1254_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln29_1_reg_1254_reg__0_n_5,add_ln29_1_reg_1254_reg__1_n_5,add_ln29_1_reg_1254_reg__2_n_5,add_ln29_1_reg_1254_reg__3_n_5,add_ln29_1_reg_1254_reg__4_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln29_1_reg_1254_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln29_1_reg_1254_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3[8],select_ln24_11_fu_681_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln29_1_reg_1254_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln29_1_reg_1254_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_7_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(add_ln29_4_reg_12430),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln29_1_reg_12540),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln29_1_reg_1254_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln29_1_reg_1254_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln29_1_reg_1254_reg_P_UNCONNECTED[47:13],add_ln29_1_reg_1254_reg_n_98,add_ln29_1_reg_1254_reg_n_99,add_ln29_1_reg_1254_reg_n_100,add_ln29_1_reg_1254_reg_n_101,add_ln29_1_reg_1254_reg_n_102,add_ln29_1_reg_1254_reg_n_103,add_ln29_1_reg_1254_reg_n_104,add_ln29_1_reg_1254_reg_n_105,add_ln29_1_reg_1254_reg_n_106,add_ln29_1_reg_1254_reg_n_107,add_ln29_1_reg_1254_reg_n_108,add_ln29_1_reg_1254_reg_n_109,add_ln29_1_reg_1254_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln29_1_reg_1254_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln29_1_reg_1254_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln29_1_reg_1254_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(select_ln24_9_reg_1220),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln29_1_reg_1254_reg_UNDERFLOW_UNCONNECTED));
  FDRE add_ln29_1_reg_1254_reg__0
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[4]),
        .Q(add_ln29_1_reg_1254_reg__0_n_5),
        .R(in_d_0_reg_460));
  FDRE add_ln29_1_reg_1254_reg__1
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[3]),
        .Q(add_ln29_1_reg_1254_reg__1_n_5),
        .R(in_d_0_reg_460));
  FDRE add_ln29_1_reg_1254_reg__2
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[2]),
        .Q(add_ln29_1_reg_1254_reg__2_n_5),
        .R(in_d_0_reg_460));
  FDRE add_ln29_1_reg_1254_reg__3
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[1]),
        .Q(add_ln29_1_reg_1254_reg__3_n_5),
        .R(in_d_0_reg_460));
  FDRE add_ln29_1_reg_1254_reg__4
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[0]),
        .Q(add_ln29_1_reg_1254_reg__4_n_5),
        .R(in_d_0_reg_460));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_1254_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln29_4_reg_12430));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_10
       (.I0(add_ln29_9_reg_1233[1]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_4_reg_1179_reg[0]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[1]),
        .O(select_ln24_11_fu_681_p3[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln29_1_reg_1254_reg_i_11
       (.I0(add_ln29_9_reg_1233[0]),
        .I1(and_ln29_reg_1201),
        .I2(add_ln29_reg_1163[0]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .O(select_ln24_11_fu_681_p3[0]));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln29_1_reg_1254_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln29_1_reg_12540));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln29_1_reg_1254_reg_i_3
       (.I0(add_ln29_9_reg_1233[8]),
        .I1(and_ln29_reg_1201),
        .I2(add_ln29_reg_1163[8]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .O(select_ln24_11_fu_681_p3[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_4
       (.I0(add_ln29_9_reg_1233[7]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_4_reg_1179_reg[6]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[7]),
        .O(select_ln24_11_fu_681_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_5
       (.I0(add_ln29_9_reg_1233[6]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_4_reg_1179_reg[5]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[6]),
        .O(select_ln24_11_fu_681_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_6
       (.I0(add_ln29_9_reg_1233[5]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_4_reg_1179_reg[4]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[5]),
        .O(select_ln24_11_fu_681_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_7
       (.I0(add_ln29_9_reg_1233[4]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_4_reg_1179_reg[3]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[4]),
        .O(select_ln24_11_fu_681_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_8
       (.I0(add_ln29_9_reg_1233[3]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_4_reg_1179_reg[2]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[3]),
        .O(select_ln24_11_fu_681_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_9
       (.I0(add_ln29_9_reg_1233[2]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_4_reg_1179_reg[1]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[2]),
        .O(select_ln24_11_fu_681_p3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_4_reg_1243[4]_i_1 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[4] ),
        .I1(shl_ln_reg_1124[4]),
        .O(add_ln29_4_fu_690_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_4_reg_1243[6]_i_2 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[4] ),
        .I1(shl_ln_reg_1124[4]),
        .O(\add_ln29_4_reg_1243[6]_i_2_n_5 ));
  FDRE \add_ln29_4_reg_1243_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12430),
        .D(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .Q(add_ln29_4_reg_1243[0]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1243_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12430),
        .D(\select_ln24_9_reg_1220_reg_n_5_[1] ),
        .Q(add_ln29_4_reg_1243[1]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1243_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12430),
        .D(\select_ln24_9_reg_1220_reg_n_5_[2] ),
        .Q(add_ln29_4_reg_1243[2]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1243_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12430),
        .D(\select_ln24_9_reg_1220_reg_n_5_[3] ),
        .Q(add_ln29_4_reg_1243[3]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1243_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12430),
        .D(add_ln29_4_fu_690_p2[4]),
        .Q(add_ln29_4_reg_1243[4]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1243_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12430),
        .D(add_ln29_4_fu_690_p2[5]),
        .Q(add_ln29_4_reg_1243[5]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1243_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12430),
        .D(add_ln29_4_fu_690_p2[6]),
        .Q(add_ln29_4_reg_1243[6]),
        .R(1'b0));
  CARRY4 \add_ln29_4_reg_1243_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\NLW_add_ln29_4_reg_1243_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_ln29_4_reg_1243_reg[6]_i_1_n_7 ,\add_ln29_4_reg_1243_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\select_ln24_9_reg_1220_reg_n_5_[4] }),
        .O({\NLW_add_ln29_4_reg_1243_reg[6]_i_1_O_UNCONNECTED [3],add_ln29_4_fu_690_p2[6:5],\NLW_add_ln29_4_reg_1243_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,shl_ln_reg_1124[6:5],\add_ln29_4_reg_1243[6]_i_2_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_9_reg_1233[1]_i_1 
       (.I0(select_ln29_10_reg_1195_reg[0]),
        .I1(out_w_reg_1209[1]),
        .O(add_ln29_9_fu_671_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_9_reg_1233[4]_i_2 
       (.I0(select_ln29_10_reg_1195_reg[2]),
        .I1(out_w_reg_1209[3]),
        .O(\add_ln29_9_reg_1233[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_9_reg_1233[4]_i_3 
       (.I0(select_ln29_10_reg_1195_reg[1]),
        .I1(out_w_reg_1209[2]),
        .O(\add_ln29_9_reg_1233[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_9_reg_1233[4]_i_4 
       (.I0(select_ln29_10_reg_1195_reg[0]),
        .I1(out_w_reg_1209[1]),
        .O(\add_ln29_9_reg_1233[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln29_9_reg_1233[8]_i_1 
       (.I0(and_ln29_reg_1201),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(add_ln29_9_reg_12330));
  FDRE \add_ln29_9_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(out_w_reg_1209[0]),
        .Q(add_ln29_9_reg_1233[0]),
        .R(1'b0));
  FDRE \add_ln29_9_reg_1233_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[1]),
        .Q(add_ln29_9_reg_1233[1]),
        .R(1'b0));
  FDRE \add_ln29_9_reg_1233_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[2]),
        .Q(add_ln29_9_reg_1233[2]),
        .R(1'b0));
  FDRE \add_ln29_9_reg_1233_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[3]),
        .Q(add_ln29_9_reg_1233[3]),
        .R(1'b0));
  FDRE \add_ln29_9_reg_1233_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[4]),
        .Q(add_ln29_9_reg_1233[4]),
        .R(1'b0));
  CARRY4 \add_ln29_9_reg_1233_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln29_9_reg_1233_reg[4]_i_1_n_5 ,\add_ln29_9_reg_1233_reg[4]_i_1_n_6 ,\add_ln29_9_reg_1233_reg[4]_i_1_n_7 ,\add_ln29_9_reg_1233_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln29_10_reg_1195_reg[2:0]}),
        .O({add_ln29_9_fu_671_p2[4:2],\NLW_add_ln29_9_reg_1233_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln29_10_reg_1195_reg[3],\add_ln29_9_reg_1233[4]_i_2_n_5 ,\add_ln29_9_reg_1233[4]_i_3_n_5 ,\add_ln29_9_reg_1233[4]_i_4_n_5 }));
  FDRE \add_ln29_9_reg_1233_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[5]),
        .Q(add_ln29_9_reg_1233[5]),
        .R(1'b0));
  FDRE \add_ln29_9_reg_1233_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[6]),
        .Q(add_ln29_9_reg_1233[6]),
        .R(1'b0));
  FDRE \add_ln29_9_reg_1233_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[7]),
        .Q(add_ln29_9_reg_1233[7]),
        .R(1'b0));
  FDRE \add_ln29_9_reg_1233_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_9_reg_12330),
        .D(add_ln29_9_fu_671_p2[8]),
        .Q(add_ln29_9_reg_1233[8]),
        .R(1'b0));
  CARRY4 \add_ln29_9_reg_1233_reg[8]_i_2 
       (.CI(\add_ln29_9_reg_1233_reg[4]_i_1_n_5 ),
        .CO({add_ln29_9_fu_671_p2[8],\NLW_add_ln29_9_reg_1233_reg[8]_i_2_CO_UNCONNECTED [2],\add_ln29_9_reg_1233_reg[8]_i_2_n_7 ,\add_ln29_9_reg_1233_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln29_9_reg_1233_reg[8]_i_2_O_UNCONNECTED [3],add_ln29_9_fu_671_p2[7:5]}),
        .S({1'b1,select_ln29_10_reg_1195_reg[6:4]}));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \add_ln29_reg_1163[1]_i_1 
       (.I0(sub_ln29_reg_1129[1]),
        .I1(out_w_0_reg_439[1]),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(select_ln24_10_reg_1227[1]),
        .O(add_ln29_fu_567_p2[1]));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \add_ln29_reg_1163[4]_i_2 
       (.I0(sub_ln29_reg_1129[3]),
        .I1(out_w_0_reg_439[3]),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(select_ln24_10_reg_1227[3]),
        .O(\add_ln29_reg_1163[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \add_ln29_reg_1163[4]_i_3 
       (.I0(sub_ln29_reg_1129[2]),
        .I1(out_w_0_reg_439[2]),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(select_ln24_10_reg_1227[2]),
        .O(\add_ln29_reg_1163[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \add_ln29_reg_1163[4]_i_4 
       (.I0(sub_ln29_reg_1129[1]),
        .I1(out_w_0_reg_439[1]),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(select_ln24_10_reg_1227[1]),
        .O(\add_ln29_reg_1163[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln29_reg_1163[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .O(add_ln29_reg_11630));
  FDRE \add_ln29_reg_1163_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(zext_ln24_2_fu_563_p1[0]),
        .Q(add_ln29_reg_1163[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[1]),
        .Q(add_ln29_reg_1163[1]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[2]),
        .Q(add_ln29_reg_1163[2]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[3]),
        .Q(add_ln29_reg_1163[3]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[4]),
        .Q(add_ln29_reg_1163[4]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_1163_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln29_reg_1163_reg[4]_i_1_n_5 ,\add_ln29_reg_1163_reg[4]_i_1_n_6 ,\add_ln29_reg_1163_reg[4]_i_1_n_7 ,\add_ln29_reg_1163_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln29_reg_1129[3:1]}),
        .O({add_ln29_fu_567_p2[4:2],\NLW_add_ln29_reg_1163_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({sub_ln29_reg_1129[4],\add_ln29_reg_1163[4]_i_2_n_5 ,\add_ln29_reg_1163[4]_i_3_n_5 ,\add_ln29_reg_1163[4]_i_4_n_5 }));
  FDRE \add_ln29_reg_1163_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[5]),
        .Q(add_ln29_reg_1163[5]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[6]),
        .Q(add_ln29_reg_1163[6]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[7]),
        .Q(add_ln29_reg_1163[7]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[8]),
        .Q(add_ln29_reg_1163[8]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_1163_reg[8]_i_2 
       (.CI(\add_ln29_reg_1163_reg[4]_i_1_n_5 ),
        .CO({add_ln29_fu_567_p2[8],\NLW_add_ln29_reg_1163_reg[8]_i_2_CO_UNCONNECTED [2],\add_ln29_reg_1163_reg[8]_i_2_n_7 ,\add_ln29_reg_1163_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln29_reg_1163_reg[8]_i_2_O_UNCONNECTED [3],add_ln29_fu_567_p2[7:5]}),
        .S({1'b1,sub_ln29_reg_1129[7:5]}));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln34_1_reg_1268[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln24_reg_1259),
        .O(add_ln34_1_reg_12680));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_1_reg_1268[11]_i_3 
       (.I0(add_ln34_reg_1263[10]),
        .O(\add_ln34_1_reg_1268[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_1268[11]_i_4 
       (.I0(add_ln34_reg_1263[9]),
        .I1(add_ln34_reg_1263[10]),
        .O(\add_ln34_1_reg_1268[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[1]_i_1 
       (.I0(add_ln34_reg_1263[1]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[0]),
        .O(add_ln34_1_fu_987_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_2 
       (.I0(add_ln34_reg_1263[4]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[3]),
        .O(\add_ln34_1_reg_1268[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_3 
       (.I0(add_ln34_reg_1263[3]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[2]),
        .O(\add_ln34_1_reg_1268[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_4 
       (.I0(add_ln34_reg_1263[2]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[1]),
        .O(\add_ln34_1_reg_1268[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_5 
       (.I0(add_ln34_reg_1263[1]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[0]),
        .O(\add_ln34_1_reg_1268[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[8]_i_2 
       (.I0(add_ln34_reg_1263[7]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[6]),
        .O(\add_ln34_1_reg_1268[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[8]_i_3 
       (.I0(add_ln34_reg_1263[6]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[5]),
        .O(\add_ln34_1_reg_1268[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[8]_i_4 
       (.I0(add_ln34_reg_1263[5]),
        .I1(select_ln29_10_reg_1195_pp0_iter1_reg_reg[4]),
        .O(\add_ln34_1_reg_1268[8]_i_4_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[0]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[10]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[11]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[1]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[2]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[3]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[4]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[5]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[6]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[7]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[8]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[9]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2_n_5 ));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[9]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_reg_1263[0]),
        .Q(add_ln34_1_reg_1268[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[10]),
        .Q(add_ln34_1_reg_1268[10]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[11] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[11]),
        .Q(add_ln34_1_reg_1268[11]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1268_reg[11]_i_2 
       (.CI(\add_ln34_1_reg_1268_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_1268_reg[11]_i_2_CO_UNCONNECTED [3:2],\add_ln34_1_reg_1268_reg[11]_i_2_n_7 ,\add_ln34_1_reg_1268_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln34_reg_1263[9],1'b1}),
        .O({\NLW_add_ln34_1_reg_1268_reg[11]_i_2_O_UNCONNECTED [3],add_ln34_1_fu_987_p2[11:9]}),
        .S({1'b0,\add_ln34_1_reg_1268[11]_i_3_n_5 ,\add_ln34_1_reg_1268[11]_i_4_n_5 ,add_ln34_reg_1263[9]}));
  FDRE \add_ln34_1_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[1]),
        .Q(add_ln34_1_reg_1268[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[2]),
        .Q(add_ln34_1_reg_1268[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[3]),
        .Q(add_ln34_1_reg_1268[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[4]),
        .Q(add_ln34_1_reg_1268[4]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1268_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_1268_reg[4]_i_1_n_5 ,\add_ln34_1_reg_1268_reg[4]_i_1_n_6 ,\add_ln34_1_reg_1268_reg[4]_i_1_n_7 ,\add_ln34_1_reg_1268_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_reg_1263[4:1]),
        .O({add_ln34_1_fu_987_p2[4:2],\NLW_add_ln34_1_reg_1268_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_1_reg_1268[4]_i_2_n_5 ,\add_ln34_1_reg_1268[4]_i_3_n_5 ,\add_ln34_1_reg_1268[4]_i_4_n_5 ,\add_ln34_1_reg_1268[4]_i_5_n_5 }));
  FDRE \add_ln34_1_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[5]),
        .Q(add_ln34_1_reg_1268[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[6]),
        .Q(add_ln34_1_reg_1268[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[7]),
        .Q(add_ln34_1_reg_1268[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[8]),
        .Q(add_ln34_1_reg_1268[8]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1268_reg[8]_i_1 
       (.CI(\add_ln34_1_reg_1268_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_1268_reg[8]_i_1_n_5 ,\add_ln34_1_reg_1268_reg[8]_i_1_n_6 ,\add_ln34_1_reg_1268_reg[8]_i_1_n_7 ,\add_ln34_1_reg_1268_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln34_reg_1263[7:5]}),
        .O(add_ln34_1_fu_987_p2[8:5]),
        .S({add_ln34_reg_1263[8],\add_ln34_1_reg_1268[8]_i_2_n_5 ,\add_ln34_1_reg_1268[8]_i_3_n_5 ,\add_ln34_1_reg_1268[8]_i_4_n_5 }));
  FDRE \add_ln34_1_reg_1268_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[9]),
        .Q(add_ln34_1_reg_1268[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \add_ln34_reg_1263[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(in_d_reg_1248[3]),
        .I2(in_d_reg_1248[4]),
        .I3(in_d_reg_1248[0]),
        .I4(in_d_reg_1248[1]),
        .I5(in_d_reg_1248[2]),
        .O(add_ln34_reg_12630));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1263[3]_i_2 
       (.I0(phi_mul_reg_392[3]),
        .I1(select_ln24_10_reg_1227[3]),
        .O(\add_ln34_reg_1263[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1263[3]_i_3 
       (.I0(phi_mul_reg_392[2]),
        .I1(select_ln24_10_reg_1227[2]),
        .O(\add_ln34_reg_1263[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_reg_1263[3]_i_4 
       (.I0(select_ln24_10_reg_1227[1]),
        .O(\add_ln34_reg_1263[3]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_reg_1263[3]_i_5 
       (.I0(select_ln24_10_reg_1227[0]),
        .O(\add_ln34_reg_1263[3]_i_5_n_5 ));
  FDRE \add_ln34_reg_1263_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[0]),
        .Q(add_ln34_reg_1263[0]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[10]),
        .Q(add_ln34_reg_1263[10]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1263_reg[10]_i_2 
       (.CI(\add_ln34_reg_1263_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_reg_1263_reg[10]_i_2_CO_UNCONNECTED [3:2],\add_ln34_reg_1263_reg[10]_i_2_n_7 ,\add_ln34_reg_1263_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_reg_1263_reg[10]_i_2_O_UNCONNECTED [3],add_ln34_fu_975_p2[10:8]}),
        .S({1'b0,phi_mul_reg_392[10:8]}));
  FDRE \add_ln34_reg_1263_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[1]),
        .Q(add_ln34_reg_1263[1]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[2]),
        .Q(add_ln34_reg_1263[2]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[3]),
        .Q(add_ln34_reg_1263[3]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1263_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_reg_1263_reg[3]_i_1_n_5 ,\add_ln34_reg_1263_reg[3]_i_1_n_6 ,\add_ln34_reg_1263_reg[3]_i_1_n_7 ,\add_ln34_reg_1263_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_392[3:2],1'b0,1'b0}),
        .O(add_ln34_fu_975_p2[3:0]),
        .S({\add_ln34_reg_1263[3]_i_2_n_5 ,\add_ln34_reg_1263[3]_i_3_n_5 ,\add_ln34_reg_1263[3]_i_4_n_5 ,\add_ln34_reg_1263[3]_i_5_n_5 }));
  FDRE \add_ln34_reg_1263_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[4]),
        .Q(add_ln34_reg_1263[4]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[5]),
        .Q(add_ln34_reg_1263[5]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[6]),
        .Q(add_ln34_reg_1263[6]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[7]),
        .Q(add_ln34_reg_1263[7]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1263_reg[7]_i_1 
       (.CI(\add_ln34_reg_1263_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_reg_1263_reg[7]_i_1_n_5 ,\add_ln34_reg_1263_reg[7]_i_1_n_6 ,\add_ln34_reg_1263_reg[7]_i_1_n_7 ,\add_ln34_reg_1263_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_975_p2[7:4]),
        .S(phi_mul_reg_392[7:4]));
  FDRE \add_ln34_reg_1263_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[8]),
        .Q(add_ln34_reg_1263[8]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[9]),
        .Q(add_ln34_reg_1263[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln29_reg_1201[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(and_ln29_reg_12010));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln29_reg_1201[0]_i_2 
       (.I0(\icmp_ln2432_reg_1185_reg_n_5_[0] ),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .O(and_ln29_fu_635_p2));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/and_ln29_reg_1201_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(and_ln29_reg_1201),
        .Q(\and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \and_ln29_reg_1201_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(and_ln29_reg_1201_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1201_reg[0] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(and_ln29_fu_635_p2),
        .Q(and_ln29_reg_1201),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln34_reg_1310[14]_i_1 
       (.I0(buffer_reg_1303[15]),
        .I1(icmp_ln24_reg_1259_pp0_iter4_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\and_ln34_reg_1310[14]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln34_reg_1310[14]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln24_reg_1259_pp0_iter4_reg),
        .O(and_ln34_reg_13100));
  FDRE \and_ln34_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[0]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[0]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[10] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[10]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[10]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[11] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[11]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[11]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[12] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[12]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[12]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[13] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[13]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[13]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[14] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[14]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[14]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[1]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[1]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[2]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[2]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[3]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[3]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[4]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[4]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[5]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[5]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[6]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[6]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[7] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[7]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[7]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[8] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[8]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[8]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1310_reg[9] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[9]),
        .Q(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[9]),
        .R(\and_ln34_reg_1310[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter50),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[0]_i_3_n_5 ),
        .I5(grp_pointwise_conv2d_fix_1_fu_521_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter50));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state4),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(\ap_CS_fsm[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[2] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[0] ),
        .I4(\out_d_0_reg_381_reg_n_5_[1] ),
        .O(grp_pointwise_conv2d_fix_1_fu_521_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .I3(grp_pointwise_conv2d_fix_1_fu_521_ap_ready),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_ap_ready),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state22),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[2] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[0] ),
        .I4(\out_d_0_reg_381_reg_n_5_[1] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hBFBF000000BF0000)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h40400000FF400000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter5_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter5_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[0]_i_1 
       (.I0(buffer_reg_1303[0]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[10]_i_1 
       (.I0(buffer_reg_1303[10]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[10]),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[11]_i_1 
       (.I0(buffer_reg_1303[11]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[11]),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[12]_i_1 
       (.I0(buffer_reg_1303[12]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[12]),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[13]_i_1 
       (.I0(buffer_reg_1303[13]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[12]),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[14]_i_1 
       (.I0(buffer_reg_1303[14]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[12]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \buffer_0_reg_450[15]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(icmp_ln20_reg_1135_pp0_iter4_reg),
        .O(\buffer_0_reg_450[15]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[15]_i_2 
       (.I0(buffer_reg_1303[15]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[12]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[1]_i_1 
       (.I0(buffer_reg_1303[1]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[2]_i_1 
       (.I0(buffer_reg_1303[2]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[3]_i_1 
       (.I0(buffer_reg_1303[3]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[4]_i_1 
       (.I0(buffer_reg_1303[4]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[5]_i_1 
       (.I0(buffer_reg_1303[5]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[6]_i_1 
       (.I0(buffer_reg_1303[6]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[7]_i_1 
       (.I0(buffer_reg_1303[7]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[8]_i_1 
       (.I0(buffer_reg_1303[8]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[9]_i_1 
       (.I0(buffer_reg_1303[9]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_1_b_3_reg_1112[9]),
        .O(p_1_in[9]));
  FDRE \buffer_0_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[0]),
        .Q(buffer_0_reg_450[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[10]),
        .Q(buffer_0_reg_450[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[11]),
        .Q(buffer_0_reg_450[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[12]),
        .Q(buffer_0_reg_450[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[13]),
        .Q(buffer_0_reg_450[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[14]),
        .Q(buffer_0_reg_450[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[15]),
        .Q(buffer_0_reg_450[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[1]),
        .Q(buffer_0_reg_450[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[2]),
        .Q(buffer_0_reg_450[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[3]),
        .Q(buffer_0_reg_450[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[4]),
        .Q(buffer_0_reg_450[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[5]),
        .Q(buffer_0_reg_450[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[6]),
        .Q(buffer_0_reg_450[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[7]),
        .Q(buffer_0_reg_450[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[8]),
        .Q(buffer_0_reg_450[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1_n_5 ),
        .D(p_1_in[9]),
        .Q(buffer_0_reg_450[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_reg_1303[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(icmp_ln20_reg_1135_pp0_iter4_reg),
        .O(buffer_reg_13030));
  FDRE \buffer_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[0]),
        .Q(buffer_reg_1303[0]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[10]),
        .Q(buffer_reg_1303[10]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[0]),
        .Q(buffer_reg_1303[11]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[1]),
        .Q(buffer_reg_1303[12]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[2]),
        .Q(buffer_reg_1303[13]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[3]),
        .Q(buffer_reg_1303[14]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[4]),
        .Q(buffer_reg_1303[15]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[1]),
        .Q(buffer_reg_1303[1]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[2]),
        .Q(buffer_reg_1303[2]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[3]),
        .Q(buffer_reg_1303[3]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[4]),
        .Q(buffer_reg_1303[4]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[5]),
        .Q(buffer_reg_1303[5]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[6]),
        .Q(buffer_reg_1303[6]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[7]),
        .Q(buffer_reg_1303[7]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[8]),
        .Q(buffer_reg_1303[8]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[9]),
        .Q(buffer_reg_1303[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_1_fu_521_ap_ready),
        .I1(Q[1]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .O(\ap_CS_fsm_reg[15] ));
  LUT5 #(
    .INIT(32'hF4040404)) 
    \icmp_ln20_reg_1135[0]_i_1 
       (.I0(\icmp_ln20_reg_1135[0]_i_2_n_5 ),
        .I1(\icmp_ln20_reg_1135[0]_i_3_n_5 ),
        .I2(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I3(\icmp_ln20_reg_1135[0]_i_5_n_5 ),
        .I4(\icmp_ln20_reg_1135[0]_i_6_n_5 ),
        .O(icmp_ln20_fu_539_p2));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln20_reg_1135[0]_i_2 
       (.I0(add_ln20_reg_1168[10]),
        .I1(add_ln20_reg_1168[2]),
        .I2(add_ln20_reg_1168[9]),
        .I3(add_ln20_reg_1168[7]),
        .O(\icmp_ln20_reg_1135[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \icmp_ln20_reg_1135[0]_i_3 
       (.I0(add_ln20_reg_1168[3]),
        .I1(add_ln20_reg_1168[6]),
        .I2(add_ln20_reg_1168[1]),
        .I3(add_ln20_reg_1168[5]),
        .I4(\icmp_ln20_reg_1135[0]_i_7_n_5 ),
        .O(\icmp_ln20_reg_1135[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \icmp_ln20_reg_1135[0]_i_4__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \icmp_ln20_reg_1135[0]_i_5 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[5] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[11] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[4] ),
        .O(\icmp_ln20_reg_1135[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \icmp_ln20_reg_1135[0]_i_6 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[8] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[10] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[9] ),
        .I4(\icmp_ln20_reg_1135[0]_i_8_n_5 ),
        .O(\icmp_ln20_reg_1135[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln20_reg_1135[0]_i_7 
       (.I0(add_ln20_reg_1168[4]),
        .I1(add_ln20_reg_1168[0]),
        .I2(add_ln20_reg_1168[11]),
        .I3(add_ln20_reg_1168[8]),
        .O(\icmp_ln20_reg_1135[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln20_reg_1135[0]_i_8 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .O(\icmp_ln20_reg_1135[0]_i_8_n_5 ));
  FDRE \icmp_ln20_reg_1135_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .Q(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln20_reg_1135_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_reg_1135_pp0_iter2_reg),
        .Q(icmp_ln20_reg_1135_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_reg_1135_pp0_iter3_reg),
        .Q(icmp_ln20_reg_1135_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_fu_539_p2),
        .Q(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    \icmp_ln21_reg_1146[0]_i_1 
       (.I0(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I1(\out_h_reg_1139[3]_i_3_n_5 ),
        .I2(\icmp_ln21_reg_1146[0]_i_2_n_5 ),
        .I3(add_ln21_fu_557_p2[0]),
        .I4(\icmp_ln21_reg_1146[0]_i_3_n_5 ),
        .I5(\icmp_ln21_reg_1146[0]_i_4_n_5 ),
        .O(\icmp_ln21_reg_1146[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \icmp_ln21_reg_1146[0]_i_2 
       (.I0(indvar_flatten_reg_428[7]),
        .I1(\select_ln21_reg_1215_reg_n_5_[7] ),
        .I2(\icmp_ln21_reg_1146[0]_i_5_n_5 ),
        .I3(\select_ln21_reg_1215_reg_n_5_[5] ),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(indvar_flatten_reg_428[5]),
        .O(\icmp_ln21_reg_1146[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln21_reg_1146[0]_i_3 
       (.I0(indvar_flatten_reg_428[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[1] ),
        .O(\icmp_ln21_reg_1146[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \icmp_ln21_reg_1146[0]_i_4 
       (.I0(\icmp_ln21_reg_1146[0]_i_6_n_5 ),
        .I1(\icmp_ln21_reg_1146[0]_i_7_n_5 ),
        .I2(indvar_flatten_reg_428[8]),
        .I3(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I4(\select_ln21_reg_1215_reg_n_5_[8] ),
        .I5(\icmp_ln21_reg_1146[0]_i_8_n_5 ),
        .O(\icmp_ln21_reg_1146[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln21_reg_1146[0]_i_5 
       (.I0(indvar_flatten_reg_428[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[2] ),
        .O(\icmp_ln21_reg_1146[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln21_reg_1146[0]_i_6 
       (.I0(indvar_flatten_reg_428[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[4] ),
        .O(\icmp_ln21_reg_1146[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \icmp_ln21_reg_1146[0]_i_7 
       (.I0(\select_ln21_reg_1215_reg_n_5_[6] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_428[6]),
        .O(\icmp_ln21_reg_1146[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln21_reg_1146[0]_i_8 
       (.I0(indvar_flatten_reg_428[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[3] ),
        .O(\icmp_ln21_reg_1146[0]_i_8_n_5 ));
  FDRE \icmp_ln21_reg_1146_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .Q(icmp_ln21_reg_1146_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1146_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_1146_pp0_iter1_reg),
        .Q(icmp_ln21_reg_1146_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1146_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_1146_pp0_iter2_reg),
        .Q(icmp_ln21_reg_1146_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln21_reg_1146[0]_i_1_n_5 ),
        .Q(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22E222E2EEE222E2)) 
    \icmp_ln2432_reg_1185[0]_i_1 
       (.I0(\icmp_ln2432_reg_1185_reg_n_5_[0] ),
        .I1(icmp_ln2432_reg_11850),
        .I2(\icmp_ln2432_reg_1185[0]_i_2_n_5 ),
        .I3(in_d_0_reg_4600),
        .I4(\icmp_ln2432_reg_1185[0]_i_3_n_5 ),
        .I5(\select_ln24_9_reg_1220_reg_n_5_[4] ),
        .O(\icmp_ln2432_reg_1185[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \icmp_ln2432_reg_1185[0]_i_2 
       (.I0(add_ln29_1_reg_1254_reg__2_n_5),
        .I1(add_ln29_1_reg_1254_reg__0_n_5),
        .I2(add_ln29_1_reg_1254_reg__3_n_5),
        .I3(add_ln29_1_reg_1254_reg__1_n_5),
        .I4(add_ln29_1_reg_1254_reg__4_n_5),
        .O(\icmp_ln2432_reg_1185[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln2432_reg_1185[0]_i_3 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[3] ),
        .I1(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .I2(\select_ln24_9_reg_1220_reg_n_5_[1] ),
        .I3(\select_ln24_9_reg_1220_reg_n_5_[2] ),
        .O(\icmp_ln2432_reg_1185[0]_i_3_n_5 ));
  FDRE \icmp_ln2432_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln2432_reg_1185[0]_i_1_n_5 ),
        .Q(\icmp_ln2432_reg_1185_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln24_reg_1259[0]_i_1 
       (.I0(icmp_ln24_fu_970_p2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln24_reg_1259),
        .O(\icmp_ln24_reg_1259[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \icmp_ln24_reg_1259[0]_i_2 
       (.I0(in_d_reg_1248[2]),
        .I1(in_d_reg_1248[1]),
        .I2(in_d_reg_1248[0]),
        .I3(in_d_reg_1248[4]),
        .I4(in_d_reg_1248[3]),
        .O(icmp_ln24_fu_970_p2));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/icmp_ln24_reg_1259_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_521/icmp_ln24_reg_1259_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln24_reg_1259_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(icmp_ln24_reg_1259),
        .Q(\icmp_ln24_reg_1259_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  FDRE \icmp_ln24_reg_1259_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\icmp_ln24_reg_1259_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln24_reg_1259_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_1259_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_reg_1259[0]_i_1_n_5 ),
        .Q(icmp_ln24_reg_1259),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_1248[0]_i_1 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .O(in_d_fu_695_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_1248[1]_i_1 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .I1(\select_ln24_9_reg_1220_reg_n_5_[1] ),
        .O(in_d_fu_695_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_reg_1248[2]_i_1 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[2] ),
        .I1(\select_ln24_9_reg_1220_reg_n_5_[1] ),
        .I2(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .O(in_d_fu_695_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \in_d_reg_1248[3]_i_1 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[3] ),
        .I1(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .I2(\select_ln24_9_reg_1220_reg_n_5_[1] ),
        .I3(\select_ln24_9_reg_1220_reg_n_5_[2] ),
        .O(in_d_fu_695_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \in_d_reg_1248[4]_i_1 
       (.I0(\select_ln24_9_reg_1220_reg_n_5_[4] ),
        .I1(\select_ln24_9_reg_1220_reg_n_5_[2] ),
        .I2(\select_ln24_9_reg_1220_reg_n_5_[1] ),
        .I3(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .I4(\select_ln24_9_reg_1220_reg_n_5_[3] ),
        .O(in_d_fu_695_p2[4]));
  FDRE \in_d_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[0]),
        .Q(in_d_reg_1248[0]),
        .R(1'b0));
  FDRE \in_d_reg_1248_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[1]),
        .Q(in_d_reg_1248[1]),
        .R(1'b0));
  FDRE \in_d_reg_1248_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[2]),
        .Q(in_d_reg_1248[2]),
        .R(1'b0));
  FDRE \in_d_reg_1248_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[3]),
        .Q(in_d_reg_1248[3]),
        .R(1'b0));
  FDRE \in_d_reg_1248_reg[4] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[4]),
        .Q(in_d_reg_1248[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \indvar_flatten20_reg_404[11]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten20_reg_404));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten20_reg_404[11]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten20_reg_4040));
  FDRE \indvar_flatten20_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[0]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[10]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[10] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[11]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[11] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[1]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[2]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[3]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[4]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[4] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[5]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[5] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[6]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[7]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[8]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[8] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_reg_1168[9]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[9] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_428[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_428[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_428[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_428[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_428[4]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_428[5]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_428[6]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_428[7]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\select_ln21_reg_1215_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_428[8]),
        .R(indvar_flatten20_reg_404));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_1_reg_1293_reg
       (.A({grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_1_reg_1293_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_q0[15],input_r_q0[15],input_r_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_1_reg_1293_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_1_reg_1293_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_1_reg_1293_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_load_reg_12780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mul_ln29_1_reg_1293_reg_0),
        .CEB2(input_load_reg_12780),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_1_reg_12930),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_1_reg_1293_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_1_reg_1293_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_1_reg_1293_reg_P_UNCONNECTED[47:32],mul_ln29_1_reg_1293_reg_n_79,mul_ln29_1_reg_1293_reg_n_80,mul_ln29_1_reg_1293_reg_n_81,mul_ln29_1_reg_1293_reg_n_82,mul_ln29_1_reg_1293_reg_n_83,mul_ln29_1_reg_1293_reg_n_84,mul_ln29_1_reg_1293_reg_n_85,a,mul_ln29_1_reg_1293_reg_n_97,mul_ln29_1_reg_1293_reg_n_98,mul_ln29_1_reg_1293_reg_n_99,mul_ln29_1_reg_1293_reg_n_100,mul_ln29_1_reg_1293_reg_n_101,mul_ln29_1_reg_1293_reg_n_102,mul_ln29_1_reg_1293_reg_n_103,mul_ln29_1_reg_1293_reg_n_104,mul_ln29_1_reg_1293_reg_n_105,mul_ln29_1_reg_1293_reg_n_106,mul_ln29_1_reg_1293_reg_n_107,mul_ln29_1_reg_1293_reg_n_108,mul_ln29_1_reg_1293_reg_n_109,mul_ln29_1_reg_1293_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_1_reg_1293_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_1_reg_1293_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_1_reg_1293_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_1_reg_1293_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln29_1_reg_1293_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(icmp_ln20_reg_1135_pp0_iter3_reg),
        .O(input_load_reg_12780));
  bd_0_hls_inst_0_network_add_23s_23ns_23_2_1 network_add_23s_23ns_23_2_1_U68
       (.D({s,sum_s1}),
        .P({mul_ln29_1_reg_1293_reg_n_81,mul_ln29_1_reg_1293_reg_n_82,mul_ln29_1_reg_1293_reg_n_83,mul_ln29_1_reg_1293_reg_n_84,mul_ln29_1_reg_1293_reg_n_85,a}),
        .Q({p_0_in,\select_ln24_reg_1288_reg_n_5_[10] ,\select_ln24_reg_1288_reg_n_5_[9] ,\select_ln24_reg_1288_reg_n_5_[8] ,\select_ln24_reg_1288_reg_n_5_[7] ,\select_ln24_reg_1288_reg_n_5_[6] ,\select_ln24_reg_1288_reg_n_5_[5] ,\select_ln24_reg_1288_reg_n_5_[4] ,\select_ln24_reg_1288_reg_n_5_[3] ,\select_ln24_reg_1288_reg_n_5_[2] ,\select_ln24_reg_1288_reg_n_5_[1] ,\select_ln24_reg_1288_reg_n_5_[0] }),
        .ap_clk(ap_clk));
  bd_0_hls_inst_0_network_mux_1287_16_7_1 network_mux_1287_16_7_1_U67
       (.A({grp_fu_709_p130[15],grp_fu_709_p130[13:0]}),
        .Q(add_ln29_4_reg_1243),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sel3_reg_r_0(sel3_reg_r),
        .sel4_reg_r_0(sel4_reg_r),
        .sel5_reg_r_0(sel5_reg_r));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_381[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_ap_start_reg),
        .I2(ap_CS_fsm_state22),
        .O(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[0]),
        .Q(\out_d_0_reg_381_reg_n_5_[0] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[1]),
        .Q(\out_d_0_reg_381_reg_n_5_[1] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[2]),
        .Q(\out_d_0_reg_381_reg_n_5_[2] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[3]),
        .Q(\out_d_0_reg_381_reg_n_5_[3] ),
        .R(out_d_0_reg_381));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1097[0]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_484_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1097[1]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[1] ),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_484_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_1097[2]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[2] ),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .I2(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_484_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_1097[3]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[3] ),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[1] ),
        .I3(\out_d_0_reg_381_reg_n_5_[2] ),
        .O(out_d_fu_484_p2[3]));
  FDRE \out_d_reg_1097_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[0]),
        .Q(out_d_reg_1097[0]),
        .R(1'b0));
  FDRE \out_d_reg_1097_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[1]),
        .Q(out_d_reg_1097[1]),
        .R(1'b0));
  FDRE \out_d_reg_1097_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[2]),
        .Q(out_d_reg_1097[2]),
        .R(1'b0));
  FDRE \out_d_reg_1097_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[3]),
        .Q(out_d_reg_1097[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln20_reg_1190[0]),
        .Q(out_h_0_reg_416[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln20_reg_1190[1]),
        .Q(out_h_0_reg_416[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln20_reg_1190[2]),
        .Q(out_h_0_reg_416[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln20_reg_1190[3]),
        .Q(out_h_0_reg_416[3]),
        .R(indvar_flatten20_reg_404));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \out_h_reg_1139[0]_i_1 
       (.I0(select_ln20_reg_1190[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_h_0_reg_416[0]),
        .O(\out_h_reg_1139[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFAFBB445050BB44)) 
    \out_h_reg_1139[2]_i_1 
       (.I0(\sub_ln29_reg_1129[7]_i_2_n_5 ),
        .I1(select_ln20_reg_1190[0]),
        .I2(out_h_0_reg_416[0]),
        .I3(select_ln20_reg_1190[2]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(out_h_0_reg_416[2]),
        .O(\out_h_reg_1139[2]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_1139[3]_i_1 
       (.I0(\out_h_reg_1139[3]_i_3_n_5 ),
        .O(add_ln21_reg_11580));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \out_h_reg_1139[3]_i_2 
       (.I0(\out_h_reg_1139[3]_i_4_n_5 ),
        .I1(out_h_0_reg_416[2]),
        .I2(select_ln20_reg_1190[2]),
        .I3(select_ln20_reg_1190[3]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(out_h_0_reg_416[3]),
        .O(out_h_fu_545_p2));
  LUT6 #(
    .INIT(64'hF4040404FFFFFFFF)) 
    \out_h_reg_1139[3]_i_3 
       (.I0(\icmp_ln20_reg_1135[0]_i_2_n_5 ),
        .I1(\icmp_ln20_reg_1135[0]_i_3_n_5 ),
        .I2(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I3(\icmp_ln20_reg_1135[0]_i_5_n_5 ),
        .I4(\icmp_ln20_reg_1135[0]_i_6_n_5 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\out_h_reg_1139[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h5F335FFF)) 
    \out_h_reg_1139[3]_i_4 
       (.I0(out_h_0_reg_416[0]),
        .I1(select_ln20_reg_1190[0]),
        .I2(out_h_0_reg_416[1]),
        .I3(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I4(select_ln20_reg_1190[1]),
        .O(\out_h_reg_1139[3]_i_4_n_5 ));
  FDRE \out_h_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(\out_h_reg_1139[0]_i_1_n_5 ),
        .Q(zext_ln29_fu_592_p1[4]),
        .R(1'b0));
  FDRE \out_h_reg_1139_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(sub_ln29_fu_533_p2[2]),
        .Q(zext_ln29_fu_592_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_1139_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(\out_h_reg_1139[2]_i_1_n_5 ),
        .Q(zext_ln29_fu_592_p1[6]),
        .R(1'b0));
  FDRE \out_h_reg_1139_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(out_h_fu_545_p2),
        .Q(zext_ln29_fu_592_p1[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \out_w_0_reg_439[3]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(in_d_0_reg_460));
  LUT3 #(
    .INIT(8'h08)) 
    \out_w_0_reg_439[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .O(in_d_0_reg_4600));
  FDRE \out_w_0_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_10_reg_1227[0]),
        .Q(out_w_0_reg_439[0]),
        .R(in_d_0_reg_460));
  FDRE \out_w_0_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_10_reg_1227[1]),
        .Q(out_w_0_reg_439[1]),
        .R(in_d_0_reg_460));
  FDRE \out_w_0_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_10_reg_1227[2]),
        .Q(out_w_0_reg_439[2]),
        .R(in_d_0_reg_460));
  FDRE \out_w_0_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_10_reg_1227[3]),
        .Q(out_w_0_reg_439[3]),
        .R(in_d_0_reg_460));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1209[0]_i_1 
       (.I0(\select_ln29_reg_1173_reg_n_5_[0] ),
        .O(out_w_fu_640_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1209[1]_i_1 
       (.I0(\select_ln29_reg_1173_reg_n_5_[0] ),
        .I1(\select_ln29_reg_1173_reg_n_5_[1] ),
        .O(out_w_fu_640_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_1209[2]_i_1 
       (.I0(\select_ln29_reg_1173_reg_n_5_[2] ),
        .I1(\select_ln29_reg_1173_reg_n_5_[1] ),
        .I2(\select_ln29_reg_1173_reg_n_5_[0] ),
        .O(out_w_fu_640_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_1209[3]_i_1 
       (.I0(\select_ln29_reg_1173_reg_n_5_[3] ),
        .I1(\select_ln29_reg_1173_reg_n_5_[0] ),
        .I2(\select_ln29_reg_1173_reg_n_5_[1] ),
        .I3(\select_ln29_reg_1173_reg_n_5_[2] ),
        .O(out_w_fu_640_p2[3]));
  FDRE \out_w_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[0]),
        .Q(out_w_reg_1209[0]),
        .R(1'b0));
  FDRE \out_w_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[1]),
        .Q(out_w_reg_1209[1]),
        .R(1'b0));
  FDRE \out_w_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[2]),
        .Q(out_w_reg_1209[2]),
        .R(1'b0));
  FDRE \out_w_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[3]),
        .Q(out_w_reg_1209[3]),
        .R(1'b0));
  FDRE \phi_mul_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[10]),
        .Q(phi_mul_reg_392[10]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[2]),
        .Q(phi_mul_reg_392[2]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[3]),
        .Q(phi_mul_reg_392[3]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[4]),
        .Q(phi_mul_reg_392[4]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[5]),
        .Q(phi_mul_reg_392[5]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[6]),
        .Q(phi_mul_reg_392[6]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[7]),
        .Q(phi_mul_reg_392[7]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[8]),
        .Q(phi_mul_reg_392[8]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[9]),
        .Q(phi_mul_reg_392[9]),
        .R(out_d_0_reg_381));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_120
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[1]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[1]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[1]),
        .O(ram_reg_0_i_120_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_123
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[0]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[0]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[0]),
        .O(ram_reg_0_i_123_n_5));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_reg_0_i_230
       (.I0(Q[2]),
        .I1(icmp_ln24_reg_1259_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_235
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter5_reg_n_5),
        .O(grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_0_i_31
       (.I0(ram_reg_0_i_120_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_0_i_32
       (.I0(ram_reg_0_i_123_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_0_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[0]),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'h0000000088888880)) 
    ram_reg_0_i_99__0
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1_i_3__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_1),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1_i_5__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_1_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[2]),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_1_i_3__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[3]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[3]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[3]),
        .O(ram_reg_1_i_3__0_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_1_i_5__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[2]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[2]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[2]),
        .O(ram_reg_1_i_5__0_n_5));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2_i_4__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2_i_6__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_2_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[4]),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_2_i_4__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[5]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[5]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[5]),
        .O(ram_reg_2_i_4__0_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_2_i_6__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[4]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[4]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[4]),
        .O(ram_reg_2_i_6__0_n_5));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_3_i_1
       (.I0(ram_reg_3_i_3__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_3),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_3_i_2
       (.I0(ram_reg_3_i_5__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_3_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[6]),
        .O(d0[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_3_i_3__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[7]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[7]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[7]),
        .O(ram_reg_3_i_3__0_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_3_i_5__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[6]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[6]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[6]),
        .O(ram_reg_3_i_5__0_n_5));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_4_i_1
       (.I0(ram_reg_4_i_3__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_4),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[9]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_4_i_2
       (.I0(ram_reg_4_i_5__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_4_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[8]),
        .O(d0[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_4_i_3__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[9]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[9]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[9]),
        .O(ram_reg_4_i_3__0_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_4_i_5__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[8]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[8]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[8]),
        .O(ram_reg_4_i_5__0_n_5));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_5_i_1
       (.I0(ram_reg_5_i_4__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_5),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[11]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_5_i_2
       (.I0(ram_reg_5_i_6__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_5_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[10]),
        .O(d0[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_5_i_4__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[11]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[11]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[11]),
        .O(ram_reg_5_i_4__0_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_5_i_6__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[10]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[10]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[10]),
        .O(ram_reg_5_i_6__0_n_5));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_6_i_1
       (.I0(ram_reg_6_i_3__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_6),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[13]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_6_i_2
       (.I0(ram_reg_6_i_5__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_6_0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[12]),
        .O(d0[12]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_6_i_3__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[13]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[13]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[13]),
        .O(ram_reg_6_i_3__0_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_6_i_5__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[12]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[12]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[12]),
        .O(ram_reg_6_i_5__0_n_5));
  LUT6 #(
    .INIT(64'hFFFEFF02FFFE0002)) 
    ram_reg_7_i_2
       (.I0(ram_reg_7_i_4__0_n_5),
        .I1(MemBank_B_address014_out),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_7),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_d0[14]),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_7_i_4__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_521_output_r_d0[14]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[14]),
        .I3(Q[4]),
        .I4(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[14]),
        .O(ram_reg_7_i_4__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[0]_i_1 
       (.I0(zext_ln29_fu_592_p1[4]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[0]),
        .O(select_ln20_fu_619_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[1]_i_1 
       (.I0(zext_ln29_fu_592_p1[5]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[1]),
        .O(select_ln20_fu_619_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[2]_i_1 
       (.I0(zext_ln29_fu_592_p1[6]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[2]),
        .O(select_ln20_fu_619_p3[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln20_reg_1190[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(select_ln20_reg_11900));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[3]_i_2 
       (.I0(zext_ln29_fu_592_p1[7]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[3]),
        .O(select_ln20_fu_619_p3[3]));
  FDRE \select_ln20_reg_1190_reg[0] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[0]),
        .Q(select_ln20_reg_1190[0]),
        .R(1'b0));
  FDRE \select_ln20_reg_1190_reg[1] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[1]),
        .Q(select_ln20_reg_1190[1]),
        .R(1'b0));
  FDRE \select_ln20_reg_1190_reg[2] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[2]),
        .Q(select_ln20_reg_1190[2]),
        .R(1'b0));
  FDRE \select_ln20_reg_1190_reg[3] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[3]),
        .Q(select_ln20_reg_1190[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln21_reg_1215[8]_i_1 
       (.I0(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(select_ln21_reg_1215));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln21_reg_1215[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(select_ln21_reg_12150));
  FDSE \select_ln21_reg_1215_reg[0] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[0]),
        .Q(\select_ln21_reg_1215_reg_n_5_[0] ),
        .S(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[1] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[1]),
        .Q(\select_ln21_reg_1215_reg_n_5_[1] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[2] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[2]),
        .Q(\select_ln21_reg_1215_reg_n_5_[2] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[3] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[3]),
        .Q(\select_ln21_reg_1215_reg_n_5_[3] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[4] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[4]),
        .Q(\select_ln21_reg_1215_reg_n_5_[4] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[5] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[5]),
        .Q(\select_ln21_reg_1215_reg_n_5_[5] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[6] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[6]),
        .Q(\select_ln21_reg_1215_reg_n_5_[6] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[7] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[7]),
        .Q(\select_ln21_reg_1215_reg_n_5_[7] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[8] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[8]),
        .Q(\select_ln21_reg_1215_reg_n_5_[8] ),
        .R(select_ln21_reg_1215));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_10_reg_1227[0]_i_1 
       (.I0(out_w_reg_1209[0]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[0] ),
        .O(select_ln24_10_fu_663_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_10_reg_1227[1]_i_1 
       (.I0(out_w_reg_1209[1]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[1] ),
        .O(select_ln24_10_fu_663_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_10_reg_1227[2]_i_1 
       (.I0(out_w_reg_1209[2]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[2] ),
        .O(select_ln24_10_fu_663_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_10_reg_1227[3]_i_1 
       (.I0(out_w_reg_1209[3]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[3] ),
        .O(select_ln24_10_fu_663_p3[3]));
  FDRE \select_ln24_10_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_663_p3[0]),
        .Q(select_ln24_10_reg_1227[0]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_663_p3[1]),
        .Q(select_ln24_10_reg_1227[1]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_663_p3[2]),
        .Q(select_ln24_10_reg_1227[2]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_663_p3[3]),
        .Q(select_ln24_10_reg_1227[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \select_ln24_9_reg_1220[4]_i_1 
       (.I0(and_ln29_reg_1201),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(select_ln24_9_reg_1220));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_9_reg_1220[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(p_7_in));
  FDRE \select_ln24_9_reg_1220_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__4_n_5),
        .Q(\select_ln24_9_reg_1220_reg_n_5_[0] ),
        .R(select_ln24_9_reg_1220));
  FDRE \select_ln24_9_reg_1220_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__3_n_5),
        .Q(\select_ln24_9_reg_1220_reg_n_5_[1] ),
        .R(select_ln24_9_reg_1220));
  FDRE \select_ln24_9_reg_1220_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__2_n_5),
        .Q(\select_ln24_9_reg_1220_reg_n_5_[2] ),
        .R(select_ln24_9_reg_1220));
  FDRE \select_ln24_9_reg_1220_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__1_n_5),
        .Q(\select_ln24_9_reg_1220_reg_n_5_[3] ),
        .R(select_ln24_9_reg_1220));
  FDRE \select_ln24_9_reg_1220_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__0_n_5),
        .Q(\select_ln24_9_reg_1220_reg_n_5_[4] ),
        .R(select_ln24_9_reg_1220));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[0]_i_1 
       (.I0(sext_ln29_5_reg_1117[0]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[0]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[0]),
        .O(select_ln24_fu_1007_p3[0]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[10]_i_1 
       (.I0(sext_ln29_5_reg_1117[10]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[10]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[10]),
        .O(select_ln24_fu_1007_p3[10]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[11]_i_1 
       (.I0(sext_ln29_5_reg_1117[11]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[11]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[11]),
        .O(select_ln24_fu_1007_p3[11]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[12]_i_1 
       (.I0(sext_ln29_5_reg_1117[12]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[12]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[12]),
        .O(select_ln24_fu_1007_p3[12]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[13]_i_1 
       (.I0(sext_ln29_5_reg_1117[12]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[13]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[13]),
        .O(select_ln24_fu_1007_p3[13]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[14]_i_1 
       (.I0(sext_ln29_5_reg_1117[12]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[14]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[14]),
        .O(select_ln24_fu_1007_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1288[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_reg_1135_pp0_iter3_reg),
        .O(mul_ln29_1_reg_12930));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[15]_i_2 
       (.I0(sext_ln29_5_reg_1117[12]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[15]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[15]),
        .O(select_ln24_fu_1007_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln24_reg_1288[15]_i_3 
       (.I0(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\select_ln24_reg_1288[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[1]_i_1 
       (.I0(sext_ln29_5_reg_1117[1]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[1]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[1]),
        .O(select_ln24_fu_1007_p3[1]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[2]_i_1 
       (.I0(sext_ln29_5_reg_1117[2]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[2]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[2]),
        .O(select_ln24_fu_1007_p3[2]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[3]_i_1 
       (.I0(sext_ln29_5_reg_1117[3]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[3]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[3]),
        .O(select_ln24_fu_1007_p3[3]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[4]_i_1 
       (.I0(sext_ln29_5_reg_1117[4]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[4]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[4]),
        .O(select_ln24_fu_1007_p3[4]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[5]_i_1 
       (.I0(sext_ln29_5_reg_1117[5]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[5]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[5]),
        .O(select_ln24_fu_1007_p3[5]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[6]_i_1 
       (.I0(sext_ln29_5_reg_1117[6]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[6]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[6]),
        .O(select_ln24_fu_1007_p3[6]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[7]_i_1 
       (.I0(sext_ln29_5_reg_1117[7]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[7]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[7]),
        .O(select_ln24_fu_1007_p3[7]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[8]_i_1 
       (.I0(sext_ln29_5_reg_1117[8]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[8]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[8]),
        .O(select_ln24_fu_1007_p3[8]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[9]_i_1 
       (.I0(sext_ln29_5_reg_1117[9]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[9]),
        .I4(\select_ln24_reg_1288[15]_i_3_n_5 ),
        .I5(buffer_0_reg_450[9]),
        .O(select_ln24_fu_1007_p3[9]));
  FDRE \select_ln24_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[0]),
        .Q(\select_ln24_reg_1288_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[10]),
        .Q(\select_ln24_reg_1288_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[11]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[12]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[13]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[14]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[15]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[1]),
        .Q(\select_ln24_reg_1288_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[2]),
        .Q(\select_ln24_reg_1288_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[3]),
        .Q(\select_ln24_reg_1288_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[4]),
        .Q(\select_ln24_reg_1288_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[5]),
        .Q(\select_ln24_reg_1288_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[6]),
        .Q(\select_ln24_reg_1288_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[7]),
        .Q(\select_ln24_reg_1288_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[8]),
        .Q(\select_ln24_reg_1288_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln29_1_reg_12930),
        .D(select_ln24_fu_1007_p3[9]),
        .Q(\select_ln24_reg_1288_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_10_reg_1195[1]_i_1 
       (.I0(sub_ln29_4_reg_1179_reg[0]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[1]),
        .O(select_ln29_10_fu_625_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_10_reg_1195[2]_i_1 
       (.I0(sub_ln29_4_reg_1179_reg[1]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[2]),
        .O(select_ln29_10_fu_625_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_10_reg_1195[3]_i_1 
       (.I0(sub_ln29_4_reg_1179_reg[2]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[3]),
        .O(select_ln29_10_fu_625_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_10_reg_1195[4]_i_1 
       (.I0(sub_ln29_4_reg_1179_reg[3]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[4]),
        .O(select_ln29_10_fu_625_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_10_reg_1195[5]_i_1 
       (.I0(sub_ln29_4_reg_1179_reg[4]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[5]),
        .O(select_ln29_10_fu_625_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_10_reg_1195[6]_i_1 
       (.I0(sub_ln29_4_reg_1179_reg[5]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[6]),
        .O(select_ln29_10_fu_625_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_10_reg_1195[7]_i_1 
       (.I0(sub_ln29_4_reg_1179_reg[6]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[7]),
        .O(select_ln29_10_fu_625_p3[7]));
  FDRE \select_ln29_10_reg_1195_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_10_reg_1195_reg[0]),
        .Q(select_ln29_10_reg_1195_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_10_reg_1195_reg[1]),
        .Q(select_ln29_10_reg_1195_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_10_reg_1195_reg[2]),
        .Q(select_ln29_10_reg_1195_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_10_reg_1195_reg[3]),
        .Q(select_ln29_10_reg_1195_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_10_reg_1195_reg[4]),
        .Q(select_ln29_10_reg_1195_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_10_reg_1195_reg[5]),
        .Q(select_ln29_10_reg_1195_pp0_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_10_reg_1195_reg[6]),
        .Q(select_ln29_10_reg_1195_pp0_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_reg[1] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_10_fu_625_p3[1]),
        .Q(select_ln29_10_reg_1195_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_reg[2] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_10_fu_625_p3[2]),
        .Q(select_ln29_10_reg_1195_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_reg[3] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_10_fu_625_p3[3]),
        .Q(select_ln29_10_reg_1195_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_reg[4] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_10_fu_625_p3[4]),
        .Q(select_ln29_10_reg_1195_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_reg[5] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_10_fu_625_p3[5]),
        .Q(select_ln29_10_reg_1195_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_reg[6] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_10_fu_625_p3[6]),
        .Q(select_ln29_10_reg_1195_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1195_reg[7] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_10_fu_625_p3[7]),
        .Q(select_ln29_10_reg_1195_reg[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \select_ln29_reg_1173[0]_i_1 
       (.I0(select_ln24_10_reg_1227[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(out_w_0_reg_439[0]),
        .O(zext_ln24_2_fu_563_p1[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln29_reg_1173[1]_i_1 
       (.I0(select_ln24_10_reg_1227[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(out_w_0_reg_439[1]),
        .O(zext_ln24_2_fu_563_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln29_reg_1173[2]_i_1 
       (.I0(select_ln24_10_reg_1227[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(out_w_0_reg_439[2]),
        .O(zext_ln24_2_fu_563_p1[2]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln29_reg_1173[3]_i_1 
       (.I0(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(select_ln29_reg_1173));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_reg_1173[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(icmp_ln2432_reg_11850));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln29_reg_1173[3]_i_3 
       (.I0(select_ln24_10_reg_1227[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(out_w_0_reg_439[3]),
        .O(zext_ln24_2_fu_563_p1[3]));
  FDRE \select_ln29_reg_1173_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(zext_ln24_2_fu_563_p1[0]),
        .Q(\select_ln29_reg_1173_reg_n_5_[0] ),
        .R(select_ln29_reg_1173));
  FDRE \select_ln29_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(zext_ln24_2_fu_563_p1[1]),
        .Q(\select_ln29_reg_1173_reg_n_5_[1] ),
        .R(select_ln29_reg_1173));
  FDRE \select_ln29_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(zext_ln24_2_fu_563_p1[2]),
        .Q(\select_ln29_reg_1173_reg_n_5_[2] ),
        .R(select_ln29_reg_1173));
  FDRE \select_ln29_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(zext_ln24_2_fu_563_p1[3]),
        .Q(\select_ln29_reg_1173_reg_n_5_[3] ),
        .R(select_ln29_reg_1173));
  FDRE \sext_ln29_5_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[0]),
        .Q(sext_ln29_5_reg_1117[0]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[10]),
        .Q(sext_ln29_5_reg_1117[10]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[11]),
        .Q(sext_ln29_5_reg_1117[11]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[12]),
        .Q(sext_ln29_5_reg_1117[12]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[1]),
        .Q(sext_ln29_5_reg_1117[1]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[2]),
        .Q(sext_ln29_5_reg_1117[2]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[3]),
        .Q(sext_ln29_5_reg_1117[3]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[4]),
        .Q(sext_ln29_5_reg_1117[4]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[5]),
        .Q(sext_ln29_5_reg_1117[5]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[6]),
        .Q(sext_ln29_5_reg_1117[6]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[7]),
        .Q(sext_ln29_5_reg_1117[7]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[8]),
        .Q(sext_ln29_5_reg_1117[8]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1117_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_1_b_3_reg_1112[9]),
        .Q(sext_ln29_5_reg_1117[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_1107[0]),
        .Q(shl_ln_reg_1124[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_1107[1]),
        .Q(shl_ln_reg_1124[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_1107[2]),
        .Q(shl_ln_reg_1124[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln29_4_reg_1179[2]_i_1 
       (.I0(zext_ln29_fu_592_p1[4]),
        .I1(zext_ln29_fu_592_p1[5]),
        .O(sub_ln29_4_fu_607_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln29_4_reg_1179[3]_i_1 
       (.I0(zext_ln29_fu_592_p1[6]),
        .I1(zext_ln29_fu_592_p1[5]),
        .I2(zext_ln29_fu_592_p1[4]),
        .O(sub_ln29_4_fu_607_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \sub_ln29_4_reg_1179[4]_i_1 
       (.I0(zext_ln29_fu_592_p1[7]),
        .I1(zext_ln29_fu_592_p1[5]),
        .I2(zext_ln29_fu_592_p1[6]),
        .I3(zext_ln29_fu_592_p1[4]),
        .O(sub_ln29_4_fu_607_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h0FA4)) 
    \sub_ln29_4_reg_1179[5]_i_1 
       (.I0(zext_ln29_fu_592_p1[4]),
        .I1(zext_ln29_fu_592_p1[6]),
        .I2(zext_ln29_fu_592_p1[5]),
        .I3(zext_ln29_fu_592_p1[7]),
        .O(sub_ln29_4_fu_607_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hB4A4)) 
    \sub_ln29_4_reg_1179[6]_i_1 
       (.I0(zext_ln29_fu_592_p1[5]),
        .I1(zext_ln29_fu_592_p1[7]),
        .I2(zext_ln29_fu_592_p1[6]),
        .I3(zext_ln29_fu_592_p1[4]),
        .O(sub_ln29_4_fu_607_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sub_ln29_4_reg_1179[7]_i_1 
       (.I0(zext_ln29_fu_592_p1[7]),
        .I1(zext_ln29_fu_592_p1[6]),
        .I2(zext_ln29_fu_592_p1[5]),
        .O(sub_ln29_4_fu_607_p2[7]));
  FDRE \sub_ln29_4_reg_1179_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(zext_ln29_fu_592_p1[4]),
        .Q(sub_ln29_4_reg_1179_reg[0]),
        .R(1'b0));
  FDRE \sub_ln29_4_reg_1179_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(sub_ln29_4_fu_607_p2[2]),
        .Q(sub_ln29_4_reg_1179_reg[1]),
        .R(1'b0));
  FDRE \sub_ln29_4_reg_1179_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(sub_ln29_4_fu_607_p2[3]),
        .Q(sub_ln29_4_reg_1179_reg[2]),
        .R(1'b0));
  FDRE \sub_ln29_4_reg_1179_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(sub_ln29_4_fu_607_p2[4]),
        .Q(sub_ln29_4_reg_1179_reg[3]),
        .R(1'b0));
  FDRE \sub_ln29_4_reg_1179_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(sub_ln29_4_fu_607_p2[5]),
        .Q(sub_ln29_4_reg_1179_reg[4]),
        .R(1'b0));
  FDRE \sub_ln29_4_reg_1179_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(sub_ln29_4_fu_607_p2[6]),
        .Q(sub_ln29_4_reg_1179_reg[5]),
        .R(1'b0));
  FDRE \sub_ln29_4_reg_1179_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln2432_reg_11850),
        .D(sub_ln29_4_fu_607_p2[7]),
        .Q(sub_ln29_4_reg_1179_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \sub_ln29_reg_1129[1]_i_1 
       (.I0(out_h_0_reg_416[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(select_ln20_reg_1190[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_420_p4));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h5A335ACC)) 
    \sub_ln29_reg_1129[2]_i_1 
       (.I0(out_h_0_reg_416[0]),
        .I1(select_ln20_reg_1190[0]),
        .I2(out_h_0_reg_416[1]),
        .I3(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I4(select_ln20_reg_1190[1]),
        .O(sub_ln29_fu_533_p2[2]));
  LUT6 #(
    .INIT(64'h333355A5C3C355A5)) 
    \sub_ln29_reg_1129[3]_i_1 
       (.I0(select_ln20_reg_1190[2]),
        .I1(out_h_0_reg_416[2]),
        .I2(\sub_ln29_reg_1129[7]_i_2_n_5 ),
        .I3(select_ln20_reg_1190[0]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(out_h_0_reg_416[0]),
        .O(\sub_ln29_reg_1129[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCAAA5C3C3AAA5)) 
    \sub_ln29_reg_1129[4]_i_1 
       (.I0(select_ln20_reg_1190[3]),
        .I1(out_h_0_reg_416[3]),
        .I2(\sub_ln29_reg_1129[4]_i_2_n_5 ),
        .I3(select_ln20_reg_1190[0]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(out_h_0_reg_416[0]),
        .O(sub_ln29_fu_533_p2[4]));
  LUT5 #(
    .INIT(32'h00035503)) 
    \sub_ln29_reg_1129[4]_i_2 
       (.I0(out_h_0_reg_416[1]),
        .I1(select_ln20_reg_1190[1]),
        .I2(select_ln20_reg_1190[2]),
        .I3(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I4(out_h_0_reg_416[2]),
        .O(\sub_ln29_reg_1129[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF085F0F0F0858585)) 
    \sub_ln29_reg_1129[5]_i_1__0 
       (.I0(\out_h_reg_1139[0]_i_1_n_5 ),
        .I1(\sub_ln29_reg_1129[6]_i_2_n_5 ),
        .I2(\sub_ln29_reg_1129[7]_i_2_n_5 ),
        .I3(out_h_0_reg_416[3]),
        .I4(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I5(select_ln20_reg_1190[3]),
        .O(\sub_ln29_reg_1129[5]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h5555A80857F7A808)) 
    \sub_ln29_reg_1129[6]_i_1 
       (.I0(\sub_ln29_reg_1129[7]_i_2_n_5 ),
        .I1(select_ln20_reg_1190[3]),
        .I2(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I3(out_h_0_reg_416[3]),
        .I4(\sub_ln29_reg_1129[6]_i_2_n_5 ),
        .I5(\out_h_reg_1139[0]_i_1_n_5 ),
        .O(sub_ln29_fu_533_p2[6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sub_ln29_reg_1129[6]_i_2 
       (.I0(out_h_0_reg_416[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln20_reg_1190[2]),
        .O(\sub_ln29_reg_1129[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC0AAC000CCAACCAA)) 
    \sub_ln29_reg_1129[7]_i_1 
       (.I0(select_ln20_reg_1190[3]),
        .I1(out_h_0_reg_416[3]),
        .I2(out_h_0_reg_416[2]),
        .I3(\icmp_ln20_reg_1135[0]_i_4__0_n_5 ),
        .I4(select_ln20_reg_1190[2]),
        .I5(\sub_ln29_reg_1129[7]_i_2_n_5 ),
        .O(sub_ln29_fu_533_p2[7]));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \sub_ln29_reg_1129[7]_i_2 
       (.I0(select_ln20_reg_1190[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_h_0_reg_416[1]),
        .O(\sub_ln29_reg_1129[7]_i_2_n_5 ));
  FDRE \sub_ln29_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_420_p4),
        .Q(sub_ln29_reg_1129[1]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[2]),
        .Q(sub_ln29_reg_1129[2]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sub_ln29_reg_1129[3]_i_1_n_5 ),
        .Q(sub_ln29_reg_1129[3]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[4]),
        .Q(sub_ln29_reg_1129[4]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sub_ln29_reg_1129[5]_i_1__0_n_5 ),
        .Q(sub_ln29_reg_1129[5]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[6]),
        .Q(sub_ln29_reg_1129[6]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[7]),
        .Q(sub_ln29_reg_1129[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FF75AA00AA00)) 
    \trunc_ln29_reg_1107[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[2] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[0] ),
        .I4(\out_d_0_reg_381_reg_n_5_[1] ),
        .I5(trunc_ln29_reg_1107[0]),
        .O(\trunc_ln29_reg_1107[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF5575AAAA0000)) 
    \trunc_ln29_reg_1107[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[2] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[0] ),
        .I4(\out_d_0_reg_381_reg_n_5_[1] ),
        .I5(trunc_ln29_reg_1107[1]),
        .O(\trunc_ln29_reg_1107[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hDDDDDDFD88888888)) 
    \trunc_ln29_reg_1107[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[2] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[0] ),
        .I4(\out_d_0_reg_381_reg_n_5_[1] ),
        .I5(trunc_ln29_reg_1107[2]),
        .O(\trunc_ln29_reg_1107[2]_i_1_n_5 ));
  FDRE \trunc_ln29_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_1107[0]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1107[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_1107[1]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1107[1]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_1107[2]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1107[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
   (\q0_reg[12] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [12:0]\q0_reg[12] ;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [12:0]\q0_reg[12] ;

  bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
   (\q0_reg[12]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [12:0]\q0_reg[12]_0 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire \q0[0]_i_1_n_5 ;
  wire \q0[10]_i_1_n_5 ;
  wire \q0[11]_i_1_n_5 ;
  wire \q0[12]_i_1_n_5 ;
  wire \q0[1]_i_1__2_n_5 ;
  wire \q0[2]_i_1_n_5 ;
  wire \q0[3]_i_1_n_5 ;
  wire \q0[4]_i_1__2_n_5 ;
  wire \q0[5]_i_1_n_5 ;
  wire \q0[6]_i_1__1_n_5 ;
  wire \q0[7]_i_1_n_5 ;
  wire \q0[8]_i_1_n_5 ;
  wire \q0[9]_i_1_n_5 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [12:0]\q0_reg[12]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q0[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[10]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \q0[11]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \q0[12]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \q0[1]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h7D)) 
    \q0[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB5)) 
    \q0[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[3]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \q0[4]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\q0[4]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \q0[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \q0[6]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[6]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \q0[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \q0[8]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \q0[9]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[9]_i_1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[10]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[11]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[12]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[1]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[2]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[3]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[5]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1__1_n_5 ),
        .Q(\q0_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[7]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[9]_i_1_n_5 ),
        .Q(\q0_reg[12]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_2
   (D,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[6]_0 ,
    \out_d_0_reg_243_reg[0]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \add_ln34_1_reg_986_pp0_iter3_reg_reg[9]_0 ,
    output_r_address0,
    input_r_address0,
    grp_pointwise_conv2d_fix_2_fu_537_output_r_d0,
    ap_clk,
    \sel4_reg[4] ,
    ap_rst_n_inv,
    \sel5_reg[5] ,
    Q,
    grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg,
    MemBank_B_address015_out,
    grp_padding2d_fix16_fu_545_output_r_ce0,
    MemBank_B_address014_out,
    mul_ln29_2_reg_1011_reg_0,
    input_r_q0,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \out_d_0_reg_243_reg[0]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \add_ln34_1_reg_986_pp0_iter3_reg_reg[9]_0 ;
  output [8:0]output_r_address0;
  output [9:0]input_r_address0;
  output [14:0]grp_pointwise_conv2d_fix_2_fu_537_output_r_d0;
  input ap_clk;
  input \sel4_reg[4] ;
  input ap_rst_n_inv;
  input \sel5_reg[5] ;
  input [4:0]Q;
  input grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg;
  input MemBank_B_address015_out;
  input grp_padding2d_fix16_fu_545_output_r_ce0;
  input MemBank_B_address014_out;
  input mul_ln29_2_reg_1011_reg_0;
  input [15:0]input_r_q0;
  input ap_rst_n;

  wire [1:0]D;
  wire MemBank_B_address014_out;
  wire MemBank_B_address015_out;
  wire [4:0]Q;
  wire [12:0]SeparableConv2D_2_b_3_reg_830;
  wire [10:0]a;
  wire [8:0]add_ln19_fu_334_p2;
  wire [8:0]add_ln19_reg_807;
  wire \add_ln19_reg_807[4]_i_1_n_5 ;
  wire \add_ln19_reg_807[6]_i_1_n_5 ;
  wire \add_ln19_reg_807[8]_i_2_n_5 ;
  wire [8:0]add_ln20_fu_432_p2;
  wire [8:0]add_ln20_reg_891;
  wire add_ln20_reg_8910;
  wire \add_ln20_reg_891[8]_i_3_n_5 ;
  wire [6:0]add_ln21_fu_417_p2;
  wire [6:0]add_ln21_reg_881;
  wire add_ln21_reg_8810;
  wire \add_ln21_reg_881[2]_i_2_n_5 ;
  wire \add_ln21_reg_881[3]_i_2_n_5 ;
  wire \add_ln21_reg_881[4]_i_2_n_5 ;
  wire \add_ln21_reg_881[5]_i_2_n_5 ;
  wire \add_ln21_reg_881[6]_i_3_n_5 ;
  wire add_ln29_1_reg_9810;
  wire add_ln29_1_reg_981_reg__0_n_5;
  wire add_ln29_1_reg_981_reg__1_n_5;
  wire add_ln29_1_reg_981_reg__2_n_5;
  wire add_ln29_1_reg_981_reg__3_n_5;
  wire [5:3]add_ln29_6_fu_525_p2;
  wire \add_ln29_6_reg_956_reg_n_5_[0] ;
  wire [6:0]add_ln29_7_fu_517_p2;
  wire [6:0]add_ln29_7_reg_951;
  wire add_ln29_7_reg_9510;
  wire \add_ln29_7_reg_951[6]_i_3_n_5 ;
  wire [6:1]add_ln29_fu_427_p2;
  wire [6:0]add_ln29_reg_886;
  wire add_ln29_reg_8860;
  wire \add_ln29_reg_886[0]_i_1_n_5 ;
  wire \add_ln29_reg_886[1]_i_2_n_5 ;
  wire \add_ln29_reg_886[3]_i_1_n_5 ;
  wire \add_ln29_reg_886[6]_i_3_n_5 ;
  wire [9:0]add_ln34_1_fu_705_p2;
  wire [9:0]add_ln34_1_reg_986;
  wire add_ln34_1_reg_9860;
  wire \add_ln34_1_reg_986[3]_i_2_n_5 ;
  wire \add_ln34_1_reg_986[3]_i_3_n_5 ;
  wire \add_ln34_1_reg_986[3]_i_4_n_5 ;
  wire \add_ln34_1_reg_986[3]_i_5_n_5 ;
  wire \add_ln34_1_reg_986[7]_i_2_n_5 ;
  wire \add_ln34_1_reg_986[7]_i_3_n_5 ;
  wire \add_ln34_1_reg_986[9]_i_3_n_5 ;
  wire \add_ln34_1_reg_986[9]_i_4_n_5 ;
  wire [9:0]add_ln34_1_reg_986_pp0_iter2_reg;
  wire \add_ln34_1_reg_986_pp0_iter3_reg_reg[9]_0 ;
  wire \add_ln34_1_reg_986_reg[3]_i_1_n_5 ;
  wire \add_ln34_1_reg_986_reg[3]_i_1_n_6 ;
  wire \add_ln34_1_reg_986_reg[3]_i_1_n_7 ;
  wire \add_ln34_1_reg_986_reg[3]_i_1_n_8 ;
  wire \add_ln34_1_reg_986_reg[7]_i_1_n_5 ;
  wire \add_ln34_1_reg_986_reg[7]_i_1_n_6 ;
  wire \add_ln34_1_reg_986_reg[7]_i_1_n_7 ;
  wire \add_ln34_1_reg_986_reg[7]_i_1_n_8 ;
  wire \add_ln34_1_reg_986_reg[9]_i_2_n_8 ;
  wire [8:0]add_ln34_fu_687_p2;
  wire [8:0]add_ln34_reg_976;
  wire \add_ln34_reg_976[3]_i_2_n_5 ;
  wire \add_ln34_reg_976[3]_i_3_n_5 ;
  wire \add_ln34_reg_976[3]_i_4_n_5 ;
  wire \add_ln34_reg_976[8]_i_1_n_5 ;
  wire \add_ln34_reg_976_reg[3]_i_1_n_5 ;
  wire \add_ln34_reg_976_reg[3]_i_1_n_6 ;
  wire \add_ln34_reg_976_reg[3]_i_1_n_7 ;
  wire \add_ln34_reg_976_reg[3]_i_1_n_8 ;
  wire \add_ln34_reg_976_reg[7]_i_1_n_5 ;
  wire \add_ln34_reg_976_reg[7]_i_1_n_6 ;
  wire \add_ln34_reg_976_reg[7]_i_1_n_7 ;
  wire \add_ln34_reg_976_reg[7]_i_1_n_8 ;
  wire and_ln29_fu_470_p2;
  wire and_ln29_reg_908;
  wire and_ln29_reg_9080;
  wire and_ln29_reg_908_pp0_iter1_reg;
  wire and_ln29_reg_908_pp0_iter2_reg;
  wire and_ln34_reg_10280;
  wire \and_ln34_reg_1028[14]_i_1_n_5 ;
  wire \ap_CS_fsm[0]_i_2__1_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [7:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter4_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]buffer_0_reg_324;
  wire \buffer_0_reg_324[15]_i_1_n_5 ;
  wire [15:0]buffer_reg_1021;
  wire buffer_reg_10210;
  wire [15:0]grp_fu_549_p66;
  wire grp_padding2d_fix16_fu_545_output_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_537_ap_done;
  wire grp_pointwise_conv2d_fix_2_fu_537_ap_ready;
  wire grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg;
  wire [13:13]grp_pointwise_conv2d_fix_2_fu_537_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_537_output_r_ce0;
  wire [14:0]grp_pointwise_conv2d_fix_2_fu_537_output_r_d0;
  wire icmp_ln20_fu_393_p2;
  wire \icmp_ln20_reg_853[0]_i_2_n_5 ;
  wire \icmp_ln20_reg_853[0]_i_3_n_5 ;
  wire \icmp_ln20_reg_853[0]_i_4_n_5 ;
  wire \icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln20_reg_853_pp0_iter2_reg;
  wire icmp_ln20_reg_853_pp0_iter3_reg;
  wire icmp_ln20_reg_853_pp0_iter4_reg;
  wire \icmp_ln20_reg_853_reg_n_5_[0] ;
  wire \icmp_ln21_reg_864[0]_i_1_n_5 ;
  wire \icmp_ln21_reg_864[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_864[0]_i_3_n_5 ;
  wire \icmp_ln21_reg_864[0]_i_4_n_5 ;
  wire \icmp_ln21_reg_864[0]_i_5_n_5 ;
  wire \icmp_ln21_reg_864[0]_i_6_n_5 ;
  wire \icmp_ln21_reg_864[0]_i_7_n_5 ;
  wire icmp_ln21_reg_864_pp0_iter1_reg;
  wire icmp_ln21_reg_864_pp0_iter2_reg;
  wire icmp_ln21_reg_864_pp0_iter3_reg;
  wire \icmp_ln21_reg_864_reg_n_5_[0] ;
  wire icmp_ln24_3_fu_682_p2;
  wire icmp_ln24_3_reg_972;
  wire icmp_ln24_3_reg_9720;
  wire \icmp_ln24_3_reg_972[0]_i_1_n_5 ;
  wire icmp_ln24_3_reg_972_pp0_iter2_reg;
  wire icmp_ln24_3_reg_972_pp0_iter3_reg;
  wire icmp_ln24_3_reg_972_pp0_iter4_reg;
  wire \icmp_ln24_reg_876[0]_i_1_n_5 ;
  wire \icmp_ln24_reg_876[0]_i_2_n_5 ;
  wire \icmp_ln24_reg_876[0]_i_3_n_5 ;
  wire \icmp_ln24_reg_876_reg_n_5_[0] ;
  wire in_d_0_reg_301;
  wire [3:0]in_d_fu_530_p2;
  wire [3:0]in_d_reg_961;
  wire [8:0]indvar_flatten20_reg_266;
  wire \indvar_flatten20_reg_266[8]_i_2_n_5 ;
  wire [6:0]indvar_flatten_reg_290;
  wire input_load_reg_9960;
  wire [9:0]input_r_address0;
  wire [15:0]input_r_q0;
  wire merge_i_reg_10010;
  wire mul_ln29_2_reg_10110;
  wire mul_ln29_2_reg_1011_reg_0;
  wire mul_ln29_2_reg_1011_reg_n_100;
  wire mul_ln29_2_reg_1011_reg_n_101;
  wire mul_ln29_2_reg_1011_reg_n_102;
  wire mul_ln29_2_reg_1011_reg_n_103;
  wire mul_ln29_2_reg_1011_reg_n_104;
  wire mul_ln29_2_reg_1011_reg_n_105;
  wire mul_ln29_2_reg_1011_reg_n_106;
  wire mul_ln29_2_reg_1011_reg_n_107;
  wire mul_ln29_2_reg_1011_reg_n_108;
  wire mul_ln29_2_reg_1011_reg_n_109;
  wire mul_ln29_2_reg_1011_reg_n_110;
  wire mul_ln29_2_reg_1011_reg_n_79;
  wire mul_ln29_2_reg_1011_reg_n_80;
  wire mul_ln29_2_reg_1011_reg_n_81;
  wire mul_ln29_2_reg_1011_reg_n_82;
  wire mul_ln29_2_reg_1011_reg_n_83;
  wire mul_ln29_2_reg_1011_reg_n_84;
  wire mul_ln29_2_reg_1011_reg_n_85;
  wire mul_ln29_2_reg_1011_reg_n_97;
  wire mul_ln29_2_reg_1011_reg_n_98;
  wire mul_ln29_2_reg_1011_reg_n_99;
  wire out_d_0_reg_243;
  wire \out_d_0_reg_243_reg[0]_0 ;
  wire \out_d_0_reg_243_reg_n_5_[0] ;
  wire \out_d_0_reg_243_reg_n_5_[1] ;
  wire \out_d_0_reg_243_reg_n_5_[2] ;
  wire \out_d_0_reg_243_reg_n_5_[3] ;
  wire [3:0]out_d_fu_346_p2;
  wire [3:0]out_d_reg_815;
  wire [2:0]out_h_0_reg_278;
  wire [2:2]out_h_fu_399_p2;
  wire \out_h_reg_857[0]_i_1_n_5 ;
  wire \out_w_0_reg_313[0]_i_1_n_5 ;
  wire \out_w_0_reg_313[1]_i_1_n_5 ;
  wire \out_w_0_reg_313[2]_i_1_n_5 ;
  wire \out_w_0_reg_313_reg_n_5_[0] ;
  wire \out_w_0_reg_313_reg_n_5_[1] ;
  wire \out_w_0_reg_313_reg_n_5_[2] ;
  wire [2:0]out_w_fu_486_p2;
  wire [2:0]out_w_reg_927;
  wire out_w_reg_9270;
  wire [8:0]output_r_address0;
  wire [4:0]p_0_in;
  wire [15:0]p_1_in;
  wire p_9_in;
  wire [8:0]phi_mul_reg_254;
  wire [12:0]q0;
  wire [4:0]s;
  wire \sel4_reg[4] ;
  wire \sel5_reg[5] ;
  wire [2:0]select_ln20_reg_916;
  wire \select_ln20_reg_916[0]_i_1_n_5 ;
  wire \select_ln20_reg_916[1]_i_1_n_5 ;
  wire \select_ln20_reg_916[2]_i_1_n_5 ;
  wire select_ln21_reg_940;
  wire select_ln21_reg_9400;
  wire \select_ln21_reg_940_reg_n_5_[0] ;
  wire \select_ln21_reg_940_reg_n_5_[1] ;
  wire \select_ln21_reg_940_reg_n_5_[2] ;
  wire \select_ln21_reg_940_reg_n_5_[3] ;
  wire \select_ln21_reg_940_reg_n_5_[4] ;
  wire \select_ln21_reg_940_reg_n_5_[5] ;
  wire \select_ln21_reg_940_reg_n_5_[6] ;
  wire select_ln24_6_reg_933;
  wire \select_ln24_6_reg_933_reg_n_5_[0] ;
  wire \select_ln24_6_reg_933_reg_n_5_[1] ;
  wire \select_ln24_6_reg_933_reg_n_5_[2] ;
  wire \select_ln24_6_reg_933_reg_n_5_[3] ;
  wire [2:0]select_ln24_7_fu_509_p3;
  wire [2:0]select_ln24_7_reg_945;
  wire [6:0]select_ln24_8_fu_543_p3;
  wire [15:0]select_ln24_fu_725_p3;
  wire [15:0]select_ln24_reg_1006;
  wire \select_ln24_reg_1006[10]_i_1_n_5 ;
  wire \select_ln24_reg_1006[15]_i_3_n_5 ;
  wire [5:0]select_ln29_7_fu_481_p3;
  wire [5:0]select_ln29_7_reg_921;
  wire \select_ln29_reg_896[0]_i_1_n_5 ;
  wire \select_ln29_reg_896[1]_i_1_n_5 ;
  wire \select_ln29_reg_896[2]_i_1_n_5 ;
  wire \select_ln29_reg_896[2]_i_2_n_5 ;
  wire \select_ln29_reg_896_reg_n_5_[0] ;
  wire \select_ln29_reg_896_reg_n_5_[1] ;
  wire \select_ln29_reg_896_reg_n_5_[2] ;
  wire [12:0]sext_ln29_reg_835;
  wire [5:3]shl_ln_reg_842;
  wire [5:1]sub_ln29_3_fu_459_p2;
  wire [5:0]sub_ln29_3_reg_902;
  wire \sub_ln29_3_reg_902[2]_i_1_n_5 ;
  wire [5:1]sub_ln29_fu_387_p2;
  wire [5:0]sub_ln29_reg_847;
  wire \sub_ln29_reg_847[3]_i_1_n_5 ;
  wire [10:0]sum_s1;
  wire [2:0]trunc_ln29_reg_825;
  wire \trunc_ln29_reg_825[0]_i_1_n_5 ;
  wire \trunc_ln29_reg_825[1]_i_1_n_5 ;
  wire \trunc_ln29_reg_825[2]_i_1_n_5 ;
  wire [2:2]zext_ln24_3_fu_423_p1;
  wire [5:3]zext_ln29_14_fu_455_p1;
  wire [0:0]zext_ln29_fu_371_p1;
  wire NLW_add_ln29_1_reg_981_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_981_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_981_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln29_1_reg_981_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_981_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_981_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln29_1_reg_981_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln29_1_reg_981_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln29_1_reg_981_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_add_ln29_1_reg_981_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln29_1_reg_981_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_add_ln34_1_reg_986_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_1_reg_986_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_reg_976_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_reg_976_reg[8]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln29_2_reg_1011_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_1011_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_1011_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_1011_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_1011_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_1011_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_2_reg_1011_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_2_reg_1011_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_2_reg_1011_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_2_reg_1011_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_2_reg_1011_reg_PCOUT_UNCONNECTED;

  FDRE \SeparableConv2D_2_b_3_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(SeparableConv2D_2_b_3_reg_830[0]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[11]),
        .Q(SeparableConv2D_2_b_3_reg_830[11]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[12]),
        .Q(SeparableConv2D_2_b_3_reg_830[12]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(SeparableConv2D_2_b_3_reg_830[1]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(SeparableConv2D_2_b_3_reg_830[2]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(SeparableConv2D_2_b_3_reg_830[3]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(SeparableConv2D_2_b_3_reg_830[4]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(SeparableConv2D_2_b_3_reg_830[5]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(SeparableConv2D_2_b_3_reg_830[6]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(SeparableConv2D_2_b_3_reg_830[7]),
        .R(1'b0));
  FDRE \SeparableConv2D_2_b_3_reg_830_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[8]),
        .Q(SeparableConv2D_2_b_3_reg_830[8]),
        .R(1'b0));
  bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s SeparableConv2D_2_b_s_U
       (.Q({\out_d_0_reg_243_reg_n_5_[2] ,\out_d_0_reg_243_reg_n_5_[1] ,\out_d_0_reg_243_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[12] ({q0[12:11],q0[8:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_807[0]_i_1 
       (.I0(phi_mul_reg_254[0]),
        .O(add_ln19_fu_334_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln19_reg_807[1]_i_1 
       (.I0(phi_mul_reg_254[0]),
        .I1(phi_mul_reg_254[1]),
        .O(add_ln19_fu_334_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln19_reg_807[2]_i_1 
       (.I0(phi_mul_reg_254[2]),
        .I1(phi_mul_reg_254[1]),
        .I2(phi_mul_reg_254[0]),
        .O(add_ln19_fu_334_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln19_reg_807[3]_i_1 
       (.I0(phi_mul_reg_254[3]),
        .I1(phi_mul_reg_254[0]),
        .I2(phi_mul_reg_254[1]),
        .I3(phi_mul_reg_254[2]),
        .O(add_ln19_fu_334_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \add_ln19_reg_807[4]_i_1 
       (.I0(phi_mul_reg_254[4]),
        .I1(phi_mul_reg_254[2]),
        .I2(phi_mul_reg_254[1]),
        .I3(phi_mul_reg_254[0]),
        .I4(phi_mul_reg_254[3]),
        .O(\add_ln19_reg_807[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA95555555)) 
    \add_ln19_reg_807[5]_i_1 
       (.I0(phi_mul_reg_254[5]),
        .I1(phi_mul_reg_254[3]),
        .I2(phi_mul_reg_254[0]),
        .I3(phi_mul_reg_254[1]),
        .I4(phi_mul_reg_254[2]),
        .I5(phi_mul_reg_254[4]),
        .O(add_ln19_fu_334_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln19_reg_807[6]_i_1 
       (.I0(phi_mul_reg_254[6]),
        .I1(\add_ln19_reg_807[8]_i_2_n_5 ),
        .O(\add_ln19_reg_807[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \add_ln19_reg_807[7]_i_1 
       (.I0(phi_mul_reg_254[7]),
        .I1(\add_ln19_reg_807[8]_i_2_n_5 ),
        .I2(phi_mul_reg_254[6]),
        .O(add_ln19_fu_334_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \add_ln19_reg_807[8]_i_1 
       (.I0(phi_mul_reg_254[8]),
        .I1(phi_mul_reg_254[6]),
        .I2(\add_ln19_reg_807[8]_i_2_n_5 ),
        .I3(phi_mul_reg_254[7]),
        .O(add_ln19_fu_334_p2[8]));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \add_ln19_reg_807[8]_i_2 
       (.I0(phi_mul_reg_254[3]),
        .I1(phi_mul_reg_254[0]),
        .I2(phi_mul_reg_254[1]),
        .I3(phi_mul_reg_254[2]),
        .I4(phi_mul_reg_254[4]),
        .I5(phi_mul_reg_254[5]),
        .O(\add_ln19_reg_807[8]_i_2_n_5 ));
  FDRE \add_ln19_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_334_p2[0]),
        .Q(add_ln19_reg_807[0]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_334_p2[1]),
        .Q(add_ln19_reg_807[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_334_p2[2]),
        .Q(add_ln19_reg_807[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_334_p2[3]),
        .Q(add_ln19_reg_807[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_807[4]_i_1_n_5 ),
        .Q(add_ln19_reg_807[4]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_334_p2[5]),
        .Q(add_ln19_reg_807[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_807[6]_i_1_n_5 ),
        .Q(add_ln19_reg_807[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_334_p2[7]),
        .Q(add_ln19_reg_807[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_807_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_334_p2[8]),
        .Q(add_ln19_reg_807[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln20_reg_891[0]_i_1 
       (.I0(indvar_flatten20_reg_266[0]),
        .O(add_ln20_fu_432_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_reg_891[1]_i_1 
       (.I0(indvar_flatten20_reg_266[0]),
        .I1(indvar_flatten20_reg_266[1]),
        .O(add_ln20_fu_432_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln20_reg_891[2]_i_1 
       (.I0(indvar_flatten20_reg_266[2]),
        .I1(indvar_flatten20_reg_266[1]),
        .I2(indvar_flatten20_reg_266[0]),
        .O(add_ln20_fu_432_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln20_reg_891[3]_i_1 
       (.I0(indvar_flatten20_reg_266[3]),
        .I1(indvar_flatten20_reg_266[0]),
        .I2(indvar_flatten20_reg_266[1]),
        .I3(indvar_flatten20_reg_266[2]),
        .O(add_ln20_fu_432_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln20_reg_891[4]_i_1 
       (.I0(indvar_flatten20_reg_266[4]),
        .I1(indvar_flatten20_reg_266[2]),
        .I2(indvar_flatten20_reg_266[1]),
        .I3(indvar_flatten20_reg_266[0]),
        .I4(indvar_flatten20_reg_266[3]),
        .O(add_ln20_fu_432_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln20_reg_891[5]_i_1 
       (.I0(indvar_flatten20_reg_266[5]),
        .I1(indvar_flatten20_reg_266[3]),
        .I2(indvar_flatten20_reg_266[0]),
        .I3(indvar_flatten20_reg_266[1]),
        .I4(indvar_flatten20_reg_266[2]),
        .I5(indvar_flatten20_reg_266[4]),
        .O(add_ln20_fu_432_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_reg_891[6]_i_1 
       (.I0(indvar_flatten20_reg_266[6]),
        .I1(\add_ln20_reg_891[8]_i_3_n_5 ),
        .O(add_ln20_fu_432_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln20_reg_891[7]_i_1 
       (.I0(indvar_flatten20_reg_266[7]),
        .I1(\add_ln20_reg_891[8]_i_3_n_5 ),
        .I2(indvar_flatten20_reg_266[6]),
        .O(add_ln20_fu_432_p2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_reg_891[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln20_reg_8910));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln20_reg_891[8]_i_2 
       (.I0(indvar_flatten20_reg_266[8]),
        .I1(indvar_flatten20_reg_266[6]),
        .I2(\add_ln20_reg_891[8]_i_3_n_5 ),
        .I3(indvar_flatten20_reg_266[7]),
        .O(add_ln20_fu_432_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln20_reg_891[8]_i_3 
       (.I0(indvar_flatten20_reg_266[5]),
        .I1(indvar_flatten20_reg_266[3]),
        .I2(indvar_flatten20_reg_266[0]),
        .I3(indvar_flatten20_reg_266[1]),
        .I4(indvar_flatten20_reg_266[2]),
        .I5(indvar_flatten20_reg_266[4]),
        .O(\add_ln20_reg_891[8]_i_3_n_5 ));
  FDRE \add_ln20_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[0]),
        .Q(add_ln20_reg_891[0]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[1]),
        .Q(add_ln20_reg_891[1]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[2]),
        .Q(add_ln20_reg_891[2]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[3]),
        .Q(add_ln20_reg_891[3]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[4]),
        .Q(add_ln20_reg_891[4]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[5]),
        .Q(add_ln20_reg_891[5]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[6]),
        .Q(add_ln20_reg_891[6]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[7]),
        .Q(add_ln20_reg_891[7]),
        .R(1'b0));
  FDRE \add_ln20_reg_891_reg[8] 
       (.C(ap_clk),
        .CE(add_ln20_reg_8910),
        .D(add_ln20_fu_432_p2[8]),
        .Q(add_ln20_reg_891[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln21_reg_881[0]_i_1 
       (.I0(indvar_flatten_reg_290[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I3(\select_ln21_reg_940_reg_n_5_[0] ),
        .O(add_ln21_fu_417_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln21_reg_881[1]_i_1 
       (.I0(indvar_flatten_reg_290[1]),
        .I1(\select_ln21_reg_940_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_290[0]),
        .I3(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I4(\select_ln21_reg_940_reg_n_5_[0] ),
        .O(add_ln21_fu_417_p2[1]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_881[2]_i_1 
       (.I0(indvar_flatten_reg_290[2]),
        .I1(\select_ln21_reg_940_reg_n_5_[2] ),
        .I2(\add_ln21_reg_881[2]_i_2_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[1] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[1]),
        .O(add_ln21_fu_417_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln21_reg_881[2]_i_2 
       (.I0(\select_ln21_reg_940_reg_n_5_[0] ),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_290[0]),
        .O(\add_ln21_reg_881[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_881[3]_i_1 
       (.I0(indvar_flatten_reg_290[3]),
        .I1(\select_ln21_reg_940_reg_n_5_[3] ),
        .I2(\add_ln21_reg_881[3]_i_2_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[2] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[2]),
        .O(add_ln21_fu_417_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln21_reg_881[3]_i_2 
       (.I0(indvar_flatten_reg_290[1]),
        .I1(\select_ln21_reg_940_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_290[0]),
        .I3(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I4(\select_ln21_reg_940_reg_n_5_[0] ),
        .O(\add_ln21_reg_881[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_881[4]_i_1 
       (.I0(indvar_flatten_reg_290[4]),
        .I1(\select_ln21_reg_940_reg_n_5_[4] ),
        .I2(\add_ln21_reg_881[4]_i_2_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[3] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[3]),
        .O(add_ln21_fu_417_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln21_reg_881[4]_i_2 
       (.I0(indvar_flatten_reg_290[2]),
        .I1(\select_ln21_reg_940_reg_n_5_[2] ),
        .I2(\add_ln21_reg_881[2]_i_2_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[1] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[1]),
        .O(\add_ln21_reg_881[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_881[5]_i_1 
       (.I0(indvar_flatten_reg_290[5]),
        .I1(\select_ln21_reg_940_reg_n_5_[5] ),
        .I2(\add_ln21_reg_881[5]_i_2_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[4] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[4]),
        .O(add_ln21_fu_417_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln21_reg_881[5]_i_2 
       (.I0(indvar_flatten_reg_290[3]),
        .I1(\select_ln21_reg_940_reg_n_5_[3] ),
        .I2(\add_ln21_reg_881[3]_i_2_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[2] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[2]),
        .O(\add_ln21_reg_881[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln21_reg_881[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_fu_393_p2),
        .O(add_ln21_reg_8810));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_881[6]_i_2 
       (.I0(indvar_flatten_reg_290[6]),
        .I1(\select_ln21_reg_940_reg_n_5_[6] ),
        .I2(\add_ln21_reg_881[6]_i_3_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[5] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[5]),
        .O(add_ln21_fu_417_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln21_reg_881[6]_i_3 
       (.I0(indvar_flatten_reg_290[4]),
        .I1(\select_ln21_reg_940_reg_n_5_[4] ),
        .I2(\add_ln21_reg_881[4]_i_2_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[3] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[3]),
        .O(\add_ln21_reg_881[6]_i_3_n_5 ));
  FDRE \add_ln21_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(add_ln21_fu_417_p2[0]),
        .Q(add_ln21_reg_881[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_881_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(add_ln21_fu_417_p2[1]),
        .Q(add_ln21_reg_881[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_881_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(add_ln21_fu_417_p2[2]),
        .Q(add_ln21_reg_881[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_881_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(add_ln21_fu_417_p2[3]),
        .Q(add_ln21_reg_881[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_881_reg[4] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(add_ln21_fu_417_p2[4]),
        .Q(add_ln21_reg_881[4]),
        .R(1'b0));
  FDRE \add_ln21_reg_881_reg[5] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(add_ln21_fu_417_p2[5]),
        .Q(add_ln21_reg_881[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_881_reg[6] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(add_ln21_fu_417_p2[6]),
        .Q(add_ln21_reg_881[6]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln29_1_reg_981_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln29_1_reg_981_reg__0_n_5,add_ln29_1_reg_981_reg__1_n_5,add_ln29_1_reg_981_reg__2_n_5,add_ln29_1_reg_981_reg__3_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln29_1_reg_981_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln29_1_reg_981_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3[6],select_ln24_8_fu_543_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln29_1_reg_981_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln29_1_reg_981_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(out_w_reg_9270),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(icmp_ln24_3_reg_9720),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln29_1_reg_9810),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln29_1_reg_981_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln29_1_reg_981_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln29_1_reg_981_reg_P_UNCONNECTED[47:10],input_r_address0}),
        .PATTERNBDETECT(NLW_add_ln29_1_reg_981_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln29_1_reg_981_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln29_1_reg_981_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(select_ln24_6_reg_933),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln29_1_reg_981_reg_UNDERFLOW_UNCONNECTED));
  FDRE add_ln29_1_reg_981_reg__0
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[3]),
        .Q(add_ln29_1_reg_981_reg__0_n_5),
        .R(in_d_0_reg_301));
  FDRE add_ln29_1_reg_981_reg__1
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[2]),
        .Q(add_ln29_1_reg_981_reg__1_n_5),
        .R(in_d_0_reg_301));
  FDRE add_ln29_1_reg_981_reg__2
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[1]),
        .Q(add_ln29_1_reg_981_reg__2_n_5),
        .R(in_d_0_reg_301));
  FDRE add_ln29_1_reg_981_reg__3
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[0]),
        .Q(add_ln29_1_reg_981_reg__3_n_5),
        .R(in_d_0_reg_301));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_981_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .O(icmp_ln24_3_reg_9720));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln29_1_reg_981_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln29_1_reg_9810));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln29_1_reg_981_reg_i_3
       (.I0(add_ln29_7_reg_951[6]),
        .I1(and_ln29_reg_908),
        .I2(add_ln29_reg_886[6]),
        .I3(icmp_ln21_reg_864_pp0_iter1_reg),
        .O(select_ln24_8_fu_543_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_981_reg_i_4
       (.I0(add_ln29_7_reg_951[5]),
        .I1(and_ln29_reg_908),
        .I2(sub_ln29_3_reg_902[5]),
        .I3(icmp_ln21_reg_864_pp0_iter1_reg),
        .I4(add_ln29_reg_886[5]),
        .O(select_ln24_8_fu_543_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_981_reg_i_5
       (.I0(add_ln29_7_reg_951[4]),
        .I1(and_ln29_reg_908),
        .I2(sub_ln29_3_reg_902[4]),
        .I3(icmp_ln21_reg_864_pp0_iter1_reg),
        .I4(add_ln29_reg_886[4]),
        .O(select_ln24_8_fu_543_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_981_reg_i_6
       (.I0(add_ln29_7_reg_951[3]),
        .I1(and_ln29_reg_908),
        .I2(sub_ln29_3_reg_902[3]),
        .I3(icmp_ln21_reg_864_pp0_iter1_reg),
        .I4(add_ln29_reg_886[3]),
        .O(select_ln24_8_fu_543_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_981_reg_i_7
       (.I0(add_ln29_7_reg_951[2]),
        .I1(and_ln29_reg_908),
        .I2(sub_ln29_3_reg_902[2]),
        .I3(icmp_ln21_reg_864_pp0_iter1_reg),
        .I4(add_ln29_reg_886[2]),
        .O(select_ln24_8_fu_543_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_981_reg_i_8
       (.I0(add_ln29_7_reg_951[1]),
        .I1(and_ln29_reg_908),
        .I2(sub_ln29_3_reg_902[1]),
        .I3(icmp_ln21_reg_864_pp0_iter1_reg),
        .I4(add_ln29_reg_886[1]),
        .O(select_ln24_8_fu_543_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_981_reg_i_9
       (.I0(add_ln29_7_reg_951[0]),
        .I1(and_ln29_reg_908),
        .I2(sub_ln29_3_reg_902[0]),
        .I3(icmp_ln21_reg_864_pp0_iter1_reg),
        .I4(add_ln29_reg_886[0]),
        .O(select_ln24_8_fu_543_p3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_6_reg_956[3]_i_1 
       (.I0(\select_ln24_6_reg_933_reg_n_5_[3] ),
        .I1(shl_ln_reg_842[3]),
        .O(add_ln29_6_fu_525_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln29_6_reg_956[4]_i_1 
       (.I0(shl_ln_reg_842[4]),
        .I1(shl_ln_reg_842[3]),
        .I2(\select_ln24_6_reg_933_reg_n_5_[3] ),
        .O(add_ln29_6_fu_525_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln29_6_reg_956[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln29_6_reg_956[5]_i_2 
       (.I0(shl_ln_reg_842[5]),
        .I1(\select_ln24_6_reg_933_reg_n_5_[3] ),
        .I2(shl_ln_reg_842[3]),
        .I3(shl_ln_reg_842[4]),
        .O(add_ln29_6_fu_525_p2[5]));
  FDRE \add_ln29_6_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\select_ln24_6_reg_933_reg_n_5_[0] ),
        .Q(\add_ln29_6_reg_956_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \add_ln29_6_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\select_ln24_6_reg_933_reg_n_5_[1] ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \add_ln29_6_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\select_ln24_6_reg_933_reg_n_5_[2] ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \add_ln29_6_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln29_6_fu_525_p2[3]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \add_ln29_6_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln29_6_fu_525_p2[4]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \add_ln29_6_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(add_ln29_6_fu_525_p2[5]),
        .Q(p_0_in[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_7_reg_951[0]_i_1 
       (.I0(out_w_reg_927[0]),
        .I1(select_ln29_7_reg_921[0]),
        .O(add_ln29_7_fu_517_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln29_7_reg_951[1]_i_1 
       (.I0(select_ln29_7_reg_921[0]),
        .I1(out_w_reg_927[0]),
        .I2(select_ln29_7_reg_921[1]),
        .I3(out_w_reg_927[1]),
        .O(add_ln29_7_fu_517_p2[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \add_ln29_7_reg_951[2]_i_1 
       (.I0(select_ln29_7_reg_921[1]),
        .I1(out_w_reg_927[1]),
        .I2(select_ln29_7_reg_921[0]),
        .I3(out_w_reg_927[0]),
        .I4(select_ln29_7_reg_921[2]),
        .I5(out_w_reg_927[2]),
        .O(add_ln29_7_fu_517_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln29_7_reg_951[3]_i_1 
       (.I0(select_ln29_7_reg_921[3]),
        .I1(\add_ln29_7_reg_951[6]_i_3_n_5 ),
        .I2(select_ln29_7_reg_921[2]),
        .I3(out_w_reg_927[2]),
        .O(add_ln29_7_fu_517_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \add_ln29_7_reg_951[4]_i_1 
       (.I0(select_ln29_7_reg_921[4]),
        .I1(out_w_reg_927[2]),
        .I2(select_ln29_7_reg_921[2]),
        .I3(\add_ln29_7_reg_951[6]_i_3_n_5 ),
        .I4(select_ln29_7_reg_921[3]),
        .O(add_ln29_7_fu_517_p2[4]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \add_ln29_7_reg_951[5]_i_1 
       (.I0(select_ln29_7_reg_921[5]),
        .I1(select_ln29_7_reg_921[3]),
        .I2(\add_ln29_7_reg_951[6]_i_3_n_5 ),
        .I3(select_ln29_7_reg_921[2]),
        .I4(out_w_reg_927[2]),
        .I5(select_ln29_7_reg_921[4]),
        .O(add_ln29_7_fu_517_p2[5]));
  LUT3 #(
    .INIT(8'h20)) 
    \add_ln29_7_reg_951[6]_i_1 
       (.I0(and_ln29_reg_908),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(add_ln29_7_reg_9510));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \add_ln29_7_reg_951[6]_i_2 
       (.I0(select_ln29_7_reg_921[5]),
        .I1(select_ln29_7_reg_921[3]),
        .I2(\add_ln29_7_reg_951[6]_i_3_n_5 ),
        .I3(select_ln29_7_reg_921[2]),
        .I4(out_w_reg_927[2]),
        .I5(select_ln29_7_reg_921[4]),
        .O(add_ln29_7_fu_517_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \add_ln29_7_reg_951[6]_i_3 
       (.I0(out_w_reg_927[0]),
        .I1(select_ln29_7_reg_921[0]),
        .I2(out_w_reg_927[1]),
        .I3(select_ln29_7_reg_921[1]),
        .O(\add_ln29_7_reg_951[6]_i_3_n_5 ));
  FDRE \add_ln29_7_reg_951_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_7_reg_9510),
        .D(add_ln29_7_fu_517_p2[0]),
        .Q(add_ln29_7_reg_951[0]),
        .R(1'b0));
  FDRE \add_ln29_7_reg_951_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_7_reg_9510),
        .D(add_ln29_7_fu_517_p2[1]),
        .Q(add_ln29_7_reg_951[1]),
        .R(1'b0));
  FDRE \add_ln29_7_reg_951_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_7_reg_9510),
        .D(add_ln29_7_fu_517_p2[2]),
        .Q(add_ln29_7_reg_951[2]),
        .R(1'b0));
  FDRE \add_ln29_7_reg_951_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_7_reg_9510),
        .D(add_ln29_7_fu_517_p2[3]),
        .Q(add_ln29_7_reg_951[3]),
        .R(1'b0));
  FDRE \add_ln29_7_reg_951_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_7_reg_9510),
        .D(add_ln29_7_fu_517_p2[4]),
        .Q(add_ln29_7_reg_951[4]),
        .R(1'b0));
  FDRE \add_ln29_7_reg_951_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_7_reg_9510),
        .D(add_ln29_7_fu_517_p2[5]),
        .Q(add_ln29_7_reg_951[5]),
        .R(1'b0));
  FDRE \add_ln29_7_reg_951_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_7_reg_9510),
        .D(add_ln29_7_fu_517_p2[6]),
        .Q(add_ln29_7_reg_951[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5655A6AA)) 
    \add_ln29_reg_886[0]_i_1 
       (.I0(sub_ln29_reg_847[0]),
        .I1(select_ln24_7_reg_945[0]),
        .I2(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_w_0_reg_313_reg_n_5_[0] ),
        .O(\add_ln29_reg_886[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'h656A9A95)) 
    \add_ln29_reg_886[1]_i_1 
       (.I0(\add_ln29_reg_886[1]_i_2_n_5 ),
        .I1(\out_w_0_reg_313_reg_n_5_[1] ),
        .I2(\select_ln29_reg_896[2]_i_2_n_5 ),
        .I3(select_ln24_7_reg_945[1]),
        .I4(sub_ln29_reg_847[1]),
        .O(add_ln29_fu_427_p2[1]));
  LUT6 #(
    .INIT(64'h0400F7FFFFFFFFFF)) 
    \add_ln29_reg_886[1]_i_2 
       (.I0(select_ln24_7_reg_945[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_w_0_reg_313_reg_n_5_[0] ),
        .I5(sub_ln29_reg_847[0]),
        .O(\add_ln29_reg_886[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h656A9A95)) 
    \add_ln29_reg_886[2]_i_1 
       (.I0(\add_ln29_reg_886[6]_i_3_n_5 ),
        .I1(\out_w_0_reg_313_reg_n_5_[2] ),
        .I2(\select_ln29_reg_896[2]_i_2_n_5 ),
        .I3(select_ln24_7_reg_945[2]),
        .I4(sub_ln29_reg_847[2]),
        .O(add_ln29_fu_427_p2[2]));
  LUT6 #(
    .INIT(64'h656565A6A6A665A6)) 
    \add_ln29_reg_886[3]_i_1 
       (.I0(sub_ln29_reg_847[3]),
        .I1(sub_ln29_reg_847[2]),
        .I2(\add_ln29_reg_886[6]_i_3_n_5 ),
        .I3(select_ln24_7_reg_945[2]),
        .I4(\select_ln29_reg_896[2]_i_2_n_5 ),
        .I5(\out_w_0_reg_313_reg_n_5_[2] ),
        .O(\add_ln29_reg_886[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h65A6AAAA)) 
    \add_ln29_reg_886[4]_i_1 
       (.I0(sub_ln29_reg_847[4]),
        .I1(zext_ln24_3_fu_423_p1),
        .I2(\add_ln29_reg_886[6]_i_3_n_5 ),
        .I3(sub_ln29_reg_847[2]),
        .I4(sub_ln29_reg_847[3]),
        .O(add_ln29_fu_427_p2[4]));
  LUT6 #(
    .INIT(64'h6A66AA6AAAAAAAAA)) 
    \add_ln29_reg_886[5]_i_1 
       (.I0(sub_ln29_reg_847[5]),
        .I1(sub_ln29_reg_847[3]),
        .I2(sub_ln29_reg_847[2]),
        .I3(\add_ln29_reg_886[6]_i_3_n_5 ),
        .I4(zext_ln24_3_fu_423_p1),
        .I5(sub_ln29_reg_847[4]),
        .O(add_ln29_fu_427_p2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln29_reg_886[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .O(add_ln29_reg_8860));
  LUT6 #(
    .INIT(64'h8088008000000000)) 
    \add_ln29_reg_886[6]_i_2 
       (.I0(sub_ln29_reg_847[5]),
        .I1(sub_ln29_reg_847[3]),
        .I2(sub_ln29_reg_847[2]),
        .I3(\add_ln29_reg_886[6]_i_3_n_5 ),
        .I4(zext_ln24_3_fu_423_p1),
        .I5(sub_ln29_reg_847[4]),
        .O(add_ln29_fu_427_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'h2B222BBB)) 
    \add_ln29_reg_886[6]_i_3 
       (.I0(\add_ln29_reg_886[1]_i_2_n_5 ),
        .I1(sub_ln29_reg_847[1]),
        .I2(\out_w_0_reg_313_reg_n_5_[1] ),
        .I3(\select_ln29_reg_896[2]_i_2_n_5 ),
        .I4(select_ln24_7_reg_945[1]),
        .O(\add_ln29_reg_886[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln29_reg_886[6]_i_4 
       (.I0(\out_w_0_reg_313_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln24_7_reg_945[2]),
        .O(zext_ln24_3_fu_423_p1));
  FDRE \add_ln29_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_8860),
        .D(\add_ln29_reg_886[0]_i_1_n_5 ),
        .Q(add_ln29_reg_886[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_8860),
        .D(add_ln29_fu_427_p2[1]),
        .Q(add_ln29_reg_886[1]),
        .R(1'b0));
  FDRE \add_ln29_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_reg_8860),
        .D(add_ln29_fu_427_p2[2]),
        .Q(add_ln29_reg_886[2]),
        .R(1'b0));
  FDRE \add_ln29_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_reg_8860),
        .D(\add_ln29_reg_886[3]_i_1_n_5 ),
        .Q(add_ln29_reg_886[3]),
        .R(1'b0));
  FDRE \add_ln29_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_reg_8860),
        .D(add_ln29_fu_427_p2[4]),
        .Q(add_ln29_reg_886[4]),
        .R(1'b0));
  FDRE \add_ln29_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_reg_8860),
        .D(add_ln29_fu_427_p2[5]),
        .Q(add_ln29_reg_886[5]),
        .R(1'b0));
  FDRE \add_ln29_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_reg_8860),
        .D(add_ln29_fu_427_p2[6]),
        .Q(add_ln29_reg_886[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_986[3]_i_2 
       (.I0(add_ln34_reg_976[3]),
        .I1(select_ln29_7_reg_921[3]),
        .O(\add_ln34_1_reg_986[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_986[3]_i_3 
       (.I0(add_ln34_reg_976[2]),
        .I1(select_ln29_7_reg_921[2]),
        .O(\add_ln34_1_reg_986[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_986[3]_i_4 
       (.I0(add_ln34_reg_976[1]),
        .I1(select_ln29_7_reg_921[1]),
        .O(\add_ln34_1_reg_986[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_986[3]_i_5 
       (.I0(add_ln34_reg_976[0]),
        .I1(select_ln29_7_reg_921[0]),
        .O(\add_ln34_1_reg_986[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_986[7]_i_2 
       (.I0(add_ln34_reg_976[5]),
        .I1(select_ln29_7_reg_921[5]),
        .O(\add_ln34_1_reg_986[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_986[7]_i_3 
       (.I0(add_ln34_reg_976[4]),
        .I1(select_ln29_7_reg_921[4]),
        .O(\add_ln34_1_reg_986[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln34_1_reg_986[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(icmp_ln24_3_reg_972),
        .O(add_ln34_1_reg_9860));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_1_reg_986[9]_i_3 
       (.I0(add_ln34_reg_976[8]),
        .O(\add_ln34_1_reg_986[9]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_986[9]_i_4 
       (.I0(add_ln34_reg_976[7]),
        .I1(add_ln34_reg_976[8]),
        .O(\add_ln34_1_reg_986[9]_i_4_n_5 ));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[0]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[1]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[2]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[3]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[4]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[5]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[6]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[7]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[8]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986[9]),
        .Q(add_ln34_1_reg_986_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[0]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[4]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[5]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[6]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[7]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[8]),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln34_1_reg_986_pp0_iter2_reg[9]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_address0),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[0]),
        .Q(add_ln34_1_reg_986[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[1]),
        .Q(add_ln34_1_reg_986[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[2]),
        .Q(add_ln34_1_reg_986[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[3]),
        .Q(add_ln34_1_reg_986[3]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_986_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_986_reg[3]_i_1_n_5 ,\add_ln34_1_reg_986_reg[3]_i_1_n_6 ,\add_ln34_1_reg_986_reg[3]_i_1_n_7 ,\add_ln34_1_reg_986_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_reg_976[3:0]),
        .O(add_ln34_1_fu_705_p2[3:0]),
        .S({\add_ln34_1_reg_986[3]_i_2_n_5 ,\add_ln34_1_reg_986[3]_i_3_n_5 ,\add_ln34_1_reg_986[3]_i_4_n_5 ,\add_ln34_1_reg_986[3]_i_5_n_5 }));
  FDRE \add_ln34_1_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[4]),
        .Q(add_ln34_1_reg_986[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[5]),
        .Q(add_ln34_1_reg_986[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[6]),
        .Q(add_ln34_1_reg_986[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[7]),
        .Q(add_ln34_1_reg_986[7]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_986_reg[7]_i_1 
       (.CI(\add_ln34_1_reg_986_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_986_reg[7]_i_1_n_5 ,\add_ln34_1_reg_986_reg[7]_i_1_n_6 ,\add_ln34_1_reg_986_reg[7]_i_1_n_7 ,\add_ln34_1_reg_986_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,add_ln34_reg_976[5:4]}),
        .O(add_ln34_1_fu_705_p2[7:4]),
        .S({add_ln34_reg_976[7:6],\add_ln34_1_reg_986[7]_i_2_n_5 ,\add_ln34_1_reg_986[7]_i_3_n_5 }));
  FDRE \add_ln34_1_reg_986_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[8]),
        .Q(add_ln34_1_reg_986[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_986_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_9860),
        .D(add_ln34_1_fu_705_p2[9]),
        .Q(add_ln34_1_reg_986[9]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_986_reg[9]_i_2 
       (.CI(\add_ln34_1_reg_986_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_986_reg[9]_i_2_CO_UNCONNECTED [3:1],\add_ln34_1_reg_986_reg[9]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln34_reg_976[7]}),
        .O({\NLW_add_ln34_1_reg_986_reg[9]_i_2_O_UNCONNECTED [3:2],add_ln34_1_fu_705_p2[9:8]}),
        .S({1'b0,1'b0,\add_ln34_1_reg_986[9]_i_3_n_5 ,\add_ln34_1_reg_986[9]_i_4_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_976[3]_i_2 
       (.I0(phi_mul_reg_254[2]),
        .I1(select_ln24_7_reg_945[2]),
        .O(\add_ln34_reg_976[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_976[3]_i_3 
       (.I0(phi_mul_reg_254[1]),
        .I1(select_ln24_7_reg_945[1]),
        .O(\add_ln34_reg_976[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_976[3]_i_4 
       (.I0(phi_mul_reg_254[0]),
        .I1(select_ln24_7_reg_945[0]),
        .O(\add_ln34_reg_976[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \add_ln34_reg_976[8]_i_1 
       (.I0(in_d_reg_961[1]),
        .I1(in_d_reg_961[0]),
        .I2(in_d_reg_961[3]),
        .I3(in_d_reg_961[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\add_ln34_reg_976[8]_i_1_n_5 ));
  FDRE \add_ln34_reg_976_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[0]),
        .Q(add_ln34_reg_976[0]),
        .R(1'b0));
  FDRE \add_ln34_reg_976_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[1]),
        .Q(add_ln34_reg_976[1]),
        .R(1'b0));
  FDRE \add_ln34_reg_976_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[2]),
        .Q(add_ln34_reg_976[2]),
        .R(1'b0));
  FDRE \add_ln34_reg_976_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[3]),
        .Q(add_ln34_reg_976[3]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_976_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_reg_976_reg[3]_i_1_n_5 ,\add_ln34_reg_976_reg[3]_i_1_n_6 ,\add_ln34_reg_976_reg[3]_i_1_n_7 ,\add_ln34_reg_976_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_254[2:0]}),
        .O(add_ln34_fu_687_p2[3:0]),
        .S({phi_mul_reg_254[3],\add_ln34_reg_976[3]_i_2_n_5 ,\add_ln34_reg_976[3]_i_3_n_5 ,\add_ln34_reg_976[3]_i_4_n_5 }));
  FDRE \add_ln34_reg_976_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[4]),
        .Q(add_ln34_reg_976[4]),
        .R(1'b0));
  FDRE \add_ln34_reg_976_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[5]),
        .Q(add_ln34_reg_976[5]),
        .R(1'b0));
  FDRE \add_ln34_reg_976_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[6]),
        .Q(add_ln34_reg_976[6]),
        .R(1'b0));
  FDRE \add_ln34_reg_976_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[7]),
        .Q(add_ln34_reg_976[7]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_976_reg[7]_i_1 
       (.CI(\add_ln34_reg_976_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_reg_976_reg[7]_i_1_n_5 ,\add_ln34_reg_976_reg[7]_i_1_n_6 ,\add_ln34_reg_976_reg[7]_i_1_n_7 ,\add_ln34_reg_976_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_687_p2[7:4]),
        .S(phi_mul_reg_254[7:4]));
  FDRE \add_ln34_reg_976_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln34_reg_976[8]_i_1_n_5 ),
        .D(add_ln34_fu_687_p2[8]),
        .Q(add_ln34_reg_976[8]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_976_reg[8]_i_2 
       (.CI(\add_ln34_reg_976_reg[7]_i_1_n_5 ),
        .CO(\NLW_add_ln34_reg_976_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_reg_976_reg[8]_i_2_O_UNCONNECTED [3:1],add_ln34_fu_687_p2[8]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_254[8]}));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln29_reg_908[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .O(and_ln29_reg_9080));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln29_reg_908[0]_i_2 
       (.I0(\icmp_ln24_reg_876_reg_n_5_[0] ),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .O(and_ln29_fu_470_p2));
  FDRE \and_ln29_reg_908_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(and_ln29_reg_908),
        .Q(and_ln29_reg_908_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_908_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(and_ln29_reg_908_pp0_iter1_reg),
        .Q(and_ln29_reg_908_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_908_reg[0] 
       (.C(ap_clk),
        .CE(and_ln29_reg_9080),
        .D(and_ln29_fu_470_p2),
        .Q(and_ln29_reg_908),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln34_reg_1028[14]_i_1 
       (.I0(buffer_reg_1021[15]),
        .I1(icmp_ln24_3_reg_972_pp0_iter3_reg),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\and_ln34_reg_1028[14]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln34_reg_1028[14]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln24_3_reg_972_pp0_iter3_reg),
        .O(and_ln34_reg_10280));
  FDRE \and_ln34_reg_1028_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[0]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[0]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[10] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[10]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[10]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[11] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[11]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[11]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[12] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[12]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[12]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[13] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[13]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[13]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[14] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[14]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[14]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[1] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[1]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[1]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[2] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[2]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[2]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[3] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[3]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[3]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[4] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[4]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[4]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[5] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[5]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[5]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[6] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[6]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[6]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[7] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[7]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[7]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[8] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[8]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[8]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_1028_reg[9] 
       (.C(ap_clk),
        .CE(and_ln34_reg_10280),
        .D(buffer_reg_1021[9]),
        .Q(grp_pointwise_conv2d_fix_2_fu_537_output_r_d0[9]),
        .R(\and_ln34_reg_1028[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm[0]_i_2__1_n_5 ),
        .I1(\out_d_0_reg_243_reg_n_5_[0] ),
        .I2(\out_d_0_reg_243_reg_n_5_[3] ),
        .I3(ap_CS_fsm_state2),
        .I4(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_2_fu_537_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(\out_d_0_reg_243_reg_n_5_[1] ),
        .I1(\out_d_0_reg_243_reg_n_5_[2] ),
        .O(\ap_CS_fsm[0]_i_2__1_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_CS_fsm_state20),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .I3(grp_pointwise_conv2d_fix_2_fu_537_ap_ready),
        .I4(Q[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[4]),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_ap_ready),
        .I2(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[25]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[0] ),
        .I3(\out_d_0_reg_243_reg_n_5_[1] ),
        .I4(\out_d_0_reg_243_reg_n_5_[2] ),
        .O(grp_pointwise_conv2d_fix_2_fu_537_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[0] ),
        .I3(\out_d_0_reg_243_reg_n_5_[1] ),
        .I4(\out_d_0_reg_243_reg_n_5_[2] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter3),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_ce0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .O(grp_pointwise_conv2d_fix_2_fu_537_output_r_ce0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_537_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter4_reg_n_5),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter4_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[0]_i_1 
       (.I0(buffer_reg_1021[0]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \buffer_0_reg_324[10]_i_1 
       (.I0(buffer_reg_1021[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(icmp_ln20_reg_853_pp0_iter4_reg),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[11]_i_1 
       (.I0(buffer_reg_1021[11]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[11]),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[12]_i_1 
       (.I0(buffer_reg_1021[12]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[12]),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[13]_i_1 
       (.I0(buffer_reg_1021[13]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[12]),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[14]_i_1 
       (.I0(buffer_reg_1021[14]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[12]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \buffer_0_reg_324[15]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(icmp_ln20_reg_853_pp0_iter4_reg),
        .O(\buffer_0_reg_324[15]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[15]_i_2 
       (.I0(buffer_reg_1021[15]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[12]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[1]_i_1 
       (.I0(buffer_reg_1021[1]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[2]_i_1 
       (.I0(buffer_reg_1021[2]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[3]_i_1 
       (.I0(buffer_reg_1021[3]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[4]_i_1 
       (.I0(buffer_reg_1021[4]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[5]_i_1 
       (.I0(buffer_reg_1021[5]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[6]_i_1 
       (.I0(buffer_reg_1021[6]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[7]_i_1 
       (.I0(buffer_reg_1021[7]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[8]_i_1 
       (.I0(buffer_reg_1021[8]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_324[9]_i_1 
       (.I0(buffer_reg_1021[9]),
        .I1(icmp_ln20_reg_853_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(SeparableConv2D_2_b_3_reg_830[12]),
        .O(p_1_in[9]));
  FDRE \buffer_0_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[0]),
        .Q(buffer_0_reg_324[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[10]),
        .Q(buffer_0_reg_324[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[11]),
        .Q(buffer_0_reg_324[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[12]),
        .Q(buffer_0_reg_324[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[13]),
        .Q(buffer_0_reg_324[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[14]),
        .Q(buffer_0_reg_324[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[15]),
        .Q(buffer_0_reg_324[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[1]),
        .Q(buffer_0_reg_324[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[2]),
        .Q(buffer_0_reg_324[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[3]),
        .Q(buffer_0_reg_324[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[4]),
        .Q(buffer_0_reg_324[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[5]),
        .Q(buffer_0_reg_324[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[6]),
        .Q(buffer_0_reg_324[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[7]),
        .Q(buffer_0_reg_324[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[8]),
        .Q(buffer_0_reg_324[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_324_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_324[15]_i_1_n_5 ),
        .D(p_1_in[9]),
        .Q(buffer_0_reg_324[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_reg_1021[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln20_reg_853_pp0_iter3_reg),
        .O(buffer_reg_10210));
  FDRE \buffer_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[0]),
        .Q(buffer_reg_1021[0]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[10]),
        .Q(buffer_reg_1021[10]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(s[0]),
        .Q(buffer_reg_1021[11]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(s[1]),
        .Q(buffer_reg_1021[12]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(s[2]),
        .Q(buffer_reg_1021[13]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(s[3]),
        .Q(buffer_reg_1021[14]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(s[4]),
        .Q(buffer_reg_1021[15]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[1]),
        .Q(buffer_reg_1021[1]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[2]),
        .Q(buffer_reg_1021[2]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[3]),
        .Q(buffer_reg_1021[3]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[4]),
        .Q(buffer_reg_1021[4]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[5]),
        .Q(buffer_reg_1021[5]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[6]),
        .Q(buffer_reg_1021[6]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[7]),
        .Q(buffer_reg_1021[7]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[8]),
        .Q(buffer_reg_1021[8]),
        .R(1'b0));
  FDRE \buffer_reg_1021_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_10210),
        .D(sum_s1[9]),
        .Q(buffer_reg_1021[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[0]_i_2__1_n_5 ),
        .I1(\out_d_0_reg_243_reg_n_5_[0] ),
        .I2(\out_d_0_reg_243_reg_n_5_[3] ),
        .I3(ap_CS_fsm_state2),
        .I4(Q[3]),
        .I5(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .O(\out_d_0_reg_243_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \icmp_ln20_reg_853[0]_i_1 
       (.I0(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I1(add_ln20_reg_891[5]),
        .I2(add_ln20_reg_891[7]),
        .I3(add_ln20_reg_891[0]),
        .I4(\icmp_ln20_reg_853[0]_i_2_n_5 ),
        .I5(\icmp_ln20_reg_853[0]_i_3_n_5 ),
        .O(icmp_ln20_fu_393_p2));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \icmp_ln20_reg_853[0]_i_2 
       (.I0(add_ln20_reg_891[2]),
        .I1(add_ln20_reg_891[8]),
        .I2(add_ln20_reg_891[4]),
        .I3(add_ln20_reg_891[3]),
        .I4(add_ln20_reg_891[1]),
        .I5(add_ln20_reg_891[6]),
        .O(\icmp_ln20_reg_853[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \icmp_ln20_reg_853[0]_i_3 
       (.I0(\icmp_ln20_reg_853[0]_i_4_n_5 ),
        .I1(indvar_flatten20_reg_266[2]),
        .I2(indvar_flatten20_reg_266[3]),
        .I3(indvar_flatten20_reg_266[5]),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .O(\icmp_ln20_reg_853[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \icmp_ln20_reg_853[0]_i_4 
       (.I0(indvar_flatten20_reg_266[1]),
        .I1(indvar_flatten20_reg_266[0]),
        .I2(indvar_flatten20_reg_266[4]),
        .I3(indvar_flatten20_reg_266[6]),
        .I4(indvar_flatten20_reg_266[7]),
        .I5(indvar_flatten20_reg_266[8]),
        .O(\icmp_ln20_reg_853[0]_i_4_n_5 ));
  FDRE \icmp_ln20_reg_853_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .Q(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln20_reg_853_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln20_reg_853_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_853_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_reg_853_pp0_iter2_reg),
        .Q(icmp_ln20_reg_853_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_853_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_reg_853_pp0_iter3_reg),
        .Q(icmp_ln20_reg_853_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_fu_393_p2),
        .Q(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00003000AAAAAAAA)) 
    \icmp_ln21_reg_864[0]_i_1 
       (.I0(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I1(\icmp_ln21_reg_864[0]_i_2_n_5 ),
        .I2(\icmp_ln21_reg_864[0]_i_3_n_5 ),
        .I3(\icmp_ln21_reg_864[0]_i_4_n_5 ),
        .I4(\icmp_ln21_reg_864[0]_i_5_n_5 ),
        .I5(add_ln21_reg_8810),
        .O(\icmp_ln21_reg_864[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln21_reg_864[0]_i_2 
       (.I0(\select_ln21_reg_940_reg_n_5_[2] ),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_290[2]),
        .O(\icmp_ln21_reg_864[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln21_reg_864[0]_i_3 
       (.I0(\select_ln21_reg_940_reg_n_5_[5] ),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_290[5]),
        .O(\icmp_ln21_reg_864[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln21_reg_864[0]_i_4 
       (.I0(\select_ln21_reg_940_reg_n_5_[3] ),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_290[3]),
        .O(\icmp_ln21_reg_864[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEFEFEF)) 
    \icmp_ln21_reg_864[0]_i_5 
       (.I0(\add_ln21_reg_881[2]_i_2_n_5 ),
        .I1(\icmp_ln21_reg_864[0]_i_6_n_5 ),
        .I2(\icmp_ln21_reg_864[0]_i_7_n_5 ),
        .I3(\select_ln21_reg_940_reg_n_5_[6] ),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(indvar_flatten_reg_290[6]),
        .O(\icmp_ln21_reg_864[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln21_reg_864[0]_i_6 
       (.I0(\select_ln21_reg_940_reg_n_5_[1] ),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_290[1]),
        .O(\icmp_ln21_reg_864[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln21_reg_864[0]_i_7 
       (.I0(\select_ln21_reg_940_reg_n_5_[4] ),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_290[4]),
        .O(\icmp_ln21_reg_864[0]_i_7_n_5 ));
  FDRE \icmp_ln21_reg_864_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .Q(icmp_ln21_reg_864_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_864_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_864_pp0_iter1_reg),
        .Q(icmp_ln21_reg_864_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_864_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_864_pp0_iter2_reg),
        .Q(icmp_ln21_reg_864_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln21_reg_864[0]_i_1_n_5 ),
        .Q(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln24_3_reg_972[0]_i_1 
       (.I0(icmp_ln24_3_fu_682_p2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln24_3_reg_972),
        .O(\icmp_ln24_3_reg_972[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln24_3_reg_972[0]_i_2 
       (.I0(in_d_reg_961[2]),
        .I1(in_d_reg_961[3]),
        .I2(in_d_reg_961[0]),
        .I3(in_d_reg_961[1]),
        .O(icmp_ln24_3_fu_682_p2));
  FDRE \icmp_ln24_3_reg_972_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln24_3_reg_972),
        .Q(icmp_ln24_3_reg_972_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln24_3_reg_972_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln24_3_reg_972_pp0_iter2_reg),
        .Q(icmp_ln24_3_reg_972_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln24_3_reg_972_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln24_3_reg_972_pp0_iter3_reg),
        .Q(icmp_ln24_3_reg_972_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln24_3_reg_972_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_3_reg_972[0]_i_1_n_5 ),
        .Q(icmp_ln24_3_reg_972),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h300030FFAAAAAAAA)) 
    \icmp_ln24_reg_876[0]_i_1 
       (.I0(\icmp_ln24_reg_876_reg_n_5_[0] ),
        .I1(\select_ln24_6_reg_933_reg_n_5_[3] ),
        .I2(\icmp_ln24_reg_876[0]_i_2_n_5 ),
        .I3(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I4(\icmp_ln24_reg_876[0]_i_3_n_5 ),
        .I5(add_ln21_reg_8810),
        .O(\icmp_ln24_reg_876[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln24_reg_876[0]_i_2 
       (.I0(\select_ln24_6_reg_933_reg_n_5_[2] ),
        .I1(\select_ln24_6_reg_933_reg_n_5_[1] ),
        .I2(\select_ln24_6_reg_933_reg_n_5_[0] ),
        .O(\icmp_ln24_reg_876[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln24_reg_876[0]_i_3 
       (.I0(add_ln29_1_reg_981_reg__0_n_5),
        .I1(add_ln29_1_reg_981_reg__3_n_5),
        .I2(add_ln29_1_reg_981_reg__1_n_5),
        .I3(add_ln29_1_reg_981_reg__2_n_5),
        .O(\icmp_ln24_reg_876[0]_i_3_n_5 ));
  FDRE \icmp_ln24_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_reg_876[0]_i_1_n_5 ),
        .Q(\icmp_ln24_reg_876_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_961[0]_i_1 
       (.I0(\select_ln24_6_reg_933_reg_n_5_[0] ),
        .O(in_d_fu_530_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_961[1]_i_1 
       (.I0(\select_ln24_6_reg_933_reg_n_5_[0] ),
        .I1(\select_ln24_6_reg_933_reg_n_5_[1] ),
        .O(in_d_fu_530_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_reg_961[2]_i_1 
       (.I0(\select_ln24_6_reg_933_reg_n_5_[2] ),
        .I1(\select_ln24_6_reg_933_reg_n_5_[1] ),
        .I2(\select_ln24_6_reg_933_reg_n_5_[0] ),
        .O(in_d_fu_530_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \in_d_reg_961[3]_i_1 
       (.I0(\select_ln24_6_reg_933_reg_n_5_[3] ),
        .I1(\select_ln24_6_reg_933_reg_n_5_[0] ),
        .I2(\select_ln24_6_reg_933_reg_n_5_[1] ),
        .I3(\select_ln24_6_reg_933_reg_n_5_[2] ),
        .O(in_d_fu_530_p2[3]));
  FDRE \in_d_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[0]),
        .Q(in_d_reg_961[0]),
        .R(1'b0));
  FDRE \in_d_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[1]),
        .Q(in_d_reg_961[1]),
        .R(1'b0));
  FDRE \in_d_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[2]),
        .Q(in_d_reg_961[2]),
        .R(1'b0));
  FDRE \in_d_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(in_d_fu_530_p2[3]),
        .Q(in_d_reg_961[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \indvar_flatten20_reg_266[8]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .O(in_d_0_reg_301));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten20_reg_266[8]_i_2 
       (.I0(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\indvar_flatten20_reg_266[8]_i_2_n_5 ));
  FDRE \indvar_flatten20_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[0]),
        .Q(indvar_flatten20_reg_266[0]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[1]),
        .Q(indvar_flatten20_reg_266[1]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[2]),
        .Q(indvar_flatten20_reg_266[2]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[3]),
        .Q(indvar_flatten20_reg_266[3]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[4]),
        .Q(indvar_flatten20_reg_266[4]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[5]),
        .Q(indvar_flatten20_reg_266[5]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[6]),
        .Q(indvar_flatten20_reg_266[6]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[7]),
        .Q(indvar_flatten20_reg_266[7]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten20_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(add_ln20_reg_891[8]),
        .Q(indvar_flatten20_reg_266[8]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(\select_ln21_reg_940_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_290[0]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(\select_ln21_reg_940_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_290[1]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(\select_ln21_reg_940_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_290[2]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(\select_ln21_reg_940_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_290[3]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(\select_ln21_reg_940_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_290[4]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(\select_ln21_reg_940_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_290[5]),
        .R(in_d_0_reg_301));
  FDRE \indvar_flatten_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(\select_ln21_reg_940_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_290[6]),
        .R(in_d_0_reg_301));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_2_reg_1011_reg
       (.A({grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[15],grp_fu_549_p66[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_2_reg_1011_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_q0[15],input_r_q0[15],input_r_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_2_reg_1011_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_2_reg_1011_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_2_reg_1011_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(merge_i_reg_10010),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(mul_ln29_2_reg_1011_reg_0),
        .CEB2(input_load_reg_9960),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_2_reg_10110),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_2_reg_1011_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_2_reg_1011_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_2_reg_1011_reg_P_UNCONNECTED[47:32],mul_ln29_2_reg_1011_reg_n_79,mul_ln29_2_reg_1011_reg_n_80,mul_ln29_2_reg_1011_reg_n_81,mul_ln29_2_reg_1011_reg_n_82,mul_ln29_2_reg_1011_reg_n_83,mul_ln29_2_reg_1011_reg_n_84,mul_ln29_2_reg_1011_reg_n_85,a,mul_ln29_2_reg_1011_reg_n_97,mul_ln29_2_reg_1011_reg_n_98,mul_ln29_2_reg_1011_reg_n_99,mul_ln29_2_reg_1011_reg_n_100,mul_ln29_2_reg_1011_reg_n_101,mul_ln29_2_reg_1011_reg_n_102,mul_ln29_2_reg_1011_reg_n_103,mul_ln29_2_reg_1011_reg_n_104,mul_ln29_2_reg_1011_reg_n_105,mul_ln29_2_reg_1011_reg_n_106,mul_ln29_2_reg_1011_reg_n_107,mul_ln29_2_reg_1011_reg_n_108,mul_ln29_2_reg_1011_reg_n_109,mul_ln29_2_reg_1011_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_2_reg_1011_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_2_reg_1011_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_2_reg_1011_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_2_reg_1011_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln29_2_reg_1011_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_reg_853_pp0_iter2_reg),
        .O(merge_i_reg_10010));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln29_2_reg_1011_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(icmp_ln20_reg_853_pp0_iter2_reg),
        .O(input_load_reg_9960));
  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1_9 network_add_22s_22ns_22_2_1_U103
       (.D({s,sum_s1}),
        .P({mul_ln29_2_reg_1011_reg_n_81,mul_ln29_2_reg_1011_reg_n_82,mul_ln29_2_reg_1011_reg_n_83,mul_ln29_2_reg_1011_reg_n_84,mul_ln29_2_reg_1011_reg_n_85,a}),
        .Q(select_ln24_reg_1006),
        .ap_clk(ap_clk));
  bd_0_hls_inst_0_network_mux_646_16_6_1 network_mux_646_16_6_1_U102
       (.A({grp_fu_549_p66[15],grp_fu_549_p66[13:0]}),
        .Q({p_0_in,\add_ln29_6_reg_956_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\sel4_reg[4]_0 (\sel4_reg[4] ),
        .\sel5_reg[5]_0 (\sel5_reg[5] ));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_243[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_537_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state20),
        .O(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_d_reg_815[0]),
        .Q(\out_d_0_reg_243_reg_n_5_[0] ),
        .R(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_d_reg_815[1]),
        .Q(\out_d_0_reg_243_reg_n_5_[1] ),
        .R(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_d_reg_815[2]),
        .Q(\out_d_0_reg_243_reg_n_5_[2] ),
        .R(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_d_reg_815[3]),
        .Q(\out_d_0_reg_243_reg_n_5_[3] ),
        .R(out_d_0_reg_243));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_815[0]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[0] ),
        .O(out_d_fu_346_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_815[1]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[1] ),
        .I1(\out_d_0_reg_243_reg_n_5_[0] ),
        .O(out_d_fu_346_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_815[2]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[2] ),
        .I1(\out_d_0_reg_243_reg_n_5_[0] ),
        .I2(\out_d_0_reg_243_reg_n_5_[1] ),
        .O(out_d_fu_346_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_815[3]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[3] ),
        .I1(\out_d_0_reg_243_reg_n_5_[0] ),
        .I2(\out_d_0_reg_243_reg_n_5_[1] ),
        .I3(\out_d_0_reg_243_reg_n_5_[2] ),
        .O(out_d_fu_346_p2[3]));
  FDRE \out_d_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_346_p2[0]),
        .Q(out_d_reg_815[0]),
        .R(1'b0));
  FDRE \out_d_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_346_p2[1]),
        .Q(out_d_reg_815[1]),
        .R(1'b0));
  FDRE \out_d_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_346_p2[2]),
        .Q(out_d_reg_815[2]),
        .R(1'b0));
  FDRE \out_d_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_346_p2[3]),
        .Q(out_d_reg_815[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(select_ln20_reg_916[0]),
        .Q(out_h_0_reg_278[0]),
        .R(in_d_0_reg_301));
  FDRE \out_h_0_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(select_ln20_reg_916[1]),
        .Q(out_h_0_reg_278[1]),
        .R(in_d_0_reg_301));
  FDRE \out_h_0_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(select_ln20_reg_916[2]),
        .Q(out_h_0_reg_278[2]),
        .R(in_d_0_reg_301));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \out_h_reg_857[0]_i_1 
       (.I0(out_h_0_reg_278[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I3(select_ln20_reg_916[0]),
        .O(\out_h_reg_857[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_h_reg_857[1]_i_1 
       (.I0(out_h_0_reg_278[0]),
        .I1(select_ln20_reg_916[0]),
        .I2(out_h_0_reg_278[1]),
        .I3(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I4(select_ln20_reg_916[1]),
        .O(sub_ln29_fu_387_p2[1]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \out_h_reg_857[2]_i_1 
       (.I0(out_h_0_reg_278[2]),
        .I1(select_ln20_reg_916[2]),
        .I2(select_ln20_reg_916[1]),
        .I3(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I4(out_h_0_reg_278[1]),
        .I5(zext_ln29_fu_371_p1),
        .O(out_h_fu_399_p2));
  FDRE \out_h_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(\out_h_reg_857[0]_i_1_n_5 ),
        .Q(zext_ln29_14_fu_455_p1[3]),
        .R(1'b0));
  FDRE \out_h_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(sub_ln29_fu_387_p2[1]),
        .Q(zext_ln29_14_fu_455_p1[4]),
        .R(1'b0));
  FDRE \out_h_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_8810),
        .D(out_h_fu_399_p2),
        .Q(zext_ln29_14_fu_455_p1[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \out_w_0_reg_313[0]_i_1 
       (.I0(\out_w_0_reg_313_reg_n_5_[0] ),
        .I1(select_ln24_7_reg_945[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_state4),
        .O(\out_w_0_reg_313[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \out_w_0_reg_313[1]_i_1 
       (.I0(\out_w_0_reg_313_reg_n_5_[1] ),
        .I1(select_ln24_7_reg_945[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_state4),
        .O(\out_w_0_reg_313[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \out_w_0_reg_313[2]_i_1 
       (.I0(\out_w_0_reg_313_reg_n_5_[2] ),
        .I1(select_ln24_7_reg_945[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_state4),
        .O(\out_w_0_reg_313[2]_i_1_n_5 ));
  FDRE \out_w_0_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_313[0]_i_1_n_5 ),
        .Q(\out_w_0_reg_313_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \out_w_0_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_313[1]_i_1_n_5 ),
        .Q(\out_w_0_reg_313_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \out_w_0_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_313[2]_i_1_n_5 ),
        .Q(\out_w_0_reg_313_reg_n_5_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_927[0]_i_1 
       (.I0(\select_ln29_reg_896_reg_n_5_[0] ),
        .O(out_w_fu_486_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_927[1]_i_1 
       (.I0(\select_ln29_reg_896_reg_n_5_[0] ),
        .I1(\select_ln29_reg_896_reg_n_5_[1] ),
        .O(out_w_fu_486_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_927[2]_i_1 
       (.I0(\select_ln29_reg_896_reg_n_5_[2] ),
        .I1(\select_ln29_reg_896_reg_n_5_[1] ),
        .I2(\select_ln29_reg_896_reg_n_5_[0] ),
        .O(out_w_fu_486_p2[2]));
  FDRE \out_w_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(out_w_fu_486_p2[0]),
        .Q(out_w_reg_927[0]),
        .R(1'b0));
  FDRE \out_w_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(out_w_fu_486_p2[1]),
        .Q(out_w_reg_927[1]),
        .R(1'b0));
  FDRE \out_w_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(out_w_fu_486_p2[2]),
        .Q(out_w_reg_927[2]),
        .R(1'b0));
  FDRE \phi_mul_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[0]),
        .Q(phi_mul_reg_254[0]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[1]),
        .Q(phi_mul_reg_254[1]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[2]),
        .Q(phi_mul_reg_254[2]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[3]),
        .Q(phi_mul_reg_254[3]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[4]),
        .Q(phi_mul_reg_254[4]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[5]),
        .Q(phi_mul_reg_254[5]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[6]),
        .Q(phi_mul_reg_254[6]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[7]),
        .Q(phi_mul_reg_254[7]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln19_reg_807[8]),
        .Q(phi_mul_reg_254[8]),
        .R(out_d_0_reg_243));
  LUT5 #(
    .INIT(32'hFE000000)) 
    ram_reg_0_i_105__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_0_i_128
       (.I0(MemBank_B_address014_out),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(icmp_ln24_3_reg_972_pp0_iter4_reg),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h00FF000000800080)) 
    ram_reg_0_i_131
       (.I0(Q[4]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(MemBank_B_address015_out),
        .I4(grp_padding2d_fix16_fu_545_output_r_ce0),
        .I5(MemBank_B_address014_out),
        .O(\ap_CS_fsm_reg[24] ));
  LUT5 #(
    .INIT(32'h00000040)) 
    ram_reg_0_i_243
       (.I0(MemBank_B_address014_out),
        .I1(grp_pointwise_conv2d_fix_2_fu_537_output_r_address0),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\add_ln34_1_reg_986_pp0_iter3_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \select_ln20_reg_916[0]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[3]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(out_h_0_reg_278[0]),
        .I3(add_ln20_reg_8910),
        .I4(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I5(select_ln20_reg_916[0]),
        .O(\select_ln20_reg_916[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \select_ln20_reg_916[1]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[4]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(out_h_0_reg_278[1]),
        .I3(add_ln20_reg_8910),
        .I4(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I5(select_ln20_reg_916[1]),
        .O(\select_ln20_reg_916[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \select_ln20_reg_916[2]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[5]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(out_h_0_reg_278[2]),
        .I3(add_ln20_reg_8910),
        .I4(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I5(select_ln20_reg_916[2]),
        .O(\select_ln20_reg_916[2]_i_1_n_5 ));
  FDRE \select_ln20_reg_916_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln20_reg_916[0]_i_1_n_5 ),
        .Q(select_ln20_reg_916[0]),
        .R(1'b0));
  FDRE \select_ln20_reg_916_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln20_reg_916[1]_i_1_n_5 ),
        .Q(select_ln20_reg_916[1]),
        .R(1'b0));
  FDRE \select_ln20_reg_916_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln20_reg_916[2]_i_1_n_5 ),
        .Q(select_ln20_reg_916[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln21_reg_940[6]_i_1 
       (.I0(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(select_ln21_reg_940));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln21_reg_940[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(select_ln21_reg_9400));
  FDSE \select_ln21_reg_940_reg[0] 
       (.C(ap_clk),
        .CE(select_ln21_reg_9400),
        .D(add_ln21_reg_881[0]),
        .Q(\select_ln21_reg_940_reg_n_5_[0] ),
        .S(select_ln21_reg_940));
  FDRE \select_ln21_reg_940_reg[1] 
       (.C(ap_clk),
        .CE(select_ln21_reg_9400),
        .D(add_ln21_reg_881[1]),
        .Q(\select_ln21_reg_940_reg_n_5_[1] ),
        .R(select_ln21_reg_940));
  FDRE \select_ln21_reg_940_reg[2] 
       (.C(ap_clk),
        .CE(select_ln21_reg_9400),
        .D(add_ln21_reg_881[2]),
        .Q(\select_ln21_reg_940_reg_n_5_[2] ),
        .R(select_ln21_reg_940));
  FDRE \select_ln21_reg_940_reg[3] 
       (.C(ap_clk),
        .CE(select_ln21_reg_9400),
        .D(add_ln21_reg_881[3]),
        .Q(\select_ln21_reg_940_reg_n_5_[3] ),
        .R(select_ln21_reg_940));
  FDRE \select_ln21_reg_940_reg[4] 
       (.C(ap_clk),
        .CE(select_ln21_reg_9400),
        .D(add_ln21_reg_881[4]),
        .Q(\select_ln21_reg_940_reg_n_5_[4] ),
        .R(select_ln21_reg_940));
  FDRE \select_ln21_reg_940_reg[5] 
       (.C(ap_clk),
        .CE(select_ln21_reg_9400),
        .D(add_ln21_reg_881[5]),
        .Q(\select_ln21_reg_940_reg_n_5_[5] ),
        .R(select_ln21_reg_940));
  FDRE \select_ln21_reg_940_reg[6] 
       (.C(ap_clk),
        .CE(select_ln21_reg_9400),
        .D(add_ln21_reg_881[6]),
        .Q(\select_ln21_reg_940_reg_n_5_[6] ),
        .R(select_ln21_reg_940));
  LUT4 #(
    .INIT(16'h4440)) 
    \select_ln24_6_reg_933[3]_i_1 
       (.I0(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(and_ln29_reg_908),
        .I3(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .O(select_ln24_6_reg_933));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_6_reg_933[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .O(out_w_reg_9270));
  FDRE \select_ln24_6_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(add_ln29_1_reg_981_reg__3_n_5),
        .Q(\select_ln24_6_reg_933_reg_n_5_[0] ),
        .R(select_ln24_6_reg_933));
  FDRE \select_ln24_6_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(add_ln29_1_reg_981_reg__2_n_5),
        .Q(\select_ln24_6_reg_933_reg_n_5_[1] ),
        .R(select_ln24_6_reg_933));
  FDRE \select_ln24_6_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(add_ln29_1_reg_981_reg__1_n_5),
        .Q(\select_ln24_6_reg_933_reg_n_5_[2] ),
        .R(select_ln24_6_reg_933));
  FDRE \select_ln24_6_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(add_ln29_1_reg_981_reg__0_n_5),
        .Q(\select_ln24_6_reg_933_reg_n_5_[3] ),
        .R(select_ln24_6_reg_933));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_7_reg_945[0]_i_1 
       (.I0(out_w_reg_927[0]),
        .I1(and_ln29_reg_908),
        .I2(\select_ln29_reg_896_reg_n_5_[0] ),
        .O(select_ln24_7_fu_509_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_7_reg_945[1]_i_1 
       (.I0(out_w_reg_927[1]),
        .I1(and_ln29_reg_908),
        .I2(\select_ln29_reg_896_reg_n_5_[1] ),
        .O(select_ln24_7_fu_509_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_7_reg_945[2]_i_1 
       (.I0(out_w_reg_927[2]),
        .I1(and_ln29_reg_908),
        .I2(\select_ln29_reg_896_reg_n_5_[2] ),
        .O(select_ln24_7_fu_509_p3[2]));
  FDRE \select_ln24_7_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(select_ln24_7_fu_509_p3[0]),
        .Q(select_ln24_7_reg_945[0]),
        .R(1'b0));
  FDRE \select_ln24_7_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(select_ln24_7_fu_509_p3[1]),
        .Q(select_ln24_7_reg_945[1]),
        .R(1'b0));
  FDRE \select_ln24_7_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .D(select_ln24_7_fu_509_p3[2]),
        .Q(select_ln24_7_reg_945[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[0]_i_1 
       (.I0(buffer_reg_1021[0]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[0]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[0]),
        .O(select_ln24_fu_725_p3[0]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \select_ln24_reg_1006[10]_i_1 
       (.I0(buffer_0_reg_324[10]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_reg_1021[10]),
        .I3(and_ln29_reg_908_pp0_iter2_reg),
        .I4(icmp_ln21_reg_864_pp0_iter3_reg),
        .O(\select_ln24_reg_1006[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[11]_i_1 
       (.I0(buffer_reg_1021[11]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[11]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[11]),
        .O(select_ln24_fu_725_p3[11]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[12]_i_1 
       (.I0(buffer_reg_1021[12]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[12]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[12]),
        .O(select_ln24_fu_725_p3[12]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[13]_i_1 
       (.I0(buffer_reg_1021[13]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[13]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[12]),
        .O(select_ln24_fu_725_p3[13]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[14]_i_1 
       (.I0(buffer_reg_1021[14]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[14]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[12]),
        .O(select_ln24_fu_725_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1006[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln20_reg_853_pp0_iter3_reg),
        .O(mul_ln29_2_reg_10110));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[15]_i_2 
       (.I0(buffer_reg_1021[15]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[15]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[12]),
        .O(select_ln24_fu_725_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln24_reg_1006[15]_i_3 
       (.I0(icmp_ln20_reg_853_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\select_ln24_reg_1006[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[1]_i_1 
       (.I0(buffer_reg_1021[1]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[1]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[1]),
        .O(select_ln24_fu_725_p3[1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[2]_i_1 
       (.I0(buffer_reg_1021[2]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[2]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[2]),
        .O(select_ln24_fu_725_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[3]_i_1 
       (.I0(buffer_reg_1021[3]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[3]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[3]),
        .O(select_ln24_fu_725_p3[3]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[4]_i_1 
       (.I0(buffer_reg_1021[4]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[4]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[4]),
        .O(select_ln24_fu_725_p3[4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[5]_i_1 
       (.I0(buffer_reg_1021[5]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[5]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[5]),
        .O(select_ln24_fu_725_p3[5]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[6]_i_1 
       (.I0(buffer_reg_1021[6]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[6]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[6]),
        .O(select_ln24_fu_725_p3[6]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[7]_i_1 
       (.I0(buffer_reg_1021[7]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[7]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[7]),
        .O(select_ln24_fu_725_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[8]_i_1 
       (.I0(buffer_reg_1021[8]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[8]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[8]),
        .O(select_ln24_fu_725_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \select_ln24_reg_1006[9]_i_1 
       (.I0(buffer_reg_1021[9]),
        .I1(\select_ln24_reg_1006[15]_i_3_n_5 ),
        .I2(buffer_0_reg_324[9]),
        .I3(icmp_ln21_reg_864_pp0_iter3_reg),
        .I4(and_ln29_reg_908_pp0_iter2_reg),
        .I5(sext_ln29_reg_835[12]),
        .O(select_ln24_fu_725_p3[9]));
  FDRE \select_ln24_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[0]),
        .Q(select_ln24_reg_1006[0]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(\select_ln24_reg_1006[10]_i_1_n_5 ),
        .Q(select_ln24_reg_1006[10]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[11]),
        .Q(select_ln24_reg_1006[11]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[12]),
        .Q(select_ln24_reg_1006[12]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[13]),
        .Q(select_ln24_reg_1006[13]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[14]),
        .Q(select_ln24_reg_1006[14]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[15]),
        .Q(select_ln24_reg_1006[15]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[1]),
        .Q(select_ln24_reg_1006[1]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[2]),
        .Q(select_ln24_reg_1006[2]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[3]),
        .Q(select_ln24_reg_1006[3]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[4]),
        .Q(select_ln24_reg_1006[4]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[5]),
        .Q(select_ln24_reg_1006[5]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[6]),
        .Q(select_ln24_reg_1006[6]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[7]),
        .Q(select_ln24_reg_1006[7]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[8]),
        .Q(select_ln24_reg_1006[8]),
        .R(1'b0));
  FDRE \select_ln24_reg_1006_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln29_2_reg_10110),
        .D(select_ln24_fu_725_p3[9]),
        .Q(select_ln24_reg_1006[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_7_reg_921[0]_i_1 
       (.I0(sub_ln29_3_reg_902[0]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(sub_ln29_reg_847[0]),
        .O(select_ln29_7_fu_481_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_7_reg_921[1]_i_1 
       (.I0(sub_ln29_3_reg_902[1]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(sub_ln29_reg_847[1]),
        .O(select_ln29_7_fu_481_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_7_reg_921[2]_i_1 
       (.I0(sub_ln29_3_reg_902[2]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(sub_ln29_reg_847[2]),
        .O(select_ln29_7_fu_481_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_7_reg_921[3]_i_1 
       (.I0(sub_ln29_3_reg_902[3]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(sub_ln29_reg_847[3]),
        .O(select_ln29_7_fu_481_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_7_reg_921[4]_i_1 
       (.I0(sub_ln29_3_reg_902[4]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(sub_ln29_reg_847[4]),
        .O(select_ln29_7_fu_481_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_7_reg_921[5]_i_1 
       (.I0(sub_ln29_3_reg_902[5]),
        .I1(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .I2(sub_ln29_reg_847[5]),
        .O(select_ln29_7_fu_481_p3[5]));
  FDRE \select_ln29_7_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(select_ln29_7_fu_481_p3[0]),
        .Q(select_ln29_7_reg_921[0]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(select_ln29_7_fu_481_p3[1]),
        .Q(select_ln29_7_reg_921[1]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(select_ln29_7_fu_481_p3[2]),
        .Q(select_ln29_7_reg_921[2]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(select_ln29_7_fu_481_p3[3]),
        .Q(select_ln29_7_reg_921[3]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(select_ln29_7_fu_481_p3[4]),
        .Q(select_ln29_7_reg_921[4]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_9270),
        .D(select_ln29_7_fu_481_p3[5]),
        .Q(select_ln29_7_reg_921[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAACFC0AAAA)) 
    \select_ln29_reg_896[0]_i_1 
       (.I0(\select_ln29_reg_896_reg_n_5_[0] ),
        .I1(\out_w_0_reg_313_reg_n_5_[0] ),
        .I2(\select_ln29_reg_896[2]_i_2_n_5 ),
        .I3(select_ln24_7_reg_945[0]),
        .I4(and_ln29_reg_9080),
        .I5(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .O(\select_ln29_reg_896[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000AAAAFC0CAAAA)) 
    \select_ln29_reg_896[1]_i_1 
       (.I0(\select_ln29_reg_896_reg_n_5_[1] ),
        .I1(select_ln24_7_reg_945[1]),
        .I2(\select_ln29_reg_896[2]_i_2_n_5 ),
        .I3(\out_w_0_reg_313_reg_n_5_[1] ),
        .I4(and_ln29_reg_9080),
        .I5(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .O(\select_ln29_reg_896[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000AAAAFC0CAAAA)) 
    \select_ln29_reg_896[2]_i_1 
       (.I0(\select_ln29_reg_896_reg_n_5_[2] ),
        .I1(select_ln24_7_reg_945[2]),
        .I2(\select_ln29_reg_896[2]_i_2_n_5 ),
        .I3(\out_w_0_reg_313_reg_n_5_[2] ),
        .I4(and_ln29_reg_9080),
        .I5(\icmp_ln21_reg_864_reg_n_5_[0] ),
        .O(\select_ln29_reg_896[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \select_ln29_reg_896[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln20_reg_853_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\select_ln29_reg_896[2]_i_2_n_5 ));
  FDRE \select_ln29_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln29_reg_896[0]_i_1_n_5 ),
        .Q(\select_ln29_reg_896_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln29_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln29_reg_896[1]_i_1_n_5 ),
        .Q(\select_ln29_reg_896_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln29_reg_896_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln29_reg_896[2]_i_1_n_5 ),
        .Q(\select_ln29_reg_896_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[0]),
        .Q(sext_ln29_reg_835[0]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[11]),
        .Q(sext_ln29_reg_835[11]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[12]),
        .Q(sext_ln29_reg_835[12]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[1]),
        .Q(sext_ln29_reg_835[1]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[2]),
        .Q(sext_ln29_reg_835[2]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[3]),
        .Q(sext_ln29_reg_835[3]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[4]),
        .Q(sext_ln29_reg_835[4]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[5]),
        .Q(sext_ln29_reg_835[5]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[6]),
        .Q(sext_ln29_reg_835[6]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[7]),
        .Q(sext_ln29_reg_835[7]),
        .R(1'b0));
  FDRE \sext_ln29_reg_835_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_2_b_3_reg_830[8]),
        .Q(sext_ln29_reg_835[8]),
        .R(1'b0));
  FDRE \shl_ln_reg_842_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_825[0]),
        .Q(shl_ln_reg_842[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_842_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_825[1]),
        .Q(shl_ln_reg_842[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_842_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_825[2]),
        .Q(shl_ln_reg_842[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln29_3_reg_902[1]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[3]),
        .I1(zext_ln29_14_fu_455_p1[4]),
        .O(sub_ln29_3_fu_459_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln29_3_reg_902[2]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[5]),
        .I1(zext_ln29_14_fu_455_p1[4]),
        .I2(zext_ln29_14_fu_455_p1[3]),
        .O(\sub_ln29_3_reg_902[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \sub_ln29_3_reg_902[3]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[4]),
        .I1(zext_ln29_14_fu_455_p1[5]),
        .I2(zext_ln29_14_fu_455_p1[3]),
        .O(sub_ln29_3_fu_459_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hC2)) 
    \sub_ln29_3_reg_902[4]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[5]),
        .I1(zext_ln29_14_fu_455_p1[4]),
        .I2(zext_ln29_14_fu_455_p1[3]),
        .O(sub_ln29_3_fu_459_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sub_ln29_3_reg_902[5]_i_1 
       (.I0(zext_ln29_14_fu_455_p1[5]),
        .I1(zext_ln29_14_fu_455_p1[4]),
        .I2(zext_ln29_14_fu_455_p1[3]),
        .O(sub_ln29_3_fu_459_p2[5]));
  FDRE \sub_ln29_3_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(and_ln29_reg_9080),
        .D(zext_ln29_14_fu_455_p1[3]),
        .Q(sub_ln29_3_reg_902[0]),
        .R(1'b0));
  FDRE \sub_ln29_3_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(and_ln29_reg_9080),
        .D(sub_ln29_3_fu_459_p2[1]),
        .Q(sub_ln29_3_reg_902[1]),
        .R(1'b0));
  FDRE \sub_ln29_3_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(and_ln29_reg_9080),
        .D(\sub_ln29_3_reg_902[2]_i_1_n_5 ),
        .Q(sub_ln29_3_reg_902[2]),
        .R(1'b0));
  FDRE \sub_ln29_3_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(and_ln29_reg_9080),
        .D(sub_ln29_3_fu_459_p2[3]),
        .Q(sub_ln29_3_reg_902[3]),
        .R(1'b0));
  FDRE \sub_ln29_3_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(and_ln29_reg_9080),
        .D(sub_ln29_3_fu_459_p2[4]),
        .Q(sub_ln29_3_reg_902[4]),
        .R(1'b0));
  FDRE \sub_ln29_3_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(and_ln29_reg_9080),
        .D(sub_ln29_3_fu_459_p2[5]),
        .Q(sub_ln29_3_reg_902[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \sub_ln29_reg_847[0]_i_1 
       (.I0(select_ln20_reg_916[0]),
        .I1(\icmp_ln20_reg_853_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_h_0_reg_278[0]),
        .O(zext_ln29_fu_371_p1));
  LUT6 #(
    .INIT(64'h0151F1A10E5EFEAE)) 
    \sub_ln29_reg_847[2]_i_1 
       (.I0(zext_ln29_fu_371_p1),
        .I1(out_h_0_reg_278[1]),
        .I2(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I3(select_ln20_reg_916[1]),
        .I4(select_ln20_reg_916[2]),
        .I5(out_h_0_reg_278[2]),
        .O(sub_ln29_fu_387_p2[2]));
  LUT6 #(
    .INIT(64'h00FF00FC00BB00B8)) 
    \sub_ln29_reg_847[3]_i_1 
       (.I0(select_ln20_reg_916[2]),
        .I1(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I2(out_h_0_reg_278[2]),
        .I3(zext_ln29_fu_371_p1),
        .I4(out_h_0_reg_278[1]),
        .I5(select_ln20_reg_916[1]),
        .O(\sub_ln29_reg_847[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA5A5C3C0A0A0C3C0)) 
    \sub_ln29_reg_847[4]_i_1 
       (.I0(select_ln20_reg_916[1]),
        .I1(out_h_0_reg_278[1]),
        .I2(zext_ln29_fu_371_p1),
        .I3(out_h_0_reg_278[2]),
        .I4(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I5(select_ln20_reg_916[2]),
        .O(sub_ln29_fu_387_p2[4]));
  LUT6 #(
    .INIT(64'hCCAACCAAC0AAC000)) 
    \sub_ln29_reg_847[5]_i_1 
       (.I0(out_h_0_reg_278[2]),
        .I1(select_ln20_reg_916[2]),
        .I2(select_ln20_reg_916[1]),
        .I3(\indvar_flatten20_reg_266[8]_i_2_n_5 ),
        .I4(out_h_0_reg_278[1]),
        .I5(zext_ln29_fu_371_p1),
        .O(sub_ln29_fu_387_p2[5]));
  FDRE \sub_ln29_reg_847_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln29_fu_371_p1),
        .Q(sub_ln29_reg_847[0]),
        .R(1'b0));
  FDRE \sub_ln29_reg_847_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_387_p2[1]),
        .Q(sub_ln29_reg_847[1]),
        .R(1'b0));
  FDRE \sub_ln29_reg_847_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_387_p2[2]),
        .Q(sub_ln29_reg_847[2]),
        .R(1'b0));
  FDRE \sub_ln29_reg_847_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sub_ln29_reg_847[3]_i_1_n_5 ),
        .Q(sub_ln29_reg_847[3]),
        .R(1'b0));
  FDRE \sub_ln29_reg_847_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_387_p2[4]),
        .Q(sub_ln29_reg_847[4]),
        .R(1'b0));
  FDRE \sub_ln29_reg_847_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_387_p2[5]),
        .Q(sub_ln29_reg_847[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5F5F5FDA0A0A0A0)) 
    \trunc_ln29_reg_825[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[0] ),
        .I3(\out_d_0_reg_243_reg_n_5_[1] ),
        .I4(\out_d_0_reg_243_reg_n_5_[2] ),
        .I5(trunc_ln29_reg_825[0]),
        .O(\trunc_ln29_reg_825[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF55FF5DAA00AA00)) 
    \trunc_ln29_reg_825[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[0] ),
        .I3(\out_d_0_reg_243_reg_n_5_[1] ),
        .I4(\out_d_0_reg_243_reg_n_5_[2] ),
        .I5(trunc_ln29_reg_825[1]),
        .O(\trunc_ln29_reg_825[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF555DAAAA0000)) 
    \trunc_ln29_reg_825[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[0] ),
        .I3(\out_d_0_reg_243_reg_n_5_[1] ),
        .I4(\out_d_0_reg_243_reg_n_5_[2] ),
        .I5(trunc_ln29_reg_825[2]),
        .O(\trunc_ln29_reg_825[2]_i_1_n_5 ));
  FDRE \trunc_ln29_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_825[0]_i_1_n_5 ),
        .Q(trunc_ln29_reg_825[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_825[1]_i_1_n_5 ),
        .Q(trunc_ln29_reg_825[1]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_825[2]_i_1_n_5 ),
        .Q(trunc_ln29_reg_825[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
   (\q0_reg[12] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]\q0_reg[12] ;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [10:0]\q0_reg[12] ;

  bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
   (\q0_reg[12]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]\q0_reg[12]_0 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [12:0]p_0_out;
  wire \q0[6]_i_1__2_n_5 ;
  wire \q0[7]_i_1__2_n_5 ;
  wire \q0[8]_i_1__2_n_5 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [10:0]\q0_reg[12]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \q0[0]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[11]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[12]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hC7)) 
    \q0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \q0[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hDB)) 
    \q0[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \q0[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \q0[6]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[6]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[7]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[7]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \q0[8]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[8]_i_1__2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[12]_0 [9]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(Q[1]),
        .Q(\q0_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[7]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_3
   (\add_ln34_1_reg_1268_pp0_iter5_reg_reg[12]__0_0 ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    ADDRARDADDR,
    D,
    \ap_CS_fsm_reg[26] ,
    WEA,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[31] ,
    grp_pointwise_conv2d_fix_3_fu_529_output_r_d0,
    ap_clk,
    \sel4_reg[4] ,
    \sel5_reg[5] ,
    \sel6_reg[6] ,
    MemBank_A_address01,
    Q,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    ram_reg_0,
    ram_reg_7_3,
    MemBank_B_address015_out,
    grp_max_pooling2d_fix16_fu_563_input_r_ce0,
    input_data_data_V_0_ack_out,
    mul_ln29_reg_1293_reg_0,
    grp_up_sampling2d_fix16_fu_592_output_r_ce0,
    mul_ln29_reg_1293_reg_1,
    mul_ln29_reg_1293_reg_2,
    mul_ln29_reg_1293_reg_3,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    MemBank_B_address01,
    input_r_address0,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_i_19_0,
    ram_reg_0_i_19_1,
    grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0,
    grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0,
    ram_reg_7_4,
    ram_reg_7_5,
    grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg,
    ram_reg_0_38,
    ram_reg_0_39,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ram_reg_0_43,
    ram_reg_0_44,
    ram_reg_0_45,
    ram_reg_0_46,
    ram_reg_0_47,
    ram_reg_0_48,
    ram_reg_0_49,
    ram_reg_0_50,
    ram_reg_0_51,
    ram_reg_0_52,
    ram_reg_0_53,
    ram_reg_0_54,
    ram_reg_0_55,
    ram_reg_0_56,
    ram_reg_0_57,
    ram_reg_0_58,
    ram_reg_0_59,
    ram_reg_0_60,
    ram_reg_0_61,
    ram_reg_0_62,
    ram_reg_0_63,
    ram_reg_0_64,
    ram_reg_0_65,
    ram_reg_0_66,
    ram_reg_0_67,
    ram_reg_0_68,
    ram_reg_0_69,
    ram_reg_0_70,
    ram_reg_0_71,
    ram_reg_0_72,
    ram_reg_0_73,
    ram_reg_0_74,
    ram_reg_0_75,
    ram_reg_0_76,
    ram_reg_0_77,
    ram_reg_0_78,
    ram_reg_0_79,
    ram_reg_0_80,
    ap_rst_n,
    ram_reg_0_81,
    grp_pointwise_conv2d_fix_1_fu_521_output_r_address0,
    ram_reg_0_82,
    ram_reg_0_83,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    input_r_q0);
  output [0:0]\add_ln34_1_reg_1268_pp0_iter5_reg_reg[12]__0_0 ;
  output ap_rst_n_inv;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output [11:0]ADDRARDADDR;
  output [1:0]D;
  output [13:0]\ap_CS_fsm_reg[26] ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[31] ;
  output [14:0]grp_pointwise_conv2d_fix_3_fu_529_output_r_d0;
  input ap_clk;
  input \sel4_reg[4] ;
  input \sel5_reg[5] ;
  input \sel6_reg[6] ;
  input MemBank_A_address01;
  input [4:0]Q;
  input ram_reg_7;
  input [0:0]ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_7_2;
  input ram_reg_0;
  input ram_reg_7_3;
  input MemBank_B_address015_out;
  input grp_max_pooling2d_fix16_fu_563_input_r_ce0;
  input input_data_data_V_0_ack_out;
  input mul_ln29_reg_1293_reg_0;
  input grp_up_sampling2d_fix16_fu_592_output_r_ce0;
  input mul_ln29_reg_1293_reg_1;
  input mul_ln29_reg_1293_reg_2;
  input mul_ln29_reg_1293_reg_3;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input MemBank_B_address01;
  input [0:0]input_r_address0;
  input [0:0]ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_i_19_0;
  input ram_reg_0_i_19_1;
  input grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0;
  input grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0;
  input ram_reg_7_4;
  input ram_reg_7_5;
  input grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input ram_reg_0_40;
  input ram_reg_0_41;
  input ram_reg_0_42;
  input ram_reg_0_43;
  input ram_reg_0_44;
  input ram_reg_0_45;
  input ram_reg_0_46;
  input ram_reg_0_47;
  input ram_reg_0_48;
  input ram_reg_0_49;
  input ram_reg_0_50;
  input ram_reg_0_51;
  input ram_reg_0_52;
  input ram_reg_0_53;
  input ram_reg_0_54;
  input ram_reg_0_55;
  input ram_reg_0_56;
  input ram_reg_0_57;
  input ram_reg_0_58;
  input ram_reg_0_59;
  input ram_reg_0_60;
  input ram_reg_0_61;
  input ram_reg_0_62;
  input ram_reg_0_63;
  input ram_reg_0_64;
  input ram_reg_0_65;
  input ram_reg_0_66;
  input ram_reg_0_67;
  input ram_reg_0_68;
  input ram_reg_0_69;
  input ram_reg_0_70;
  input ram_reg_0_71;
  input ram_reg_0_72;
  input ram_reg_0_73;
  input ram_reg_0_74;
  input ram_reg_0_75;
  input ram_reg_0_76;
  input ram_reg_0_77;
  input ram_reg_0_78;
  input ram_reg_0_79;
  input ram_reg_0_80;
  input ap_rst_n;
  input [10:0]ram_reg_0_81;
  input [11:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_address0;
  input [13:0]ram_reg_0_82;
  input [12:0]ram_reg_0_83;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input [15:0]input_r_q0;

  wire [11:0]ADDRARDADDR;
  wire [1:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01;
  wire MemBank_B_address015_out;
  wire [4:0]Q;
  wire [13:0]SeparableConv2D_3_b_3_reg_1112;
  wire [1:0]WEA;
  wire [10:0]a;
  wire [11:1]add_ln19_fu_472_p2;
  wire [11:1]add_ln19_reg_1089;
  wire \add_ln19_reg_1089[4]_i_2_n_5 ;
  wire \add_ln19_reg_1089[8]_i_2_n_5 ;
  wire \add_ln19_reg_1089[8]_i_3_n_5 ;
  wire \add_ln19_reg_1089_reg[11]_i_1_n_7 ;
  wire \add_ln19_reg_1089_reg[11]_i_1_n_8 ;
  wire \add_ln19_reg_1089_reg[4]_i_1_n_5 ;
  wire \add_ln19_reg_1089_reg[4]_i_1_n_6 ;
  wire \add_ln19_reg_1089_reg[4]_i_1_n_7 ;
  wire \add_ln19_reg_1089_reg[4]_i_1_n_8 ;
  wire \add_ln19_reg_1089_reg[8]_i_1_n_5 ;
  wire \add_ln19_reg_1089_reg[8]_i_1_n_6 ;
  wire \add_ln19_reg_1089_reg[8]_i_1_n_7 ;
  wire \add_ln19_reg_1089_reg[8]_i_1_n_8 ;
  wire [10:0]add_ln20_fu_572_p2;
  wire [10:0]add_ln20_reg_1168;
  wire add_ln20_reg_11680;
  wire \add_ln20_reg_1168[10]_i_3_n_5 ;
  wire [7:0]add_ln21_fu_557_p2;
  wire [7:0]add_ln21_reg_1158;
  wire add_ln21_reg_11580;
  wire \add_ln21_reg_1158[3]_i_2_n_5 ;
  wire \add_ln21_reg_1158[5]_i_2__0_n_5 ;
  wire \add_ln21_reg_1158[7]_i_2__0_n_5 ;
  wire add_ln29_1_reg_1254_reg__0_n_5;
  wire add_ln29_1_reg_1254_reg__1_n_5;
  wire add_ln29_1_reg_1254_reg__2_n_5;
  wire add_ln29_1_reg_1254_reg__3_n_5;
  wire add_ln29_1_reg_1254_reg_i_2__0_n_5;
  wire add_ln29_1_reg_1254_reg_n_100;
  wire add_ln29_1_reg_1254_reg_n_101;
  wire add_ln29_1_reg_1254_reg_n_102;
  wire add_ln29_1_reg_1254_reg_n_103;
  wire add_ln29_1_reg_1254_reg_n_104;
  wire add_ln29_1_reg_1254_reg_n_105;
  wire add_ln29_1_reg_1254_reg_n_106;
  wire add_ln29_1_reg_1254_reg_n_107;
  wire add_ln29_1_reg_1254_reg_n_108;
  wire add_ln29_1_reg_1254_reg_n_109;
  wire add_ln29_1_reg_1254_reg_n_110;
  wire add_ln29_1_reg_1254_reg_n_99;
  wire [8:1]add_ln29_4_fu_671_p2;
  wire [8:0]add_ln29_4_reg_1233;
  wire add_ln29_4_reg_12330;
  wire \add_ln29_4_reg_1233[4]_i_2_n_5 ;
  wire \add_ln29_4_reg_1233[4]_i_3_n_5 ;
  wire \add_ln29_4_reg_1233[4]_i_4_n_5 ;
  wire \add_ln29_4_reg_1233_reg[4]_i_1_n_5 ;
  wire \add_ln29_4_reg_1233_reg[4]_i_1_n_6 ;
  wire \add_ln29_4_reg_1233_reg[4]_i_1_n_7 ;
  wire \add_ln29_4_reg_1233_reg[4]_i_1_n_8 ;
  wire \add_ln29_4_reg_1233_reg[8]_i_2_n_7 ;
  wire \add_ln29_4_reg_1233_reg[8]_i_2_n_8 ;
  wire [6:3]add_ln29_5_fu_690_p2;
  wire [6:0]add_ln29_5_reg_1243;
  wire add_ln29_5_reg_12430;
  wire [8:1]add_ln29_fu_567_p2;
  wire [8:0]add_ln29_reg_1163;
  wire add_ln29_reg_11630;
  wire \add_ln29_reg_1163[4]_i_2__0_n_5 ;
  wire \add_ln29_reg_1163[4]_i_3__0_n_5 ;
  wire \add_ln29_reg_1163[4]_i_4__0_n_5 ;
  wire \add_ln29_reg_1163_reg[4]_i_1__0_n_5 ;
  wire \add_ln29_reg_1163_reg[4]_i_1__0_n_6 ;
  wire \add_ln29_reg_1163_reg[4]_i_1__0_n_7 ;
  wire \add_ln29_reg_1163_reg[4]_i_1__0_n_8 ;
  wire \add_ln29_reg_1163_reg[8]_i_2__0_n_7 ;
  wire \add_ln29_reg_1163_reg[8]_i_2__0_n_8 ;
  wire [12:1]add_ln34_1_fu_987_p2;
  wire [12:0]add_ln34_1_reg_1268;
  wire add_ln34_1_reg_12680;
  wire \add_ln34_1_reg_1268[12]_i_3_n_5 ;
  wire \add_ln34_1_reg_1268[12]_i_4_n_5 ;
  wire \add_ln34_1_reg_1268[12]_i_5_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_2_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_3_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_4_n_5 ;
  wire \add_ln34_1_reg_1268[4]_i_5_n_5 ;
  wire \add_ln34_1_reg_1268[8]_i_2_n_5 ;
  wire \add_ln34_1_reg_1268[8]_i_3_n_5 ;
  wire \add_ln34_1_reg_1268[8]_i_4_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[12]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2_n_5 ;
  wire \add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2_n_5 ;
  wire [0:0]\add_ln34_1_reg_1268_pp0_iter5_reg_reg[12]__0_0 ;
  wire \add_ln34_1_reg_1268_reg[12]_i_2_n_6 ;
  wire \add_ln34_1_reg_1268_reg[12]_i_2_n_7 ;
  wire \add_ln34_1_reg_1268_reg[12]_i_2_n_8 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_5 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_6 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_7 ;
  wire \add_ln34_1_reg_1268_reg[4]_i_1_n_8 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_5 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_6 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_7 ;
  wire \add_ln34_1_reg_1268_reg[8]_i_1_n_8 ;
  wire [11:0]add_ln34_fu_975_p2;
  wire [11:0]add_ln34_reg_1263;
  wire add_ln34_reg_12630;
  wire \add_ln34_reg_1263[3]_i_2__0_n_5 ;
  wire \add_ln34_reg_1263[3]_i_3__0_n_5 ;
  wire \add_ln34_reg_1263[3]_i_4__0_n_5 ;
  wire \add_ln34_reg_1263[3]_i_5__0_n_5 ;
  wire \add_ln34_reg_1263_reg[11]_i_2_n_6 ;
  wire \add_ln34_reg_1263_reg[11]_i_2_n_7 ;
  wire \add_ln34_reg_1263_reg[11]_i_2_n_8 ;
  wire \add_ln34_reg_1263_reg[3]_i_1__0_n_5 ;
  wire \add_ln34_reg_1263_reg[3]_i_1__0_n_6 ;
  wire \add_ln34_reg_1263_reg[3]_i_1__0_n_7 ;
  wire \add_ln34_reg_1263_reg[3]_i_1__0_n_8 ;
  wire \add_ln34_reg_1263_reg[7]_i_1__0_n_5 ;
  wire \add_ln34_reg_1263_reg[7]_i_1__0_n_6 ;
  wire \add_ln34_reg_1263_reg[7]_i_1__0_n_7 ;
  wire \add_ln34_reg_1263_reg[7]_i_1__0_n_8 ;
  wire and_ln29_fu_635_p2;
  wire and_ln29_reg_1201;
  wire and_ln29_reg_12010;
  wire \and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire and_ln29_reg_1201_pp0_iter3_reg;
  wire and_ln34_reg_13100;
  wire \and_ln34_reg_1310[14]_i_1__0_n_5 ;
  wire \ap_CS_fsm[0]_i_3__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire [13:0]\ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire [1:0]\ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter50;
  wire ap_enable_reg_pp0_iter5_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter5_reg_n_5;
  wire [0:0]ap_phi_mux_out_h_0_phi_fu_420_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]buffer_0_reg_450;
  wire \buffer_0_reg_450[15]_i_1__0_n_5 ;
  wire [15:0]buffer_reg_1303;
  wire buffer_reg_13030;
  wire [15:0]grp_fu_709_p130;
  wire grp_max_pooling2d_fix16_fu_563_input_r_ce0;
  wire [11:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0;
  wire grp_pointwise_conv2d_fix_3_fu_529_ap_ready;
  wire grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_3_fu_529_input_r_address0;
  wire [11:0]grp_pointwise_conv2d_fix_3_fu_529_output_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_529_output_r_ce0;
  wire [14:0]grp_pointwise_conv2d_fix_3_fu_529_output_r_d0;
  wire grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0;
  wire grp_up_sampling2d_fix16_fu_592_output_r_ce0;
  wire icmp_ln20_fu_539_p2;
  wire \icmp_ln20_reg_1135[0]_i_2__0_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_3__0_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_4_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_5__0_n_5 ;
  wire \icmp_ln20_reg_1135[0]_i_6__0_n_5 ;
  wire \icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln20_reg_1135_pp0_iter2_reg;
  wire icmp_ln20_reg_1135_pp0_iter3_reg;
  wire icmp_ln20_reg_1135_pp0_iter4_reg;
  wire \icmp_ln20_reg_1135_reg_n_5_[0] ;
  wire \icmp_ln21_reg_1146[0]_i_1__0_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_2__0_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_3__0_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_4__0_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_5__0_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_6__0_n_5 ;
  wire \icmp_ln21_reg_1146[0]_i_7__0_n_5 ;
  wire icmp_ln21_reg_1146_pp0_iter1_reg;
  wire icmp_ln21_reg_1146_pp0_iter2_reg;
  wire icmp_ln21_reg_1146_pp0_iter3_reg;
  wire \icmp_ln21_reg_1146_reg_n_5_[0] ;
  wire icmp_ln24_2_fu_970_p2;
  wire icmp_ln24_2_reg_1259;
  wire \icmp_ln24_2_reg_1259[0]_i_1_n_5 ;
  wire \icmp_ln24_2_reg_1259_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln24_2_reg_1259_pp0_iter4_reg;
  wire icmp_ln24_reg_11850;
  wire \icmp_ln24_reg_1185[0]_i_1_n_5 ;
  wire \icmp_ln24_reg_1185[0]_i_2_n_5 ;
  wire \icmp_ln24_reg_1185[0]_i_3_n_5 ;
  wire \icmp_ln24_reg_1185[0]_i_4_n_5 ;
  wire \icmp_ln24_reg_1185_reg_n_5_[0] ;
  wire in_d_0_reg_4600;
  wire [3:0]in_d_fu_695_p2;
  wire [3:0]in_d_reg_1248;
  wire indvar_flatten20_reg_404;
  wire \indvar_flatten20_reg_404[10]_i_2_n_5 ;
  wire \indvar_flatten20_reg_404_reg_n_5_[0] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[10] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[1] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[2] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[3] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[4] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[5] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[6] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[7] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[8] ;
  wire \indvar_flatten20_reg_404_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_428;
  wire input_data_data_V_0_ack_out;
  wire input_load_reg_12780;
  wire [0:0]input_r_address0;
  wire [15:0]input_r_q0;
  wire mul_ln29_reg_12930;
  wire mul_ln29_reg_1293_reg_0;
  wire mul_ln29_reg_1293_reg_1;
  wire mul_ln29_reg_1293_reg_2;
  wire mul_ln29_reg_1293_reg_3;
  wire mul_ln29_reg_1293_reg_n_100;
  wire mul_ln29_reg_1293_reg_n_101;
  wire mul_ln29_reg_1293_reg_n_102;
  wire mul_ln29_reg_1293_reg_n_103;
  wire mul_ln29_reg_1293_reg_n_104;
  wire mul_ln29_reg_1293_reg_n_105;
  wire mul_ln29_reg_1293_reg_n_106;
  wire mul_ln29_reg_1293_reg_n_107;
  wire mul_ln29_reg_1293_reg_n_108;
  wire mul_ln29_reg_1293_reg_n_109;
  wire mul_ln29_reg_1293_reg_n_110;
  wire mul_ln29_reg_1293_reg_n_79;
  wire mul_ln29_reg_1293_reg_n_80;
  wire mul_ln29_reg_1293_reg_n_81;
  wire mul_ln29_reg_1293_reg_n_82;
  wire mul_ln29_reg_1293_reg_n_83;
  wire mul_ln29_reg_1293_reg_n_84;
  wire mul_ln29_reg_1293_reg_n_85;
  wire mul_ln29_reg_1293_reg_n_97;
  wire mul_ln29_reg_1293_reg_n_98;
  wire mul_ln29_reg_1293_reg_n_99;
  wire out_d_0_reg_381;
  wire \out_d_0_reg_381_reg_n_5_[0] ;
  wire \out_d_0_reg_381_reg_n_5_[1] ;
  wire \out_d_0_reg_381_reg_n_5_[2] ;
  wire \out_d_0_reg_381_reg_n_5_[3] ;
  wire \out_d_0_reg_381_reg_n_5_[4] ;
  wire [4:0]out_d_fu_484_p2;
  wire [4:0]out_d_reg_1097;
  wire [3:0]out_h_0_reg_416;
  wire [3:3]out_h_fu_545_p2;
  wire \out_h_reg_1139[0]_i_1__0_n_5 ;
  wire \out_h_reg_1139[2]_i_1__0_n_5 ;
  wire [3:0]out_w_0_reg_439;
  wire \out_w_0_reg_439[3]_i_1__0_n_5 ;
  wire [3:0]out_w_fu_640_p2;
  wire [3:0]out_w_reg_1209;
  wire [4:0]p_0_in;
  wire [15:0]p_1_in;
  wire p_7_in;
  wire [11:1]phi_mul_reg_392;
  wire [13:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire [0:0]ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire ram_reg_0_41;
  wire ram_reg_0_42;
  wire ram_reg_0_43;
  wire ram_reg_0_44;
  wire ram_reg_0_45;
  wire ram_reg_0_46;
  wire ram_reg_0_47;
  wire ram_reg_0_48;
  wire ram_reg_0_49;
  wire ram_reg_0_5;
  wire ram_reg_0_50;
  wire ram_reg_0_51;
  wire ram_reg_0_52;
  wire ram_reg_0_53;
  wire ram_reg_0_54;
  wire ram_reg_0_55;
  wire ram_reg_0_56;
  wire ram_reg_0_57;
  wire ram_reg_0_58;
  wire ram_reg_0_59;
  wire ram_reg_0_6;
  wire ram_reg_0_60;
  wire ram_reg_0_61;
  wire ram_reg_0_62;
  wire ram_reg_0_63;
  wire ram_reg_0_64;
  wire ram_reg_0_65;
  wire ram_reg_0_66;
  wire ram_reg_0_67;
  wire ram_reg_0_68;
  wire ram_reg_0_69;
  wire ram_reg_0_7;
  wire ram_reg_0_70;
  wire ram_reg_0_71;
  wire ram_reg_0_72;
  wire ram_reg_0_73;
  wire ram_reg_0_74;
  wire ram_reg_0_75;
  wire ram_reg_0_76;
  wire ram_reg_0_77;
  wire ram_reg_0_78;
  wire ram_reg_0_79;
  wire ram_reg_0_8;
  wire ram_reg_0_80;
  wire [10:0]ram_reg_0_81;
  wire [13:0]ram_reg_0_82;
  wire [12:0]ram_reg_0_83;
  wire ram_reg_0_9;
  wire ram_reg_0_i_125_n_5;
  wire ram_reg_0_i_129_n_5;
  wire ram_reg_0_i_150_n_5;
  wire ram_reg_0_i_19_0;
  wire ram_reg_0_i_19_1;
  wire ram_reg_0_i_19_n_5;
  wire ram_reg_0_i_24__0_n_5;
  wire ram_reg_0_i_29__0_n_5;
  wire ram_reg_0_i_33_n_5;
  wire ram_reg_0_i_34_n_5;
  wire ram_reg_0_i_37__0_n_5;
  wire ram_reg_0_i_41__0_n_5;
  wire ram_reg_0_i_45__0_n_5;
  wire ram_reg_0_i_46_n_5;
  wire ram_reg_0_i_49__0_n_5;
  wire ram_reg_0_i_50_n_5;
  wire ram_reg_0_i_51__0_n_5;
  wire ram_reg_0_i_53__0_n_5;
  wire ram_reg_0_i_55__0_n_5;
  wire ram_reg_0_i_57__0_n_5;
  wire ram_reg_0_i_59__0_n_5;
  wire ram_reg_0_i_61__0_n_5;
  wire ram_reg_0_i_63__0_n_5;
  wire ram_reg_0_i_65__0_n_5;
  wire ram_reg_0_i_67__0_n_5;
  wire ram_reg_0_i_69__0_n_5;
  wire ram_reg_0_i_71__0_n_5;
  wire ram_reg_0_i_73__0_n_5;
  wire ram_reg_0_i_75__0_n_5;
  wire ram_reg_0_i_77__0_n_5;
  wire ram_reg_0_i_79__0_n_5;
  wire ram_reg_0_i_83__0_n_5;
  wire ram_reg_0_i_87__0_n_5;
  wire ram_reg_0_i_91__0_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_7;
  wire [0:0]ram_reg_7_0;
  wire ram_reg_7_1;
  wire ram_reg_7_2;
  wire ram_reg_7_3;
  wire ram_reg_7_4;
  wire ram_reg_7_5;
  wire [4:0]s;
  wire \sel4_reg[4] ;
  wire \sel5_reg[5] ;
  wire \sel6_reg[6] ;
  wire [3:0]select_ln20_fu_619_p3;
  wire [3:0]select_ln20_reg_1190;
  wire select_ln20_reg_11900;
  wire select_ln21_reg_1215;
  wire select_ln21_reg_12150;
  wire \select_ln21_reg_1215_reg_n_5_[0] ;
  wire \select_ln21_reg_1215_reg_n_5_[1] ;
  wire \select_ln21_reg_1215_reg_n_5_[2] ;
  wire \select_ln21_reg_1215_reg_n_5_[3] ;
  wire \select_ln21_reg_1215_reg_n_5_[4] ;
  wire \select_ln21_reg_1215_reg_n_5_[5] ;
  wire \select_ln21_reg_1215_reg_n_5_[6] ;
  wire \select_ln21_reg_1215_reg_n_5_[7] ;
  wire select_ln24_3_reg_1220;
  wire \select_ln24_3_reg_1220_reg_n_5_[0] ;
  wire \select_ln24_3_reg_1220_reg_n_5_[1] ;
  wire \select_ln24_3_reg_1220_reg_n_5_[2] ;
  wire \select_ln24_3_reg_1220_reg_n_5_[3] ;
  wire [3:0]select_ln24_4_fu_663_p3;
  wire [3:0]select_ln24_4_reg_1227;
  wire [8:0]select_ln24_5_fu_681_p3;
  wire [15:0]select_ln24_fu_1007_p3;
  wire \select_ln24_reg_1288[15]_i_3__0_n_5 ;
  wire \select_ln24_reg_1288_reg_n_5_[0] ;
  wire \select_ln24_reg_1288_reg_n_5_[10] ;
  wire \select_ln24_reg_1288_reg_n_5_[1] ;
  wire \select_ln24_reg_1288_reg_n_5_[2] ;
  wire \select_ln24_reg_1288_reg_n_5_[3] ;
  wire \select_ln24_reg_1288_reg_n_5_[4] ;
  wire \select_ln24_reg_1288_reg_n_5_[5] ;
  wire \select_ln24_reg_1288_reg_n_5_[6] ;
  wire \select_ln24_reg_1288_reg_n_5_[7] ;
  wire \select_ln24_reg_1288_reg_n_5_[8] ;
  wire \select_ln24_reg_1288_reg_n_5_[9] ;
  wire [7:1]select_ln29_4_fu_625_p3;
  wire [6:0]select_ln29_4_reg_1195_pp0_iter1_reg_reg;
  wire [6:0]select_ln29_4_reg_1195_reg;
  wire select_ln29_reg_1173;
  wire \select_ln29_reg_1173_reg_n_5_[0] ;
  wire \select_ln29_reg_1173_reg_n_5_[1] ;
  wire \select_ln29_reg_1173_reg_n_5_[2] ;
  wire \select_ln29_reg_1173_reg_n_5_[3] ;
  wire [13:0]sext_ln29_reg_1117;
  wire [6:3]shl_ln_reg_1124;
  wire [7:2]sub_ln29_2_fu_607_p2;
  wire [6:0]sub_ln29_2_reg_1179_reg;
  wire [7:4]sub_ln29_fu_533_p2;
  wire [7:1]sub_ln29_reg_1129;
  wire \sub_ln29_reg_1129[2]_i_1__0_n_5 ;
  wire \sub_ln29_reg_1129[3]_i_1__0_n_5 ;
  wire \sub_ln29_reg_1129[6]_i_2__0_n_5 ;
  wire \sub_ln29_reg_1129[7]_i_2__0_n_5 ;
  wire \sub_ln29_reg_1129[7]_i_3_n_5 ;
  wire [10:0]sum_s1;
  wire [3:0]trunc_ln29_reg_1107;
  wire [3:0]zext_ln24_fu_563_p1;
  wire [7:4]zext_ln29_7_fu_592_p1;
  wire [3:2]\NLW_add_ln19_reg_1089_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln19_reg_1089_reg[11]_i_1_O_UNCONNECTED ;
  wire NLW_add_ln29_1_reg_1254_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_1254_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln29_1_reg_1254_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln29_1_reg_1254_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln29_1_reg_1254_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln29_1_reg_1254_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln29_1_reg_1254_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_add_ln29_4_reg_1233_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln29_4_reg_1233_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln29_4_reg_1233_reg[8]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln29_reg_1163_reg[4]_i_1__0_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln29_reg_1163_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln29_reg_1163_reg[8]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_1_reg_1268_reg[12]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_1_reg_1268_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_reg_1263_reg[11]_i_2_CO_UNCONNECTED ;
  wire NLW_mul_ln29_reg_1293_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1293_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1293_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_reg_1293_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1293_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1293_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_reg_1293_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_reg_1293_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_reg_1293_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_reg_1293_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_reg_1293_reg_PCOUT_UNCONNECTED;

  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(SeparableConv2D_3_b_3_reg_1112[0]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[10]),
        .Q(SeparableConv2D_3_b_3_reg_1112[10]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[11]),
        .Q(SeparableConv2D_3_b_3_reg_1112[11]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[12]),
        .Q(SeparableConv2D_3_b_3_reg_1112[12]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[13]),
        .Q(SeparableConv2D_3_b_3_reg_1112[13]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(SeparableConv2D_3_b_3_reg_1112[1]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(SeparableConv2D_3_b_3_reg_1112[2]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(SeparableConv2D_3_b_3_reg_1112[3]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(SeparableConv2D_3_b_3_reg_1112[4]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(SeparableConv2D_3_b_3_reg_1112[5]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(SeparableConv2D_3_b_3_reg_1112[6]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(SeparableConv2D_3_b_3_reg_1112[7]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[8]),
        .Q(SeparableConv2D_3_b_3_reg_1112[8]),
        .R(1'b0));
  FDRE \SeparableConv2D_3_b_3_reg_1112_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[9]),
        .Q(SeparableConv2D_3_b_3_reg_1112[9]),
        .R(1'b0));
  bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s SeparableConv2D_3_b_s_U
       (.Q({\out_d_0_reg_381_reg_n_5_[3] ,\out_d_0_reg_381_reg_n_5_[2] ,\out_d_0_reg_381_reg_n_5_[1] ,\out_d_0_reg_381_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[13] (q0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1089[4]_i_2 
       (.I0(phi_mul_reg_392[2]),
        .O(\add_ln19_reg_1089[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1089[8]_i_2 
       (.I0(phi_mul_reg_392[7]),
        .O(\add_ln19_reg_1089[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1089[8]_i_3 
       (.I0(phi_mul_reg_392[6]),
        .O(\add_ln19_reg_1089[8]_i_3_n_5 ));
  FDRE \add_ln19_reg_1089_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[10]),
        .Q(add_ln19_reg_1089[10]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[11]),
        .Q(add_ln19_reg_1089[11]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_1089_reg[11]_i_1 
       (.CI(\add_ln19_reg_1089_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln19_reg_1089_reg[11]_i_1_CO_UNCONNECTED [3:2],\add_ln19_reg_1089_reg[11]_i_1_n_7 ,\add_ln19_reg_1089_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln19_reg_1089_reg[11]_i_1_O_UNCONNECTED [3],add_ln19_fu_472_p2[11:9]}),
        .S({1'b0,phi_mul_reg_392[11:9]}));
  FDRE \add_ln19_reg_1089_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[1]),
        .Q(add_ln19_reg_1089[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[2]),
        .Q(add_ln19_reg_1089[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[3]),
        .Q(add_ln19_reg_1089[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[4]),
        .Q(add_ln19_reg_1089[4]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_1089_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln19_reg_1089_reg[4]_i_1_n_5 ,\add_ln19_reg_1089_reg[4]_i_1_n_6 ,\add_ln19_reg_1089_reg[4]_i_1_n_7 ,\add_ln19_reg_1089_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_392[2],1'b0}),
        .O(add_ln19_fu_472_p2[4:1]),
        .S({phi_mul_reg_392[4:3],\add_ln19_reg_1089[4]_i_2_n_5 ,phi_mul_reg_392[1]}));
  FDRE \add_ln19_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[5]),
        .Q(add_ln19_reg_1089[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[6]),
        .Q(add_ln19_reg_1089[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[7]),
        .Q(add_ln19_reg_1089[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_1089_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[8]),
        .Q(add_ln19_reg_1089[8]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_1089_reg[8]_i_1 
       (.CI(\add_ln19_reg_1089_reg[4]_i_1_n_5 ),
        .CO({\add_ln19_reg_1089_reg[8]_i_1_n_5 ,\add_ln19_reg_1089_reg[8]_i_1_n_6 ,\add_ln19_reg_1089_reg[8]_i_1_n_7 ,\add_ln19_reg_1089_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_392[7:6],1'b0}),
        .O(add_ln19_fu_472_p2[8:5]),
        .S({phi_mul_reg_392[8],\add_ln19_reg_1089[8]_i_2_n_5 ,\add_ln19_reg_1089[8]_i_3_n_5 ,phi_mul_reg_392[5]}));
  FDRE \add_ln19_reg_1089_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_472_p2[9]),
        .Q(add_ln19_reg_1089[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln20_reg_1168[0]_i_1__0 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .O(add_ln20_fu_572_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_reg_1168[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln20_reg_11680));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln20_reg_1168[10]_i_2 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[10] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[8] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .I3(\add_ln20_reg_1168[10]_i_3_n_5 ),
        .I4(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .I5(\indvar_flatten20_reg_404_reg_n_5_[9] ),
        .O(add_ln20_fu_572_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln20_reg_1168[10]_i_3 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[5] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[4] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I4(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .I5(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .O(\add_ln20_reg_1168[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_reg_1168[1]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .O(add_ln20_fu_572_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln20_reg_1168[2]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .O(add_ln20_fu_572_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln20_reg_1168[3]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .O(add_ln20_fu_572_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln20_reg_1168[4]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[4] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .I4(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .O(add_ln20_fu_572_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln20_reg_1168[5]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .I4(\indvar_flatten20_reg_404_reg_n_5_[4] ),
        .I5(\indvar_flatten20_reg_404_reg_n_5_[5] ),
        .O(add_ln20_fu_572_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_reg_1168[6]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .I1(\add_ln20_reg_1168[10]_i_3_n_5 ),
        .O(add_ln20_fu_572_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln20_reg_1168[7]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .I1(\add_ln20_reg_1168[10]_i_3_n_5 ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .O(add_ln20_fu_572_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln20_reg_1168[8]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[8] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .I2(\add_ln20_reg_1168[10]_i_3_n_5 ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .O(add_ln20_fu_572_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln20_reg_1168[9]_i_1 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[9] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .I2(\add_ln20_reg_1168[10]_i_3_n_5 ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .I4(\indvar_flatten20_reg_404_reg_n_5_[8] ),
        .O(add_ln20_fu_572_p2[9]));
  FDRE \add_ln20_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[0]),
        .Q(add_ln20_reg_1168[0]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[10] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[10]),
        .Q(add_ln20_reg_1168[10]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[1]),
        .Q(add_ln20_reg_1168[1]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[2]),
        .Q(add_ln20_reg_1168[2]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[3]),
        .Q(add_ln20_reg_1168[3]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[4]),
        .Q(add_ln20_reg_1168[4]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[5]),
        .Q(add_ln20_reg_1168[5]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[6]),
        .Q(add_ln20_reg_1168[6]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[7]),
        .Q(add_ln20_reg_1168[7]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[8] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[8]),
        .Q(add_ln20_reg_1168[8]),
        .R(1'b0));
  FDRE \add_ln20_reg_1168_reg[9] 
       (.C(ap_clk),
        .CE(add_ln20_reg_11680),
        .D(add_ln20_fu_572_p2[9]),
        .Q(add_ln20_reg_1168[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \add_ln21_reg_1158[0]_i_1__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_428[0]),
        .O(add_ln21_fu_557_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT5 #(
    .INIT(32'h5A335ACC)) 
    \add_ln21_reg_1158[1]_i_1__0 
       (.I0(indvar_flatten_reg_428[1]),
        .I1(\select_ln21_reg_1215_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_428[0]),
        .I3(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I4(\select_ln21_reg_1215_reg_n_5_[0] ),
        .O(add_ln21_fu_557_p2[1]));
  LUT6 #(
    .INIT(64'hC3C3A5AACCCCA5AA)) 
    \add_ln21_reg_1158[2]_i_1__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[2] ),
        .I1(indvar_flatten_reg_428[2]),
        .I2(add_ln21_fu_557_p2[0]),
        .I3(\select_ln21_reg_1215_reg_n_5_[1] ),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(indvar_flatten_reg_428[1]),
        .O(add_ln21_fu_557_p2[2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_1158[3]_i_1__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[3] ),
        .I1(indvar_flatten_reg_428[3]),
        .I2(\add_ln21_reg_1158[3]_i_2_n_5 ),
        .I3(indvar_flatten_reg_428[2]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[2] ),
        .O(add_ln21_fu_557_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT5 #(
    .INIT(32'hA0CCA000)) 
    \add_ln21_reg_1158[3]_i_2 
       (.I0(indvar_flatten_reg_428[1]),
        .I1(\select_ln21_reg_1215_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_428[0]),
        .I3(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I4(\select_ln21_reg_1215_reg_n_5_[0] ),
        .O(\add_ln21_reg_1158[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln21_reg_1158[4]_i_1__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(indvar_flatten_reg_428[4]),
        .I4(\add_ln21_reg_1158[5]_i_2__0_n_5 ),
        .O(add_ln21_fu_557_p2[4]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_1158[5]_i_1__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[5] ),
        .I1(indvar_flatten_reg_428[5]),
        .I2(\add_ln21_reg_1158[5]_i_2__0_n_5 ),
        .I3(indvar_flatten_reg_428[4]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[4] ),
        .O(add_ln21_fu_557_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln21_reg_1158[5]_i_2__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[3] ),
        .I1(indvar_flatten_reg_428[3]),
        .I2(\add_ln21_reg_1158[3]_i_2_n_5 ),
        .I3(indvar_flatten_reg_428[2]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[2] ),
        .O(\add_ln21_reg_1158[5]_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln21_reg_1158[6]_i_1__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[6] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(indvar_flatten_reg_428[6]),
        .I4(\add_ln21_reg_1158[7]_i_2__0_n_5 ),
        .O(add_ln21_fu_557_p2[6]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln21_reg_1158[7]_i_1__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[7] ),
        .I1(indvar_flatten_reg_428[7]),
        .I2(\add_ln21_reg_1158[7]_i_2__0_n_5 ),
        .I3(indvar_flatten_reg_428[6]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[6] ),
        .O(add_ln21_fu_557_p2[7]));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \add_ln21_reg_1158[7]_i_2__0 
       (.I0(\add_ln21_reg_1158[5]_i_2__0_n_5 ),
        .I1(indvar_flatten_reg_428[4]),
        .I2(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I3(\select_ln21_reg_1215_reg_n_5_[4] ),
        .I4(indvar_flatten_reg_428[5]),
        .I5(\select_ln21_reg_1215_reg_n_5_[5] ),
        .O(\add_ln21_reg_1158[7]_i_2__0_n_5 ));
  FDRE \add_ln21_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[0]),
        .Q(add_ln21_reg_1158[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[1]),
        .Q(add_ln21_reg_1158[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[2]),
        .Q(add_ln21_reg_1158[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[3]),
        .Q(add_ln21_reg_1158[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[4]),
        .Q(add_ln21_reg_1158[4]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[5] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[5]),
        .Q(add_ln21_reg_1158[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[6] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[6]),
        .Q(add_ln21_reg_1158[6]),
        .R(1'b0));
  FDRE \add_ln21_reg_1158_reg[7] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(add_ln21_fu_557_p2[7]),
        .Q(add_ln21_reg_1158[7]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_110),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_100),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_99),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[13]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_109),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_108),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_107),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_106),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_105),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_104),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_103),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_102),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln29_1_reg_1254_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln29_1_reg_1254_reg_n_101),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln29_1_reg_1254_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln29_1_reg_1254_reg__0_n_5,add_ln29_1_reg_1254_reg__1_n_5,add_ln29_1_reg_1254_reg__2_n_5,add_ln29_1_reg_1254_reg__3_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln29_1_reg_1254_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln29_1_reg_1254_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3[8],select_ln24_5_fu_681_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln29_1_reg_1254_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln29_1_reg_1254_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_7_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(add_ln29_5_reg_12430),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln29_1_reg_1254_reg_i_2__0_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln29_1_reg_1254_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln29_1_reg_1254_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln29_1_reg_1254_reg_P_UNCONNECTED[47:12],add_ln29_1_reg_1254_reg_n_99,add_ln29_1_reg_1254_reg_n_100,add_ln29_1_reg_1254_reg_n_101,add_ln29_1_reg_1254_reg_n_102,add_ln29_1_reg_1254_reg_n_103,add_ln29_1_reg_1254_reg_n_104,add_ln29_1_reg_1254_reg_n_105,add_ln29_1_reg_1254_reg_n_106,add_ln29_1_reg_1254_reg_n_107,add_ln29_1_reg_1254_reg_n_108,add_ln29_1_reg_1254_reg_n_109,add_ln29_1_reg_1254_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln29_1_reg_1254_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln29_1_reg_1254_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln29_1_reg_1254_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(select_ln24_3_reg_1220),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln29_1_reg_1254_reg_UNDERFLOW_UNCONNECTED));
  FDRE add_ln29_1_reg_1254_reg__0
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[3]),
        .Q(add_ln29_1_reg_1254_reg__0_n_5),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  FDRE add_ln29_1_reg_1254_reg__1
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[2]),
        .Q(add_ln29_1_reg_1254_reg__1_n_5),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  FDRE add_ln29_1_reg_1254_reg__2
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[1]),
        .Q(add_ln29_1_reg_1254_reg__2_n_5),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  FDRE add_ln29_1_reg_1254_reg__3
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[0]),
        .Q(add_ln29_1_reg_1254_reg__3_n_5),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_10__0
       (.I0(add_ln29_4_reg_1233[1]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_2_reg_1179_reg[0]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[1]),
        .O(select_ln24_5_fu_681_p3[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln29_1_reg_1254_reg_i_11__0
       (.I0(add_ln29_4_reg_1233[0]),
        .I1(and_ln29_reg_1201),
        .I2(add_ln29_reg_1163[0]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .O(select_ln24_5_fu_681_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_1254_reg_i_1__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln29_5_reg_12430));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln29_1_reg_1254_reg_i_2__0
       (.I0(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(add_ln29_1_reg_1254_reg_i_2__0_n_5));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln29_1_reg_1254_reg_i_3__0
       (.I0(add_ln29_4_reg_1233[8]),
        .I1(and_ln29_reg_1201),
        .I2(add_ln29_reg_1163[8]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .O(select_ln24_5_fu_681_p3[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_4__0
       (.I0(add_ln29_4_reg_1233[7]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_2_reg_1179_reg[6]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[7]),
        .O(select_ln24_5_fu_681_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_5__0
       (.I0(add_ln29_4_reg_1233[6]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_2_reg_1179_reg[5]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[6]),
        .O(select_ln24_5_fu_681_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_6__0
       (.I0(add_ln29_4_reg_1233[5]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_2_reg_1179_reg[4]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[5]),
        .O(select_ln24_5_fu_681_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_7__0
       (.I0(add_ln29_4_reg_1233[4]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_2_reg_1179_reg[3]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[4]),
        .O(select_ln24_5_fu_681_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_8__0
       (.I0(add_ln29_4_reg_1233[3]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_2_reg_1179_reg[2]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[3]),
        .O(select_ln24_5_fu_681_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln29_1_reg_1254_reg_i_9__0
       (.I0(add_ln29_4_reg_1233[2]),
        .I1(and_ln29_reg_1201),
        .I2(sub_ln29_2_reg_1179_reg[1]),
        .I3(icmp_ln21_reg_1146_pp0_iter1_reg),
        .I4(add_ln29_reg_1163[2]),
        .O(select_ln24_5_fu_681_p3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_4_reg_1233[1]_i_1 
       (.I0(select_ln29_4_reg_1195_reg[0]),
        .I1(out_w_reg_1209[1]),
        .O(add_ln29_4_fu_671_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_4_reg_1233[4]_i_2 
       (.I0(select_ln29_4_reg_1195_reg[2]),
        .I1(out_w_reg_1209[3]),
        .O(\add_ln29_4_reg_1233[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_4_reg_1233[4]_i_3 
       (.I0(select_ln29_4_reg_1195_reg[1]),
        .I1(out_w_reg_1209[2]),
        .O(\add_ln29_4_reg_1233[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_4_reg_1233[4]_i_4 
       (.I0(select_ln29_4_reg_1195_reg[0]),
        .I1(out_w_reg_1209[1]),
        .O(\add_ln29_4_reg_1233[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln29_4_reg_1233[8]_i_1 
       (.I0(and_ln29_reg_1201),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(add_ln29_4_reg_12330));
  FDRE \add_ln29_4_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(out_w_reg_1209[0]),
        .Q(add_ln29_4_reg_1233[0]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1233_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[1]),
        .Q(add_ln29_4_reg_1233[1]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1233_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[2]),
        .Q(add_ln29_4_reg_1233[2]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1233_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[3]),
        .Q(add_ln29_4_reg_1233[3]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1233_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[4]),
        .Q(add_ln29_4_reg_1233[4]),
        .R(1'b0));
  CARRY4 \add_ln29_4_reg_1233_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln29_4_reg_1233_reg[4]_i_1_n_5 ,\add_ln29_4_reg_1233_reg[4]_i_1_n_6 ,\add_ln29_4_reg_1233_reg[4]_i_1_n_7 ,\add_ln29_4_reg_1233_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln29_4_reg_1195_reg[2:0]}),
        .O({add_ln29_4_fu_671_p2[4:2],\NLW_add_ln29_4_reg_1233_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln29_4_reg_1195_reg[3],\add_ln29_4_reg_1233[4]_i_2_n_5 ,\add_ln29_4_reg_1233[4]_i_3_n_5 ,\add_ln29_4_reg_1233[4]_i_4_n_5 }));
  FDRE \add_ln29_4_reg_1233_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[5]),
        .Q(add_ln29_4_reg_1233[5]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1233_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[6]),
        .Q(add_ln29_4_reg_1233[6]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1233_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[7]),
        .Q(add_ln29_4_reg_1233[7]),
        .R(1'b0));
  FDRE \add_ln29_4_reg_1233_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_4_reg_12330),
        .D(add_ln29_4_fu_671_p2[8]),
        .Q(add_ln29_4_reg_1233[8]),
        .R(1'b0));
  CARRY4 \add_ln29_4_reg_1233_reg[8]_i_2 
       (.CI(\add_ln29_4_reg_1233_reg[4]_i_1_n_5 ),
        .CO({add_ln29_4_fu_671_p2[8],\NLW_add_ln29_4_reg_1233_reg[8]_i_2_CO_UNCONNECTED [2],\add_ln29_4_reg_1233_reg[8]_i_2_n_7 ,\add_ln29_4_reg_1233_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln29_4_reg_1233_reg[8]_i_2_O_UNCONNECTED [3],add_ln29_4_fu_671_p2[7:5]}),
        .S({1'b1,select_ln29_4_reg_1195_reg[6:4]}));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_5_reg_1243[3]_i_1 
       (.I0(\select_ln24_3_reg_1220_reg_n_5_[3] ),
        .I1(shl_ln_reg_1124[3]),
        .O(add_ln29_5_fu_690_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln29_5_reg_1243[4]_i_1 
       (.I0(shl_ln_reg_1124[4]),
        .I1(shl_ln_reg_1124[3]),
        .I2(\select_ln24_3_reg_1220_reg_n_5_[3] ),
        .O(add_ln29_5_fu_690_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln29_5_reg_1243[5]_i_1 
       (.I0(shl_ln_reg_1124[5]),
        .I1(\select_ln24_3_reg_1220_reg_n_5_[3] ),
        .I2(shl_ln_reg_1124[3]),
        .I3(shl_ln_reg_1124[4]),
        .O(add_ln29_5_fu_690_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln29_5_reg_1243[6]_i_1 
       (.I0(shl_ln_reg_1124[6]),
        .I1(shl_ln_reg_1124[4]),
        .I2(shl_ln_reg_1124[3]),
        .I3(\select_ln24_3_reg_1220_reg_n_5_[3] ),
        .I4(shl_ln_reg_1124[5]),
        .O(add_ln29_5_fu_690_p2[6]));
  FDRE \add_ln29_5_reg_1243_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_5_reg_12430),
        .D(\select_ln24_3_reg_1220_reg_n_5_[0] ),
        .Q(add_ln29_5_reg_1243[0]),
        .R(1'b0));
  FDRE \add_ln29_5_reg_1243_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_5_reg_12430),
        .D(\select_ln24_3_reg_1220_reg_n_5_[1] ),
        .Q(add_ln29_5_reg_1243[1]),
        .R(1'b0));
  FDRE \add_ln29_5_reg_1243_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_5_reg_12430),
        .D(\select_ln24_3_reg_1220_reg_n_5_[2] ),
        .Q(add_ln29_5_reg_1243[2]),
        .R(1'b0));
  FDRE \add_ln29_5_reg_1243_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_5_reg_12430),
        .D(add_ln29_5_fu_690_p2[3]),
        .Q(add_ln29_5_reg_1243[3]),
        .R(1'b0));
  FDRE \add_ln29_5_reg_1243_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_5_reg_12430),
        .D(add_ln29_5_fu_690_p2[4]),
        .Q(add_ln29_5_reg_1243[4]),
        .R(1'b0));
  FDRE \add_ln29_5_reg_1243_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_5_reg_12430),
        .D(add_ln29_5_fu_690_p2[5]),
        .Q(add_ln29_5_reg_1243[5]),
        .R(1'b0));
  FDRE \add_ln29_5_reg_1243_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_5_reg_12430),
        .D(add_ln29_5_fu_690_p2[6]),
        .Q(add_ln29_5_reg_1243[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_1163[1]_i_1__0 
       (.I0(sub_ln29_reg_1129[1]),
        .I1(select_ln24_4_reg_1227[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out_w_0_reg_439[1]),
        .O(add_ln29_fu_567_p2[1]));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_1163[4]_i_2__0 
       (.I0(sub_ln29_reg_1129[3]),
        .I1(select_ln24_4_reg_1227[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out_w_0_reg_439[3]),
        .O(\add_ln29_reg_1163[4]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_1163[4]_i_3__0 
       (.I0(sub_ln29_reg_1129[2]),
        .I1(select_ln24_4_reg_1227[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out_w_0_reg_439[2]),
        .O(\add_ln29_reg_1163[4]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_1163[4]_i_4__0 
       (.I0(sub_ln29_reg_1129[1]),
        .I1(select_ln24_4_reg_1227[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out_w_0_reg_439[1]),
        .O(\add_ln29_reg_1163[4]_i_4__0_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln29_reg_1163[8]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .O(add_ln29_reg_11630));
  FDRE \add_ln29_reg_1163_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(zext_ln24_fu_563_p1[0]),
        .Q(add_ln29_reg_1163[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[1]),
        .Q(add_ln29_reg_1163[1]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[2]),
        .Q(add_ln29_reg_1163[2]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[3]),
        .Q(add_ln29_reg_1163[3]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[4]),
        .Q(add_ln29_reg_1163[4]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_1163_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\add_ln29_reg_1163_reg[4]_i_1__0_n_5 ,\add_ln29_reg_1163_reg[4]_i_1__0_n_6 ,\add_ln29_reg_1163_reg[4]_i_1__0_n_7 ,\add_ln29_reg_1163_reg[4]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln29_reg_1129[3:1]}),
        .O({add_ln29_fu_567_p2[4:2],\NLW_add_ln29_reg_1163_reg[4]_i_1__0_O_UNCONNECTED [0]}),
        .S({sub_ln29_reg_1129[4],\add_ln29_reg_1163[4]_i_2__0_n_5 ,\add_ln29_reg_1163[4]_i_3__0_n_5 ,\add_ln29_reg_1163[4]_i_4__0_n_5 }));
  FDRE \add_ln29_reg_1163_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[5]),
        .Q(add_ln29_reg_1163[5]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[6]),
        .Q(add_ln29_reg_1163[6]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[7]),
        .Q(add_ln29_reg_1163[7]),
        .R(1'b0));
  FDRE \add_ln29_reg_1163_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_reg_11630),
        .D(add_ln29_fu_567_p2[8]),
        .Q(add_ln29_reg_1163[8]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_1163_reg[8]_i_2__0 
       (.CI(\add_ln29_reg_1163_reg[4]_i_1__0_n_5 ),
        .CO({add_ln29_fu_567_p2[8],\NLW_add_ln29_reg_1163_reg[8]_i_2__0_CO_UNCONNECTED [2],\add_ln29_reg_1163_reg[8]_i_2__0_n_7 ,\add_ln29_reg_1163_reg[8]_i_2__0_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln29_reg_1163_reg[8]_i_2__0_O_UNCONNECTED [3],add_ln29_fu_567_p2[7:5]}),
        .S({1'b1,sub_ln29_reg_1129[7:5]}));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln34_1_reg_1268[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln24_2_reg_1259),
        .O(add_ln34_1_reg_12680));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_1_reg_1268[12]_i_3 
       (.I0(add_ln34_reg_1263[11]),
        .O(\add_ln34_1_reg_1268[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_1268[12]_i_4 
       (.I0(add_ln34_reg_1263[10]),
        .I1(add_ln34_reg_1263[11]),
        .O(\add_ln34_1_reg_1268[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_1268[12]_i_5 
       (.I0(add_ln34_reg_1263[9]),
        .I1(add_ln34_reg_1263[10]),
        .O(\add_ln34_1_reg_1268[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[1]_i_1 
       (.I0(add_ln34_reg_1263[1]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[0]),
        .O(add_ln34_1_fu_987_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_2 
       (.I0(add_ln34_reg_1263[4]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[3]),
        .O(\add_ln34_1_reg_1268[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_3 
       (.I0(add_ln34_reg_1263[3]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[2]),
        .O(\add_ln34_1_reg_1268[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_4 
       (.I0(add_ln34_reg_1263[2]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[1]),
        .O(\add_ln34_1_reg_1268[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[4]_i_5 
       (.I0(add_ln34_reg_1263[1]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[0]),
        .O(\add_ln34_1_reg_1268[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[8]_i_2 
       (.I0(add_ln34_reg_1263[7]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[6]),
        .O(\add_ln34_1_reg_1268[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[8]_i_3 
       (.I0(add_ln34_reg_1263[6]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[5]),
        .O(\add_ln34_1_reg_1268[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1268[8]_i_4 
       (.I0(add_ln34_reg_1263[5]),
        .I1(select_ln29_4_reg_1195_pp0_iter1_reg_reg[4]),
        .O(\add_ln34_1_reg_1268[8]_i_4_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[0]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[10]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[11]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[12]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[12]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[12]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[1]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[2]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[3]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[4]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[5]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[6]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[7]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[8]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2 " *) 
  SRL16E \add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(add_ln34_1_reg_1268[9]),
        .Q(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2_n_5 ));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[0]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[10]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[11]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[12]_srl2_n_5 ),
        .Q(\add_ln34_1_reg_1268_pp0_iter5_reg_reg[12]__0_0 ),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[1]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[2]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[3]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[4]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[5]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[6]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[7]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[8]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln34_1_reg_1268_pp0_iter4_reg_reg[9]_srl2_n_5 ),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[9]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_reg_1263[0]),
        .Q(add_ln34_1_reg_1268[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[10]),
        .Q(add_ln34_1_reg_1268[10]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[11] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[11]),
        .Q(add_ln34_1_reg_1268[11]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[12] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[12]),
        .Q(add_ln34_1_reg_1268[12]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1268_reg[12]_i_2 
       (.CI(\add_ln34_1_reg_1268_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_1268_reg[12]_i_2_CO_UNCONNECTED [3],\add_ln34_1_reg_1268_reg[12]_i_2_n_6 ,\add_ln34_1_reg_1268_reg[12]_i_2_n_7 ,\add_ln34_1_reg_1268_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln34_reg_1263[10:9],1'b1}),
        .O(add_ln34_1_fu_987_p2[12:9]),
        .S({\add_ln34_1_reg_1268[12]_i_3_n_5 ,\add_ln34_1_reg_1268[12]_i_4_n_5 ,\add_ln34_1_reg_1268[12]_i_5_n_5 ,add_ln34_reg_1263[9]}));
  FDRE \add_ln34_1_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[1]),
        .Q(add_ln34_1_reg_1268[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[2]),
        .Q(add_ln34_1_reg_1268[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[3]),
        .Q(add_ln34_1_reg_1268[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[4]),
        .Q(add_ln34_1_reg_1268[4]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1268_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_1268_reg[4]_i_1_n_5 ,\add_ln34_1_reg_1268_reg[4]_i_1_n_6 ,\add_ln34_1_reg_1268_reg[4]_i_1_n_7 ,\add_ln34_1_reg_1268_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln34_reg_1263[4:1]),
        .O({add_ln34_1_fu_987_p2[4:2],\NLW_add_ln34_1_reg_1268_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_1_reg_1268[4]_i_2_n_5 ,\add_ln34_1_reg_1268[4]_i_3_n_5 ,\add_ln34_1_reg_1268[4]_i_4_n_5 ,\add_ln34_1_reg_1268[4]_i_5_n_5 }));
  FDRE \add_ln34_1_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[5]),
        .Q(add_ln34_1_reg_1268[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[6]),
        .Q(add_ln34_1_reg_1268[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[7]),
        .Q(add_ln34_1_reg_1268[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1268_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[8]),
        .Q(add_ln34_1_reg_1268[8]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1268_reg[8]_i_1 
       (.CI(\add_ln34_1_reg_1268_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_1268_reg[8]_i_1_n_5 ,\add_ln34_1_reg_1268_reg[8]_i_1_n_6 ,\add_ln34_1_reg_1268_reg[8]_i_1_n_7 ,\add_ln34_1_reg_1268_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln34_reg_1263[7:5]}),
        .O(add_ln34_1_fu_987_p2[8:5]),
        .S({add_ln34_reg_1263[8],\add_ln34_1_reg_1268[8]_i_2_n_5 ,\add_ln34_1_reg_1268[8]_i_3_n_5 ,\add_ln34_1_reg_1268[8]_i_4_n_5 }));
  FDRE \add_ln34_1_reg_1268_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_12680),
        .D(add_ln34_1_fu_987_p2[9]),
        .Q(add_ln34_1_reg_1268[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \add_ln34_reg_1263[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(in_d_reg_1248[1]),
        .I2(in_d_reg_1248[0]),
        .I3(in_d_reg_1248[3]),
        .I4(in_d_reg_1248[2]),
        .O(add_ln34_reg_12630));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1263[3]_i_2__0 
       (.I0(phi_mul_reg_392[3]),
        .I1(select_ln24_4_reg_1227[3]),
        .O(\add_ln34_reg_1263[3]_i_2__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1263[3]_i_3__0 
       (.I0(phi_mul_reg_392[2]),
        .I1(select_ln24_4_reg_1227[2]),
        .O(\add_ln34_reg_1263[3]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_1263[3]_i_4__0 
       (.I0(phi_mul_reg_392[1]),
        .I1(select_ln24_4_reg_1227[1]),
        .O(\add_ln34_reg_1263[3]_i_4__0_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_reg_1263[3]_i_5__0 
       (.I0(select_ln24_4_reg_1227[0]),
        .O(\add_ln34_reg_1263[3]_i_5__0_n_5 ));
  FDRE \add_ln34_reg_1263_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[0]),
        .Q(add_ln34_reg_1263[0]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[10]),
        .Q(add_ln34_reg_1263[10]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[11] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[11]),
        .Q(add_ln34_reg_1263[11]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1263_reg[11]_i_2 
       (.CI(\add_ln34_reg_1263_reg[7]_i_1__0_n_5 ),
        .CO({\NLW_add_ln34_reg_1263_reg[11]_i_2_CO_UNCONNECTED [3],\add_ln34_reg_1263_reg[11]_i_2_n_6 ,\add_ln34_reg_1263_reg[11]_i_2_n_7 ,\add_ln34_reg_1263_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_975_p2[11:8]),
        .S(phi_mul_reg_392[11:8]));
  FDRE \add_ln34_reg_1263_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[1]),
        .Q(add_ln34_reg_1263[1]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[2]),
        .Q(add_ln34_reg_1263[2]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[3]),
        .Q(add_ln34_reg_1263[3]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1263_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\add_ln34_reg_1263_reg[3]_i_1__0_n_5 ,\add_ln34_reg_1263_reg[3]_i_1__0_n_6 ,\add_ln34_reg_1263_reg[3]_i_1__0_n_7 ,\add_ln34_reg_1263_reg[3]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_392[3:1],1'b0}),
        .O(add_ln34_fu_975_p2[3:0]),
        .S({\add_ln34_reg_1263[3]_i_2__0_n_5 ,\add_ln34_reg_1263[3]_i_3__0_n_5 ,\add_ln34_reg_1263[3]_i_4__0_n_5 ,\add_ln34_reg_1263[3]_i_5__0_n_5 }));
  FDRE \add_ln34_reg_1263_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[4]),
        .Q(add_ln34_reg_1263[4]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[5]),
        .Q(add_ln34_reg_1263[5]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[6]),
        .Q(add_ln34_reg_1263[6]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[7]),
        .Q(add_ln34_reg_1263[7]),
        .R(1'b0));
  CARRY4 \add_ln34_reg_1263_reg[7]_i_1__0 
       (.CI(\add_ln34_reg_1263_reg[3]_i_1__0_n_5 ),
        .CO({\add_ln34_reg_1263_reg[7]_i_1__0_n_5 ,\add_ln34_reg_1263_reg[7]_i_1__0_n_6 ,\add_ln34_reg_1263_reg[7]_i_1__0_n_7 ,\add_ln34_reg_1263_reg[7]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_fu_975_p2[7:4]),
        .S(phi_mul_reg_392[7:4]));
  FDRE \add_ln34_reg_1263_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[8]),
        .Q(add_ln34_reg_1263[8]),
        .R(1'b0));
  FDRE \add_ln34_reg_1263_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_reg_12630),
        .D(add_ln34_fu_975_p2[9]),
        .Q(add_ln34_reg_1263[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln29_reg_1201[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(and_ln29_reg_12010));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln29_reg_1201[0]_i_2__0 
       (.I0(\icmp_ln24_reg_1185_reg_n_5_[0] ),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .O(and_ln29_fu_635_p2));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/and_ln29_reg_1201_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(and_ln29_reg_1201),
        .Q(\and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \and_ln29_reg_1201_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\and_ln29_reg_1201_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(and_ln29_reg_1201_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1201_reg[0] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(and_ln29_fu_635_p2),
        .Q(and_ln29_reg_1201),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln34_reg_1310[14]_i_1__0 
       (.I0(buffer_reg_1303[15]),
        .I1(icmp_ln24_2_reg_1259_pp0_iter4_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln34_reg_1310[14]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln24_2_reg_1259_pp0_iter4_reg),
        .O(and_ln34_reg_13100));
  FDRE \and_ln34_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[0]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[0]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[10] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[10]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[10]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[11] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[11]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[11]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[12] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[12]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[12]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[13] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[13]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[13]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[14] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[14]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[14]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[1]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[1]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[2]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[2]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[3]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[3]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[4]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[4]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[5]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[5]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[6]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[6]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[7] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[7]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[7]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[8] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[8]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[8]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  FDRE \and_ln34_reg_1310_reg[9] 
       (.C(ap_clk),
        .CE(and_ln34_reg_13100),
        .D(buffer_reg_1303[9]),
        .Q(grp_pointwise_conv2d_fix_3_fu_529_output_r_d0[9]),
        .R(\and_ln34_reg_1310[14]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0C0C0C0C0C0C0CAE)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .I3(\ap_CS_fsm[0]_i_3__0_n_5 ),
        .I4(ap_enable_reg_pp0_iter50),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .I3(\out_d_0_reg_381_reg_n_5_[0] ),
        .I4(\out_d_0_reg_381_reg_n_5_[3] ),
        .I5(\out_d_0_reg_381_reg_n_5_[4] ),
        .O(grp_pointwise_conv2d_fix_3_fu_529_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state4),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(\ap_CS_fsm[0]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter50));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state22),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .I3(\out_d_0_reg_381_reg_n_5_[0] ),
        .I4(\out_d_0_reg_381_reg_n_5_[3] ),
        .I5(\out_d_0_reg_381_reg_n_5_[4] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .I3(grp_pointwise_conv2d_fix_3_fu_529_ap_ready),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[3]),
        .I1(grp_pointwise_conv2d_fix_3_fu_529_ap_ready),
        .I2(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hBFBF000000BF0000)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h40400000FF400000)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter5_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter5_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter5_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter5_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[0]_i_1__0 
       (.I0(buffer_reg_1303[0]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[10]_i_1__0 
       (.I0(buffer_reg_1303[10]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[10]),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[11]_i_1__0 
       (.I0(buffer_reg_1303[11]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[12]_i_1__0 
       (.I0(buffer_reg_1303[12]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[12]),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[13]_i_1__0 
       (.I0(buffer_reg_1303[13]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[13]),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[14]_i_1__0 
       (.I0(buffer_reg_1303[14]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[13]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \buffer_0_reg_450[15]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(icmp_ln20_reg_1135_pp0_iter4_reg),
        .O(\buffer_0_reg_450[15]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[15]_i_2__0 
       (.I0(buffer_reg_1303[15]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[13]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[1]_i_1__0 
       (.I0(buffer_reg_1303[1]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[2]_i_1__0 
       (.I0(buffer_reg_1303[2]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[3]_i_1__0 
       (.I0(buffer_reg_1303[3]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[4]_i_1__0 
       (.I0(buffer_reg_1303[4]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[5]_i_1__0 
       (.I0(buffer_reg_1303[5]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[6]_i_1__0 
       (.I0(buffer_reg_1303[6]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[7]_i_1__0 
       (.I0(buffer_reg_1303[7]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[8]_i_1__0 
       (.I0(buffer_reg_1303[8]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \buffer_0_reg_450[9]_i_1__0 
       (.I0(buffer_reg_1303[9]),
        .I1(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(SeparableConv2D_3_b_3_reg_1112[9]),
        .O(p_1_in[9]));
  FDRE \buffer_0_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[0]),
        .Q(buffer_0_reg_450[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[10]),
        .Q(buffer_0_reg_450[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[11]),
        .Q(buffer_0_reg_450[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[12]),
        .Q(buffer_0_reg_450[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[13]),
        .Q(buffer_0_reg_450[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[14]),
        .Q(buffer_0_reg_450[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[15]),
        .Q(buffer_0_reg_450[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[1]),
        .Q(buffer_0_reg_450[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[2]),
        .Q(buffer_0_reg_450[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[3]),
        .Q(buffer_0_reg_450[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[4]),
        .Q(buffer_0_reg_450[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[5]),
        .Q(buffer_0_reg_450[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[6]),
        .Q(buffer_0_reg_450[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[7]),
        .Q(buffer_0_reg_450[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[8]),
        .Q(buffer_0_reg_450[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_450[15]_i_1__0_n_5 ),
        .D(p_1_in[9]),
        .Q(buffer_0_reg_450[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_reg_1303[15]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(icmp_ln20_reg_1135_pp0_iter4_reg),
        .O(buffer_reg_13030));
  FDRE \buffer_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[0]),
        .Q(buffer_reg_1303[0]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[10]),
        .Q(buffer_reg_1303[10]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[0]),
        .Q(buffer_reg_1303[11]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[1]),
        .Q(buffer_reg_1303[12]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[2]),
        .Q(buffer_reg_1303[13]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[3]),
        .Q(buffer_reg_1303[14]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(s[4]),
        .Q(buffer_reg_1303[15]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[1]),
        .Q(buffer_reg_1303[1]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[2]),
        .Q(buffer_reg_1303[2]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[3]),
        .Q(buffer_reg_1303[3]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[4]),
        .Q(buffer_reg_1303[4]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[5]),
        .Q(buffer_reg_1303[5]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[6]),
        .Q(buffer_reg_1303[6]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[7]),
        .Q(buffer_reg_1303[7]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[8]),
        .Q(buffer_reg_1303[8]),
        .R(1'b0));
  FDRE \buffer_reg_1303_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_13030),
        .D(sum_s1[9]),
        .Q(buffer_reg_1303[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_ap_ready),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .O(\ap_CS_fsm_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \icmp_ln20_reg_1135[0]_i_1__0 
       (.I0(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[5] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .I4(\icmp_ln20_reg_1135[0]_i_2__0_n_5 ),
        .I5(\icmp_ln20_reg_1135[0]_i_3__0_n_5 ),
        .O(icmp_ln20_fu_539_p2));
  LUT5 #(
    .INIT(32'h00000004)) 
    \icmp_ln20_reg_1135[0]_i_2__0 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[8] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[9] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .I4(\icmp_ln20_reg_1135[0]_i_4_n_5 ),
        .O(\icmp_ln20_reg_1135[0]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \icmp_ln20_reg_1135[0]_i_3__0 
       (.I0(\icmp_ln20_reg_1135[0]_i_5__0_n_5 ),
        .I1(add_ln20_reg_1168[6]),
        .I2(add_ln20_reg_1168[0]),
        .I3(add_ln20_reg_1168[9]),
        .I4(add_ln20_reg_1168[1]),
        .I5(\icmp_ln20_reg_1135[0]_i_6__0_n_5 ),
        .O(\icmp_ln20_reg_1135[0]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln20_reg_1135[0]_i_4 
       (.I0(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .I1(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .I2(\indvar_flatten20_reg_404_reg_n_5_[10] ),
        .I3(\indvar_flatten20_reg_404_reg_n_5_[4] ),
        .O(\icmp_ln20_reg_1135[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln20_reg_1135[0]_i_5__0 
       (.I0(add_ln20_reg_1168[8]),
        .I1(add_ln20_reg_1168[4]),
        .I2(add_ln20_reg_1168[5]),
        .I3(add_ln20_reg_1168[7]),
        .O(\icmp_ln20_reg_1135[0]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \icmp_ln20_reg_1135[0]_i_6__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(add_ln20_reg_1168[3]),
        .I4(add_ln20_reg_1168[10]),
        .I5(add_ln20_reg_1168[2]),
        .O(\icmp_ln20_reg_1135[0]_i_6__0_n_5 ));
  FDRE \icmp_ln20_reg_1135_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .Q(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln20_reg_1135_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_reg_1135_pp0_iter2_reg),
        .Q(icmp_ln20_reg_1135_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_reg_1135_pp0_iter3_reg),
        .Q(icmp_ln20_reg_1135_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1135_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_fu_539_p2),
        .Q(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00003000AAAAAAAA)) 
    \icmp_ln21_reg_1146[0]_i_1__0 
       (.I0(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I1(\icmp_ln21_reg_1146[0]_i_2__0_n_5 ),
        .I2(\icmp_ln21_reg_1146[0]_i_3__0_n_5 ),
        .I3(add_ln21_fu_557_p2[0]),
        .I4(\icmp_ln21_reg_1146[0]_i_4__0_n_5 ),
        .I5(add_ln21_reg_11580),
        .O(\icmp_ln21_reg_1146[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFDFDFD)) 
    \icmp_ln21_reg_1146[0]_i_2__0 
       (.I0(\icmp_ln21_reg_1146[0]_i_5__0_n_5 ),
        .I1(\icmp_ln21_reg_1146[0]_i_6__0_n_5 ),
        .I2(\icmp_ln21_reg_1146[0]_i_7__0_n_5 ),
        .I3(indvar_flatten_reg_428[7]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(\select_ln21_reg_1215_reg_n_5_[7] ),
        .O(\icmp_ln21_reg_1146[0]_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \icmp_ln21_reg_1146[0]_i_3__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_reg_428[1]),
        .O(\icmp_ln21_reg_1146[0]_i_3__0_n_5 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln21_reg_1146[0]_i_4__0 
       (.I0(\select_ln21_reg_1215_reg_n_5_[5] ),
        .I1(indvar_flatten_reg_428[5]),
        .I2(\select_ln21_reg_1215_reg_n_5_[4] ),
        .I3(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I4(indvar_flatten_reg_428[4]),
        .O(\icmp_ln21_reg_1146[0]_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln21_reg_1146[0]_i_5__0 
       (.I0(indvar_flatten_reg_428[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[6] ),
        .O(\icmp_ln21_reg_1146[0]_i_5__0_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln21_reg_1146[0]_i_6__0 
       (.I0(indvar_flatten_reg_428[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[3] ),
        .O(\icmp_ln21_reg_1146[0]_i_6__0_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln21_reg_1146[0]_i_7__0 
       (.I0(indvar_flatten_reg_428[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\select_ln21_reg_1215_reg_n_5_[2] ),
        .O(\icmp_ln21_reg_1146[0]_i_7__0_n_5 ));
  FDRE \icmp_ln21_reg_1146_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .Q(icmp_ln21_reg_1146_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1146_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_1146_pp0_iter1_reg),
        .Q(icmp_ln21_reg_1146_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1146_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_1146_pp0_iter2_reg),
        .Q(icmp_ln21_reg_1146_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln21_reg_1146[0]_i_1__0_n_5 ),
        .Q(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln24_2_reg_1259[0]_i_1 
       (.I0(icmp_ln24_2_fu_970_p2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln24_2_reg_1259),
        .O(\icmp_ln24_2_reg_1259[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln24_2_reg_1259[0]_i_2 
       (.I0(in_d_reg_1248[2]),
        .I1(in_d_reg_1248[3]),
        .I2(in_d_reg_1248[0]),
        .I3(in_d_reg_1248[1]),
        .O(icmp_ln24_2_fu_970_p2));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/icmp_ln24_2_reg_1259_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_529/icmp_ln24_2_reg_1259_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln24_2_reg_1259_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(icmp_ln24_2_reg_1259),
        .Q(\icmp_ln24_2_reg_1259_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  FDRE \icmp_ln24_2_reg_1259_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\icmp_ln24_2_reg_1259_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln24_2_reg_1259_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln24_2_reg_1259_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_2_reg_1259[0]_i_1_n_5 ),
        .Q(icmp_ln24_2_reg_1259),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE222E222E222EE2E)) 
    \icmp_ln24_reg_1185[0]_i_1 
       (.I0(\icmp_ln24_reg_1185_reg_n_5_[0] ),
        .I1(icmp_ln24_reg_11850),
        .I2(\icmp_ln24_reg_1185[0]_i_2_n_5 ),
        .I3(\icmp_ln24_reg_1185[0]_i_3_n_5 ),
        .I4(\icmp_ln24_reg_1185[0]_i_4_n_5 ),
        .I5(\select_ln24_3_reg_1220_reg_n_5_[3] ),
        .O(\icmp_ln24_reg_1185[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \icmp_ln24_reg_1185[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\icmp_ln24_reg_1185[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln24_reg_1185[0]_i_3 
       (.I0(add_ln29_1_reg_1254_reg__3_n_5),
        .I1(add_ln29_1_reg_1254_reg__0_n_5),
        .I2(add_ln29_1_reg_1254_reg__1_n_5),
        .I3(add_ln29_1_reg_1254_reg__2_n_5),
        .O(\icmp_ln24_reg_1185[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln24_reg_1185[0]_i_4 
       (.I0(\select_ln24_3_reg_1220_reg_n_5_[1] ),
        .I1(\select_ln24_3_reg_1220_reg_n_5_[0] ),
        .I2(\select_ln24_3_reg_1220_reg_n_5_[2] ),
        .O(\icmp_ln24_reg_1185[0]_i_4_n_5 ));
  FDRE \icmp_ln24_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_reg_1185[0]_i_1_n_5 ),
        .Q(\icmp_ln24_reg_1185_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_1248[0]_i_1__0 
       (.I0(\select_ln24_3_reg_1220_reg_n_5_[0] ),
        .O(in_d_fu_695_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_1248[1]_i_1__0 
       (.I0(\select_ln24_3_reg_1220_reg_n_5_[0] ),
        .I1(\select_ln24_3_reg_1220_reg_n_5_[1] ),
        .O(in_d_fu_695_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_reg_1248[2]_i_1__0 
       (.I0(\select_ln24_3_reg_1220_reg_n_5_[2] ),
        .I1(\select_ln24_3_reg_1220_reg_n_5_[0] ),
        .I2(\select_ln24_3_reg_1220_reg_n_5_[1] ),
        .O(in_d_fu_695_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \in_d_reg_1248[3]_i_1__0 
       (.I0(\select_ln24_3_reg_1220_reg_n_5_[1] ),
        .I1(\select_ln24_3_reg_1220_reg_n_5_[0] ),
        .I2(\select_ln24_3_reg_1220_reg_n_5_[2] ),
        .I3(\select_ln24_3_reg_1220_reg_n_5_[3] ),
        .O(in_d_fu_695_p2[3]));
  FDRE \in_d_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[0]),
        .Q(in_d_reg_1248[0]),
        .R(1'b0));
  FDRE \in_d_reg_1248_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[1]),
        .Q(in_d_reg_1248[1]),
        .R(1'b0));
  FDRE \in_d_reg_1248_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[2]),
        .Q(in_d_reg_1248[2]),
        .R(1'b0));
  FDRE \in_d_reg_1248_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(in_d_fu_695_p2[3]),
        .Q(in_d_reg_1248[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \indvar_flatten20_reg_404[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(indvar_flatten20_reg_404));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten20_reg_404[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\indvar_flatten20_reg_404[10]_i_2_n_5 ));
  FDRE \indvar_flatten20_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[0]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[0] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[10]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[10] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[1]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[1] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[2]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[2] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[3]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[3] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[4]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[4] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[5]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[5] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[6]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[6] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[7]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[7] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[8]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[8] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(add_ln20_reg_1168[9]),
        .Q(\indvar_flatten20_reg_404_reg_n_5_[9] ),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_428[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_428[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_428[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_428[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_428[4]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_428[5]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_428[6]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(\select_ln21_reg_1215_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_428[7]),
        .R(indvar_flatten20_reg_404));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_reg_1293_reg
       (.A({grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[15],grp_fu_709_p130[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_reg_1293_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_q0[15],input_r_q0[15],input_r_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_reg_1293_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_reg_1293_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_reg_1293_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_load_reg_12780),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[8]_0 ),
        .CEB2(input_load_reg_12780),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_reg_12930),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_reg_1293_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_reg_1293_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_reg_1293_reg_P_UNCONNECTED[47:32],mul_ln29_reg_1293_reg_n_79,mul_ln29_reg_1293_reg_n_80,mul_ln29_reg_1293_reg_n_81,mul_ln29_reg_1293_reg_n_82,mul_ln29_reg_1293_reg_n_83,mul_ln29_reg_1293_reg_n_84,mul_ln29_reg_1293_reg_n_85,a,mul_ln29_reg_1293_reg_n_97,mul_ln29_reg_1293_reg_n_98,mul_ln29_reg_1293_reg_n_99,mul_ln29_reg_1293_reg_n_100,mul_ln29_reg_1293_reg_n_101,mul_ln29_reg_1293_reg_n_102,mul_ln29_reg_1293_reg_n_103,mul_ln29_reg_1293_reg_n_104,mul_ln29_reg_1293_reg_n_105,mul_ln29_reg_1293_reg_n_106,mul_ln29_reg_1293_reg_n_107,mul_ln29_reg_1293_reg_n_108,mul_ln29_reg_1293_reg_n_109,mul_ln29_reg_1293_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_reg_1293_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_reg_1293_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_reg_1293_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_reg_1293_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln29_reg_1293_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(icmp_ln20_reg_1135_pp0_iter3_reg),
        .O(input_load_reg_12780));
  bd_0_hls_inst_0_network_add_22s_22ns_22_2_1 network_add_22s_22ns_22_2_1_U126
       (.D({s,sum_s1}),
        .P({mul_ln29_reg_1293_reg_n_81,mul_ln29_reg_1293_reg_n_82,mul_ln29_reg_1293_reg_n_83,mul_ln29_reg_1293_reg_n_84,mul_ln29_reg_1293_reg_n_85,a}),
        .Q({p_0_in,\select_ln24_reg_1288_reg_n_5_[10] ,\select_ln24_reg_1288_reg_n_5_[9] ,\select_ln24_reg_1288_reg_n_5_[8] ,\select_ln24_reg_1288_reg_n_5_[7] ,\select_ln24_reg_1288_reg_n_5_[6] ,\select_ln24_reg_1288_reg_n_5_[5] ,\select_ln24_reg_1288_reg_n_5_[4] ,\select_ln24_reg_1288_reg_n_5_[3] ,\select_ln24_reg_1288_reg_n_5_[2] ,\select_ln24_reg_1288_reg_n_5_[1] ,\select_ln24_reg_1288_reg_n_5_[0] }),
        .ap_clk(ap_clk));
  bd_0_hls_inst_0_network_mux_1287_16_7_1_x network_mux_1287_16_7_1_x_U125
       (.A({grp_fu_709_p130[15],grp_fu_709_p130[13:0]}),
        .Q(add_ln29_5_reg_1243),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\sel4_reg[4]_0 (\sel4_reg[4] ),
        .\sel5_reg[5]_0 (\sel5_reg[5] ),
        .\sel6_reg[6]_0 (\sel6_reg[6] ));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_381[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_529_ap_start_reg),
        .I2(ap_CS_fsm_state22),
        .O(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[0]),
        .Q(\out_d_0_reg_381_reg_n_5_[0] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[1]),
        .Q(\out_d_0_reg_381_reg_n_5_[1] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[2]),
        .Q(\out_d_0_reg_381_reg_n_5_[2] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[3]),
        .Q(\out_d_0_reg_381_reg_n_5_[3] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(out_d_reg_1097[4]),
        .Q(\out_d_0_reg_381_reg_n_5_[4] ),
        .R(out_d_0_reg_381));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1097[0]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_484_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1097[1]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .O(out_d_fu_484_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_1097[2]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[2] ),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .I2(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_484_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_1097[3]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[3] ),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[1] ),
        .I3(\out_d_0_reg_381_reg_n_5_[2] ),
        .O(out_d_fu_484_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_d_reg_1097[4]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[4] ),
        .I1(\out_d_0_reg_381_reg_n_5_[3] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .I3(\out_d_0_reg_381_reg_n_5_[1] ),
        .I4(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_484_p2[4]));
  FDRE \out_d_reg_1097_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[0]),
        .Q(out_d_reg_1097[0]),
        .R(1'b0));
  FDRE \out_d_reg_1097_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[1]),
        .Q(out_d_reg_1097[1]),
        .R(1'b0));
  FDRE \out_d_reg_1097_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[2]),
        .Q(out_d_reg_1097[2]),
        .R(1'b0));
  FDRE \out_d_reg_1097_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[3]),
        .Q(out_d_reg_1097[3]),
        .R(1'b0));
  FDRE \out_d_reg_1097_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_484_p2[4]),
        .Q(out_d_reg_1097[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln20_reg_1190[0]),
        .Q(out_h_0_reg_416[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln20_reg_1190[1]),
        .Q(out_h_0_reg_416[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln20_reg_1190[2]),
        .Q(out_h_0_reg_416[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln20_reg_1190[3]),
        .Q(out_h_0_reg_416[3]),
        .R(indvar_flatten20_reg_404));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \out_h_reg_1139[0]_i_1__0 
       (.I0(select_ln20_reg_1190[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_416[0]),
        .O(\out_h_reg_1139[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F7788A0A07788)) 
    \out_h_reg_1139[2]_i_1__0 
       (.I0(\sub_ln29_reg_1129[7]_i_3_n_5 ),
        .I1(select_ln20_reg_1190[0]),
        .I2(out_h_0_reg_416[0]),
        .I3(select_ln20_reg_1190[2]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(out_h_0_reg_416[2]),
        .O(\out_h_reg_1139[2]_i_1__0_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_1139[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_fu_539_p2),
        .O(add_ln21_reg_11580));
  LUT6 #(
    .INIT(64'hBFBFBF404040BF40)) 
    \out_h_reg_1139[3]_i_2__0 
       (.I0(\out_h_reg_1139[0]_i_1__0_n_5 ),
        .I1(\sub_ln29_reg_1129[7]_i_3_n_5 ),
        .I2(\sub_ln29_reg_1129[6]_i_2__0_n_5 ),
        .I3(select_ln20_reg_1190[3]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(out_h_0_reg_416[3]),
        .O(out_h_fu_545_p2));
  FDRE \out_h_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(\out_h_reg_1139[0]_i_1__0_n_5 ),
        .Q(zext_ln29_7_fu_592_p1[4]),
        .R(1'b0));
  FDRE \out_h_reg_1139_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(\sub_ln29_reg_1129[2]_i_1__0_n_5 ),
        .Q(zext_ln29_7_fu_592_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_1139_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(\out_h_reg_1139[2]_i_1__0_n_5 ),
        .Q(zext_ln29_7_fu_592_p1[6]),
        .R(1'b0));
  FDRE \out_h_reg_1139_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_11580),
        .D(out_h_fu_545_p2),
        .Q(zext_ln29_7_fu_592_p1[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF00)) 
    \out_w_0_reg_439[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_state4),
        .O(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_0_reg_439[3]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(in_d_0_reg_4600));
  FDRE \out_w_0_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_4_reg_1227[0]),
        .Q(out_w_0_reg_439[0]),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  FDRE \out_w_0_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_4_reg_1227[1]),
        .Q(out_w_0_reg_439[1]),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  FDRE \out_w_0_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_4_reg_1227[2]),
        .Q(out_w_0_reg_439[2]),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  FDRE \out_w_0_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4600),
        .D(select_ln24_4_reg_1227[3]),
        .Q(out_w_0_reg_439[3]),
        .R(\out_w_0_reg_439[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1209[0]_i_1__0 
       (.I0(\select_ln29_reg_1173_reg_n_5_[0] ),
        .O(out_w_fu_640_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1209[1]_i_1__0 
       (.I0(\select_ln29_reg_1173_reg_n_5_[0] ),
        .I1(\select_ln29_reg_1173_reg_n_5_[1] ),
        .O(out_w_fu_640_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_1209[2]_i_1__0 
       (.I0(\select_ln29_reg_1173_reg_n_5_[2] ),
        .I1(\select_ln29_reg_1173_reg_n_5_[1] ),
        .I2(\select_ln29_reg_1173_reg_n_5_[0] ),
        .O(out_w_fu_640_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_1209[3]_i_1__0 
       (.I0(\select_ln29_reg_1173_reg_n_5_[3] ),
        .I1(\select_ln29_reg_1173_reg_n_5_[0] ),
        .I2(\select_ln29_reg_1173_reg_n_5_[1] ),
        .I3(\select_ln29_reg_1173_reg_n_5_[2] ),
        .O(out_w_fu_640_p2[3]));
  FDRE \out_w_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[0]),
        .Q(out_w_reg_1209[0]),
        .R(1'b0));
  FDRE \out_w_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[1]),
        .Q(out_w_reg_1209[1]),
        .R(1'b0));
  FDRE \out_w_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[2]),
        .Q(out_w_reg_1209[2]),
        .R(1'b0));
  FDRE \out_w_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(out_w_fu_640_p2[3]),
        .Q(out_w_reg_1209[3]),
        .R(1'b0));
  FDRE \phi_mul_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[10]),
        .Q(phi_mul_reg_392[10]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[11]),
        .Q(phi_mul_reg_392[11]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[1]),
        .Q(phi_mul_reg_392[1]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[2]),
        .Q(phi_mul_reg_392[2]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[3]),
        .Q(phi_mul_reg_392[3]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[4]),
        .Q(phi_mul_reg_392[4]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[5]),
        .Q(phi_mul_reg_392[5]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[6]),
        .Q(phi_mul_reg_392[6]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[7]),
        .Q(phi_mul_reg_392[7]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[8]),
        .Q(phi_mul_reg_392[8]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln19_reg_1089[9]),
        .Q(phi_mul_reg_392[9]),
        .R(out_d_0_reg_381));
  LUT6 #(
    .INIT(64'hFFFEFFFEFF32FF02)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0_i_34_n_5),
        .I1(MemBank_A_address01),
        .I2(Q[0]),
        .I3(ram_reg_7),
        .I4(ram_reg_7_0),
        .I5(ram_reg_7_1),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_10
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_63__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_19),
        .I4(ram_reg_0_20),
        .I5(ram_reg_0_21),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_57__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_63),
        .I4(ram_reg_0_64),
        .I5(ram_reg_0_65),
        .O(\ap_CS_fsm_reg[26] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_11
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_67__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_16),
        .I4(ram_reg_0_17),
        .I5(ram_reg_0_18),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_61__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_66),
        .I4(ram_reg_0_67),
        .I5(ram_reg_0_68),
        .O(\ap_CS_fsm_reg[26] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_12
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_71__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_13),
        .I4(ram_reg_0_14),
        .I5(ram_reg_0_15),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    ram_reg_0_i_125
       (.I0(ram_reg_7_4),
        .I1(ram_reg_7_5),
        .I2(Q[3]),
        .I3(icmp_ln24_2_reg_1259_pp0_iter4_reg),
        .I4(ap_enable_reg_pp0_iter5_reg_n_5),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_0_i_125_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_129
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_ce0),
        .I1(grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_ce0),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_129_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_65__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_69),
        .I4(ram_reg_0_70),
        .I5(ram_reg_0_71),
        .O(\ap_CS_fsm_reg[26] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_75__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_10),
        .I4(ram_reg_0_11),
        .I5(ram_reg_0_12),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_69__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_72),
        .I4(ram_reg_0_73),
        .I5(ram_reg_0_74),
        .O(\ap_CS_fsm_reg[26] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_14
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_79__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8),
        .I5(ram_reg_0_9),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_73__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_75),
        .I4(ram_reg_0_76),
        .I5(ram_reg_0_77),
        .O(\ap_CS_fsm_reg[26] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_83__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_6),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_150
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[10]),
        .I1(ram_reg_0_81[10]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[10]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_150_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_77__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78),
        .I4(ram_reg_0_79),
        .I5(ram_reg_0_80),
        .O(\ap_CS_fsm_reg[26] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_87__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_19
       (.I0(mul_ln29_reg_1293_reg_1),
        .I1(ram_reg_0_i_91__0_n_5),
        .I2(mul_ln29_reg_1293_reg_2),
        .I3(ram_reg_0),
        .I4(mul_ln29_reg_1293_reg_3),
        .O(ram_reg_0_i_19_n_5));
  LUT6 #(
    .INIT(64'hFFFEFFCEFF32FF02)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_i_19_n_5),
        .I1(MemBank_A_address01),
        .I2(Q[0]),
        .I3(input_data_data_V_0_ack_out),
        .I4(mul_ln29_reg_1293_reg_0),
        .I5(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_233
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter5_reg_n_5),
        .O(grp_pointwise_conv2d_fix_3_fu_529_output_r_ce0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_24__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[13]),
        .I1(ram_reg_0_82[13]),
        .I2(ram_reg_0_83[12]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_24__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_29__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[13]),
        .I1(ram_reg_0_82[12]),
        .I2(ram_reg_0_83[12]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_29__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_24__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_39),
        .I4(ram_reg_0_40),
        .I5(ram_reg_0_41),
        .O(\ap_CS_fsm_reg[26] [13]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_33
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[13]),
        .I1(ram_reg_0_82[11]),
        .I2(ram_reg_0_83[11]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_33_n_5));
  LUT6 #(
    .INIT(64'hEEEEEEE2EE22EEE2)) 
    ram_reg_0_i_33__0
       (.I0(ram_reg_0_i_125_n_5),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2_1),
        .I4(Q[0]),
        .I5(ram_reg_7_0),
        .O(WEA[0]));
  LUT6 #(
    .INIT(64'hFEFEFE0EFE0EFE0E)) 
    ram_reg_0_i_34
       (.I0(ram_reg_0_i_129_n_5),
        .I1(ram_reg_7_2),
        .I2(ram_reg_0),
        .I3(ram_reg_7_3),
        .I4(MemBank_B_address015_out),
        .I5(grp_max_pooling2d_fix16_fu_563_input_r_ce0),
        .O(ram_reg_0_i_34_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_37__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[10]),
        .I1(ram_reg_0_82[10]),
        .I2(ram_reg_0_83[10]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_37__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_29__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_42),
        .I4(ram_reg_0_43),
        .I5(ram_reg_0_44),
        .O(\ap_CS_fsm_reg[26] [12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_41__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[9]),
        .I1(ram_reg_0_82[9]),
        .I2(ram_reg_0_83[9]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_41__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_45__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[8]),
        .I1(ram_reg_0_82[8]),
        .I2(ram_reg_0_83[8]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_45__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_46
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[11]),
        .I1(ram_reg_0_81[10]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[11]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_46_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_49__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[7]),
        .I1(ram_reg_0_82[7]),
        .I2(ram_reg_0_83[7]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_49__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_33_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_45),
        .I4(ram_reg_0_46),
        .I5(ram_reg_0_47),
        .O(\ap_CS_fsm_reg[26] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    ram_reg_0_i_5
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_46_n_5),
        .I2(ram_reg_0_35),
        .I3(ram_reg_0),
        .I4(ram_reg_0_36),
        .I5(ram_reg_0_37),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'hFFFFBBBA0000BBBA)) 
    ram_reg_0_i_50
       (.I0(ram_reg_0_i_150_n_5),
        .I1(mul_ln29_reg_1293_reg_1),
        .I2(ram_reg_0_32),
        .I3(ram_reg_0_33),
        .I4(ram_reg_0),
        .I5(ram_reg_0_34),
        .O(ram_reg_0_i_50_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_51__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[9]),
        .I1(ram_reg_0_81[9]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[9]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_51__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_53__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[6]),
        .I1(ram_reg_0_82[6]),
        .I2(ram_reg_0_83[6]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_53__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_55__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[8]),
        .I1(ram_reg_0_81[8]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[8]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_55__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_57__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[5]),
        .I1(ram_reg_0_82[5]),
        .I2(ram_reg_0_83[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_57__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_59__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[7]),
        .I1(ram_reg_0_81[7]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[7]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_59__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_37__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_48),
        .I4(ram_reg_0_49),
        .I5(ram_reg_0_50),
        .O(\ap_CS_fsm_reg[26] [10]));
  LUT6 #(
    .INIT(64'h00FE003200CE0002)) 
    ram_reg_0_i_6
       (.I0(ram_reg_0_i_50_n_5),
        .I1(MemBank_A_address01),
        .I2(Q[0]),
        .I3(MemBank_B_address01),
        .I4(input_r_address0),
        .I5(ram_reg_0_31),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_61__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[4]),
        .I1(ram_reg_0_82[4]),
        .I2(ram_reg_0_83[4]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_61__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_63__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[6]),
        .I1(ram_reg_0_81[6]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[6]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_63__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_65__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[3]),
        .I1(ram_reg_0_82[3]),
        .I2(ram_reg_0_83[3]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_65__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_67__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[5]),
        .I1(ram_reg_0_81[5]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_67__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_69__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[2]),
        .I1(ram_reg_0_82[2]),
        .I2(ram_reg_0_83[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_69__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_41__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_51),
        .I4(ram_reg_0_52),
        .I5(ram_reg_0_53),
        .O(\ap_CS_fsm_reg[26] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    ram_reg_0_i_7
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_51__0_n_5),
        .I2(ram_reg_0_28),
        .I3(ram_reg_0),
        .I4(ram_reg_0_29),
        .I5(ram_reg_0_30),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_71__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[4]),
        .I1(ram_reg_0_81[4]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[4]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_71__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_73__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[1]),
        .I1(ram_reg_0_82[1]),
        .I2(ram_reg_0_83[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_73__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_75__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[3]),
        .I1(ram_reg_0_81[3]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[3]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_75__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_77__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_input_r_address0[0]),
        .I1(ram_reg_0_82[0]),
        .I2(ram_reg_0_83[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_77__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_79__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[2]),
        .I1(ram_reg_0_81[2]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_79__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_45__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_54),
        .I4(ram_reg_0_55),
        .I5(ram_reg_0_56),
        .O(\ap_CS_fsm_reg[26] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_8
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_55__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_25),
        .I4(ram_reg_0_26),
        .I5(ram_reg_0_27),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_83__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[1]),
        .I1(ram_reg_0_81[1]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_83__0_n_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_87__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_529_output_r_address0[0]),
        .I1(ram_reg_0_81[0]),
        .I2(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ram_reg_0_i_87__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_49__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_57),
        .I4(ram_reg_0_58),
        .I5(ram_reg_0_59),
        .O(\ap_CS_fsm_reg[26] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_9
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_59__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_22),
        .I4(ram_reg_0_23),
        .I5(ram_reg_0_24),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFEAEFEAEFEAEAEAE)) 
    ram_reg_0_i_91__0
       (.I0(ram_reg_0_i_19_0),
        .I1(ram_reg_0_i_19_1),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter50),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_91__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550504)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_0_38),
        .I1(ram_reg_0_i_53__0_n_5),
        .I2(ram_reg_0),
        .I3(ram_reg_0_60),
        .I4(ram_reg_0_61),
        .I5(ram_reg_0_62),
        .O(\ap_CS_fsm_reg[26] [6]));
  LUT6 #(
    .INIT(64'hEEEEEEE2EE22EEE2)) 
    ram_reg_2_i_3
       (.I0(ram_reg_0_i_125_n_5),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2_1),
        .I4(Q[0]),
        .I5(ram_reg_7_0),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'hEEEEEEE2EE22EEE2)) 
    ram_reg_5_i_3
       (.I0(ram_reg_0_i_125_n_5),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2_1),
        .I4(Q[0]),
        .I5(ram_reg_7_0),
        .O(\ap_CS_fsm_reg[8]_1 [0]));
  LUT6 #(
    .INIT(64'hEEEEEEE2EE22EEE2)) 
    ram_reg_7_i_3
       (.I0(ram_reg_0_i_125_n_5),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2_1),
        .I4(Q[0]),
        .I5(ram_reg_7_0),
        .O(\ap_CS_fsm_reg[8]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[0]_i_1__0 
       (.I0(zext_ln29_7_fu_592_p1[4]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[0]),
        .O(select_ln20_fu_619_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[1]_i_1__0 
       (.I0(zext_ln29_7_fu_592_p1[5]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[1]),
        .O(select_ln20_fu_619_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[2]_i_1__0 
       (.I0(zext_ln29_7_fu_592_p1[6]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[2]),
        .O(select_ln20_fu_619_p3[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln20_reg_1190[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(select_ln20_reg_11900));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_1190[3]_i_2__0 
       (.I0(zext_ln29_7_fu_592_p1[7]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(out_h_0_reg_416[3]),
        .O(select_ln20_fu_619_p3[3]));
  FDRE \select_ln20_reg_1190_reg[0] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[0]),
        .Q(select_ln20_reg_1190[0]),
        .R(1'b0));
  FDRE \select_ln20_reg_1190_reg[1] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[1]),
        .Q(select_ln20_reg_1190[1]),
        .R(1'b0));
  FDRE \select_ln20_reg_1190_reg[2] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[2]),
        .Q(select_ln20_reg_1190[2]),
        .R(1'b0));
  FDRE \select_ln20_reg_1190_reg[3] 
       (.C(ap_clk),
        .CE(select_ln20_reg_11900),
        .D(select_ln20_fu_619_p3[3]),
        .Q(select_ln20_reg_1190[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln21_reg_1215[7]_i_1 
       (.I0(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(select_ln21_reg_1215));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln21_reg_1215[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(select_ln21_reg_12150));
  FDSE \select_ln21_reg_1215_reg[0] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[0]),
        .Q(\select_ln21_reg_1215_reg_n_5_[0] ),
        .S(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[1] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[1]),
        .Q(\select_ln21_reg_1215_reg_n_5_[1] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[2] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[2]),
        .Q(\select_ln21_reg_1215_reg_n_5_[2] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[3] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[3]),
        .Q(\select_ln21_reg_1215_reg_n_5_[3] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[4] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[4]),
        .Q(\select_ln21_reg_1215_reg_n_5_[4] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[5] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[5]),
        .Q(\select_ln21_reg_1215_reg_n_5_[5] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[6] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[6]),
        .Q(\select_ln21_reg_1215_reg_n_5_[6] ),
        .R(select_ln21_reg_1215));
  FDRE \select_ln21_reg_1215_reg[7] 
       (.C(ap_clk),
        .CE(select_ln21_reg_12150),
        .D(add_ln21_reg_1158[7]),
        .Q(\select_ln21_reg_1215_reg_n_5_[7] ),
        .R(select_ln21_reg_1215));
  LUT4 #(
    .INIT(16'h00E0)) 
    \select_ln24_3_reg_1220[3]_i_1 
       (.I0(and_ln29_reg_1201),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(select_ln24_3_reg_1220));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_3_reg_1220[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(p_7_in));
  FDRE \select_ln24_3_reg_1220_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__3_n_5),
        .Q(\select_ln24_3_reg_1220_reg_n_5_[0] ),
        .R(select_ln24_3_reg_1220));
  FDRE \select_ln24_3_reg_1220_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__2_n_5),
        .Q(\select_ln24_3_reg_1220_reg_n_5_[1] ),
        .R(select_ln24_3_reg_1220));
  FDRE \select_ln24_3_reg_1220_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__1_n_5),
        .Q(\select_ln24_3_reg_1220_reg_n_5_[2] ),
        .R(select_ln24_3_reg_1220));
  FDRE \select_ln24_3_reg_1220_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln29_1_reg_1254_reg__0_n_5),
        .Q(\select_ln24_3_reg_1220_reg_n_5_[3] ),
        .R(select_ln24_3_reg_1220));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_4_reg_1227[0]_i_1 
       (.I0(out_w_reg_1209[0]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[0] ),
        .O(select_ln24_4_fu_663_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_4_reg_1227[1]_i_1 
       (.I0(out_w_reg_1209[1]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[1] ),
        .O(select_ln24_4_fu_663_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_4_reg_1227[2]_i_1 
       (.I0(out_w_reg_1209[2]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[2] ),
        .O(select_ln24_4_fu_663_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_4_reg_1227[3]_i_1 
       (.I0(out_w_reg_1209[3]),
        .I1(and_ln29_reg_1201),
        .I2(\select_ln29_reg_1173_reg_n_5_[3] ),
        .O(select_ln24_4_fu_663_p3[3]));
  FDRE \select_ln24_4_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln24_4_fu_663_p3[0]),
        .Q(select_ln24_4_reg_1227[0]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln24_4_fu_663_p3[1]),
        .Q(select_ln24_4_reg_1227[1]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln24_4_fu_663_p3[2]),
        .Q(select_ln24_4_reg_1227[2]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten20_reg_404[10]_i_2_n_5 ),
        .D(select_ln24_4_fu_663_p3[3]),
        .Q(select_ln24_4_reg_1227[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[0]_i_1__0 
       (.I0(sext_ln29_reg_1117[0]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[0]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[0]),
        .O(select_ln24_fu_1007_p3[0]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[10]_i_1__0 
       (.I0(sext_ln29_reg_1117[10]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[10]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[10]),
        .O(select_ln24_fu_1007_p3[10]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[11]_i_1__0 
       (.I0(sext_ln29_reg_1117[11]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[11]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[11]),
        .O(select_ln24_fu_1007_p3[11]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[12]_i_1__0 
       (.I0(sext_ln29_reg_1117[12]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[12]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[12]),
        .O(select_ln24_fu_1007_p3[12]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[13]_i_1__0 
       (.I0(sext_ln29_reg_1117[13]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[13]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[13]),
        .O(select_ln24_fu_1007_p3[13]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[14]_i_1__0 
       (.I0(sext_ln29_reg_1117[13]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[14]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[14]),
        .O(select_ln24_fu_1007_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1288[15]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_reg_1135_pp0_iter3_reg),
        .O(mul_ln29_reg_12930));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[15]_i_2__0 
       (.I0(sext_ln29_reg_1117[13]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[15]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[15]),
        .O(select_ln24_fu_1007_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln24_reg_1288[15]_i_3__0 
       (.I0(icmp_ln20_reg_1135_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter5_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\select_ln24_reg_1288[15]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[1]_i_1__0 
       (.I0(sext_ln29_reg_1117[1]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[1]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[1]),
        .O(select_ln24_fu_1007_p3[1]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[2]_i_1__0 
       (.I0(sext_ln29_reg_1117[2]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[2]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[2]),
        .O(select_ln24_fu_1007_p3[2]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[3]_i_1__0 
       (.I0(sext_ln29_reg_1117[3]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[3]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[3]),
        .O(select_ln24_fu_1007_p3[3]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[4]_i_1__0 
       (.I0(sext_ln29_reg_1117[4]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[4]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[4]),
        .O(select_ln24_fu_1007_p3[4]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[5]_i_1__0 
       (.I0(sext_ln29_reg_1117[5]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[5]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[5]),
        .O(select_ln24_fu_1007_p3[5]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[6]_i_1__0 
       (.I0(sext_ln29_reg_1117[6]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[6]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[6]),
        .O(select_ln24_fu_1007_p3[6]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[7]_i_1__0 
       (.I0(sext_ln29_reg_1117[7]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[7]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[7]),
        .O(select_ln24_fu_1007_p3[7]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[8]_i_1__0 
       (.I0(sext_ln29_reg_1117[8]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[8]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[8]),
        .O(select_ln24_fu_1007_p3[8]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \select_ln24_reg_1288[9]_i_1__0 
       (.I0(sext_ln29_reg_1117[9]),
        .I1(icmp_ln21_reg_1146_pp0_iter3_reg),
        .I2(and_ln29_reg_1201_pp0_iter3_reg),
        .I3(buffer_reg_1303[9]),
        .I4(\select_ln24_reg_1288[15]_i_3__0_n_5 ),
        .I5(buffer_0_reg_450[9]),
        .O(select_ln24_fu_1007_p3[9]));
  FDRE \select_ln24_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[0]),
        .Q(\select_ln24_reg_1288_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[10]),
        .Q(\select_ln24_reg_1288_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[11]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[12]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[13]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[14]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[15]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[1]),
        .Q(\select_ln24_reg_1288_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[2]),
        .Q(\select_ln24_reg_1288_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[3]),
        .Q(\select_ln24_reg_1288_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[4]),
        .Q(\select_ln24_reg_1288_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[5]),
        .Q(\select_ln24_reg_1288_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[6]),
        .Q(\select_ln24_reg_1288_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[7]),
        .Q(\select_ln24_reg_1288_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[8]),
        .Q(\select_ln24_reg_1288_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \select_ln24_reg_1288_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln29_reg_12930),
        .D(select_ln24_fu_1007_p3[9]),
        .Q(\select_ln24_reg_1288_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_4_reg_1195[1]_i_1 
       (.I0(sub_ln29_2_reg_1179_reg[0]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[1]),
        .O(select_ln29_4_fu_625_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_4_reg_1195[2]_i_1 
       (.I0(sub_ln29_2_reg_1179_reg[1]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[2]),
        .O(select_ln29_4_fu_625_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_4_reg_1195[3]_i_1 
       (.I0(sub_ln29_2_reg_1179_reg[2]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[3]),
        .O(select_ln29_4_fu_625_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_4_reg_1195[4]_i_1 
       (.I0(sub_ln29_2_reg_1179_reg[3]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[4]),
        .O(select_ln29_4_fu_625_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_4_reg_1195[5]_i_1 
       (.I0(sub_ln29_2_reg_1179_reg[4]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[5]),
        .O(select_ln29_4_fu_625_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_4_reg_1195[6]_i_1 
       (.I0(sub_ln29_2_reg_1179_reg[5]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[6]),
        .O(select_ln29_4_fu_625_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_4_reg_1195[7]_i_1 
       (.I0(sub_ln29_2_reg_1179_reg[6]),
        .I1(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I2(sub_ln29_reg_1129[7]),
        .O(select_ln29_4_fu_625_p3[7]));
  FDRE \select_ln29_4_reg_1195_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_4_reg_1195_reg[0]),
        .Q(select_ln29_4_reg_1195_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_4_reg_1195_reg[1]),
        .Q(select_ln29_4_reg_1195_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_4_reg_1195_reg[2]),
        .Q(select_ln29_4_reg_1195_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_4_reg_1195_reg[3]),
        .Q(select_ln29_4_reg_1195_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_4_reg_1195_reg[4]),
        .Q(select_ln29_4_reg_1195_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_4_reg_1195_reg[5]),
        .Q(select_ln29_4_reg_1195_pp0_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln29_4_reg_1195_reg[6]),
        .Q(select_ln29_4_reg_1195_pp0_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_reg[1] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_4_fu_625_p3[1]),
        .Q(select_ln29_4_reg_1195_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_reg[2] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_4_fu_625_p3[2]),
        .Q(select_ln29_4_reg_1195_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_reg[3] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_4_fu_625_p3[3]),
        .Q(select_ln29_4_reg_1195_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_reg[4] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_4_fu_625_p3[4]),
        .Q(select_ln29_4_reg_1195_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_reg[5] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_4_fu_625_p3[5]),
        .Q(select_ln29_4_reg_1195_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_reg[6] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_4_fu_625_p3[6]),
        .Q(select_ln29_4_reg_1195_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1195_reg[7] 
       (.C(ap_clk),
        .CE(and_ln29_reg_12010),
        .D(select_ln29_4_fu_625_p3[7]),
        .Q(select_ln29_4_reg_1195_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln29_reg_1173[0]_i_1__0 
       (.I0(out_w_0_reg_439[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln24_4_reg_1227[0]),
        .O(zext_ln24_fu_563_p1[0]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln29_reg_1173[1]_i_1__0 
       (.I0(out_w_0_reg_439[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln24_4_reg_1227[1]),
        .O(zext_ln24_fu_563_p1[1]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln29_reg_1173[2]_i_1__0 
       (.I0(out_w_0_reg_439[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln24_4_reg_1227[2]),
        .O(zext_ln24_fu_563_p1[2]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln29_reg_1173[3]_i_1__0 
       (.I0(\icmp_ln21_reg_1146_reg_n_5_[0] ),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(select_ln29_reg_1173));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_reg_1173[3]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .O(icmp_ln24_reg_11850));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln29_reg_1173[3]_i_3__0 
       (.I0(out_w_0_reg_439[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln24_4_reg_1227[3]),
        .O(zext_ln24_fu_563_p1[3]));
  FDRE \select_ln29_reg_1173_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(zext_ln24_fu_563_p1[0]),
        .Q(\select_ln29_reg_1173_reg_n_5_[0] ),
        .R(select_ln29_reg_1173));
  FDRE \select_ln29_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(zext_ln24_fu_563_p1[1]),
        .Q(\select_ln29_reg_1173_reg_n_5_[1] ),
        .R(select_ln29_reg_1173));
  FDRE \select_ln29_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(zext_ln24_fu_563_p1[2]),
        .Q(\select_ln29_reg_1173_reg_n_5_[2] ),
        .R(select_ln29_reg_1173));
  FDRE \select_ln29_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(zext_ln24_fu_563_p1[3]),
        .Q(\select_ln29_reg_1173_reg_n_5_[3] ),
        .R(select_ln29_reg_1173));
  FDRE \sext_ln29_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[0]),
        .Q(sext_ln29_reg_1117[0]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[10]),
        .Q(sext_ln29_reg_1117[10]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[11]),
        .Q(sext_ln29_reg_1117[11]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[12]),
        .Q(sext_ln29_reg_1117[12]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[13]),
        .Q(sext_ln29_reg_1117[13]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[1]),
        .Q(sext_ln29_reg_1117[1]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[2]),
        .Q(sext_ln29_reg_1117[2]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[3]),
        .Q(sext_ln29_reg_1117[3]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[4]),
        .Q(sext_ln29_reg_1117[4]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[5]),
        .Q(sext_ln29_reg_1117[5]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[6]),
        .Q(sext_ln29_reg_1117[6]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[7]),
        .Q(sext_ln29_reg_1117[7]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[8]),
        .Q(sext_ln29_reg_1117[8]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1117_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(SeparableConv2D_3_b_3_reg_1112[9]),
        .Q(sext_ln29_reg_1117[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_1107[0]),
        .Q(shl_ln_reg_1124[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_1124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_1107[1]),
        .Q(shl_ln_reg_1124[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_1107[2]),
        .Q(shl_ln_reg_1124[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln29_reg_1107[3]),
        .Q(shl_ln_reg_1124[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln29_2_reg_1179[2]_i_1 
       (.I0(zext_ln29_7_fu_592_p1[4]),
        .I1(zext_ln29_7_fu_592_p1[5]),
        .O(sub_ln29_2_fu_607_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln29_2_reg_1179[3]_i_1 
       (.I0(zext_ln29_7_fu_592_p1[6]),
        .I1(zext_ln29_7_fu_592_p1[5]),
        .I2(zext_ln29_7_fu_592_p1[4]),
        .O(sub_ln29_2_fu_607_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \sub_ln29_2_reg_1179[4]_i_1 
       (.I0(zext_ln29_7_fu_592_p1[7]),
        .I1(zext_ln29_7_fu_592_p1[5]),
        .I2(zext_ln29_7_fu_592_p1[6]),
        .I3(zext_ln29_7_fu_592_p1[4]),
        .O(sub_ln29_2_fu_607_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT4 #(
    .INIT(16'h0FA4)) 
    \sub_ln29_2_reg_1179[5]_i_1 
       (.I0(zext_ln29_7_fu_592_p1[4]),
        .I1(zext_ln29_7_fu_592_p1[6]),
        .I2(zext_ln29_7_fu_592_p1[5]),
        .I3(zext_ln29_7_fu_592_p1[7]),
        .O(sub_ln29_2_fu_607_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT4 #(
    .INIT(16'hB4A4)) 
    \sub_ln29_2_reg_1179[6]_i_1 
       (.I0(zext_ln29_7_fu_592_p1[5]),
        .I1(zext_ln29_7_fu_592_p1[7]),
        .I2(zext_ln29_7_fu_592_p1[6]),
        .I3(zext_ln29_7_fu_592_p1[4]),
        .O(sub_ln29_2_fu_607_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sub_ln29_2_reg_1179[7]_i_1 
       (.I0(zext_ln29_7_fu_592_p1[7]),
        .I1(zext_ln29_7_fu_592_p1[6]),
        .I2(zext_ln29_7_fu_592_p1[5]),
        .O(sub_ln29_2_fu_607_p2[7]));
  FDRE \sub_ln29_2_reg_1179_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(zext_ln29_7_fu_592_p1[4]),
        .Q(sub_ln29_2_reg_1179_reg[0]),
        .R(1'b0));
  FDRE \sub_ln29_2_reg_1179_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(sub_ln29_2_fu_607_p2[2]),
        .Q(sub_ln29_2_reg_1179_reg[1]),
        .R(1'b0));
  FDRE \sub_ln29_2_reg_1179_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(sub_ln29_2_fu_607_p2[3]),
        .Q(sub_ln29_2_reg_1179_reg[2]),
        .R(1'b0));
  FDRE \sub_ln29_2_reg_1179_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(sub_ln29_2_fu_607_p2[4]),
        .Q(sub_ln29_2_reg_1179_reg[3]),
        .R(1'b0));
  FDRE \sub_ln29_2_reg_1179_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(sub_ln29_2_fu_607_p2[5]),
        .Q(sub_ln29_2_reg_1179_reg[4]),
        .R(1'b0));
  FDRE \sub_ln29_2_reg_1179_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(sub_ln29_2_fu_607_p2[6]),
        .Q(sub_ln29_2_reg_1179_reg[5]),
        .R(1'b0));
  FDRE \sub_ln29_2_reg_1179_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_11850),
        .D(sub_ln29_2_fu_607_p2[7]),
        .Q(sub_ln29_2_reg_1179_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sub_ln29_reg_1129[1]_i_1__0 
       (.I0(out_h_0_reg_416[0]),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln20_reg_1190[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_420_p4));
  LUT5 #(
    .INIT(32'h5A335ACC)) 
    \sub_ln29_reg_1129[2]_i_1__0 
       (.I0(out_h_0_reg_416[0]),
        .I1(select_ln20_reg_1190[0]),
        .I2(out_h_0_reg_416[1]),
        .I3(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I4(select_ln20_reg_1190[1]),
        .O(\sub_ln29_reg_1129[2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h3333555A3C3C555A)) 
    \sub_ln29_reg_1129[3]_i_1__0 
       (.I0(select_ln20_reg_1190[2]),
        .I1(out_h_0_reg_416[2]),
        .I2(\sub_ln29_reg_1129[7]_i_3_n_5 ),
        .I3(select_ln20_reg_1190[0]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(out_h_0_reg_416[0]),
        .O(\sub_ln29_reg_1129[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E2E2E2)) 
    \sub_ln29_reg_1129[4]_i_1__0 
       (.I0(select_ln20_reg_1190[3]),
        .I1(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I2(out_h_0_reg_416[3]),
        .I3(\sub_ln29_reg_1129[7]_i_3_n_5 ),
        .I4(\sub_ln29_reg_1129[6]_i_2__0_n_5 ),
        .I5(\out_h_reg_1139[0]_i_1__0_n_5 ),
        .O(sub_ln29_fu_533_p2[4]));
  LUT6 #(
    .INIT(64'h0F580F0F0F585858)) 
    \sub_ln29_reg_1129[5]_i_1 
       (.I0(\out_h_reg_1139[0]_i_1__0_n_5 ),
        .I1(\sub_ln29_reg_1129[6]_i_2__0_n_5 ),
        .I2(\sub_ln29_reg_1129[7]_i_3_n_5 ),
        .I3(out_h_0_reg_416[3]),
        .I4(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I5(select_ln20_reg_1190[3]),
        .O(sub_ln29_fu_533_p2[5]));
  LUT6 #(
    .INIT(64'hAAAA5404ABFB5404)) 
    \sub_ln29_reg_1129[6]_i_1__0 
       (.I0(\sub_ln29_reg_1129[7]_i_3_n_5 ),
        .I1(select_ln20_reg_1190[3]),
        .I2(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I3(out_h_0_reg_416[3]),
        .I4(\sub_ln29_reg_1129[6]_i_2__0_n_5 ),
        .I5(\out_h_reg_1139[0]_i_1__0_n_5 ),
        .O(sub_ln29_fu_533_p2[6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sub_ln29_reg_1129[6]_i_2__0 
       (.I0(out_h_0_reg_416[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln20_reg_1190[2]),
        .O(\sub_ln29_reg_1129[6]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hCCAACCAAC0AAC000)) 
    \sub_ln29_reg_1129[7]_i_1__0 
       (.I0(select_ln20_reg_1190[3]),
        .I1(out_h_0_reg_416[3]),
        .I2(out_h_0_reg_416[2]),
        .I3(\sub_ln29_reg_1129[7]_i_2__0_n_5 ),
        .I4(select_ln20_reg_1190[2]),
        .I5(\sub_ln29_reg_1129[7]_i_3_n_5 ),
        .O(sub_ln29_fu_533_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sub_ln29_reg_1129[7]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\sub_ln29_reg_1129[7]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \sub_ln29_reg_1129[7]_i_3 
       (.I0(select_ln20_reg_1190[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln20_reg_1135_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_416[1]),
        .O(\sub_ln29_reg_1129[7]_i_3_n_5 ));
  FDRE \sub_ln29_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_420_p4),
        .Q(sub_ln29_reg_1129[1]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sub_ln29_reg_1129[2]_i_1__0_n_5 ),
        .Q(sub_ln29_reg_1129[2]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sub_ln29_reg_1129[3]_i_1__0_n_5 ),
        .Q(sub_ln29_reg_1129[3]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[4]),
        .Q(sub_ln29_reg_1129[4]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[5]),
        .Q(sub_ln29_reg_1129[5]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[6]),
        .Q(sub_ln29_reg_1129[6]),
        .R(1'b0));
  FDRE \sub_ln29_reg_1129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln29_fu_533_p2[7]),
        .Q(sub_ln29_reg_1129[7]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_381_reg_n_5_[0] ),
        .Q(trunc_ln29_reg_1107[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_381_reg_n_5_[1] ),
        .Q(trunc_ln29_reg_1107[1]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_381_reg_n_5_[2] ),
        .Q(trunc_ln29_reg_1107[2]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_381_reg_n_5_[3] ),
        .Q(trunc_ln29_reg_1107[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
   (\q0_reg[13] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [13:0]\q0_reg[13] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [13:0]\q0_reg[13] ;

  bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[13]_0 (\q0_reg[13] ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
   (\q0_reg[13]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [13:0]\q0_reg[13]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \q0[0]_i_1__0_n_5 ;
  wire \q0[10]_i_1__0_n_5 ;
  wire \q0[11]_i_1__0_n_5 ;
  wire \q0[12]_i_1__0_n_5 ;
  wire \q0[13]_i_1_n_5 ;
  wire \q0[1]_i_1_n_5 ;
  wire \q0[2]_i_1__0_n_5 ;
  wire \q0[3]_i_1__0_n_5 ;
  wire \q0[4]_i_1_n_5 ;
  wire \q0[5]_i_1__0_n_5 ;
  wire \q0[6]_i_1_n_5 ;
  wire \q0[7]_i_1__0_n_5 ;
  wire \q0[8]_i_1__0_n_5 ;
  wire \q0[9]_i_1__0_n_5 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [13:0]\q0_reg[13]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'h06B2)) 
    \q0[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(\q0[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'h003A)) 
    \q0[10]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\q0[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'h9504)) 
    \q0[11]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\q0[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h951A)) 
    \q0[12]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\q0[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'h843E)) 
    \q0[13]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\q0[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'hD09B)) 
    \q0[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\q0[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'h04C7)) 
    \q0[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\q0[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'h4495)) 
    \q0[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(\q0[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'h4878)) 
    \q0[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\q0[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'hC308)) 
    \q0[5]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\q0[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h84F8)) 
    \q0[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\q0[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'h426E)) 
    \q0[7]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\q0[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h5314)) 
    \q0[8]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\q0[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h0436)) 
    \q0[9]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\q0[9]_i_1__0_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[10]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[11]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[12]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[13]_i_1_n_5 ),
        .Q(\q0_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[1]_i_1_n_5 ),
        .Q(\q0_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[2]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[3]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1_n_5 ),
        .Q(\q0_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[5]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1_n_5 ),
        .Q(\q0_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[7]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[9]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_4" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_4
   (D,
    ap_enable_reg_pp1_iter0_reg,
    output_r_address0,
    \ap_CS_fsm_reg[40] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    SR,
    input_r_address0,
    grp_pointwise_conv2d_fix_4_fu_515_output_r_d0,
    grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0,
    Q,
    grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg,
    \ap_CS_fsm_reg[41] ,
    ap_enable_reg_pp1_iter0,
    ap_rst_n,
    icmp_ln177_fu_665_p2,
    grp_pointwise_conv2d_fix_1_fu_521_output_r_address0,
    ram_reg_0_i_40,
    ram_reg_0_i_40_0,
    E,
    ap_clk,
    ap_rst_n_inv,
    mul_ln29_reg_888_reg_0,
    q0_t0);
  output [1:0]D;
  output ap_enable_reg_pp1_iter0_reg;
  output [10:0]output_r_address0;
  output \ap_CS_fsm_reg[40] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[16]_0 ;
  output [0:0]SR;
  output [13:0]input_r_address0;
  output [14:0]grp_pointwise_conv2d_fix_4_fu_515_output_r_d0;
  output grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0;
  input [4:0]Q;
  input grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg;
  input \ap_CS_fsm_reg[41] ;
  input ap_enable_reg_pp1_iter0;
  input ap_rst_n;
  input icmp_ln177_fu_665_p2;
  input [0:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_address0;
  input [0:0]ram_reg_0_i_40;
  input ram_reg_0_i_40_0;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input mul_ln29_reg_888_reg_0;
  input [15:0]q0_t0;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [13:0]add_ln20_1_fu_239_p2;
  wire [13:0]add_ln20_1_reg_683;
  wire add_ln20_1_reg_6830;
  wire \add_ln20_1_reg_683[12]_i_2_n_5 ;
  wire \add_ln20_1_reg_683[12]_i_3_n_5 ;
  wire \add_ln20_1_reg_683[12]_i_4_n_5 ;
  wire \add_ln20_1_reg_683[12]_i_5_n_5 ;
  wire \add_ln20_1_reg_683[13]_i_3_n_5 ;
  wire \add_ln20_1_reg_683[4]_i_2_n_5 ;
  wire \add_ln20_1_reg_683[4]_i_3_n_5 ;
  wire \add_ln20_1_reg_683[4]_i_4_n_5 ;
  wire \add_ln20_1_reg_683[4]_i_5_n_5 ;
  wire \add_ln20_1_reg_683[4]_i_6_n_5 ;
  wire \add_ln20_1_reg_683[8]_i_2_n_5 ;
  wire \add_ln20_1_reg_683[8]_i_3_n_5 ;
  wire \add_ln20_1_reg_683[8]_i_4_n_5 ;
  wire \add_ln20_1_reg_683[8]_i_5_n_5 ;
  wire \add_ln20_1_reg_683_reg[12]_i_1_n_5 ;
  wire \add_ln20_1_reg_683_reg[12]_i_1_n_6 ;
  wire \add_ln20_1_reg_683_reg[12]_i_1_n_7 ;
  wire \add_ln20_1_reg_683_reg[12]_i_1_n_8 ;
  wire \add_ln20_1_reg_683_reg[4]_i_1_n_5 ;
  wire \add_ln20_1_reg_683_reg[4]_i_1_n_6 ;
  wire \add_ln20_1_reg_683_reg[4]_i_1_n_7 ;
  wire \add_ln20_1_reg_683_reg[4]_i_1_n_8 ;
  wire \add_ln20_1_reg_683_reg[8]_i_1_n_5 ;
  wire \add_ln20_1_reg_683_reg[8]_i_1_n_6 ;
  wire \add_ln20_1_reg_683_reg[8]_i_1_n_7 ;
  wire \add_ln20_1_reg_683_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln21_fu_256_p2;
  wire [9:0]add_ln21_reg_700;
  wire add_ln21_reg_7000;
  wire \add_ln21_reg_700[2]_i_2_n_5 ;
  wire \add_ln21_reg_700[3]_i_2_n_5 ;
  wire \add_ln21_reg_700[3]_i_3_n_5 ;
  wire \add_ln21_reg_700[4]_i_2_n_5 ;
  wire \add_ln21_reg_700[4]_i_3_n_5 ;
  wire \add_ln21_reg_700[5]_i_2_n_5 ;
  wire \add_ln21_reg_700[5]_i_3_n_5 ;
  wire \add_ln21_reg_700[6]_i_2_n_5 ;
  wire \add_ln21_reg_700[7]_i_2_n_5 ;
  wire \add_ln21_reg_700[7]_i_3_n_5 ;
  wire \add_ln21_reg_700[8]_i_2_n_5 ;
  wire \add_ln21_reg_700[9]_i_2_n_5 ;
  wire \add_ln21_reg_700[9]_i_3_n_5 ;
  wire \add_ln21_reg_700[9]_i_4_n_5 ;
  wire add_ln29_1_reg_8490;
  wire add_ln29_1_reg_849_reg_n_96;
  wire [10:2]add_ln29_2_fu_441_p2;
  wire [10:0]add_ln29_2_reg_812;
  wire add_ln29_2_reg_8120;
  wire \add_ln29_2_reg_812[5]_i_2_n_5 ;
  wire \add_ln29_2_reg_812[5]_i_3_n_5 ;
  wire \add_ln29_2_reg_812[5]_i_4_n_5 ;
  wire \add_ln29_2_reg_812_reg[5]_i_1_n_5 ;
  wire \add_ln29_2_reg_812_reg[5]_i_1_n_6 ;
  wire \add_ln29_2_reg_812_reg[5]_i_1_n_7 ;
  wire \add_ln29_2_reg_812_reg[5]_i_1_n_8 ;
  wire \add_ln29_2_reg_812_reg[9]_i_1_n_5 ;
  wire \add_ln29_2_reg_812_reg[9]_i_1_n_6 ;
  wire \add_ln29_2_reg_812_reg[9]_i_1_n_7 ;
  wire \add_ln29_2_reg_812_reg[9]_i_1_n_8 ;
  wire [10:2]add_ln29_fu_307_p2;
  wire [10:0]add_ln29_reg_726;
  wire add_ln29_reg_7260;
  wire \add_ln29_reg_726[5]_i_2_n_5 ;
  wire \add_ln29_reg_726[5]_i_3_n_5 ;
  wire \add_ln29_reg_726[5]_i_4_n_5 ;
  wire \add_ln29_reg_726_reg[5]_i_1_n_5 ;
  wire \add_ln29_reg_726_reg[5]_i_1_n_6 ;
  wire \add_ln29_reg_726_reg[5]_i_1_n_7 ;
  wire \add_ln29_reg_726_reg[5]_i_1_n_8 ;
  wire \add_ln29_reg_726_reg[9]_i_1_n_5 ;
  wire \add_ln29_reg_726_reg[9]_i_1_n_6 ;
  wire \add_ln29_reg_726_reg[9]_i_1_n_7 ;
  wire \add_ln29_reg_726_reg[9]_i_1_n_8 ;
  wire [10:2]add_ln34_1_fu_577_p2;
  wire [10:0]add_ln34_1_reg_868;
  wire add_ln34_1_reg_8680;
  wire \add_ln34_1_reg_868[5]_i_2_n_5 ;
  wire \add_ln34_1_reg_868[5]_i_3_n_5 ;
  wire \add_ln34_1_reg_868[5]_i_4_n_5 ;
  wire \add_ln34_1_reg_868_reg[5]_i_1_n_5 ;
  wire \add_ln34_1_reg_868_reg[5]_i_1_n_6 ;
  wire \add_ln34_1_reg_868_reg[5]_i_1_n_7 ;
  wire \add_ln34_1_reg_868_reg[5]_i_1_n_8 ;
  wire \add_ln34_1_reg_868_reg[9]_i_1_n_5 ;
  wire \add_ln34_1_reg_868_reg[9]_i_1_n_6 ;
  wire \add_ln34_1_reg_868_reg[9]_i_1_n_7 ;
  wire \add_ln34_1_reg_868_reg[9]_i_1_n_8 ;
  wire [13:0]add_ln34_2_fu_312_p2;
  wire [13:0]add_ln34_2_reg_731;
  wire add_ln34_2_reg_7310;
  wire \add_ln34_2_reg_731_reg[12]_i_1_n_5 ;
  wire \add_ln34_2_reg_731_reg[12]_i_1_n_6 ;
  wire \add_ln34_2_reg_731_reg[12]_i_1_n_7 ;
  wire \add_ln34_2_reg_731_reg[12]_i_1_n_8 ;
  wire \add_ln34_2_reg_731_reg[4]_i_1_n_5 ;
  wire \add_ln34_2_reg_731_reg[4]_i_1_n_6 ;
  wire \add_ln34_2_reg_731_reg[4]_i_1_n_7 ;
  wire \add_ln34_2_reg_731_reg[4]_i_1_n_8 ;
  wire \add_ln34_2_reg_731_reg[8]_i_1_n_5 ;
  wire \add_ln34_2_reg_731_reg[8]_i_1_n_6 ;
  wire \add_ln34_2_reg_731_reg[8]_i_1_n_7 ;
  wire \add_ln34_2_reg_731_reg[8]_i_1_n_8 ;
  wire [4:4]add_ln34_fu_525_p2;
  wire [4:0]add_ln34_reg_858;
  wire add_ln34_reg_8580;
  wire and_ln29_fu_388_p2;
  wire and_ln29_reg_771;
  wire and_ln34_2_reg_717;
  wire and_ln34_2_reg_7170;
  wire \and_ln34_2_reg_717[0]_i_1_n_5 ;
  wire and_ln34_2_reg_717_pp0_iter1_reg;
  wire and_ln34_reg_9050;
  wire \and_ln34_reg_905[14]_i_1_n_5 ;
  wire \ap_CS_fsm[5]_i_2_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter4_i_1_n_5;
  wire ap_enable_reg_pp0_iter4_i_2_n_5;
  wire ap_enable_reg_pp0_iter4_reg_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire [15:0]ap_phi_mux_buffer_0_phi_fu_207_p4;
  wire [4:0]ap_phi_mux_out_h_0_phi_fu_172_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]b;
  wire buffer_0_reg_203;
  wire buffer_0_reg_2030;
  wire \buffer_0_reg_203_reg_n_5_[0] ;
  wire \buffer_0_reg_203_reg_n_5_[10] ;
  wire \buffer_0_reg_203_reg_n_5_[11] ;
  wire \buffer_0_reg_203_reg_n_5_[12] ;
  wire \buffer_0_reg_203_reg_n_5_[13] ;
  wire \buffer_0_reg_203_reg_n_5_[14] ;
  wire \buffer_0_reg_203_reg_n_5_[15] ;
  wire \buffer_0_reg_203_reg_n_5_[1] ;
  wire \buffer_0_reg_203_reg_n_5_[2] ;
  wire \buffer_0_reg_203_reg_n_5_[3] ;
  wire \buffer_0_reg_203_reg_n_5_[4] ;
  wire \buffer_0_reg_203_reg_n_5_[5] ;
  wire \buffer_0_reg_203_reg_n_5_[6] ;
  wire \buffer_0_reg_203_reg_n_5_[7] ;
  wire \buffer_0_reg_203_reg_n_5_[8] ;
  wire \buffer_0_reg_203_reg_n_5_[9] ;
  wire [15:0]buffer_reg_898;
  wire buffer_reg_8980;
  wire [15:0]grp_fu_537_p18;
  wire [0:0]grp_pointwise_conv2d_fix_1_fu_521_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_515_ap_done;
  wire grp_pointwise_conv2d_fix_4_fu_515_ap_ready;
  wire grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg;
  wire grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0;
  wire [14:0]grp_pointwise_conv2d_fix_4_fu_515_output_r_d0;
  wire icmp_ln177_fu_665_p2;
  wire \icmp_ln20_reg_669[0]_i_1_n_5 ;
  wire \icmp_ln20_reg_669[0]_i_2_n_5 ;
  wire \icmp_ln20_reg_669[0]_i_3_n_5 ;
  wire \icmp_ln20_reg_669[0]_i_4_n_5 ;
  wire \icmp_ln20_reg_669[0]_i_5_n_5 ;
  wire \icmp_ln20_reg_669[0]_i_6_n_5 ;
  wire \icmp_ln20_reg_669[0]_i_7_n_5 ;
  wire \icmp_ln20_reg_669[0]_i_8_n_5 ;
  wire icmp_ln20_reg_669_pp0_iter1_reg;
  wire \icmp_ln20_reg_669_reg_n_5_[0] ;
  wire \icmp_ln21_reg_694[0]_i_1_n_5 ;
  wire \icmp_ln21_reg_694[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_694[0]_i_3_n_5 ;
  wire \icmp_ln21_reg_694[0]_i_4_n_5 ;
  wire \icmp_ln21_reg_694[0]_i_5_n_5 ;
  wire \icmp_ln21_reg_694[0]_i_6_n_5 ;
  wire \icmp_ln21_reg_694_reg_n_5_[0] ;
  wire icmp_ln24_1_fu_520_p2;
  wire icmp_ln24_1_reg_854;
  wire \icmp_ln24_1_reg_854[0]_i_1_n_5 ;
  wire icmp_ln24_1_reg_854_pp0_iter3_reg;
  wire icmp_ln24_1_reg_854_pp0_iter4_reg;
  wire icmp_ln24_reg_7360;
  wire \icmp_ln24_reg_736[0]_i_1_n_5 ;
  wire \icmp_ln24_reg_736[0]_i_2_n_5 ;
  wire \icmp_ln24_reg_736[0]_i_3_n_5 ;
  wire \icmp_ln24_reg_736[0]_i_4_n_5 ;
  wire \icmp_ln24_reg_736[0]_i_5_n_5 ;
  wire \icmp_ln24_reg_736_reg_n_5_[0] ;
  wire icmp_ln34_fu_227_p2;
  wire \icmp_ln34_reg_665[0]_i_2_n_5 ;
  wire \icmp_ln34_reg_665[0]_i_3_n_5 ;
  wire \icmp_ln34_reg_665[0]_i_4_n_5 ;
  wire \icmp_ln34_reg_665[0]_i_5_n_5 ;
  wire \icmp_ln34_reg_665[0]_i_6_n_5 ;
  wire \icmp_ln34_reg_665[0]_i_7_n_5 ;
  wire \icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ;
  wire \icmp_ln34_reg_665_reg_n_5_[0] ;
  wire in_d_0_reg_215;
  wire in_d_0_reg_2150;
  wire \in_d_0_reg_215_reg_n_5_[0] ;
  wire \in_d_0_reg_215_reg_n_5_[1] ;
  wire \in_d_0_reg_215_reg_n_5_[2] ;
  wire \in_d_0_reg_215_reg_n_5_[3] ;
  wire \in_d_0_reg_215_reg_n_5_[4] ;
  wire [4:0]in_d_fu_509_p2;
  wire [4:0]in_d_reg_843;
  wire indvar_flatten18_reg_146;
  wire indvar_flatten18_reg_1460;
  wire \indvar_flatten18_reg_146_reg_n_5_[0] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[10] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[11] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[12] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[13] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[1] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[2] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[3] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[4] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[5] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[6] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[7] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[8] ;
  wire \indvar_flatten18_reg_146_reg_n_5_[9] ;
  wire [13:0]indvar_flatten59_reg_134;
  wire indvar_flatten_reg_157;
  wire indvar_flatten_reg_1570;
  wire \indvar_flatten_reg_157_reg_n_5_[0] ;
  wire \indvar_flatten_reg_157_reg_n_5_[1] ;
  wire \indvar_flatten_reg_157_reg_n_5_[2] ;
  wire \indvar_flatten_reg_157_reg_n_5_[3] ;
  wire \indvar_flatten_reg_157_reg_n_5_[4] ;
  wire \indvar_flatten_reg_157_reg_n_5_[5] ;
  wire \indvar_flatten_reg_157_reg_n_5_[6] ;
  wire \indvar_flatten_reg_157_reg_n_5_[7] ;
  wire \indvar_flatten_reg_157_reg_n_5_[8] ;
  wire \indvar_flatten_reg_157_reg_n_5_[9] ;
  wire input_load_reg_8730;
  wire [13:0]input_r_address0;
  wire mul_ln29_reg_888_reg_0;
  wire mul_ln29_reg_888_reg_i_3_n_5;
  wire mul_ln29_reg_888_reg_n_100;
  wire mul_ln29_reg_888_reg_n_101;
  wire mul_ln29_reg_888_reg_n_102;
  wire mul_ln29_reg_888_reg_n_103;
  wire mul_ln29_reg_888_reg_n_104;
  wire mul_ln29_reg_888_reg_n_105;
  wire mul_ln29_reg_888_reg_n_106;
  wire mul_ln29_reg_888_reg_n_107;
  wire mul_ln29_reg_888_reg_n_108;
  wire mul_ln29_reg_888_reg_n_109;
  wire mul_ln29_reg_888_reg_n_110;
  wire mul_ln29_reg_888_reg_n_79;
  wire mul_ln29_reg_888_reg_n_80;
  wire mul_ln29_reg_888_reg_n_81;
  wire mul_ln29_reg_888_reg_n_82;
  wire mul_ln29_reg_888_reg_n_83;
  wire mul_ln29_reg_888_reg_n_84;
  wire mul_ln29_reg_888_reg_n_85;
  wire mul_ln29_reg_888_reg_n_97;
  wire mul_ln29_reg_888_reg_n_98;
  wire mul_ln29_reg_888_reg_n_99;
  wire or_ln24_1_reg_800;
  wire \or_ln24_1_reg_800[0]_i_1_n_5 ;
  wire or_ln24_1_reg_800_pp0_iter2_reg;
  wire or_ln29_reg_748;
  wire \or_ln29_reg_748[0]_i_1_n_5 ;
  wire out_d_0_mid2_fu_490_p3;
  wire out_d_0_mid2_reg_833;
  wire \out_d_0_reg_179[0]_i_1_n_5 ;
  wire \out_d_0_reg_179_reg_n_5_[0] ;
  wire out_h_0_reg_168;
  wire out_h_0_reg_1680;
  wire \out_h_0_reg_168_reg_n_5_[0] ;
  wire \out_h_0_reg_168_reg_n_5_[1] ;
  wire \out_h_0_reg_168_reg_n_5_[2] ;
  wire \out_h_0_reg_168_reg_n_5_[3] ;
  wire \out_h_0_reg_168_reg_n_5_[4] ;
  wire [4:0]out_h_fu_324_p2;
  wire [4:0]out_w_0_reg_191;
  wire [4:0]out_w_fu_417_p2;
  wire [4:0]out_w_reg_794;
  wire [10:0]output_r_address0;
  wire p_12_in;
  wire p_15_in;
  wire p_16_in;
  wire [7:0]p_1_in;
  wire [15:0]q0_t0;
  wire ram_reg_0_i_242_n_5;
  wire [0:0]ram_reg_0_i_40;
  wire ram_reg_0_i_40_0;
  wire [4:0]s;
  wire select_ln20_1_reg_754;
  wire select_ln20_1_reg_7540;
  wire \select_ln20_1_reg_754_reg_n_5_[0] ;
  wire \select_ln20_1_reg_754_reg_n_5_[10] ;
  wire \select_ln20_1_reg_754_reg_n_5_[11] ;
  wire \select_ln20_1_reg_754_reg_n_5_[12] ;
  wire \select_ln20_1_reg_754_reg_n_5_[13] ;
  wire \select_ln20_1_reg_754_reg_n_5_[1] ;
  wire \select_ln20_1_reg_754_reg_n_5_[2] ;
  wire \select_ln20_1_reg_754_reg_n_5_[3] ;
  wire \select_ln20_1_reg_754_reg_n_5_[4] ;
  wire \select_ln20_1_reg_754_reg_n_5_[5] ;
  wire \select_ln20_1_reg_754_reg_n_5_[6] ;
  wire \select_ln20_1_reg_754_reg_n_5_[7] ;
  wire \select_ln20_1_reg_754_reg_n_5_[8] ;
  wire \select_ln20_1_reg_754_reg_n_5_[9] ;
  wire [4:0]select_ln20_fu_394_p3;
  wire [4:0]select_ln20_reg_778;
  wire select_ln21_9_reg_783;
  wire \select_ln21_9_reg_783_reg_n_5_[0] ;
  wire \select_ln21_9_reg_783_reg_n_5_[1] ;
  wire \select_ln21_9_reg_783_reg_n_5_[2] ;
  wire \select_ln21_9_reg_783_reg_n_5_[3] ;
  wire \select_ln21_9_reg_783_reg_n_5_[4] ;
  wire \select_ln21_9_reg_783_reg_n_5_[5] ;
  wire \select_ln21_9_reg_783_reg_n_5_[6] ;
  wire \select_ln21_9_reg_783_reg_n_5_[7] ;
  wire \select_ln21_9_reg_783_reg_n_5_[8] ;
  wire \select_ln21_9_reg_783_reg_n_5_[9] ;
  wire [4:0]select_ln21_fu_446_p3;
  wire [4:0]select_ln21_reg_817;
  wire [4:0]select_ln24_1_fu_431_p3;
  wire [4:0]select_ln24_1_reg_806;
  wire \select_ln24_1_reg_806[4]_i_1_n_5 ;
  wire [10:0]select_ln24_2_fu_503_p3;
  wire select_ln24_2_reg_838;
  wire select_ln24_2_reg_8380;
  wire select_ln24_reg_878;
  wire select_ln24_reg_8780;
  wire \select_ln24_reg_878_reg_n_5_[0] ;
  wire \select_ln24_reg_878_reg_n_5_[10] ;
  wire \select_ln24_reg_878_reg_n_5_[11] ;
  wire \select_ln24_reg_878_reg_n_5_[12] ;
  wire \select_ln24_reg_878_reg_n_5_[13] ;
  wire \select_ln24_reg_878_reg_n_5_[14] ;
  wire \select_ln24_reg_878_reg_n_5_[15] ;
  wire \select_ln24_reg_878_reg_n_5_[1] ;
  wire \select_ln24_reg_878_reg_n_5_[2] ;
  wire \select_ln24_reg_878_reg_n_5_[3] ;
  wire \select_ln24_reg_878_reg_n_5_[4] ;
  wire \select_ln24_reg_878_reg_n_5_[5] ;
  wire \select_ln24_reg_878_reg_n_5_[6] ;
  wire \select_ln24_reg_878_reg_n_5_[7] ;
  wire \select_ln24_reg_878_reg_n_5_[8] ;
  wire \select_ln24_reg_878_reg_n_5_[9] ;
  wire \select_ln29_1_reg_788[9]_i_1_n_5 ;
  wire [7:0]select_ln29_1_reg_788_reg;
  wire select_ln29_reg_759;
  wire \select_ln29_reg_759_reg_n_5_[0] ;
  wire \select_ln29_reg_759_reg_n_5_[1] ;
  wire \select_ln29_reg_759_reg_n_5_[2] ;
  wire \select_ln29_reg_759_reg_n_5_[3] ;
  wire \select_ln29_reg_759_reg_n_5_[4] ;
  wire \select_ln34_3_reg_828[4]_i_1_n_5 ;
  wire \select_ln34_3_reg_828[4]_i_2_n_5 ;
  wire \select_ln34_3_reg_828[4]_i_3_n_5 ;
  wire \select_ln34_3_reg_828[4]_i_4_n_5 ;
  wire \select_ln34_3_reg_828_reg_n_5_[4] ;
  wire select_ln34_reg_711;
  wire \select_ln34_reg_711_reg_n_5_[0] ;
  wire \select_ln34_reg_711_reg_n_5_[1] ;
  wire \select_ln34_reg_711_reg_n_5_[2] ;
  wire \select_ln34_reg_711_reg_n_5_[3] ;
  wire \select_ln34_reg_711_reg_n_5_[4] ;
  wire [9:4]sub_ln29_1_fu_372_p2;
  wire \sub_ln29_1_reg_765[3]_i_1_n_5 ;
  wire [7:0]sub_ln29_1_reg_765_reg;
  wire [9:3]sub_ln29_fu_286_p2;
  wire [9:2]sub_ln29_reg_705;
  wire \sub_ln29_reg_705[4]_i_2_n_5 ;
  wire \sub_ln29_reg_705[4]_i_3_n_5 ;
  wire \sub_ln29_reg_705[5]_i_2_n_5 ;
  wire \sub_ln29_reg_705[5]_i_3_n_5 ;
  wire \sub_ln29_reg_705[6]_i_2_n_5 ;
  wire \sub_ln29_reg_705[6]_i_3_n_5 ;
  wire \sub_ln29_reg_705[6]_i_4_n_5 ;
  wire \sub_ln29_reg_705[6]_i_5_n_5 ;
  wire \sub_ln29_reg_705[7]_i_2_n_5 ;
  wire \sub_ln29_reg_705[7]_i_3_n_5 ;
  wire \sub_ln29_reg_705[7]_i_4_n_5 ;
  wire \sub_ln29_reg_705[7]_i_5_n_5 ;
  wire \sub_ln29_reg_705[7]_i_6_n_5 ;
  wire \sub_ln29_reg_705[7]_i_7_n_5 ;
  wire \sub_ln29_reg_705[7]_i_8_n_5 ;
  wire \sub_ln29_reg_705[8]_i_2_n_5 ;
  wire \sub_ln29_reg_705[9]_i_2_n_5 ;
  wire \sub_ln29_reg_705[9]_i_3_n_5 ;
  wire \sub_ln29_reg_705[9]_i_4_n_5 ;
  wire \sub_ln29_reg_705[9]_i_5_n_5 ;
  wire \sub_ln29_reg_705[9]_i_6_n_5 ;
  wire [10:0]sum_s1;
  wire xor_ln34_fu_245_p2;
  wire xor_ln34_reg_688;
  wire [1:0]zext_ln24_fu_303_p1;
  wire [9:5]zext_ln29_2_fu_357_p1;
  wire [3:0]\NLW_add_ln20_1_reg_683_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln20_1_reg_683_reg[13]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln29_1_reg_849_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_849_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_849_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln29_1_reg_849_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_849_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln29_1_reg_849_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln29_1_reg_849_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln29_1_reg_849_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln29_1_reg_849_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln29_1_reg_849_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln29_1_reg_849_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_add_ln29_2_reg_812_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln29_2_reg_812_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln29_2_reg_812_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln29_reg_726_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln29_reg_726_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln29_reg_726_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_1_reg_868_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_1_reg_868_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_1_reg_868_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_2_reg_731_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_2_reg_731_reg[13]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln29_reg_888_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_888_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_888_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_reg_888_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_888_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_888_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_reg_888_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_reg_888_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_reg_888_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_reg_888_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_reg_888_reg_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln20_1_reg_683[0]_i_1 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(\select_ln20_1_reg_754_reg_n_5_[0] ),
        .O(add_ln20_1_fu_239_p2[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[12]_i_2 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[12] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[12] ),
        .O(\add_ln20_1_reg_683[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[12]_i_3 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[11] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[11] ),
        .O(\add_ln20_1_reg_683[12]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[12]_i_4 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[10] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[10] ),
        .O(\add_ln20_1_reg_683[12]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[12]_i_5 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[9] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[9] ),
        .O(\add_ln20_1_reg_683[12]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAE00A200)) 
    \add_ln20_1_reg_683[13]_i_1 
       (.I0(\icmp_ln34_reg_665[0]_i_2_n_5 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln34_reg_665[0]_i_3_n_5 ),
        .O(add_ln20_1_reg_6830));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[13]_i_3 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[13] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[13] ),
        .O(\add_ln20_1_reg_683[13]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln20_1_reg_683[4]_i_2 
       (.I0(\select_ln20_1_reg_754_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten18_reg_146_reg_n_5_[0] ),
        .O(\add_ln20_1_reg_683[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[4]_i_3 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[4] ),
        .O(\add_ln20_1_reg_683[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[4]_i_4 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[3] ),
        .O(\add_ln20_1_reg_683[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[4]_i_5 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[2] ),
        .O(\add_ln20_1_reg_683[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[4]_i_6 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[1] ),
        .O(\add_ln20_1_reg_683[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[8]_i_2 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[8] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[8] ),
        .O(\add_ln20_1_reg_683[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[8]_i_3 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[7] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[7] ),
        .O(\add_ln20_1_reg_683[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[8]_i_4 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[6] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[6] ),
        .O(\add_ln20_1_reg_683[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln20_1_reg_683[8]_i_5 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[5] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln20_1_reg_754_reg_n_5_[5] ),
        .O(\add_ln20_1_reg_683[8]_i_5_n_5 ));
  FDRE \add_ln20_1_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[0]),
        .Q(add_ln20_1_reg_683[0]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[10] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[10]),
        .Q(add_ln20_1_reg_683[10]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[11] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[11]),
        .Q(add_ln20_1_reg_683[11]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[12] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[12]),
        .Q(add_ln20_1_reg_683[12]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_683_reg[12]_i_1 
       (.CI(\add_ln20_1_reg_683_reg[8]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_683_reg[12]_i_1_n_5 ,\add_ln20_1_reg_683_reg[12]_i_1_n_6 ,\add_ln20_1_reg_683_reg[12]_i_1_n_7 ,\add_ln20_1_reg_683_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_1_fu_239_p2[12:9]),
        .S({\add_ln20_1_reg_683[12]_i_2_n_5 ,\add_ln20_1_reg_683[12]_i_3_n_5 ,\add_ln20_1_reg_683[12]_i_4_n_5 ,\add_ln20_1_reg_683[12]_i_5_n_5 }));
  FDRE \add_ln20_1_reg_683_reg[13] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[13]),
        .Q(add_ln20_1_reg_683[13]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_683_reg[13]_i_2 
       (.CI(\add_ln20_1_reg_683_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln20_1_reg_683_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln20_1_reg_683_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln20_1_fu_239_p2[13]}),
        .S({1'b0,1'b0,1'b0,\add_ln20_1_reg_683[13]_i_3_n_5 }));
  FDRE \add_ln20_1_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[1]),
        .Q(add_ln20_1_reg_683[1]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[2]),
        .Q(add_ln20_1_reg_683[2]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[3]),
        .Q(add_ln20_1_reg_683[3]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[4]),
        .Q(add_ln20_1_reg_683[4]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_683_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_1_reg_683_reg[4]_i_1_n_5 ,\add_ln20_1_reg_683_reg[4]_i_1_n_6 ,\add_ln20_1_reg_683_reg[4]_i_1_n_7 ,\add_ln20_1_reg_683_reg[4]_i_1_n_8 }),
        .CYINIT(\add_ln20_1_reg_683[4]_i_2_n_5 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_1_fu_239_p2[4:1]),
        .S({\add_ln20_1_reg_683[4]_i_3_n_5 ,\add_ln20_1_reg_683[4]_i_4_n_5 ,\add_ln20_1_reg_683[4]_i_5_n_5 ,\add_ln20_1_reg_683[4]_i_6_n_5 }));
  FDRE \add_ln20_1_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[5]),
        .Q(add_ln20_1_reg_683[5]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[6]),
        .Q(add_ln20_1_reg_683[6]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[7] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[7]),
        .Q(add_ln20_1_reg_683[7]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_683_reg[8] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[8]),
        .Q(add_ln20_1_reg_683[8]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_683_reg[8]_i_1 
       (.CI(\add_ln20_1_reg_683_reg[4]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_683_reg[8]_i_1_n_5 ,\add_ln20_1_reg_683_reg[8]_i_1_n_6 ,\add_ln20_1_reg_683_reg[8]_i_1_n_7 ,\add_ln20_1_reg_683_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_1_fu_239_p2[8:5]),
        .S({\add_ln20_1_reg_683[8]_i_2_n_5 ,\add_ln20_1_reg_683[8]_i_3_n_5 ,\add_ln20_1_reg_683[8]_i_4_n_5 ,\add_ln20_1_reg_683[8]_i_5_n_5 }));
  FDRE \add_ln20_1_reg_683_reg[9] 
       (.C(ap_clk),
        .CE(add_ln20_1_reg_6830),
        .D(add_ln20_1_fu_239_p2[9]),
        .Q(add_ln20_1_reg_683[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln21_reg_700[0]_i_1 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .O(add_ln21_fu_256_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT5 #(
    .INIT(32'h0FF06666)) 
    \add_ln21_reg_700[1]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I4(\add_ln21_reg_700[9]_i_3_n_5 ),
        .O(add_ln21_fu_256_p2[1]));
  LUT6 #(
    .INIT(64'hFF0000FF6A6A6A6A)) 
    \add_ln21_reg_700[2]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[2] ),
        .I4(\add_ln21_reg_700[2]_i_2_n_5 ),
        .I5(\add_ln21_reg_700[9]_i_3_n_5 ),
        .O(add_ln21_fu_256_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln21_reg_700[2]_i_2 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I1(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .O(\add_ln21_reg_700[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF00F9999)) 
    \add_ln21_reg_700[3]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[3] ),
        .I1(\add_ln21_reg_700[3]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[3] ),
        .I3(\add_ln21_reg_700[3]_i_3_n_5 ),
        .I4(\add_ln21_reg_700[9]_i_3_n_5 ),
        .O(add_ln21_fu_256_p2[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln21_reg_700[3]_i_2 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .O(\add_ln21_reg_700[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln21_reg_700[3]_i_3 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .I1(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[2] ),
        .O(\add_ln21_reg_700[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln21_reg_700[4]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[4] ),
        .I1(\add_ln21_reg_700[4]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[4] ),
        .I3(\add_ln21_reg_700[9]_i_3_n_5 ),
        .I4(\add_ln21_reg_700[4]_i_3_n_5 ),
        .O(add_ln21_fu_256_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln21_reg_700[4]_i_2 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .I3(\select_ln21_9_reg_783_reg_n_5_[3] ),
        .O(\add_ln21_reg_700[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln21_reg_700[4]_i_3 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[2] ),
        .I1(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[3] ),
        .O(\add_ln21_reg_700[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln21_reg_700[5]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[5] ),
        .I1(\add_ln21_reg_700[5]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[5] ),
        .I3(\add_ln21_reg_700[9]_i_3_n_5 ),
        .I4(\add_ln21_reg_700[5]_i_3_n_5 ),
        .O(add_ln21_fu_256_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \add_ln21_reg_700[5]_i_2 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[3] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .I3(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .I4(\select_ln21_9_reg_783_reg_n_5_[4] ),
        .O(\add_ln21_reg_700[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \add_ln21_reg_700[5]_i_3 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[3] ),
        .I1(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[2] ),
        .I4(\indvar_flatten_reg_157_reg_n_5_[4] ),
        .O(\add_ln21_reg_700[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln21_reg_700[6]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[6] ),
        .I1(\add_ln21_reg_700[7]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[6] ),
        .I3(\add_ln21_reg_700[9]_i_3_n_5 ),
        .I4(\add_ln21_reg_700[6]_i_2_n_5 ),
        .O(add_ln21_fu_256_p2[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln21_reg_700[6]_i_2 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[4] ),
        .I1(\indvar_flatten_reg_157_reg_n_5_[2] ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .I4(\indvar_flatten_reg_157_reg_n_5_[3] ),
        .I5(\indvar_flatten_reg_157_reg_n_5_[5] ),
        .O(\add_ln21_reg_700[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00A6A600FFA6A6)) 
    \add_ln21_reg_700[7]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[7] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[6] ),
        .I2(\add_ln21_reg_700[7]_i_2_n_5 ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[7] ),
        .I4(\add_ln21_reg_700[9]_i_3_n_5 ),
        .I5(\add_ln21_reg_700[7]_i_3_n_5 ),
        .O(add_ln21_fu_256_p2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln21_reg_700[7]_i_2 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[4] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .I3(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .I4(\select_ln21_9_reg_783_reg_n_5_[3] ),
        .I5(\select_ln21_9_reg_783_reg_n_5_[5] ),
        .O(\add_ln21_reg_700[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln21_reg_700[7]_i_3 
       (.I0(\add_ln21_reg_700[6]_i_2_n_5 ),
        .I1(\indvar_flatten_reg_157_reg_n_5_[6] ),
        .O(\add_ln21_reg_700[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln21_reg_700[8]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[8] ),
        .I1(\add_ln21_reg_700[9]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[8] ),
        .I3(\add_ln21_reg_700[9]_i_3_n_5 ),
        .I4(\add_ln21_reg_700[8]_i_2_n_5 ),
        .O(add_ln21_fu_256_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \add_ln21_reg_700[8]_i_2 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[6] ),
        .I1(\add_ln21_reg_700[6]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[7] ),
        .O(\add_ln21_reg_700[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00A6A600FFA6A6)) 
    \add_ln21_reg_700[9]_i_1 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[9] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[8] ),
        .I2(\add_ln21_reg_700[9]_i_2_n_5 ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[9] ),
        .I4(\add_ln21_reg_700[9]_i_3_n_5 ),
        .I5(\add_ln21_reg_700[9]_i_4_n_5 ),
        .O(add_ln21_fu_256_p2[9]));
  LUT3 #(
    .INIT(8'hDF)) 
    \add_ln21_reg_700[9]_i_2 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[6] ),
        .I1(\add_ln21_reg_700[7]_i_2_n_5 ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[7] ),
        .O(\add_ln21_reg_700[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \add_ln21_reg_700[9]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\add_ln21_reg_700[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \add_ln21_reg_700[9]_i_4 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[7] ),
        .I1(\add_ln21_reg_700[6]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[6] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[8] ),
        .O(\add_ln21_reg_700[9]_i_4_n_5 ));
  FDRE \add_ln21_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[0]),
        .Q(add_ln21_reg_700[0]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[1]),
        .Q(add_ln21_reg_700[1]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[2] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[2]),
        .Q(add_ln21_reg_700[2]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[3] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[3]),
        .Q(add_ln21_reg_700[3]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[4] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[4]),
        .Q(add_ln21_reg_700[4]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[5] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[5]),
        .Q(add_ln21_reg_700[5]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[6] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[6]),
        .Q(add_ln21_reg_700[6]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[7] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[7]),
        .Q(add_ln21_reg_700[7]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[8] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[8]),
        .Q(add_ln21_reg_700[8]),
        .R(1'b0));
  FDRE \add_ln21_reg_700_reg[9] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(add_ln21_fu_256_p2[9]),
        .Q(add_ln21_reg_700[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln29_1_reg_849_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln24_1_fu_431_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln29_1_reg_849_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln29_1_reg_849_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3[10],select_ln24_2_fu_503_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln29_1_reg_849_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln29_1_reg_849_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_12_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(select_ln24_2_reg_8380),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln29_1_reg_8490),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln29_1_reg_849_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln29_1_reg_849_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln29_1_reg_849_reg_P_UNCONNECTED[47:15],add_ln29_1_reg_849_reg_n_96,input_r_address0}),
        .PATTERNBDETECT(NLW_add_ln29_1_reg_849_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln29_1_reg_849_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln29_1_reg_849_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(select_ln24_2_reg_838),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln29_1_reg_849_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_849_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .O(p_12_in));
  LUT4 #(
    .INIT(16'hF202)) 
    add_ln29_1_reg_849_reg_i_10
       (.I0(add_ln29_reg_726[10]),
        .I1(and_ln34_2_reg_717_pp0_iter1_reg),
        .I2(and_ln29_reg_771),
        .I3(add_ln29_2_reg_812[10]),
        .O(select_ln24_2_fu_503_p3[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_11
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[9]),
        .I2(sub_ln29_1_reg_765_reg[7]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[9]),
        .O(select_ln24_2_fu_503_p3[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_12
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[8]),
        .I2(sub_ln29_1_reg_765_reg[6]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[8]),
        .O(select_ln24_2_fu_503_p3[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_13
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[7]),
        .I2(sub_ln29_1_reg_765_reg[5]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[7]),
        .O(select_ln24_2_fu_503_p3[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_14
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[6]),
        .I2(sub_ln29_1_reg_765_reg[4]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[6]),
        .O(select_ln24_2_fu_503_p3[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_15
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[5]),
        .I2(sub_ln29_1_reg_765_reg[3]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[5]),
        .O(select_ln24_2_fu_503_p3[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_16
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[4]),
        .I2(sub_ln29_1_reg_765_reg[2]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[4]),
        .O(select_ln24_2_fu_503_p3[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_17
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[3]),
        .I2(sub_ln29_1_reg_765_reg[1]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[3]),
        .O(select_ln24_2_fu_503_p3[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln29_1_reg_849_reg_i_18
       (.I0(and_ln34_2_reg_717_pp0_iter1_reg),
        .I1(add_ln29_reg_726[2]),
        .I2(sub_ln29_1_reg_765_reg[0]),
        .I3(and_ln29_reg_771),
        .I4(add_ln29_2_reg_812[2]),
        .O(select_ln24_2_fu_503_p3[2]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    add_ln29_1_reg_849_reg_i_19
       (.I0(add_ln29_2_reg_812[1]),
        .I1(add_ln29_reg_726[1]),
        .I2(and_ln34_2_reg_717_pp0_iter1_reg),
        .I3(and_ln29_reg_771),
        .O(select_ln24_2_fu_503_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_849_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .O(select_ln24_2_reg_8380));
  LUT4 #(
    .INIT(16'hAA0C)) 
    add_ln29_1_reg_849_reg_i_20
       (.I0(add_ln29_2_reg_812[0]),
        .I1(add_ln29_reg_726[0]),
        .I2(and_ln34_2_reg_717_pp0_iter1_reg),
        .I3(and_ln29_reg_771),
        .O(select_ln24_2_fu_503_p3[0]));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln29_1_reg_849_reg_i_3
       (.I0(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(add_ln29_1_reg_8490));
  LUT5 #(
    .INIT(32'h00100000)) 
    add_ln29_1_reg_849_reg_i_4
       (.I0(and_ln29_reg_771),
        .I1(and_ln34_2_reg_717_pp0_iter1_reg),
        .I2(icmp_ln20_reg_669_pp0_iter1_reg),
        .I3(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(select_ln24_2_reg_838));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_849_reg_i_5
       (.I0(\in_d_0_reg_215_reg_n_5_[4] ),
        .I1(or_ln24_1_reg_800),
        .O(select_ln24_1_fu_431_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_849_reg_i_6
       (.I0(\in_d_0_reg_215_reg_n_5_[3] ),
        .I1(or_ln24_1_reg_800),
        .O(select_ln24_1_fu_431_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_849_reg_i_7
       (.I0(\in_d_0_reg_215_reg_n_5_[2] ),
        .I1(or_ln24_1_reg_800),
        .O(select_ln24_1_fu_431_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_849_reg_i_8
       (.I0(\in_d_0_reg_215_reg_n_5_[1] ),
        .I1(or_ln24_1_reg_800),
        .O(select_ln24_1_fu_431_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln29_1_reg_849_reg_i_9
       (.I0(\in_d_0_reg_215_reg_n_5_[0] ),
        .I1(or_ln24_1_reg_800),
        .O(select_ln24_1_fu_431_p3[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \add_ln29_2_reg_812[10]_i_1 
       (.I0(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(and_ln29_reg_771),
        .O(add_ln29_2_reg_8120));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_2_reg_812[2]_i_1 
       (.I0(out_w_reg_794[2]),
        .I1(select_ln29_1_reg_788_reg[0]),
        .O(add_ln29_2_fu_441_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_2_reg_812[5]_i_2 
       (.I0(out_w_reg_794[4]),
        .I1(select_ln29_1_reg_788_reg[2]),
        .O(\add_ln29_2_reg_812[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_2_reg_812[5]_i_3 
       (.I0(out_w_reg_794[3]),
        .I1(select_ln29_1_reg_788_reg[1]),
        .O(\add_ln29_2_reg_812[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_2_reg_812[5]_i_4 
       (.I0(out_w_reg_794[2]),
        .I1(select_ln29_1_reg_788_reg[0]),
        .O(\add_ln29_2_reg_812[5]_i_4_n_5 ));
  FDRE \add_ln29_2_reg_812_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(out_w_reg_794[0]),
        .Q(add_ln29_2_reg_812[0]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[10] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[10]),
        .Q(add_ln29_2_reg_812[10]),
        .R(1'b0));
  CARRY4 \add_ln29_2_reg_812_reg[10]_i_2 
       (.CI(\add_ln29_2_reg_812_reg[9]_i_1_n_5 ),
        .CO({\NLW_add_ln29_2_reg_812_reg[10]_i_2_CO_UNCONNECTED [3:1],add_ln29_2_fu_441_p2[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln29_2_reg_812_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln29_2_reg_812_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(out_w_reg_794[1]),
        .Q(add_ln29_2_reg_812[1]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[2]),
        .Q(add_ln29_2_reg_812[2]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[3]),
        .Q(add_ln29_2_reg_812[3]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[4]),
        .Q(add_ln29_2_reg_812[4]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[5]),
        .Q(add_ln29_2_reg_812[5]),
        .R(1'b0));
  CARRY4 \add_ln29_2_reg_812_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln29_2_reg_812_reg[5]_i_1_n_5 ,\add_ln29_2_reg_812_reg[5]_i_1_n_6 ,\add_ln29_2_reg_812_reg[5]_i_1_n_7 ,\add_ln29_2_reg_812_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,out_w_reg_794[4:2]}),
        .O({add_ln29_2_fu_441_p2[5:3],\NLW_add_ln29_2_reg_812_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln29_1_reg_788_reg[3],\add_ln29_2_reg_812[5]_i_2_n_5 ,\add_ln29_2_reg_812[5]_i_3_n_5 ,\add_ln29_2_reg_812[5]_i_4_n_5 }));
  FDRE \add_ln29_2_reg_812_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[6]),
        .Q(add_ln29_2_reg_812[6]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[7]),
        .Q(add_ln29_2_reg_812[7]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[8]),
        .Q(add_ln29_2_reg_812[8]),
        .R(1'b0));
  FDRE \add_ln29_2_reg_812_reg[9] 
       (.C(ap_clk),
        .CE(add_ln29_2_reg_8120),
        .D(add_ln29_2_fu_441_p2[9]),
        .Q(add_ln29_2_reg_812[9]),
        .R(1'b0));
  CARRY4 \add_ln29_2_reg_812_reg[9]_i_1 
       (.CI(\add_ln29_2_reg_812_reg[5]_i_1_n_5 ),
        .CO({\add_ln29_2_reg_812_reg[9]_i_1_n_5 ,\add_ln29_2_reg_812_reg[9]_i_1_n_6 ,\add_ln29_2_reg_812_reg[9]_i_1_n_7 ,\add_ln29_2_reg_812_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln29_2_fu_441_p2[9:6]),
        .S(select_ln29_1_reg_788_reg[7:4]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \add_ln29_reg_726[0]_i_1 
       (.I0(out_w_0_reg_191[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln21_reg_817[0]),
        .O(zext_ln24_fu_303_p1[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln29_reg_726[10]_i_1 
       (.I0(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(and_ln34_2_reg_717),
        .O(add_ln29_reg_7260));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \add_ln29_reg_726[1]_i_1 
       (.I0(out_w_0_reg_191[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln21_reg_817[1]),
        .O(zext_ln24_fu_303_p1[1]));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_726[2]_i_1 
       (.I0(sub_ln29_reg_705[2]),
        .I1(select_ln21_reg_817[2]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(out_w_0_reg_191[2]),
        .O(add_ln29_fu_307_p2[2]));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_726[5]_i_2 
       (.I0(sub_ln29_reg_705[4]),
        .I1(select_ln21_reg_817[4]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(out_w_0_reg_191[4]),
        .O(\add_ln29_reg_726[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_726[5]_i_3 
       (.I0(sub_ln29_reg_705[3]),
        .I1(select_ln21_reg_817[3]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(out_w_0_reg_191[3]),
        .O(\add_ln29_reg_726[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \add_ln29_reg_726[5]_i_4 
       (.I0(sub_ln29_reg_705[2]),
        .I1(select_ln21_reg_817[2]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(out_w_0_reg_191[2]),
        .O(\add_ln29_reg_726[5]_i_4_n_5 ));
  FDRE \add_ln29_reg_726_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(zext_ln24_fu_303_p1[0]),
        .Q(add_ln29_reg_726[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[10] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[10]),
        .Q(add_ln29_reg_726[10]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_726_reg[10]_i_2 
       (.CI(\add_ln29_reg_726_reg[9]_i_1_n_5 ),
        .CO({\NLW_add_ln29_reg_726_reg[10]_i_2_CO_UNCONNECTED [3:1],add_ln29_fu_307_p2[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln29_reg_726_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln29_reg_726_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(zext_ln24_fu_303_p1[1]),
        .Q(add_ln29_reg_726[1]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[2]),
        .Q(add_ln29_reg_726[2]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[3]),
        .Q(add_ln29_reg_726[3]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[4]),
        .Q(add_ln29_reg_726[4]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[5]),
        .Q(add_ln29_reg_726[5]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_726_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln29_reg_726_reg[5]_i_1_n_5 ,\add_ln29_reg_726_reg[5]_i_1_n_6 ,\add_ln29_reg_726_reg[5]_i_1_n_7 ,\add_ln29_reg_726_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln29_reg_705[4:2]}),
        .O({add_ln29_fu_307_p2[5:3],\NLW_add_ln29_reg_726_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({sub_ln29_reg_705[5],\add_ln29_reg_726[5]_i_2_n_5 ,\add_ln29_reg_726[5]_i_3_n_5 ,\add_ln29_reg_726[5]_i_4_n_5 }));
  FDRE \add_ln29_reg_726_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[6]),
        .Q(add_ln29_reg_726[6]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[7]),
        .Q(add_ln29_reg_726[7]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[8]),
        .Q(add_ln29_reg_726[8]),
        .R(1'b0));
  FDRE \add_ln29_reg_726_reg[9] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7260),
        .D(add_ln29_fu_307_p2[9]),
        .Q(add_ln29_reg_726[9]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_726_reg[9]_i_1 
       (.CI(\add_ln29_reg_726_reg[5]_i_1_n_5 ),
        .CO({\add_ln29_reg_726_reg[9]_i_1_n_5 ,\add_ln29_reg_726_reg[9]_i_1_n_6 ,\add_ln29_reg_726_reg[9]_i_1_n_7 ,\add_ln29_reg_726_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln29_fu_307_p2[9:6]),
        .S(sub_ln29_reg_705[9:6]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln34_1_reg_868[10]_i_1 
       (.I0(icmp_ln24_1_reg_854),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(add_ln34_1_reg_8680));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_868[2]_i_1 
       (.I0(add_ln34_reg_858[2]),
        .I1(select_ln29_1_reg_788_reg[0]),
        .O(add_ln34_1_fu_577_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_868[5]_i_2 
       (.I0(add_ln34_reg_858[4]),
        .I1(select_ln29_1_reg_788_reg[2]),
        .O(\add_ln34_1_reg_868[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_868[5]_i_3 
       (.I0(add_ln34_reg_858[3]),
        .I1(select_ln29_1_reg_788_reg[1]),
        .O(\add_ln34_1_reg_868[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_868[5]_i_4 
       (.I0(add_ln34_reg_858[2]),
        .I1(select_ln29_1_reg_788_reg[0]),
        .O(\add_ln34_1_reg_868[5]_i_4_n_5 ));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[0]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[10]),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[4]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[5]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[6]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[7]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[8]),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln34_1_reg_868[9]),
        .Q(output_r_address0[9]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_reg_858[0]),
        .Q(add_ln34_1_reg_868[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[10]),
        .Q(add_ln34_1_reg_868[10]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_868_reg[10]_i_2 
       (.CI(\add_ln34_1_reg_868_reg[9]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_868_reg[10]_i_2_CO_UNCONNECTED [3:1],add_ln34_1_fu_577_p2[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln34_1_reg_868_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln34_1_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_reg_858[1]),
        .Q(add_ln34_1_reg_868[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[2]),
        .Q(add_ln34_1_reg_868[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[3]),
        .Q(add_ln34_1_reg_868[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[4]),
        .Q(add_ln34_1_reg_868[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[5]),
        .Q(add_ln34_1_reg_868[5]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_868_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_868_reg[5]_i_1_n_5 ,\add_ln34_1_reg_868_reg[5]_i_1_n_6 ,\add_ln34_1_reg_868_reg[5]_i_1_n_7 ,\add_ln34_1_reg_868_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln34_reg_858[4:2]}),
        .O({add_ln34_1_fu_577_p2[5:3],\NLW_add_ln34_1_reg_868_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln29_1_reg_788_reg[3],\add_ln34_1_reg_868[5]_i_2_n_5 ,\add_ln34_1_reg_868[5]_i_3_n_5 ,\add_ln34_1_reg_868[5]_i_4_n_5 }));
  FDRE \add_ln34_1_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[6]),
        .Q(add_ln34_1_reg_868[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[7]),
        .Q(add_ln34_1_reg_868[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[8]),
        .Q(add_ln34_1_reg_868[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_1_reg_8680),
        .D(add_ln34_1_fu_577_p2[9]),
        .Q(add_ln34_1_reg_868[9]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_868_reg[9]_i_1 
       (.CI(\add_ln34_1_reg_868_reg[5]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_868_reg[9]_i_1_n_5 ,\add_ln34_1_reg_868_reg[9]_i_1_n_6 ,\add_ln34_1_reg_868_reg[9]_i_1_n_7 ,\add_ln34_1_reg_868_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_577_p2[9:6]),
        .S(select_ln29_1_reg_788_reg[7:4]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_2_reg_731[0]_i_1 
       (.I0(indvar_flatten59_reg_134[0]),
        .O(add_ln34_2_fu_312_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln34_2_reg_731[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(add_ln34_2_reg_7310));
  FDRE \add_ln34_2_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[0]),
        .Q(add_ln34_2_reg_731[0]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[10] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[10]),
        .Q(add_ln34_2_reg_731[10]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[11] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[11]),
        .Q(add_ln34_2_reg_731[11]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[12] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[12]),
        .Q(add_ln34_2_reg_731[12]),
        .R(1'b0));
  CARRY4 \add_ln34_2_reg_731_reg[12]_i_1 
       (.CI(\add_ln34_2_reg_731_reg[8]_i_1_n_5 ),
        .CO({\add_ln34_2_reg_731_reg[12]_i_1_n_5 ,\add_ln34_2_reg_731_reg[12]_i_1_n_6 ,\add_ln34_2_reg_731_reg[12]_i_1_n_7 ,\add_ln34_2_reg_731_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_312_p2[12:9]),
        .S(indvar_flatten59_reg_134[12:9]));
  FDRE \add_ln34_2_reg_731_reg[13] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[13]),
        .Q(add_ln34_2_reg_731[13]),
        .R(1'b0));
  CARRY4 \add_ln34_2_reg_731_reg[13]_i_2 
       (.CI(\add_ln34_2_reg_731_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln34_2_reg_731_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_2_reg_731_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln34_2_fu_312_p2[13]}),
        .S({1'b0,1'b0,1'b0,indvar_flatten59_reg_134[13]}));
  FDRE \add_ln34_2_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[1]),
        .Q(add_ln34_2_reg_731[1]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[2]),
        .Q(add_ln34_2_reg_731[2]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[3]),
        .Q(add_ln34_2_reg_731[3]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[4]),
        .Q(add_ln34_2_reg_731[4]),
        .R(1'b0));
  CARRY4 \add_ln34_2_reg_731_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_2_reg_731_reg[4]_i_1_n_5 ,\add_ln34_2_reg_731_reg[4]_i_1_n_6 ,\add_ln34_2_reg_731_reg[4]_i_1_n_7 ,\add_ln34_2_reg_731_reg[4]_i_1_n_8 }),
        .CYINIT(indvar_flatten59_reg_134[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_312_p2[4:1]),
        .S(indvar_flatten59_reg_134[4:1]));
  FDRE \add_ln34_2_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[5]),
        .Q(add_ln34_2_reg_731[5]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[6]),
        .Q(add_ln34_2_reg_731[6]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[7]),
        .Q(add_ln34_2_reg_731[7]),
        .R(1'b0));
  FDRE \add_ln34_2_reg_731_reg[8] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[8]),
        .Q(add_ln34_2_reg_731[8]),
        .R(1'b0));
  CARRY4 \add_ln34_2_reg_731_reg[8]_i_1 
       (.CI(\add_ln34_2_reg_731_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_2_reg_731_reg[8]_i_1_n_5 ,\add_ln34_2_reg_731_reg[8]_i_1_n_6 ,\add_ln34_2_reg_731_reg[8]_i_1_n_7 ,\add_ln34_2_reg_731_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_312_p2[8:5]),
        .S(indvar_flatten59_reg_134[8:5]));
  FDRE \add_ln34_2_reg_731_reg[9] 
       (.C(ap_clk),
        .CE(add_ln34_2_reg_7310),
        .D(add_ln34_2_fu_312_p2[9]),
        .Q(add_ln34_2_reg_731[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \add_ln34_reg_858[4]_i_1 
       (.I0(in_d_reg_843[2]),
        .I1(in_d_reg_843[3]),
        .I2(in_d_reg_843[0]),
        .I3(in_d_reg_843[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(in_d_reg_843[4]),
        .O(add_ln34_reg_8580));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_reg_858[4]_i_2 
       (.I0(\select_ln34_3_reg_828_reg_n_5_[4] ),
        .I1(select_ln21_reg_817[4]),
        .O(add_ln34_fu_525_p2));
  FDRE \add_ln34_reg_858_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_reg_8580),
        .D(select_ln21_reg_817[0]),
        .Q(add_ln34_reg_858[0]),
        .R(1'b0));
  FDRE \add_ln34_reg_858_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_reg_8580),
        .D(select_ln21_reg_817[1]),
        .Q(add_ln34_reg_858[1]),
        .R(1'b0));
  FDRE \add_ln34_reg_858_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_reg_8580),
        .D(select_ln21_reg_817[2]),
        .Q(add_ln34_reg_858[2]),
        .R(1'b0));
  FDRE \add_ln34_reg_858_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_reg_8580),
        .D(select_ln21_reg_817[3]),
        .Q(add_ln34_reg_858[3]),
        .R(1'b0));
  FDRE \add_ln34_reg_858_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_reg_8580),
        .D(add_ln34_fu_525_p2),
        .Q(add_ln34_reg_858[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln29_reg_771[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .O(p_16_in));
  LUT4 #(
    .INIT(16'h8808)) 
    \and_ln29_reg_771[0]_i_2 
       (.I0(xor_ln34_reg_688),
        .I1(\icmp_ln24_reg_736_reg_n_5_[0] ),
        .I2(\icmp_ln21_reg_694_reg_n_5_[0] ),
        .I3(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .O(and_ln29_fu_388_p2));
  FDRE \and_ln29_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(and_ln29_fu_388_p2),
        .Q(and_ln29_reg_771),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \and_ln34_2_reg_717[0]_i_1 
       (.I0(\icmp_ln21_reg_694_reg_n_5_[0] ),
        .I1(xor_ln34_reg_688),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I4(and_ln34_2_reg_717),
        .O(\and_ln34_2_reg_717[0]_i_1_n_5 ));
  FDRE \and_ln34_2_reg_717_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(and_ln34_2_reg_717),
        .Q(and_ln34_2_reg_717_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln34_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln34_2_reg_717[0]_i_1_n_5 ),
        .Q(and_ln34_2_reg_717),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln34_reg_905[14]_i_1 
       (.I0(buffer_reg_898[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln24_1_reg_854_pp0_iter3_reg),
        .O(\and_ln34_reg_905[14]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln34_reg_905[14]_i_2 
       (.I0(icmp_ln24_1_reg_854_pp0_iter3_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(and_ln34_reg_9050));
  FDRE \and_ln34_reg_905_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[0]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[0]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[10] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[10]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[10]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[11] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[11]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[11]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[12] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[12]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[12]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[13] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[13]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[13]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[14] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[14]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[14]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[1] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[1]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[1]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[2] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[2]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[2]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[3] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[3]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[3]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[4] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[4]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[4]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[5] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[5]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[5]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[6] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[6]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[6]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[7] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[7]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[7]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[8] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[8]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[8]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  FDRE \and_ln34_reg_905_reg[9] 
       (.C(ap_clk),
        .CE(and_ln34_reg_9050),
        .D(buffer_reg_898[9]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_output_r_d0[9]),
        .R(\and_ln34_reg_905[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair905" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_ap_ready),
        .O(grp_pointwise_conv2d_fix_4_fu_515_ap_done));
  LUT6 #(
    .INIT(64'hFF888F88FF88FF88)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair900" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_4_fu_515_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I4(Q[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFAE00AE00AE00)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(grp_pointwise_conv2d_fix_4_fu_515_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[41] ),
        .I5(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm[5]_i_2_n_5 ),
        .I4(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[5]_i_2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_515_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_pointwise_conv2d_fix_4_fu_515_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_rst_n),
        .I4(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair900" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h888888888888A000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_enable_reg_pp0_iter4_i_2_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter4_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair905" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter4_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .O(ap_enable_reg_pp0_iter4_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter4_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_NS_fsm1),
        .I2(ap_rst_n),
        .I3(Q[4]),
        .I4(icmp_ln177_fu_665_p2),
        .O(ap_enable_reg_pp1_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(grp_pointwise_conv2d_fix_4_fu_515_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I3(Q[3]),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hBF000000)) 
    \buffer_0_reg_203[15]_i_1 
       (.I0(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(buffer_0_reg_203));
  LUT3 #(
    .INIT(8'h40)) 
    \buffer_0_reg_203[15]_i_2 
       (.I0(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(buffer_0_reg_2030));
  FDSE \buffer_0_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[0]),
        .Q(\buffer_0_reg_203_reg_n_5_[0] ),
        .S(buffer_0_reg_203));
  FDSE \buffer_0_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[10]),
        .Q(\buffer_0_reg_203_reg_n_5_[10] ),
        .S(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[11]),
        .Q(\buffer_0_reg_203_reg_n_5_[11] ),
        .R(buffer_0_reg_203));
  FDSE \buffer_0_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[12]),
        .Q(\buffer_0_reg_203_reg_n_5_[12] ),
        .S(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[13]),
        .Q(\buffer_0_reg_203_reg_n_5_[13] ),
        .R(buffer_0_reg_203));
  FDSE \buffer_0_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[14]),
        .Q(\buffer_0_reg_203_reg_n_5_[14] ),
        .S(buffer_0_reg_203));
  FDSE \buffer_0_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[15]),
        .Q(\buffer_0_reg_203_reg_n_5_[15] ),
        .S(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[1]),
        .Q(\buffer_0_reg_203_reg_n_5_[1] ),
        .R(buffer_0_reg_203));
  FDSE \buffer_0_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[2]),
        .Q(\buffer_0_reg_203_reg_n_5_[2] ),
        .S(buffer_0_reg_203));
  FDSE \buffer_0_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[3]),
        .Q(\buffer_0_reg_203_reg_n_5_[3] ),
        .S(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[4]),
        .Q(\buffer_0_reg_203_reg_n_5_[4] ),
        .R(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[5]),
        .Q(\buffer_0_reg_203_reg_n_5_[5] ),
        .R(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[6]),
        .Q(\buffer_0_reg_203_reg_n_5_[6] ),
        .R(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[7]),
        .Q(\buffer_0_reg_203_reg_n_5_[7] ),
        .R(buffer_0_reg_203));
  FDRE \buffer_0_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[8]),
        .Q(\buffer_0_reg_203_reg_n_5_[8] ),
        .R(buffer_0_reg_203));
  FDSE \buffer_0_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2030),
        .D(buffer_reg_898[9]),
        .Q(\buffer_0_reg_203_reg_n_5_[9] ),
        .S(buffer_0_reg_203));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_reg_898[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .O(buffer_reg_8980));
  FDRE \buffer_reg_898_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[0]),
        .Q(buffer_reg_898[0]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[10]),
        .Q(buffer_reg_898[10]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(s[0]),
        .Q(buffer_reg_898[11]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(s[1]),
        .Q(buffer_reg_898[12]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(s[2]),
        .Q(buffer_reg_898[13]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(s[3]),
        .Q(buffer_reg_898[14]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(s[4]),
        .Q(buffer_reg_898[15]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[1]),
        .Q(buffer_reg_898[1]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[2]),
        .Q(buffer_reg_898[2]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[3]),
        .Q(buffer_reg_898[3]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[4]),
        .Q(buffer_reg_898[4]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[5]),
        .Q(buffer_reg_898[5]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[6]),
        .Q(buffer_reg_898[6]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[7]),
        .Q(buffer_reg_898[7]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[8]),
        .Q(buffer_reg_898[8]),
        .R(1'b0));
  FDRE \buffer_reg_898_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_8980),
        .D(sum_s1[9]),
        .Q(buffer_reg_898[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_4_fu_515_ap_ready),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h7070707000700000)) 
    \i_1_reg_427[9]_i_1 
       (.I0(E),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[3]),
        .I3(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(grp_pointwise_conv2d_fix_4_fu_515_ap_ready),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFF2F2F2F2F2F2F2)) 
    \icmp_ln20_reg_669[0]_i_1 
       (.I0(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .I1(add_ln20_1_reg_6830),
        .I2(\icmp_ln20_reg_669[0]_i_2_n_5 ),
        .I3(\icmp_ln34_reg_665[0]_i_2_n_5 ),
        .I4(\icmp_ln20_reg_669[0]_i_3_n_5 ),
        .I5(\icmp_ln20_reg_669[0]_i_4_n_5 ),
        .O(\icmp_ln20_reg_669[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \icmp_ln20_reg_669[0]_i_2 
       (.I0(\icmp_ln20_reg_669[0]_i_5_n_5 ),
        .I1(\icmp_ln20_reg_669[0]_i_6_n_5 ),
        .I2(\select_ln20_1_reg_754_reg_n_5_[0] ),
        .I3(\select_ln20_1_reg_754_reg_n_5_[1] ),
        .I4(\icmp_ln20_reg_669[0]_i_7_n_5 ),
        .I5(\icmp_ln34_reg_665[0]_i_3_n_5 ),
        .O(\icmp_ln20_reg_669[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \icmp_ln20_reg_669[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\indvar_flatten18_reg_146_reg_n_5_[0] ),
        .I4(\indvar_flatten18_reg_146_reg_n_5_[1] ),
        .I5(\icmp_ln20_reg_669[0]_i_8_n_5 ),
        .O(\icmp_ln20_reg_669[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln20_reg_669[0]_i_4 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[4] ),
        .I1(\indvar_flatten18_reg_146_reg_n_5_[5] ),
        .I2(\indvar_flatten18_reg_146_reg_n_5_[2] ),
        .I3(\indvar_flatten18_reg_146_reg_n_5_[3] ),
        .I4(\indvar_flatten18_reg_146_reg_n_5_[7] ),
        .I5(\indvar_flatten18_reg_146_reg_n_5_[6] ),
        .O(\icmp_ln20_reg_669[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln20_reg_669[0]_i_5 
       (.I0(\select_ln20_1_reg_754_reg_n_5_[4] ),
        .I1(\select_ln20_1_reg_754_reg_n_5_[5] ),
        .I2(\select_ln20_1_reg_754_reg_n_5_[2] ),
        .I3(\select_ln20_1_reg_754_reg_n_5_[3] ),
        .I4(\select_ln20_1_reg_754_reg_n_5_[7] ),
        .I5(\select_ln20_1_reg_754_reg_n_5_[6] ),
        .O(\icmp_ln20_reg_669[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \icmp_ln20_reg_669[0]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln20_reg_669[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \icmp_ln20_reg_669[0]_i_7 
       (.I0(\select_ln20_1_reg_754_reg_n_5_[10] ),
        .I1(\select_ln20_1_reg_754_reg_n_5_[11] ),
        .I2(\select_ln20_1_reg_754_reg_n_5_[8] ),
        .I3(\select_ln20_1_reg_754_reg_n_5_[9] ),
        .I4(\select_ln20_1_reg_754_reg_n_5_[13] ),
        .I5(\select_ln20_1_reg_754_reg_n_5_[12] ),
        .O(\icmp_ln20_reg_669[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \icmp_ln20_reg_669[0]_i_8 
       (.I0(\indvar_flatten18_reg_146_reg_n_5_[10] ),
        .I1(\indvar_flatten18_reg_146_reg_n_5_[11] ),
        .I2(\indvar_flatten18_reg_146_reg_n_5_[8] ),
        .I3(\indvar_flatten18_reg_146_reg_n_5_[9] ),
        .I4(\indvar_flatten18_reg_146_reg_n_5_[13] ),
        .I5(\indvar_flatten18_reg_146_reg_n_5_[12] ),
        .O(\icmp_ln20_reg_669[0]_i_8_n_5 ));
  FDRE \icmp_ln20_reg_669_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .Q(icmp_ln20_reg_669_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_669_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln20_reg_669[0]_i_1_n_5 ),
        .Q(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF8AFF8AFF8A)) 
    \icmp_ln21_reg_694[0]_i_1 
       (.I0(\icmp_ln21_reg_694_reg_n_5_[0] ),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln21_reg_694[0]_i_2_n_5 ),
        .I4(\icmp_ln21_reg_694[0]_i_3_n_5 ),
        .I5(\icmp_ln21_reg_694[0]_i_4_n_5 ),
        .O(\icmp_ln21_reg_694[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \icmp_ln21_reg_694[0]_i_2 
       (.I0(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I1(\icmp_ln21_reg_694[0]_i_5_n_5 ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[2] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .I4(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .I5(\icmp_ln21_reg_694[0]_i_6_n_5 ),
        .O(\icmp_ln21_reg_694[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \icmp_ln21_reg_694[0]_i_3 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[6] ),
        .I1(\select_ln21_9_reg_783_reg_n_5_[7] ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[4] ),
        .I3(\select_ln21_9_reg_783_reg_n_5_[5] ),
        .I4(\select_ln21_9_reg_783_reg_n_5_[9] ),
        .I5(\select_ln21_9_reg_783_reg_n_5_[8] ),
        .O(\icmp_ln21_reg_694[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln21_reg_694[0]_i_4 
       (.I0(\select_ln21_9_reg_783_reg_n_5_[3] ),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I2(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .I3(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .I4(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .I5(\add_ln21_reg_700[9]_i_3_n_5 ),
        .O(\icmp_ln21_reg_694[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \icmp_ln21_reg_694[0]_i_5 
       (.I0(\indvar_flatten_reg_157_reg_n_5_[7] ),
        .I1(\indvar_flatten_reg_157_reg_n_5_[8] ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[6] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[5] ),
        .I4(\indvar_flatten_reg_157_reg_n_5_[9] ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\icmp_ln21_reg_694[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \icmp_ln21_reg_694[0]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_157_reg_n_5_[4] ),
        .I3(\indvar_flatten_reg_157_reg_n_5_[3] ),
        .O(\icmp_ln21_reg_694[0]_i_6_n_5 ));
  FDRE \icmp_ln21_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln21_reg_694[0]_i_1_n_5 ),
        .Q(\icmp_ln21_reg_694_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln24_1_reg_854[0]_i_1 
       (.I0(icmp_ln24_1_fu_520_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln24_1_reg_854),
        .O(\icmp_ln24_1_reg_854[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln24_1_reg_854[0]_i_2 
       (.I0(in_d_reg_843[0]),
        .I1(in_d_reg_843[1]),
        .I2(in_d_reg_843[2]),
        .I3(in_d_reg_843[3]),
        .I4(in_d_reg_843[4]),
        .O(icmp_ln24_1_fu_520_p2));
  FDRE \icmp_ln24_1_reg_854_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln24_1_reg_854),
        .Q(icmp_ln24_1_reg_854_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln24_1_reg_854_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln24_1_reg_854_pp0_iter3_reg),
        .Q(icmp_ln24_1_reg_854_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln24_1_reg_854_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_1_reg_854[0]_i_1_n_5 ),
        .Q(icmp_ln24_1_reg_854),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFCACC)) 
    \icmp_ln24_reg_736[0]_i_1 
       (.I0(\icmp_ln24_reg_736[0]_i_2_n_5 ),
        .I1(\icmp_ln24_reg_736_reg_n_5_[0] ),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\icmp_ln24_reg_736[0]_i_3_n_5 ),
        .O(\icmp_ln24_reg_736[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \icmp_ln24_reg_736[0]_i_2 
       (.I0(\in_d_0_reg_215_reg_n_5_[4] ),
        .I1(\in_d_0_reg_215_reg_n_5_[3] ),
        .I2(\icmp_ln24_reg_736[0]_i_4_n_5 ),
        .I3(\in_d_0_reg_215_reg_n_5_[0] ),
        .I4(\in_d_0_reg_215_reg_n_5_[1] ),
        .I5(\in_d_0_reg_215_reg_n_5_[2] ),
        .O(\icmp_ln24_reg_736[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \icmp_ln24_reg_736[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(select_ln24_1_reg_806[4]),
        .I4(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I5(\icmp_ln24_reg_736[0]_i_5_n_5 ),
        .O(\icmp_ln24_reg_736[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln24_reg_736[0]_i_4 
       (.I0(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(\icmp_ln24_reg_736[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \icmp_ln24_reg_736[0]_i_5 
       (.I0(select_ln24_1_reg_806[2]),
        .I1(select_ln24_1_reg_806[0]),
        .I2(select_ln24_1_reg_806[1]),
        .I3(select_ln24_1_reg_806[3]),
        .O(\icmp_ln24_reg_736[0]_i_5_n_5 ));
  FDRE \icmp_ln24_reg_736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_reg_736[0]_i_1_n_5 ),
        .Q(\icmp_ln24_reg_736_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \icmp_ln34_reg_665[0]_i_1 
       (.I0(\icmp_ln34_reg_665[0]_i_2_n_5 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(\icmp_ln34_reg_665[0]_i_3_n_5 ),
        .O(icmp_ln34_fu_227_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln34_reg_665[0]_i_2 
       (.I0(\icmp_ln34_reg_665[0]_i_4_n_5 ),
        .I1(indvar_flatten59_reg_134[3]),
        .I2(indvar_flatten59_reg_134[2]),
        .I3(indvar_flatten59_reg_134[5]),
        .I4(indvar_flatten59_reg_134[4]),
        .I5(\icmp_ln34_reg_665[0]_i_5_n_5 ),
        .O(\icmp_ln34_reg_665[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln34_reg_665[0]_i_3 
       (.I0(\icmp_ln34_reg_665[0]_i_6_n_5 ),
        .I1(add_ln34_2_reg_731[3]),
        .I2(add_ln34_2_reg_731[2]),
        .I3(add_ln34_2_reg_731[5]),
        .I4(add_ln34_2_reg_731[4]),
        .I5(\icmp_ln34_reg_665[0]_i_7_n_5 ),
        .O(\icmp_ln34_reg_665[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln34_reg_665[0]_i_4 
       (.I0(indvar_flatten59_reg_134[7]),
        .I1(indvar_flatten59_reg_134[6]),
        .I2(indvar_flatten59_reg_134[8]),
        .I3(indvar_flatten59_reg_134[9]),
        .O(\icmp_ln34_reg_665[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \icmp_ln34_reg_665[0]_i_5 
       (.I0(indvar_flatten59_reg_134[12]),
        .I1(indvar_flatten59_reg_134[13]),
        .I2(indvar_flatten59_reg_134[10]),
        .I3(indvar_flatten59_reg_134[11]),
        .I4(indvar_flatten59_reg_134[1]),
        .I5(indvar_flatten59_reg_134[0]),
        .O(\icmp_ln34_reg_665[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln34_reg_665[0]_i_6 
       (.I0(add_ln34_2_reg_731[7]),
        .I1(add_ln34_2_reg_731[6]),
        .I2(add_ln34_2_reg_731[8]),
        .I3(add_ln34_2_reg_731[9]),
        .O(\icmp_ln34_reg_665[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \icmp_ln34_reg_665[0]_i_7 
       (.I0(add_ln34_2_reg_731[12]),
        .I1(add_ln34_2_reg_731[13]),
        .I2(add_ln34_2_reg_731[10]),
        .I3(add_ln34_2_reg_731[11]),
        .I4(add_ln34_2_reg_731[1]),
        .I5(add_ln34_2_reg_731[0]),
        .O(\icmp_ln34_reg_665[0]_i_7_n_5 ));
  FDRE \icmp_ln34_reg_665_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .Q(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln34_reg_665_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln34_reg_665_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln34_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln34_fu_227_p2),
        .Q(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_0_reg_215[1]_i_1 
       (.I0(select_ln24_1_reg_806[0]),
        .I1(select_ln24_1_reg_806[1]),
        .O(in_d_fu_509_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair891" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \in_d_0_reg_215[2]_i_1 
       (.I0(select_ln24_1_reg_806[1]),
        .I1(select_ln24_1_reg_806[0]),
        .I2(select_ln24_1_reg_806[2]),
        .O(in_d_fu_509_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair891" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \in_d_0_reg_215[3]_i_1 
       (.I0(select_ln24_1_reg_806[2]),
        .I1(select_ln24_1_reg_806[0]),
        .I2(select_ln24_1_reg_806[1]),
        .I3(select_ln24_1_reg_806[3]),
        .O(in_d_fu_509_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \in_d_0_reg_215[4]_i_1 
       (.I0(select_ln24_1_reg_806[3]),
        .I1(select_ln24_1_reg_806[1]),
        .I2(select_ln24_1_reg_806[0]),
        .I3(select_ln24_1_reg_806[2]),
        .I4(select_ln24_1_reg_806[4]),
        .O(in_d_fu_509_p2[4]));
  FDRE \in_d_0_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[0]),
        .Q(\in_d_0_reg_215_reg_n_5_[0] ),
        .R(in_d_0_reg_215));
  FDRE \in_d_0_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[1]),
        .Q(\in_d_0_reg_215_reg_n_5_[1] ),
        .R(in_d_0_reg_215));
  FDRE \in_d_0_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[2]),
        .Q(\in_d_0_reg_215_reg_n_5_[2] ),
        .R(in_d_0_reg_215));
  FDRE \in_d_0_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[3]),
        .Q(\in_d_0_reg_215_reg_n_5_[3] ),
        .R(in_d_0_reg_215));
  FDRE \in_d_0_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[4]),
        .Q(\in_d_0_reg_215_reg_n_5_[4] ),
        .R(in_d_0_reg_215));
  FDRE \in_d_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[0]),
        .Q(in_d_reg_843[0]),
        .R(1'b0));
  FDRE \in_d_reg_843_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[1]),
        .Q(in_d_reg_843[1]),
        .R(1'b0));
  FDRE \in_d_reg_843_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[2]),
        .Q(in_d_reg_843[2]),
        .R(1'b0));
  FDRE \in_d_reg_843_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[3]),
        .Q(in_d_reg_843[3]),
        .R(1'b0));
  FDRE \in_d_reg_843_reg[4] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(in_d_fu_509_p2[4]),
        .Q(in_d_reg_843[4]),
        .R(1'b0));
  FDRE \indvar_flatten18_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[0] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[0] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[10] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[10] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[11] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[11] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[12] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[12] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[13] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[13] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[1] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[1] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[2] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[2] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[3] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[3] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[4] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[4] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[5] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[5] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[6] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[6] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[7] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[7] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[8] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[8] ),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten18_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(\select_ln20_1_reg_754_reg_n_5_[9] ),
        .Q(\indvar_flatten18_reg_146_reg_n_5_[9] ),
        .R(indvar_flatten18_reg_146));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \indvar_flatten59_reg_134[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(indvar_flatten18_reg_146));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten59_reg_134[13]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(indvar_flatten18_reg_1460));
  FDRE \indvar_flatten59_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[0]),
        .Q(indvar_flatten59_reg_134[0]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[10]),
        .Q(indvar_flatten59_reg_134[10]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[11]),
        .Q(indvar_flatten59_reg_134[11]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[12]),
        .Q(indvar_flatten59_reg_134[12]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[13]),
        .Q(indvar_flatten59_reg_134[13]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[1]),
        .Q(indvar_flatten59_reg_134[1]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[2]),
        .Q(indvar_flatten59_reg_134[2]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[3]),
        .Q(indvar_flatten59_reg_134[3]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[4]),
        .Q(indvar_flatten59_reg_134[4]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[5]),
        .Q(indvar_flatten59_reg_134[5]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[6]),
        .Q(indvar_flatten59_reg_134[6]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[7]),
        .Q(indvar_flatten59_reg_134[7]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[8]),
        .Q(indvar_flatten59_reg_134[8]),
        .R(indvar_flatten18_reg_146));
  FDRE \indvar_flatten59_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln34_2_reg_731[9]),
        .Q(indvar_flatten59_reg_134[9]),
        .R(indvar_flatten18_reg_146));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \indvar_flatten_reg_157[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(indvar_flatten_reg_157));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten_reg_157[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(indvar_flatten_reg_1570));
  FDRE \indvar_flatten_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[0] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[1] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[2] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[3] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[3] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[4] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[4] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[5] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[5] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[6] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[6] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[7] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[7] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[8] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[8] ),
        .R(indvar_flatten_reg_157));
  FDRE \indvar_flatten_reg_157_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1570),
        .D(\select_ln21_9_reg_783_reg_n_5_[9] ),
        .Q(\indvar_flatten_reg_157_reg_n_5_[9] ),
        .R(indvar_flatten_reg_157));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_reg_888_reg
       (.A({q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0[15],q0_t0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_reg_888_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_537_p18[15],grp_fu_537_p18[15],grp_fu_537_p18[15],grp_fu_537_p18[15],grp_fu_537_p18[13:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_reg_888_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_reg_888_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_reg_888_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(mul_ln29_reg_888_reg_0),
        .CEA2(input_load_reg_8730),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(select_ln24_reg_8780),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_reg_888_reg_i_3_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_reg_888_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_reg_888_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_reg_888_reg_P_UNCONNECTED[47:32],mul_ln29_reg_888_reg_n_79,mul_ln29_reg_888_reg_n_80,mul_ln29_reg_888_reg_n_81,mul_ln29_reg_888_reg_n_82,mul_ln29_reg_888_reg_n_83,mul_ln29_reg_888_reg_n_84,mul_ln29_reg_888_reg_n_85,b,mul_ln29_reg_888_reg_n_97,mul_ln29_reg_888_reg_n_98,mul_ln29_reg_888_reg_n_99,mul_ln29_reg_888_reg_n_100,mul_ln29_reg_888_reg_n_101,mul_ln29_reg_888_reg_n_102,mul_ln29_reg_888_reg_n_103,mul_ln29_reg_888_reg_n_104,mul_ln29_reg_888_reg_n_105,mul_ln29_reg_888_reg_n_106,mul_ln29_reg_888_reg_n_107,mul_ln29_reg_888_reg_n_108,mul_ln29_reg_888_reg_n_109,mul_ln29_reg_888_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_reg_888_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_reg_888_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_reg_888_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_reg_888_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln29_reg_888_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .O(input_load_reg_8730));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln29_reg_888_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .O(select_ln24_reg_8780));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln29_reg_888_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .O(mul_ln29_reg_888_reg_i_3_n_5));
  bd_0_hls_inst_0_network_add_23ns_23s_23_2_1 network_add_23ns_23s_23_2_1_U135
       (.D({s,sum_s1}),
        .P({mul_ln29_reg_888_reg_n_81,mul_ln29_reg_888_reg_n_82,mul_ln29_reg_888_reg_n_83,mul_ln29_reg_888_reg_n_84,mul_ln29_reg_888_reg_n_85,b}),
        .Q({\select_ln24_reg_878_reg_n_5_[15] ,\select_ln24_reg_878_reg_n_5_[14] ,\select_ln24_reg_878_reg_n_5_[13] ,\select_ln24_reg_878_reg_n_5_[12] ,\select_ln24_reg_878_reg_n_5_[11] ,\select_ln24_reg_878_reg_n_5_[10] ,\select_ln24_reg_878_reg_n_5_[9] ,\select_ln24_reg_878_reg_n_5_[8] ,\select_ln24_reg_878_reg_n_5_[7] ,\select_ln24_reg_878_reg_n_5_[6] ,\select_ln24_reg_878_reg_n_5_[5] ,\select_ln24_reg_878_reg_n_5_[4] ,\select_ln24_reg_878_reg_n_5_[3] ,\select_ln24_reg_878_reg_n_5_[2] ,\select_ln24_reg_878_reg_n_5_[1] ,\select_ln24_reg_878_reg_n_5_[0] }),
        .ap_clk(ap_clk));
  bd_0_hls_inst_0_network_mux_164_16_4_1_x network_mux_164_16_4_1_x_U134
       (.B({grp_fu_537_p18[15],grp_fu_537_p18[13:0]}),
        .D(in_d_fu_509_p2[0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .select_ln24_1_reg_806(select_ln24_1_reg_806[3:0]));
  LUT6 #(
    .INIT(64'hAAAAFFAAAAAAFCAA)) 
    \or_ln24_1_reg_800[0]_i_1 
       (.I0(or_ln24_1_reg_800),
        .I1(and_ln34_2_reg_717),
        .I2(icmp_ln20_reg_669_pp0_iter1_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(and_ln29_reg_771),
        .O(\or_ln24_1_reg_800[0]_i_1_n_5 ));
  FDRE \or_ln24_1_reg_800_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(or_ln24_1_reg_800),
        .Q(or_ln24_1_reg_800_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_ln24_1_reg_800_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln24_1_reg_800[0]_i_1_n_5 ),
        .Q(or_ln24_1_reg_800),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAFAAACA)) 
    \or_ln29_reg_748[0]_i_1 
       (.I0(or_ln29_reg_748),
        .I1(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I4(and_ln34_2_reg_717),
        .O(\or_ln29_reg_748[0]_i_1_n_5 ));
  FDRE \or_ln29_reg_748_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln29_reg_748[0]_i_1_n_5 ),
        .Q(or_ln29_reg_748),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10DFEF20)) 
    \out_d_0_mid2_reg_833[0]_i_1 
       (.I0(out_d_0_mid2_reg_833),
        .I1(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\out_d_0_reg_179_reg_n_5_[0] ),
        .I4(icmp_ln20_reg_669_pp0_iter1_reg),
        .O(out_d_0_mid2_fu_490_p3));
  FDRE \out_d_0_mid2_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(out_d_0_mid2_fu_490_p3),
        .Q(out_d_0_mid2_reg_833),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEAAA2AA0C000000)) 
    \out_d_0_reg_179[0]_i_1 
       (.I0(\out_d_0_reg_179_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(out_d_0_mid2_reg_833),
        .I5(ap_enable_reg_pp0_iter4_i_2_n_5),
        .O(\out_d_0_reg_179[0]_i_1_n_5 ));
  FDRE \out_d_0_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_0_reg_179[0]_i_1_n_5 ),
        .Q(\out_d_0_reg_179_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \out_h_0_reg_168[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(out_h_0_reg_168));
  FDRE \out_h_0_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln20_reg_778[0]),
        .Q(\out_h_0_reg_168_reg_n_5_[0] ),
        .R(out_h_0_reg_168));
  FDRE \out_h_0_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln20_reg_778[1]),
        .Q(\out_h_0_reg_168_reg_n_5_[1] ),
        .R(out_h_0_reg_168));
  FDRE \out_h_0_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln20_reg_778[2]),
        .Q(\out_h_0_reg_168_reg_n_5_[2] ),
        .R(out_h_0_reg_168));
  FDRE \out_h_0_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln20_reg_778[3]),
        .Q(\out_h_0_reg_168_reg_n_5_[3] ),
        .R(out_h_0_reg_168));
  FDRE \out_h_0_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln20_reg_778[4]),
        .Q(\out_h_0_reg_168_reg_n_5_[4] ),
        .R(out_h_0_reg_168));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_741[0]_i_1 
       (.I0(\select_ln34_reg_711_reg_n_5_[0] ),
        .O(out_h_fu_324_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair896" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_741[1]_i_1 
       (.I0(\select_ln34_reg_711_reg_n_5_[0] ),
        .I1(\select_ln34_reg_711_reg_n_5_[1] ),
        .O(out_h_fu_324_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair896" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_741[2]_i_1 
       (.I0(\select_ln34_reg_711_reg_n_5_[1] ),
        .I1(\select_ln34_reg_711_reg_n_5_[0] ),
        .I2(\select_ln34_reg_711_reg_n_5_[2] ),
        .O(out_h_fu_324_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_741[3]_i_1 
       (.I0(\select_ln34_reg_711_reg_n_5_[2] ),
        .I1(\select_ln34_reg_711_reg_n_5_[0] ),
        .I2(\select_ln34_reg_711_reg_n_5_[1] ),
        .I3(\select_ln34_reg_711_reg_n_5_[3] ),
        .O(out_h_fu_324_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_741[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .O(icmp_ln24_reg_7360));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_741[4]_i_2 
       (.I0(\select_ln34_reg_711_reg_n_5_[3] ),
        .I1(\select_ln34_reg_711_reg_n_5_[1] ),
        .I2(\select_ln34_reg_711_reg_n_5_[0] ),
        .I3(\select_ln34_reg_711_reg_n_5_[2] ),
        .I4(\select_ln34_reg_711_reg_n_5_[4] ),
        .O(out_h_fu_324_p2[4]));
  FDRE \out_h_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_7360),
        .D(out_h_fu_324_p2[0]),
        .Q(zext_ln29_2_fu_357_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_7360),
        .D(out_h_fu_324_p2[1]),
        .Q(zext_ln29_2_fu_357_p1[6]),
        .R(1'b0));
  FDRE \out_h_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_7360),
        .D(out_h_fu_324_p2[2]),
        .Q(zext_ln29_2_fu_357_p1[7]),
        .R(1'b0));
  FDRE \out_h_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_7360),
        .D(out_h_fu_324_p2[3]),
        .Q(zext_ln29_2_fu_357_p1[8]),
        .R(1'b0));
  FDRE \out_h_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln24_reg_7360),
        .D(out_h_fu_324_p2[4]),
        .Q(zext_ln29_2_fu_357_p1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \out_w_0_reg_191[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(grp_pointwise_conv2d_fix_4_fu_515_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(in_d_0_reg_215));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_0_reg_191[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(in_d_0_reg_2150));
  FDRE \out_w_0_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(select_ln21_reg_817[0]),
        .Q(out_w_0_reg_191[0]),
        .R(in_d_0_reg_215));
  FDRE \out_w_0_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(select_ln21_reg_817[1]),
        .Q(out_w_0_reg_191[1]),
        .R(in_d_0_reg_215));
  FDRE \out_w_0_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(select_ln21_reg_817[2]),
        .Q(out_w_0_reg_191[2]),
        .R(in_d_0_reg_215));
  FDRE \out_w_0_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(select_ln21_reg_817[3]),
        .Q(out_w_0_reg_191[3]),
        .R(in_d_0_reg_215));
  FDRE \out_w_0_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(in_d_0_reg_2150),
        .D(select_ln21_reg_817[4]),
        .Q(out_w_0_reg_191[4]),
        .R(in_d_0_reg_215));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_794[0]_i_1 
       (.I0(\select_ln29_reg_759_reg_n_5_[0] ),
        .O(out_w_fu_417_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair899" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_794[1]_i_1 
       (.I0(\select_ln29_reg_759_reg_n_5_[0] ),
        .I1(\select_ln29_reg_759_reg_n_5_[1] ),
        .O(out_w_fu_417_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair899" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_794[2]_i_1 
       (.I0(\select_ln29_reg_759_reg_n_5_[1] ),
        .I1(\select_ln29_reg_759_reg_n_5_[0] ),
        .I2(\select_ln29_reg_759_reg_n_5_[2] ),
        .O(out_w_fu_417_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_794[3]_i_1 
       (.I0(\select_ln29_reg_759_reg_n_5_[2] ),
        .I1(\select_ln29_reg_759_reg_n_5_[0] ),
        .I2(\select_ln29_reg_759_reg_n_5_[1] ),
        .I3(\select_ln29_reg_759_reg_n_5_[3] ),
        .O(out_w_fu_417_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_reg_794[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_794[4]_i_2 
       (.I0(\select_ln29_reg_759_reg_n_5_[3] ),
        .I1(\select_ln29_reg_759_reg_n_5_[1] ),
        .I2(\select_ln29_reg_759_reg_n_5_[0] ),
        .I3(\select_ln29_reg_759_reg_n_5_[2] ),
        .I4(\select_ln29_reg_759_reg_n_5_[4] ),
        .O(out_w_fu_417_p2[4]));
  FDRE \out_w_reg_794_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(out_w_fu_417_p2[0]),
        .Q(out_w_reg_794[0]),
        .R(1'b0));
  FDRE \out_w_reg_794_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(out_w_fu_417_p2[1]),
        .Q(out_w_reg_794[1]),
        .R(1'b0));
  FDRE \out_w_reg_794_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(out_w_fu_417_p2[2]),
        .Q(out_w_reg_794[2]),
        .R(1'b0));
  FDRE \out_w_reg_794_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(out_w_fu_417_p2[3]),
        .Q(out_w_reg_794[3]),
        .R(1'b0));
  FDRE \out_w_reg_794_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(out_w_fu_417_p2[4]),
        .Q(out_w_reg_794[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000A0A0A080)) 
    ram_reg_0_i_100__0
       (.I0(Q[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[40] ));
  LUT6 #(
    .INIT(64'h00000000FEF0FE00)) 
    ram_reg_0_i_140
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_242_n_5),
        .I4(ram_reg_0_i_40),
        .I5(ram_reg_0_i_40_0),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_0_i_231
       (.I0(Q[0]),
        .I1(icmp_ln24_1_reg_854_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair888" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_234
       (.I0(ap_enable_reg_pp0_iter4_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(grp_pointwise_conv2d_fix_4_fu_515_output_r_ce0));
  LUT5 #(
    .INIT(32'h0F000808)) 
    ram_reg_0_i_242
       (.I0(Q[3]),
        .I1(output_r_address0[10]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_1_fu_521_output_r_address0),
        .I4(Q[0]),
        .O(ram_reg_0_i_242_n_5));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln20_1_reg_754[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(select_ln20_1_reg_754));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln20_1_reg_754[13]_i_2 
       (.I0(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(select_ln20_1_reg_7540));
  FDSE \select_ln20_1_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[0]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[0] ),
        .S(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[10] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[10]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[10] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[11] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[11]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[11] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[12] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[12]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[12] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[13] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[13]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[13] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[1]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[1] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[2]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[2] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[3]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[3] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[4]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[4] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[5]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[5] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[6]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[6] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[7]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[7] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[8] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[8]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[8] ),
        .R(select_ln20_1_reg_754));
  FDRE \select_ln20_1_reg_754_reg[9] 
       (.C(ap_clk),
        .CE(select_ln20_1_reg_7540),
        .D(add_ln20_1_reg_683[9]),
        .Q(\select_ln20_1_reg_754_reg_n_5_[9] ),
        .R(select_ln20_1_reg_754));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_778[0]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[5]),
        .I1(and_ln34_2_reg_717),
        .I2(\select_ln34_reg_711_reg_n_5_[0] ),
        .O(select_ln20_fu_394_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair898" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_778[1]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[6]),
        .I1(and_ln34_2_reg_717),
        .I2(\select_ln34_reg_711_reg_n_5_[1] ),
        .O(select_ln20_fu_394_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair897" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_778[2]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[7]),
        .I1(and_ln34_2_reg_717),
        .I2(\select_ln34_reg_711_reg_n_5_[2] ),
        .O(select_ln20_fu_394_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair898" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_778[3]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[8]),
        .I1(and_ln34_2_reg_717),
        .I2(\select_ln34_reg_711_reg_n_5_[3] ),
        .O(select_ln20_fu_394_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair897" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_reg_778[4]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[9]),
        .I1(and_ln34_2_reg_717),
        .I2(\select_ln34_reg_711_reg_n_5_[4] ),
        .O(select_ln20_fu_394_p3[4]));
  FDRE \select_ln20_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(select_ln20_fu_394_p3[0]),
        .Q(select_ln20_reg_778[0]),
        .R(1'b0));
  FDRE \select_ln20_reg_778_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(select_ln20_fu_394_p3[1]),
        .Q(select_ln20_reg_778[1]),
        .R(1'b0));
  FDRE \select_ln20_reg_778_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(select_ln20_fu_394_p3[2]),
        .Q(select_ln20_reg_778[2]),
        .R(1'b0));
  FDRE \select_ln20_reg_778_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(select_ln20_fu_394_p3[3]),
        .Q(select_ln20_reg_778[3]),
        .R(1'b0));
  FDRE \select_ln20_reg_778_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(select_ln20_fu_394_p3[4]),
        .Q(select_ln20_reg_778[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln21_9_reg_783[9]_i_1 
       (.I0(or_ln29_reg_748),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(select_ln21_9_reg_783));
  FDSE \select_ln21_9_reg_783_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[0]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[0] ),
        .S(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[1]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[1] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[2]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[2] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[3]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[3] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[4]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[4] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[5]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[5] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[6]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[6] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[7]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[7] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[8]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[8] ),
        .R(select_ln21_9_reg_783));
  FDRE \select_ln21_9_reg_783_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1460),
        .D(add_ln21_reg_700[9]),
        .Q(\select_ln21_9_reg_783_reg_n_5_[9] ),
        .R(select_ln21_9_reg_783));
  (* SOFT_HLUTNM = "soft_lutpair895" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_817[0]_i_1 
       (.I0(out_w_reg_794[0]),
        .I1(and_ln29_reg_771),
        .I2(\select_ln29_reg_759_reg_n_5_[0] ),
        .O(select_ln21_fu_446_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair894" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_817[1]_i_1 
       (.I0(out_w_reg_794[1]),
        .I1(and_ln29_reg_771),
        .I2(\select_ln29_reg_759_reg_n_5_[1] ),
        .O(select_ln21_fu_446_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_817[2]_i_1 
       (.I0(out_w_reg_794[2]),
        .I1(and_ln29_reg_771),
        .I2(\select_ln29_reg_759_reg_n_5_[2] ),
        .O(select_ln21_fu_446_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair895" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_817[3]_i_1 
       (.I0(out_w_reg_794[3]),
        .I1(and_ln29_reg_771),
        .I2(\select_ln29_reg_759_reg_n_5_[3] ),
        .O(select_ln21_fu_446_p3[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln21_reg_817[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(out_h_0_reg_1680));
  (* SOFT_HLUTNM = "soft_lutpair894" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_817[4]_i_2 
       (.I0(out_w_reg_794[4]),
        .I1(and_ln29_reg_771),
        .I2(\select_ln29_reg_759_reg_n_5_[4] ),
        .O(select_ln21_fu_446_p3[4]));
  FDRE \select_ln21_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln21_fu_446_p3[0]),
        .Q(select_ln21_reg_817[0]),
        .R(1'b0));
  FDRE \select_ln21_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln21_fu_446_p3[1]),
        .Q(select_ln21_reg_817[1]),
        .R(1'b0));
  FDRE \select_ln21_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln21_fu_446_p3[2]),
        .Q(select_ln21_reg_817[2]),
        .R(1'b0));
  FDRE \select_ln21_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln21_fu_446_p3[3]),
        .Q(select_ln21_reg_817[3]),
        .R(1'b0));
  FDRE \select_ln21_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1680),
        .D(select_ln21_fu_446_p3[4]),
        .Q(select_ln21_reg_817[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln24_1_reg_806[4]_i_1 
       (.I0(or_ln24_1_reg_800),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\select_ln24_1_reg_806[4]_i_1_n_5 ));
  FDRE \select_ln24_1_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(\in_d_0_reg_215_reg_n_5_[0] ),
        .Q(select_ln24_1_reg_806[0]),
        .R(\select_ln24_1_reg_806[4]_i_1_n_5 ));
  FDRE \select_ln24_1_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(\in_d_0_reg_215_reg_n_5_[1] ),
        .Q(select_ln24_1_reg_806[1]),
        .R(\select_ln24_1_reg_806[4]_i_1_n_5 ));
  FDRE \select_ln24_1_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(\in_d_0_reg_215_reg_n_5_[2] ),
        .Q(select_ln24_1_reg_806[2]),
        .R(\select_ln24_1_reg_806[4]_i_1_n_5 ));
  FDRE \select_ln24_1_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(\in_d_0_reg_215_reg_n_5_[3] ),
        .Q(select_ln24_1_reg_806[3]),
        .R(\select_ln24_1_reg_806[4]_i_1_n_5 ));
  FDRE \select_ln24_1_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(\in_d_0_reg_215_reg_n_5_[4] ),
        .Q(select_ln24_1_reg_806[4]),
        .R(\select_ln24_1_reg_806[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair888" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[0]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[0]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[0]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[10]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[10] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[10]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[10]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[11]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[11] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[11]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[11]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[12]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[12] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[12]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[12]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[13]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[13] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[13]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[13]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[14]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[14] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[14]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln24_reg_878[15]_i_1 
       (.I0(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(or_ln24_1_reg_800_pp0_iter2_reg),
        .O(select_ln24_reg_878));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[15]_i_2 
       (.I0(\buffer_0_reg_203_reg_n_5_[15] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[15]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[15]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[1]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[1]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[1]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[2]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[2]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[2]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[3]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[3]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[3]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[4]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[4]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[4]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[5]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[5] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[5]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[5]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[6]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[6] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[6]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[6]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[7]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[7] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[7]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[7]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[8]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[8] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[8]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[8]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln24_reg_878[9]_i_1 
       (.I0(\buffer_0_reg_203_reg_n_5_[9] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter3_reg_reg_n_5_[0] ),
        .I3(buffer_reg_898[9]),
        .O(ap_phi_mux_buffer_0_phi_fu_207_p4[9]));
  FDSE \select_ln24_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[0]),
        .Q(\select_ln24_reg_878_reg_n_5_[0] ),
        .S(select_ln24_reg_878));
  FDSE \select_ln24_reg_878_reg[10] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[10]),
        .Q(\select_ln24_reg_878_reg_n_5_[10] ),
        .S(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[11] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[11]),
        .Q(\select_ln24_reg_878_reg_n_5_[11] ),
        .R(select_ln24_reg_878));
  FDSE \select_ln24_reg_878_reg[12] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[12]),
        .Q(\select_ln24_reg_878_reg_n_5_[12] ),
        .S(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[13] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[13]),
        .Q(\select_ln24_reg_878_reg_n_5_[13] ),
        .R(select_ln24_reg_878));
  FDSE \select_ln24_reg_878_reg[14] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[14]),
        .Q(\select_ln24_reg_878_reg_n_5_[14] ),
        .S(select_ln24_reg_878));
  FDSE \select_ln24_reg_878_reg[15] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[15]),
        .Q(\select_ln24_reg_878_reg_n_5_[15] ),
        .S(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[1]),
        .Q(\select_ln24_reg_878_reg_n_5_[1] ),
        .R(select_ln24_reg_878));
  FDSE \select_ln24_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[2]),
        .Q(\select_ln24_reg_878_reg_n_5_[2] ),
        .S(select_ln24_reg_878));
  FDSE \select_ln24_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[3]),
        .Q(\select_ln24_reg_878_reg_n_5_[3] ),
        .S(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[4]),
        .Q(\select_ln24_reg_878_reg_n_5_[4] ),
        .R(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[5]),
        .Q(\select_ln24_reg_878_reg_n_5_[5] ),
        .R(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[6]),
        .Q(\select_ln24_reg_878_reg_n_5_[6] ),
        .R(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[7]),
        .Q(\select_ln24_reg_878_reg_n_5_[7] ),
        .R(select_ln24_reg_878));
  FDRE \select_ln24_reg_878_reg[8] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[8]),
        .Q(\select_ln24_reg_878_reg_n_5_[8] ),
        .R(select_ln24_reg_878));
  FDSE \select_ln24_reg_878_reg[9] 
       (.C(ap_clk),
        .CE(select_ln24_reg_8780),
        .D(ap_phi_mux_buffer_0_phi_fu_207_p4[9]),
        .Q(\select_ln24_reg_878_reg_n_5_[9] ),
        .S(select_ln24_reg_878));
  (* SOFT_HLUTNM = "soft_lutpair904" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[2]_i_1 
       (.I0(sub_ln29_1_reg_765_reg[0]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[2]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair904" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[3]_i_1 
       (.I0(sub_ln29_1_reg_765_reg[1]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[3]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair903" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[4]_i_1 
       (.I0(sub_ln29_1_reg_765_reg[2]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[4]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair903" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[5]_i_1 
       (.I0(sub_ln29_1_reg_765_reg[3]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[5]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair902" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[6]_i_1 
       (.I0(sub_ln29_1_reg_765_reg[4]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[6]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair902" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[7]_i_1 
       (.I0(sub_ln29_1_reg_765_reg[5]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[7]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair901" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[8]_i_1 
       (.I0(sub_ln29_1_reg_765_reg[6]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[8]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \select_ln29_1_reg_788[9]_i_1 
       (.I0(and_ln34_2_reg_717),
        .I1(icmp_ln20_reg_669_pp0_iter1_reg),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair901" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_788[9]_i_2 
       (.I0(sub_ln29_1_reg_765_reg[7]),
        .I1(and_ln34_2_reg_717),
        .I2(sub_ln29_reg_705[9]),
        .O(p_1_in[7]));
  FDRE \select_ln29_1_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[0]),
        .Q(select_ln29_1_reg_788_reg[0]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[1]),
        .Q(select_ln29_1_reg_788_reg[1]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[2]),
        .Q(select_ln29_1_reg_788_reg[2]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[3]),
        .Q(select_ln29_1_reg_788_reg[3]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[4]),
        .Q(select_ln29_1_reg_788_reg[4]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[5]),
        .Q(select_ln29_1_reg_788_reg[5]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[6]),
        .Q(select_ln29_1_reg_788_reg[6]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(p_1_in[7]),
        .Q(select_ln29_1_reg_788_reg[7]),
        .R(\select_ln29_1_reg_788[9]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln29_reg_759[4]_i_1 
       (.I0(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(or_ln29_reg_748),
        .O(select_ln29_reg_759));
  FDRE \select_ln29_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(out_w_0_reg_191[0]),
        .Q(\select_ln29_reg_759_reg_n_5_[0] ),
        .R(select_ln29_reg_759));
  FDRE \select_ln29_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(out_w_0_reg_191[1]),
        .Q(\select_ln29_reg_759_reg_n_5_[1] ),
        .R(select_ln29_reg_759));
  FDRE \select_ln29_reg_759_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(out_w_0_reg_191[2]),
        .Q(\select_ln29_reg_759_reg_n_5_[2] ),
        .R(select_ln29_reg_759));
  FDRE \select_ln29_reg_759_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(out_w_0_reg_191[3]),
        .Q(\select_ln29_reg_759_reg_n_5_[3] ),
        .R(select_ln29_reg_759));
  FDRE \select_ln29_reg_759_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(out_w_0_reg_191[4]),
        .Q(\select_ln29_reg_759_reg_n_5_[4] ),
        .R(select_ln29_reg_759));
  LUT6 #(
    .INIT(64'hFFFF0000515D0000)) 
    \select_ln34_3_reg_828[4]_i_1 
       (.I0(\out_d_0_reg_179_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(out_d_0_mid2_reg_833),
        .I4(\select_ln34_3_reg_828[4]_i_2_n_5 ),
        .I5(\select_ln34_3_reg_828[4]_i_3_n_5 ),
        .O(\select_ln34_3_reg_828[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT5 #(
    .INIT(32'hBABABA8A)) 
    \select_ln34_3_reg_828[4]_i_2 
       (.I0(\select_ln34_3_reg_828_reg_n_5_[4] ),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\select_ln34_3_reg_828[4]_i_4_n_5 ),
        .I4(icmp_ln20_reg_669_pp0_iter1_reg),
        .O(\select_ln34_3_reg_828[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \select_ln34_3_reg_828[4]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(icmp_ln20_reg_669_pp0_iter1_reg),
        .O(\select_ln34_3_reg_828[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln34_3_reg_828[4]_i_4 
       (.I0(\out_d_0_reg_179_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln34_reg_665_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(out_d_0_mid2_reg_833),
        .O(\select_ln34_3_reg_828[4]_i_4_n_5 ));
  FDRE \select_ln34_3_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln34_3_reg_828[4]_i_1_n_5 ),
        .Q(\select_ln34_3_reg_828_reg_n_5_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln34_reg_711[0]_i_1 
       (.I0(\out_h_0_reg_168_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(select_ln20_reg_778[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_172_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair889" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln34_reg_711[1]_i_1 
       (.I0(\out_h_0_reg_168_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln20_reg_778[1]),
        .O(ap_phi_mux_out_h_0_phi_fu_172_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair890" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln34_reg_711[2]_i_1 
       (.I0(\out_h_0_reg_168_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln20_reg_778[2]),
        .O(ap_phi_mux_out_h_0_phi_fu_172_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair893" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln34_reg_711[3]_i_1 
       (.I0(\out_h_0_reg_168_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln20_reg_778[3]),
        .O(ap_phi_mux_out_h_0_phi_fu_172_p4[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln34_reg_711[4]_i_1 
       (.I0(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .O(select_ln34_reg_711));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln34_reg_711[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .O(and_ln34_2_reg_7170));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln34_reg_711[4]_i_3 
       (.I0(\out_h_0_reg_168_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln20_reg_778[4]),
        .O(ap_phi_mux_out_h_0_phi_fu_172_p4[4]));
  FDRE \select_ln34_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(and_ln34_2_reg_7170),
        .D(ap_phi_mux_out_h_0_phi_fu_172_p4[0]),
        .Q(\select_ln34_reg_711_reg_n_5_[0] ),
        .R(select_ln34_reg_711));
  FDRE \select_ln34_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(and_ln34_2_reg_7170),
        .D(ap_phi_mux_out_h_0_phi_fu_172_p4[1]),
        .Q(\select_ln34_reg_711_reg_n_5_[1] ),
        .R(select_ln34_reg_711));
  FDRE \select_ln34_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(and_ln34_2_reg_7170),
        .D(ap_phi_mux_out_h_0_phi_fu_172_p4[2]),
        .Q(\select_ln34_reg_711_reg_n_5_[2] ),
        .R(select_ln34_reg_711));
  FDRE \select_ln34_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(and_ln34_2_reg_7170),
        .D(ap_phi_mux_out_h_0_phi_fu_172_p4[3]),
        .Q(\select_ln34_reg_711_reg_n_5_[3] ),
        .R(select_ln34_reg_711));
  FDRE \select_ln34_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(and_ln34_2_reg_7170),
        .D(ap_phi_mux_out_h_0_phi_fu_172_p4[4]),
        .Q(\select_ln34_reg_711_reg_n_5_[4] ),
        .R(select_ln34_reg_711));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln29_1_reg_765[3]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[5]),
        .I1(zext_ln29_2_fu_357_p1[6]),
        .O(\sub_ln29_1_reg_765[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair892" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln29_1_reg_765[4]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[6]),
        .I1(zext_ln29_2_fu_357_p1[5]),
        .I2(zext_ln29_2_fu_357_p1[7]),
        .O(sub_ln29_1_fu_372_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair892" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \sub_ln29_1_reg_765[5]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[6]),
        .I1(zext_ln29_2_fu_357_p1[7]),
        .I2(zext_ln29_2_fu_357_p1[5]),
        .I3(zext_ln29_2_fu_357_p1[8]),
        .O(sub_ln29_1_fu_372_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \sub_ln29_1_reg_765[6]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[7]),
        .I1(zext_ln29_2_fu_357_p1[5]),
        .I2(zext_ln29_2_fu_357_p1[8]),
        .I3(zext_ln29_2_fu_357_p1[9]),
        .I4(zext_ln29_2_fu_357_p1[6]),
        .O(sub_ln29_1_fu_372_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT5 #(
    .INIT(32'h20DFBA44)) 
    \sub_ln29_1_reg_765[7]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[6]),
        .I1(zext_ln29_2_fu_357_p1[8]),
        .I2(zext_ln29_2_fu_357_p1[5]),
        .I3(zext_ln29_2_fu_357_p1[7]),
        .I4(zext_ln29_2_fu_357_p1[9]),
        .O(sub_ln29_1_fu_372_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT5 #(
    .INIT(32'hF034F00C)) 
    \sub_ln29_1_reg_765[8]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[5]),
        .I1(zext_ln29_2_fu_357_p1[9]),
        .I2(zext_ln29_2_fu_357_p1[8]),
        .I3(zext_ln29_2_fu_357_p1[7]),
        .I4(zext_ln29_2_fu_357_p1[6]),
        .O(sub_ln29_1_fu_372_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT5 #(
    .INIT(32'hF0F0F080)) 
    \sub_ln29_1_reg_765[9]_i_1 
       (.I0(zext_ln29_2_fu_357_p1[5]),
        .I1(zext_ln29_2_fu_357_p1[6]),
        .I2(zext_ln29_2_fu_357_p1[9]),
        .I3(zext_ln29_2_fu_357_p1[7]),
        .I4(zext_ln29_2_fu_357_p1[8]),
        .O(sub_ln29_1_fu_372_p2[9]));
  FDRE \sub_ln29_1_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(zext_ln29_2_fu_357_p1[5]),
        .Q(sub_ln29_1_reg_765_reg[0]),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sub_ln29_1_reg_765[3]_i_1_n_5 ),
        .Q(sub_ln29_1_reg_765_reg[1]),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sub_ln29_1_fu_372_p2[4]),
        .Q(sub_ln29_1_reg_765_reg[2]),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sub_ln29_1_fu_372_p2[5]),
        .Q(sub_ln29_1_reg_765_reg[3]),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sub_ln29_1_fu_372_p2[6]),
        .Q(sub_ln29_1_reg_765_reg[4]),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sub_ln29_1_fu_372_p2[7]),
        .Q(sub_ln29_1_reg_765_reg[5]),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_765_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sub_ln29_1_fu_372_p2[8]),
        .Q(sub_ln29_1_reg_765_reg[6]),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_765_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sub_ln29_1_fu_372_p2[9]),
        .Q(sub_ln29_1_reg_765_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h14BEBE14)) 
    \sub_ln29_reg_705[3]_i_1 
       (.I0(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I1(select_ln20_reg_778[0]),
        .I2(select_ln20_reg_778[1]),
        .I3(\out_h_0_reg_168_reg_n_5_[1] ),
        .I4(\out_h_0_reg_168_reg_n_5_[0] ),
        .O(sub_ln29_fu_286_p2[3]));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEEFFFE)) 
    \sub_ln29_reg_705[4]_i_1 
       (.I0(\sub_ln29_reg_705[4]_i_2_n_5 ),
        .I1(\sub_ln29_reg_705[4]_i_3_n_5 ),
        .I2(select_ln20_reg_778[1]),
        .I3(select_ln20_reg_778[0]),
        .I4(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I5(select_ln20_reg_778[2]),
        .O(sub_ln29_fu_286_p2[4]));
  LUT6 #(
    .INIT(64'h3303333322022222)) 
    \sub_ln29_reg_705[4]_i_2 
       (.I0(\out_h_0_reg_168_reg_n_5_[0] ),
        .I1(\out_h_0_reg_168_reg_n_5_[2] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\out_h_0_reg_168_reg_n_5_[1] ),
        .O(\sub_ln29_reg_705[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h1010001010101010)) 
    \sub_ln29_reg_705[4]_i_3 
       (.I0(\out_h_0_reg_168_reg_n_5_[1] ),
        .I1(\out_h_0_reg_168_reg_n_5_[0] ),
        .I2(\out_h_0_reg_168_reg_n_5_[2] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\sub_ln29_reg_705[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFAAAAFE)) 
    \sub_ln29_reg_705[5]_i_1 
       (.I0(\sub_ln29_reg_705[5]_i_2_n_5 ),
        .I1(select_ln20_reg_778[1]),
        .I2(select_ln20_reg_778[2]),
        .I3(select_ln20_reg_778[3]),
        .I4(select_ln20_reg_778[0]),
        .I5(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .O(sub_ln29_fu_286_p2[5]));
  LUT6 #(
    .INIT(64'hFF0022220FF02222)) 
    \sub_ln29_reg_705[5]_i_2 
       (.I0(select_ln20_reg_778[3]),
        .I1(\sub_ln29_reg_705[5]_i_3_n_5 ),
        .I2(\sub_ln29_reg_705[7]_i_8_n_5 ),
        .I3(\out_h_0_reg_168_reg_n_5_[3] ),
        .I4(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I5(\out_h_0_reg_168_reg_n_5_[0] ),
        .O(\sub_ln29_reg_705[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair890" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln29_reg_705[5]_i_3 
       (.I0(select_ln20_reg_778[1]),
        .I1(select_ln20_reg_778[2]),
        .O(\sub_ln29_reg_705[5]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sub_ln29_reg_705[6]_i_1 
       (.I0(\sub_ln29_reg_705[6]_i_2_n_5 ),
        .I1(\sub_ln29_reg_705[6]_i_3_n_5 ),
        .I2(\sub_ln29_reg_705[6]_i_4_n_5 ),
        .O(sub_ln29_fu_286_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \sub_ln29_reg_705[6]_i_2 
       (.I0(select_ln20_reg_778[4]),
        .I1(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I2(select_ln20_reg_778[3]),
        .I3(select_ln20_reg_778[2]),
        .I4(select_ln20_reg_778[0]),
        .I5(\sub_ln29_reg_705[6]_i_5_n_5 ),
        .O(\sub_ln29_reg_705[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC3CC3C3200000000)) 
    \sub_ln29_reg_705[6]_i_3 
       (.I0(\out_h_0_reg_168_reg_n_5_[2] ),
        .I1(\out_h_0_reg_168_reg_n_5_[4] ),
        .I2(\out_h_0_reg_168_reg_n_5_[3] ),
        .I3(\out_h_0_reg_168_reg_n_5_[0] ),
        .I4(\out_h_0_reg_168_reg_n_5_[1] ),
        .I5(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .O(\sub_ln29_reg_705[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000C3CC00003C32)) 
    \sub_ln29_reg_705[6]_i_4 
       (.I0(select_ln20_reg_778[2]),
        .I1(select_ln20_reg_778[4]),
        .I2(select_ln20_reg_778[3]),
        .I3(select_ln20_reg_778[0]),
        .I4(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I5(select_ln20_reg_778[1]),
        .O(\sub_ln29_reg_705[6]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \sub_ln29_reg_705[6]_i_5 
       (.I0(\out_h_0_reg_168_reg_n_5_[0] ),
        .I1(\out_h_0_reg_168_reg_n_5_[2] ),
        .I2(\out_h_0_reg_168_reg_n_5_[3] ),
        .I3(\out_h_0_reg_168_reg_n_5_[4] ),
        .I4(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .O(\sub_ln29_reg_705[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEFE)) 
    \sub_ln29_reg_705[7]_i_1 
       (.I0(\sub_ln29_reg_705[7]_i_2_n_5 ),
        .I1(\sub_ln29_reg_705[7]_i_3_n_5 ),
        .I2(\sub_ln29_reg_705[7]_i_4_n_5 ),
        .I3(\sub_ln29_reg_705[7]_i_5_n_5 ),
        .I4(select_ln20_reg_778[4]),
        .I5(\sub_ln29_reg_705[7]_i_6_n_5 ),
        .O(sub_ln29_fu_286_p2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF14045004)) 
    \sub_ln29_reg_705[7]_i_2 
       (.I0(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I1(select_ln20_reg_778[4]),
        .I2(select_ln20_reg_778[2]),
        .I3(select_ln20_reg_778[1]),
        .I4(\sub_ln29_reg_705[7]_i_5_n_5 ),
        .I5(\sub_ln29_reg_705[7]_i_7_n_5 ),
        .O(\sub_ln29_reg_705[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00020002FF020002)) 
    \sub_ln29_reg_705[7]_i_3 
       (.I0(select_ln20_reg_778[3]),
        .I1(select_ln20_reg_778[2]),
        .I2(select_ln20_reg_778[1]),
        .I3(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I4(\out_h_0_reg_168_reg_n_5_[3] ),
        .I5(\sub_ln29_reg_705[7]_i_8_n_5 ),
        .O(\sub_ln29_reg_705[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \sub_ln29_reg_705[7]_i_4 
       (.I0(select_ln20_reg_778[2]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(\sub_ln29_reg_705[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair893" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln29_reg_705[7]_i_5 
       (.I0(select_ln20_reg_778[3]),
        .I1(select_ln20_reg_778[0]),
        .O(\sub_ln29_reg_705[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h08AA000000000000)) 
    \sub_ln29_reg_705[7]_i_6 
       (.I0(\out_h_0_reg_168_reg_n_5_[2] ),
        .I1(\out_h_0_reg_168_reg_n_5_[0] ),
        .I2(\out_h_0_reg_168_reg_n_5_[3] ),
        .I3(\out_h_0_reg_168_reg_n_5_[4] ),
        .I4(\out_h_0_reg_168_reg_n_5_[1] ),
        .I5(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .O(\sub_ln29_reg_705[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h00BF000044000000)) 
    \sub_ln29_reg_705[7]_i_7 
       (.I0(\out_h_0_reg_168_reg_n_5_[3] ),
        .I1(\out_h_0_reg_168_reg_n_5_[0] ),
        .I2(\out_h_0_reg_168_reg_n_5_[1] ),
        .I3(\out_h_0_reg_168_reg_n_5_[2] ),
        .I4(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I5(\out_h_0_reg_168_reg_n_5_[4] ),
        .O(\sub_ln29_reg_705[7]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair889" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln29_reg_705[7]_i_8 
       (.I0(\out_h_0_reg_168_reg_n_5_[1] ),
        .I1(\out_h_0_reg_168_reg_n_5_[2] ),
        .O(\sub_ln29_reg_705[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hBAAABAABBBAABAAA)) 
    \sub_ln29_reg_705[8]_i_1 
       (.I0(\sub_ln29_reg_705[8]_i_2_n_5 ),
        .I1(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I2(select_ln20_reg_778[2]),
        .I3(select_ln20_reg_778[3]),
        .I4(select_ln20_reg_778[1]),
        .I5(select_ln20_reg_778[4]),
        .O(sub_ln29_fu_286_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8084C080)) 
    \sub_ln29_reg_705[8]_i_2 
       (.I0(\out_h_0_reg_168_reg_n_5_[2] ),
        .I1(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I2(\out_h_0_reg_168_reg_n_5_[3] ),
        .I3(\out_h_0_reg_168_reg_n_5_[1] ),
        .I4(\out_h_0_reg_168_reg_n_5_[4] ),
        .I5(\sub_ln29_reg_705[6]_i_2_n_5 ),
        .O(\sub_ln29_reg_705[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAA)) 
    \sub_ln29_reg_705[9]_i_1 
       (.I0(\sub_ln29_reg_705[9]_i_2_n_5 ),
        .I1(select_ln20_reg_778[2]),
        .I2(select_ln20_reg_778[3]),
        .I3(select_ln20_reg_778[4]),
        .I4(\sub_ln29_reg_705[9]_i_3_n_5 ),
        .I5(\sub_ln29_reg_705[9]_i_4_n_5 ),
        .O(sub_ln29_fu_286_p2[9]));
  LUT6 #(
    .INIT(64'hEE0EEEEE00000000)) 
    \sub_ln29_reg_705[9]_i_2 
       (.I0(\out_h_0_reg_168_reg_n_5_[2] ),
        .I1(\out_h_0_reg_168_reg_n_5_[3] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\out_h_0_reg_168_reg_n_5_[4] ),
        .O(\sub_ln29_reg_705[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sub_ln29_reg_705[9]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\sub_ln29_reg_705[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \sub_ln29_reg_705[9]_i_4 
       (.I0(\sub_ln29_reg_705[9]_i_5_n_5 ),
        .I1(select_ln20_reg_778[0]),
        .I2(select_ln20_reg_778[1]),
        .I3(\sub_ln29_reg_705[9]_i_6_n_5 ),
        .I4(\out_h_0_reg_168_reg_n_5_[0] ),
        .I5(\out_h_0_reg_168_reg_n_5_[1] ),
        .O(\sub_ln29_reg_705[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \sub_ln29_reg_705[9]_i_5 
       (.I0(select_ln20_reg_778[4]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(\sub_ln29_reg_705[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \sub_ln29_reg_705[9]_i_6 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln34_reg_665_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\out_h_0_reg_168_reg_n_5_[4] ),
        .O(\sub_ln29_reg_705[9]_i_6_n_5 ));
  FDRE \sub_ln29_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ap_phi_mux_out_h_0_phi_fu_172_p4[0]),
        .Q(sub_ln29_reg_705[2]),
        .R(1'b0));
  FDRE \sub_ln29_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(sub_ln29_fu_286_p2[3]),
        .Q(sub_ln29_reg_705[3]),
        .R(1'b0));
  FDRE \sub_ln29_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(sub_ln29_fu_286_p2[4]),
        .Q(sub_ln29_reg_705[4]),
        .R(1'b0));
  FDRE \sub_ln29_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(sub_ln29_fu_286_p2[5]),
        .Q(sub_ln29_reg_705[5]),
        .R(1'b0));
  FDRE \sub_ln29_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(sub_ln29_fu_286_p2[6]),
        .Q(sub_ln29_reg_705[6]),
        .R(1'b0));
  FDRE \sub_ln29_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(sub_ln29_fu_286_p2[7]),
        .Q(sub_ln29_reg_705[7]),
        .R(1'b0));
  FDRE \sub_ln29_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(sub_ln29_fu_286_p2[8]),
        .Q(sub_ln29_reg_705[8]),
        .R(1'b0));
  FDRE \sub_ln29_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(sub_ln29_fu_286_p2[9]),
        .Q(sub_ln29_reg_705[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln34_reg_688[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln34_reg_665_reg_n_5_[0] ),
        .O(add_ln21_reg_7000));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln34_reg_688[0]_i_2 
       (.I0(\icmp_ln20_reg_669_reg_n_5_[0] ),
        .O(xor_ln34_fu_245_p2));
  FDRE \xor_ln34_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(add_ln21_reg_7000),
        .D(xor_ln34_fu_245_p2),
        .Q(xor_ln34_reg_688),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_SeparableConv2D_0_b_s" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s
   (Q,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[0] ,
    ap_clk,
    \q0_reg[12] );
  output [12:0]Q;
  input \q0_reg[9] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input [0:0]\q0_reg[0] ;
  input ap_clk;
  input \q0_reg[12] ;

  wire [12:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire \q0_reg[12] ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;

  bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom" *) 
module bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
   (Q,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[12]_0 );
  output [12:0]Q;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;
  input \q0_reg[12]_0 ;

  wire [12:0]Q;
  wire ap_clk;
  wire \q0[0]_i_1__2_n_5 ;
  wire \q0[10]_i_1__1_n_5 ;
  wire \q0[11]_i_1__2_n_5 ;
  wire \q0[12]_i_1__2_n_5 ;
  wire \q0[1]_i_1__1_n_5 ;
  wire \q0[2]_i_1__2_n_5 ;
  wire \q0[3]_i_1__2_n_5 ;
  wire \q0[4]_i_1__1_n_5 ;
  wire \q0[5]_i_1__1_n_5 ;
  wire \q0[6]_i_1__0_n_5 ;
  wire \q0[7]_i_1__1_n_5 ;
  wire \q0[8]_i_1__1_n_5 ;
  wire \q0[9]_i_1__1_n_5 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair908" *) 
  LUT4 #(
    .INIT(16'h4C74)) 
    \q0[0]_i_1__2 
       (.I0(\q0_reg[12]_0 ),
        .I1(\q0_reg[9]_2 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[9]_0 ),
        .O(\q0[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair907" *) 
  LUT4 #(
    .INIT(16'hD0B7)) 
    \q0[10]_i_1__1 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[9]_0 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[10]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair911" *) 
  LUT4 #(
    .INIT(16'hC79C)) 
    \q0[11]_i_1__2 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[11]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair911" *) 
  LUT4 #(
    .INIT(16'hC59C)) 
    \q0[12]_i_1__2 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[12]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair908" *) 
  LUT4 #(
    .INIT(16'h58D3)) 
    \q0[1]_i_1__1 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair906" *) 
  LUT4 #(
    .INIT(16'h9CCD)) 
    \q0[2]_i_1__2 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[12]_0 ),
        .I3(\q0_reg[9]_1 ),
        .O(\q0[2]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair907" *) 
  LUT4 #(
    .INIT(16'hD53A)) 
    \q0[3]_i_1__2 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[9]_0 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[3]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair909" *) 
  LUT4 #(
    .INIT(16'h067A)) 
    \q0[4]_i_1__1 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[4]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair906" *) 
  LUT4 #(
    .INIT(16'hC97E)) 
    \q0[5]_i_1__1 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[5]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair909" *) 
  LUT4 #(
    .INIT(16'h0CF4)) 
    \q0[6]_i_1__0 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[12]_0 ),
        .I3(\q0_reg[9]_1 ),
        .O(\q0[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair910" *) 
  LUT4 #(
    .INIT(16'hC774)) 
    \q0[7]_i_1__1 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[12]_0 ),
        .I3(\q0_reg[9]_1 ),
        .O(\q0[7]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair910" *) 
  LUT4 #(
    .INIT(16'h0878)) 
    \q0[8]_i_1__1 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[9]_2 ),
        .I2(\q0_reg[12]_0 ),
        .I3(\q0_reg[9]_0 ),
        .O(\q0[8]_i_1__1_n_5 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \q0[9]_i_1__1 
       (.I0(\q0_reg[9]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[9]_2 ),
        .O(\q0[9]_i_1__1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1__2_n_5 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[10]_i_1__1_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[11]_i_1__2_n_5 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[12]_i_1__2_n_5 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[1]_i_1__1_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[2]_i_1__2_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[3]_i_1__2_n_5 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1__1_n_5 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[5]_i_1__1_n_5 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[7]_i_1__1_n_5 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1__1_n_5 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[9]_i_1__1_n_5 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "up_sampling2d_fix16" *) 
module bd_0_hls_inst_0_up_sampling2d_fix16
   (ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[3]_0 ,
    D,
    add_ln21_reg_684_reg_0,
    input_r_address0,
    add_ln21_reg_684_reg_1,
    add_ln21_reg_684_reg_2,
    add_ln21_reg_684_reg_3,
    add_ln21_reg_684_reg_4,
    add_ln21_reg_684_reg_5,
    add_ln21_reg_684_reg_6,
    add_ln21_reg_684_reg_7,
    add_ln21_reg_684_reg_8,
    add_ln21_reg_684_reg_9,
    add_ln21_1_reg_694_reg_0,
    add_ln21_1_reg_694_reg_1,
    add_ln21_1_reg_694_reg_2,
    add_ln21_1_reg_694_reg_3,
    add_ln21_1_reg_694_reg_4,
    add_ln21_1_reg_694_reg_5,
    add_ln21_1_reg_694_reg_6,
    add_ln21_1_reg_694_reg_7,
    add_ln21_1_reg_694_reg_8,
    add_ln21_1_reg_694_reg_9,
    add_ln21_1_reg_694_reg_10,
    add_ln21_1_reg_694_reg_11,
    add_ln21_1_reg_694_reg_12,
    add_ln21_1_reg_694_reg_13,
    \ap_CS_fsm_reg[5]_0 ,
    output_r_d0,
    grp_up_sampling2d_fix16_fu_592_output_r_ce0,
    MemBank_A_address01,
    ram_reg_2,
    input_data_data_V_0_ack_out,
    Q,
    grp_up_sampling2d_fix16_fu_592_ap_start_reg,
    output_r_address0,
    ram_reg_0,
    MemBank_B_address01,
    ram_reg_0_0,
    ram_reg_0_1,
    ap_rst_n_inv,
    ap_clk,
    q0_t0,
    ap_rst_n);
  output ap_enable_reg_pp0_iter3_reg_0;
  output \ap_CS_fsm_reg[3]_0 ;
  output [3:0]D;
  output add_ln21_reg_684_reg_0;
  output [1:0]input_r_address0;
  output add_ln21_reg_684_reg_1;
  output add_ln21_reg_684_reg_2;
  output add_ln21_reg_684_reg_3;
  output add_ln21_reg_684_reg_4;
  output add_ln21_reg_684_reg_5;
  output add_ln21_reg_684_reg_6;
  output add_ln21_reg_684_reg_7;
  output add_ln21_reg_684_reg_8;
  output add_ln21_reg_684_reg_9;
  output add_ln21_1_reg_694_reg_0;
  output add_ln21_1_reg_694_reg_1;
  output add_ln21_1_reg_694_reg_2;
  output add_ln21_1_reg_694_reg_3;
  output add_ln21_1_reg_694_reg_4;
  output add_ln21_1_reg_694_reg_5;
  output add_ln21_1_reg_694_reg_6;
  output add_ln21_1_reg_694_reg_7;
  output add_ln21_1_reg_694_reg_8;
  output add_ln21_1_reg_694_reg_9;
  output add_ln21_1_reg_694_reg_10;
  output add_ln21_1_reg_694_reg_11;
  output add_ln21_1_reg_694_reg_12;
  output add_ln21_1_reg_694_reg_13;
  output \ap_CS_fsm_reg[5]_0 ;
  output [15:0]output_r_d0;
  output grp_up_sampling2d_fix16_fu_592_output_r_ce0;
  input MemBank_A_address01;
  input ram_reg_2;
  input input_data_data_V_0_ack_out;
  input [5:0]Q;
  input grp_up_sampling2d_fix16_fu_592_ap_start_reg;
  input [9:0]output_r_address0;
  input [9:0]ram_reg_0;
  input MemBank_B_address01;
  input [10:0]ram_reg_0_0;
  input [13:0]ram_reg_0_1;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0_t0;
  input ap_rst_n;

  wire [4:0]A;
  wire [3:0]C;
  wire [3:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01;
  wire [5:0]Q;
  wire [14:0]add_ln14_fu_294_p2;
  wire [14:0]add_ln14_reg_597;
  wire add_ln14_reg_5970;
  wire \add_ln14_reg_597_reg[12]_i_1_n_5 ;
  wire \add_ln14_reg_597_reg[12]_i_1_n_6 ;
  wire \add_ln14_reg_597_reg[12]_i_1_n_7 ;
  wire \add_ln14_reg_597_reg[12]_i_1_n_8 ;
  wire \add_ln14_reg_597_reg[14]_i_2_n_8 ;
  wire \add_ln14_reg_597_reg[4]_i_1_n_5 ;
  wire \add_ln14_reg_597_reg[4]_i_1_n_6 ;
  wire \add_ln14_reg_597_reg[4]_i_1_n_7 ;
  wire \add_ln14_reg_597_reg[4]_i_1_n_8 ;
  wire \add_ln14_reg_597_reg[8]_i_1_n_5 ;
  wire \add_ln14_reg_597_reg[8]_i_1_n_6 ;
  wire \add_ln14_reg_597_reg[8]_i_1_n_7 ;
  wire \add_ln14_reg_597_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln15_1_fu_250_p2;
  wire [9:0]add_ln15_1_reg_564;
  wire add_ln15_1_reg_5640;
  wire \add_ln15_1_reg_564[3]_i_2_n_5 ;
  wire \add_ln15_1_reg_564[4]_i_2_n_5 ;
  wire \add_ln15_1_reg_564[5]_i_2_n_5 ;
  wire \add_ln15_1_reg_564[6]_i_2_n_5 ;
  wire \add_ln15_1_reg_564[7]_i_2_n_5 ;
  wire \add_ln15_1_reg_564[8]_i_2_n_5 ;
  wire \add_ln15_1_reg_564[9]_i_3_n_5 ;
  wire add_ln21_1_reg_6940;
  wire add_ln21_1_reg_694_reg_0;
  wire add_ln21_1_reg_694_reg_1;
  wire add_ln21_1_reg_694_reg_10;
  wire add_ln21_1_reg_694_reg_11;
  wire add_ln21_1_reg_694_reg_12;
  wire add_ln21_1_reg_694_reg_13;
  wire add_ln21_1_reg_694_reg_2;
  wire add_ln21_1_reg_694_reg_3;
  wire add_ln21_1_reg_694_reg_4;
  wire add_ln21_1_reg_694_reg_5;
  wire add_ln21_1_reg_694_reg_6;
  wire add_ln21_1_reg_694_reg_7;
  wire add_ln21_1_reg_694_reg_8;
  wire add_ln21_1_reg_694_reg_9;
  wire add_ln21_reg_6840;
  wire add_ln21_reg_684_reg_0;
  wire add_ln21_reg_684_reg_1;
  wire add_ln21_reg_684_reg_2;
  wire add_ln21_reg_684_reg_3;
  wire add_ln21_reg_684_reg_4;
  wire add_ln21_reg_684_reg_5;
  wire add_ln21_reg_684_reg_6;
  wire add_ln21_reg_684_reg_7;
  wire add_ln21_reg_684_reg_8;
  wire add_ln21_reg_684_reg_9;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__8_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire ap_enable_reg_pp0_iter3_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire [8:0]ap_phi_mux_indvar_flatten_phi_fu_142_p4;
  wire [3:3]ap_phi_mux_out_w_0_phi_fu_165_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_up_sampling2d_fix16_fu_592_ap_ready;
  wire grp_up_sampling2d_fix16_fu_592_ap_start_reg;
  wire [0:0]grp_up_sampling2d_fix16_fu_592_input_height;
  wire [9:0]grp_up_sampling2d_fix16_fu_592_input_r_address0;
  wire [13:0]grp_up_sampling2d_fix16_fu_592_output_r_address0;
  wire grp_up_sampling2d_fix16_fu_592_output_r_ce0;
  wire icmp_ln14_fu_234_p2;
  wire \icmp_ln14_reg_540[0]_i_10_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_11_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_12_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_13_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_14_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_15_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_16_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_17_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_3_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_4_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_5_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_6_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_7_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_8_n_5 ;
  wire \icmp_ln14_reg_540[0]_i_9_n_5 ;
  wire \icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln14_reg_540_pp0_iter2_reg;
  wire \icmp_ln14_reg_540_reg[0]_i_2_n_5 ;
  wire \icmp_ln14_reg_540_reg[0]_i_2_n_6 ;
  wire \icmp_ln14_reg_540_reg[0]_i_2_n_7 ;
  wire \icmp_ln14_reg_540_reg[0]_i_2_n_8 ;
  wire \icmp_ln14_reg_540_reg_n_5_[0] ;
  wire icmp_ln15_fu_245_p2;
  wire icmp_ln15_reg_551;
  wire \icmp_ln15_reg_551[0]_i_2_n_5 ;
  wire \icmp_ln15_reg_551[0]_i_3_n_5 ;
  wire \icmp_ln15_reg_551[0]_i_4_n_5 ;
  wire \icmp_ln15_reg_551[0]_i_5_n_5 ;
  wire icmp_ln15_reg_551_pp0_iter1_reg;
  wire \icmp_ln15_reg_551_reg[0]_i_1_n_6 ;
  wire \icmp_ln15_reg_551_reg[0]_i_1_n_7 ;
  wire \icmp_ln15_reg_551_reg[0]_i_1_n_8 ;
  wire icmp_ln17_1_reg_592;
  wire \icmp_ln17_1_reg_592[0]_i_1_n_5 ;
  wire \icmp_ln17_1_reg_592[0]_i_3_n_5 ;
  wire \icmp_ln17_1_reg_592[0]_i_4_n_5 ;
  wire \icmp_ln17_1_reg_592[0]_i_5_n_5 ;
  wire indvar_flatten31_reg_114;
  wire indvar_flatten31_reg_1140;
  wire \indvar_flatten31_reg_114_reg_n_5_[0] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[10] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[11] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[12] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[13] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[14] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[1] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[2] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[3] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[4] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[5] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[6] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[7] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[8] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_138;
  wire input_data_data_V_0_ack_out;
  wire input_load_reg_6990;
  wire [1:0]input_r_address0;
  wire [3:0]lshr_ln_reg_569;
  wire lshr_ln_reg_5690;
  wire [8:1]mul_ln21_1_fu_326_p2;
  wire [8:1]mul_ln21_1_reg_627;
  wire \mul_ln21_1_reg_627[1]_i_2_n_5 ;
  wire \mul_ln21_1_reg_627[1]_i_3_n_5 ;
  wire \mul_ln21_1_reg_627[1]_i_4_n_5 ;
  wire \mul_ln21_1_reg_627[1]_i_5_n_5 ;
  wire \mul_ln21_1_reg_627[1]_i_6_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_10_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_11_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_2_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_4_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_5_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_6_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_7_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_8_n_5 ;
  wire \mul_ln21_1_reg_627[5]_i_9_n_5 ;
  wire \mul_ln21_1_reg_627[8]_i_2_n_5 ;
  wire \mul_ln21_1_reg_627[8]_i_3_n_5 ;
  wire \mul_ln21_1_reg_627[8]_i_4_n_5 ;
  wire \mul_ln21_1_reg_627[8]_i_5_n_5 ;
  wire \mul_ln21_1_reg_627[8]_i_6_n_5 ;
  wire \mul_ln21_1_reg_627_reg[1]_i_1_n_10 ;
  wire \mul_ln21_1_reg_627_reg[1]_i_1_n_5 ;
  wire \mul_ln21_1_reg_627_reg[1]_i_1_n_6 ;
  wire \mul_ln21_1_reg_627_reg[1]_i_1_n_7 ;
  wire \mul_ln21_1_reg_627_reg[1]_i_1_n_8 ;
  wire \mul_ln21_1_reg_627_reg[1]_i_1_n_9 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_1_n_5 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_1_n_6 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_1_n_7 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_1_n_8 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_3_n_10 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_3_n_11 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_3_n_12 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_3_n_5 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_3_n_7 ;
  wire \mul_ln21_1_reg_627_reg[5]_i_3_n_8 ;
  wire \mul_ln21_1_reg_627_reg[8]_i_1_n_7 ;
  wire \mul_ln21_1_reg_627_reg[8]_i_1_n_8 ;
  wire [7:0]mul_ln21_2_fu_279_p2;
  wire [7:0]mul_ln21_2_reg_580;
  wire \mul_ln21_2_reg_580[1]_i_2_n_5 ;
  wire \mul_ln21_2_reg_580[1]_i_3_n_5 ;
  wire \mul_ln21_2_reg_580[1]_i_4_n_5 ;
  wire \mul_ln21_2_reg_580[1]_i_5_n_5 ;
  wire \mul_ln21_2_reg_580[1]_i_6_n_5 ;
  wire \mul_ln21_2_reg_580[1]_i_7_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_10_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_11_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_2_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_4_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_5_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_6_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_7_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_8_n_5 ;
  wire \mul_ln21_2_reg_580[5]_i_9_n_5 ;
  wire \mul_ln21_2_reg_580[7]_i_2_n_5 ;
  wire \mul_ln21_2_reg_580[7]_i_3_n_5 ;
  wire \mul_ln21_2_reg_580[7]_i_4_n_5 ;
  wire \mul_ln21_2_reg_580_reg[1]_i_1_n_10 ;
  wire \mul_ln21_2_reg_580_reg[1]_i_1_n_5 ;
  wire \mul_ln21_2_reg_580_reg[1]_i_1_n_6 ;
  wire \mul_ln21_2_reg_580_reg[1]_i_1_n_7 ;
  wire \mul_ln21_2_reg_580_reg[1]_i_1_n_8 ;
  wire \mul_ln21_2_reg_580_reg[1]_i_1_n_9 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_1_n_5 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_1_n_6 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_1_n_7 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_1_n_8 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_3_n_10 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_3_n_11 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_3_n_12 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_3_n_5 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_3_n_7 ;
  wire \mul_ln21_2_reg_580_reg[5]_i_3_n_8 ;
  wire \mul_ln21_2_reg_580_reg[7]_i_1_n_8 ;
  wire [8:1]mul_ln21_3_fu_284_p2;
  wire [8:1]mul_ln21_3_reg_586;
  wire \mul_ln21_3_reg_586[1]_i_2_n_5 ;
  wire \mul_ln21_3_reg_586[1]_i_3_n_5 ;
  wire \mul_ln21_3_reg_586[1]_i_4_n_5 ;
  wire \mul_ln21_3_reg_586[1]_i_5_n_5 ;
  wire \mul_ln21_3_reg_586[1]_i_6_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_10_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_11_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_2_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_4_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_5_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_6_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_7_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_8_n_5 ;
  wire \mul_ln21_3_reg_586[5]_i_9_n_5 ;
  wire \mul_ln21_3_reg_586[8]_i_2_n_5 ;
  wire \mul_ln21_3_reg_586[8]_i_3_n_5 ;
  wire \mul_ln21_3_reg_586[8]_i_4_n_5 ;
  wire \mul_ln21_3_reg_586[8]_i_5_n_5 ;
  wire \mul_ln21_3_reg_586[8]_i_6_n_5 ;
  wire [8:1]mul_ln21_3_reg_586_pp0_iter1_reg;
  wire \mul_ln21_3_reg_586_reg[1]_i_1_n_10 ;
  wire \mul_ln21_3_reg_586_reg[1]_i_1_n_5 ;
  wire \mul_ln21_3_reg_586_reg[1]_i_1_n_6 ;
  wire \mul_ln21_3_reg_586_reg[1]_i_1_n_7 ;
  wire \mul_ln21_3_reg_586_reg[1]_i_1_n_8 ;
  wire \mul_ln21_3_reg_586_reg[1]_i_1_n_9 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_1_n_5 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_1_n_6 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_1_n_7 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_1_n_8 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_3_n_10 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_3_n_11 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_3_n_12 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_3_n_5 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_3_n_7 ;
  wire \mul_ln21_3_reg_586_reg[5]_i_3_n_8 ;
  wire \mul_ln21_3_reg_586_reg[8]_i_1_n_7 ;
  wire \mul_ln21_3_reg_586_reg[8]_i_1_n_8 ;
  wire [7:0]mul_ln21_fu_229_p2;
  wire [7:0]mul_ln21_reg_534;
  wire \mul_ln21_reg_534[1]_i_2_n_5 ;
  wire \mul_ln21_reg_534[1]_i_3_n_5 ;
  wire \mul_ln21_reg_534[1]_i_4_n_5 ;
  wire \mul_ln21_reg_534[1]_i_5_n_5 ;
  wire \mul_ln21_reg_534[1]_i_6_n_5 ;
  wire \mul_ln21_reg_534[1]_i_7_n_5 ;
  wire \mul_ln21_reg_534[1]_i_8_n_5 ;
  wire \mul_ln21_reg_534[1]_i_9_n_5 ;
  wire \mul_ln21_reg_534[5]_i_10_n_5 ;
  wire \mul_ln21_reg_534[5]_i_11_n_5 ;
  wire \mul_ln21_reg_534[5]_i_2_n_5 ;
  wire \mul_ln21_reg_534[5]_i_4_n_5 ;
  wire \mul_ln21_reg_534[5]_i_5_n_5 ;
  wire \mul_ln21_reg_534[5]_i_6_n_5 ;
  wire \mul_ln21_reg_534[5]_i_7_n_5 ;
  wire \mul_ln21_reg_534[5]_i_8_n_5 ;
  wire \mul_ln21_reg_534[5]_i_9_n_5 ;
  wire \mul_ln21_reg_534[7]_i_2_n_5 ;
  wire \mul_ln21_reg_534[7]_i_3_n_5 ;
  wire \mul_ln21_reg_534[7]_i_4_n_5 ;
  wire \mul_ln21_reg_534[7]_i_5_n_5 ;
  wire \mul_ln21_reg_534_reg[1]_i_1_n_10 ;
  wire \mul_ln21_reg_534_reg[1]_i_1_n_5 ;
  wire \mul_ln21_reg_534_reg[1]_i_1_n_6 ;
  wire \mul_ln21_reg_534_reg[1]_i_1_n_7 ;
  wire \mul_ln21_reg_534_reg[1]_i_1_n_8 ;
  wire \mul_ln21_reg_534_reg[1]_i_1_n_9 ;
  wire \mul_ln21_reg_534_reg[5]_i_1_n_5 ;
  wire \mul_ln21_reg_534_reg[5]_i_1_n_6 ;
  wire \mul_ln21_reg_534_reg[5]_i_1_n_7 ;
  wire \mul_ln21_reg_534_reg[5]_i_1_n_8 ;
  wire \mul_ln21_reg_534_reg[5]_i_3_n_10 ;
  wire \mul_ln21_reg_534_reg[5]_i_3_n_11 ;
  wire \mul_ln21_reg_534_reg[5]_i_3_n_12 ;
  wire \mul_ln21_reg_534_reg[5]_i_3_n_5 ;
  wire \mul_ln21_reg_534_reg[5]_i_3_n_7 ;
  wire \mul_ln21_reg_534_reg[5]_i_3_n_8 ;
  wire \mul_ln21_reg_534_reg[7]_i_1_n_8 ;
  wire mul_ln6_1_reg_524_reg_n_100;
  wire mul_ln6_1_reg_524_reg_n_101;
  wire mul_ln6_1_reg_524_reg_n_102;
  wire mul_ln6_1_reg_524_reg_n_103;
  wire mul_ln6_1_reg_524_reg_n_104;
  wire mul_ln6_1_reg_524_reg_n_105;
  wire mul_ln6_1_reg_524_reg_n_106;
  wire mul_ln6_1_reg_524_reg_n_107;
  wire mul_ln6_1_reg_524_reg_n_108;
  wire mul_ln6_1_reg_524_reg_n_109;
  wire mul_ln6_1_reg_524_reg_n_110;
  wire mul_ln6_1_reg_524_reg_n_96;
  wire mul_ln6_1_reg_524_reg_n_97;
  wire mul_ln6_1_reg_524_reg_n_98;
  wire mul_ln6_1_reg_524_reg_n_99;
  wire [9:7]mul_ln6_reg_496;
  wire \mul_ln6_reg_496[7]_i_1_n_5 ;
  wire \mul_ln6_reg_496[9]_i_1_n_5 ;
  wire [4:0]out_d_0_reg_126;
  wire [4:0]out_d_reg_544;
  wire \out_d_reg_544[4]_i_2_n_5 ;
  wire \out_d_reg_544[4]_i_3_n_5 ;
  wire \out_d_reg_544[4]_i_4_n_5 ;
  wire out_h_0_reg_149;
  wire out_h_0_reg_1490;
  wire \out_h_0_reg_149_reg_n_5_[0] ;
  wire \out_h_0_reg_149_reg_n_5_[1] ;
  wire \out_h_0_reg_149_reg_n_5_[2] ;
  wire \out_h_0_reg_149_reg_n_5_[3] ;
  wire \out_h_0_reg_149_reg_n_5_[4] ;
  wire [4:0]out_h_fu_311_p2;
  wire out_h_reg_6150;
  wire \out_h_reg_615_reg_n_5_[0] ;
  wire [4:0]out_w_0_reg_161;
  wire [4:0]out_w_fu_424_p2;
  wire [9:0]output_r_address0;
  wire [15:0]output_r_d0;
  wire p_3_in;
  wire p_5_in;
  wire [15:0]q0_t0;
  wire [9:0]ram_reg_0;
  wire [10:0]ram_reg_0_0;
  wire [13:0]ram_reg_0_1;
  wire ram_reg_2;
  wire [4:0]select_ln14_fu_305_p3;
  wire [4:0]select_ln14_reg_610;
  wire select_ln14_reg_6100;
  wire select_ln15_1_reg_622;
  wire \select_ln15_1_reg_622_reg_n_5_[0] ;
  wire \select_ln15_1_reg_622_reg_n_5_[1] ;
  wire \select_ln15_1_reg_622_reg_n_5_[2] ;
  wire \select_ln15_1_reg_622_reg_n_5_[3] ;
  wire \select_ln15_1_reg_622_reg_n_5_[4] ;
  wire \select_ln15_1_reg_622_reg_n_5_[5] ;
  wire \select_ln15_1_reg_622_reg_n_5_[6] ;
  wire \select_ln15_1_reg_622_reg_n_5_[7] ;
  wire \select_ln15_1_reg_622_reg_n_5_[8] ;
  wire \select_ln15_1_reg_622_reg_n_5_[9] ;
  wire [4:0]select_ln15_fu_375_p3;
  wire [4:0]select_ln15_reg_649;
  wire [7:4]select_ln21_1_fu_339_p3;
  wire [8:5]select_ln21_2_fu_399_p3;
  wire select_ln21_5_fu_300_p3;
  wire select_ln21_5_reg_602;
  wire [4:0]select_ln21_6_fu_348_p3;
  wire [4:0]select_ln21_6_reg_638;
  wire \select_ln21_6_reg_638[4]_i_1_n_5 ;
  wire [7:0]select_ln21_7_fu_412_p3;
  wire select_ln21_7_reg_6640;
  wire [8:0]select_ln21_8_fu_437_p3;
  wire select_ln21_8_reg_6790;
  wire select_ln21_reg_574;
  wire \select_ln21_reg_574[0]_i_1_n_5 ;
  wire \select_ln21_reg_574_reg_n_5_[0] ;
  wire \select_ln21_reg_574_reg_n_5_[1] ;
  wire \select_ln21_reg_574_reg_n_5_[2] ;
  wire \select_ln21_reg_574_reg_n_5_[3] ;
  wire \select_ln21_reg_574_reg_n_5_[4] ;
  wire [8:1]tmp2_fu_394_p2;
  wire [8:1]tmp2_mid1_fu_418_p2;
  wire [8:0]tmp2_mid1_reg_669;
  wire tmp2_mid1_reg_6690;
  wire \tmp2_mid1_reg_669[4]_i_2_n_5 ;
  wire \tmp2_mid1_reg_669[4]_i_3_n_5 ;
  wire \tmp2_mid1_reg_669[4]_i_4_n_5 ;
  wire \tmp2_mid1_reg_669[4]_i_5_n_5 ;
  wire \tmp2_mid1_reg_669_reg[4]_i_1_n_5 ;
  wire \tmp2_mid1_reg_669_reg[4]_i_1_n_6 ;
  wire \tmp2_mid1_reg_669_reg[4]_i_1_n_7 ;
  wire \tmp2_mid1_reg_669_reg[4]_i_1_n_8 ;
  wire \tmp2_mid1_reg_669_reg[8]_i_2_n_6 ;
  wire \tmp2_mid1_reg_669_reg[8]_i_2_n_7 ;
  wire \tmp2_mid1_reg_669_reg[8]_i_2_n_8 ;
  wire [8:0]tmp2_reg_659;
  wire tmp2_reg_6590;
  wire \tmp2_reg_659[4]_i_2_n_5 ;
  wire \tmp2_reg_659[4]_i_3_n_5 ;
  wire \tmp2_reg_659[4]_i_4_n_5 ;
  wire \tmp2_reg_659[4]_i_5_n_5 ;
  wire \tmp2_reg_659_reg[4]_i_1_n_5 ;
  wire \tmp2_reg_659_reg[4]_i_1_n_6 ;
  wire \tmp2_reg_659_reg[4]_i_1_n_7 ;
  wire \tmp2_reg_659_reg[4]_i_1_n_8 ;
  wire \tmp2_reg_659_reg[8]_i_2_n_6 ;
  wire \tmp2_reg_659_reg[8]_i_2_n_7 ;
  wire \tmp2_reg_659_reg[8]_i_2_n_8 ;
  wire [7:0]tmp_fu_334_p2;
  wire [7:0]tmp_mid1_fu_369_p2;
  wire [7:0]tmp_mid1_reg_644;
  wire tmp_mid1_reg_6440;
  wire \tmp_mid1_reg_644[3]_i_2_n_5 ;
  wire \tmp_mid1_reg_644[3]_i_3_n_5 ;
  wire \tmp_mid1_reg_644[3]_i_4_n_5 ;
  wire \tmp_mid1_reg_644[3]_i_5_n_5 ;
  wire \tmp_mid1_reg_644_reg[3]_i_1_n_5 ;
  wire \tmp_mid1_reg_644_reg[3]_i_1_n_6 ;
  wire \tmp_mid1_reg_644_reg[3]_i_1_n_7 ;
  wire \tmp_mid1_reg_644_reg[3]_i_1_n_8 ;
  wire \tmp_mid1_reg_644_reg[7]_i_2_n_6 ;
  wire \tmp_mid1_reg_644_reg[7]_i_2_n_7 ;
  wire \tmp_mid1_reg_644_reg[7]_i_2_n_8 ;
  wire [7:0]tmp_reg_633;
  wire tmp_reg_6330;
  wire \tmp_reg_633[3]_i_2_n_5 ;
  wire \tmp_reg_633[3]_i_3_n_5 ;
  wire \tmp_reg_633[3]_i_4_n_5 ;
  wire \tmp_reg_633[3]_i_5_n_5 ;
  wire \tmp_reg_633_reg[3]_i_1_n_5 ;
  wire \tmp_reg_633_reg[3]_i_1_n_6 ;
  wire \tmp_reg_633_reg[3]_i_1_n_7 ;
  wire \tmp_reg_633_reg[3]_i_1_n_8 ;
  wire \tmp_reg_633_reg[7]_i_2_n_6 ;
  wire \tmp_reg_633_reg[7]_i_2_n_7 ;
  wire \tmp_reg_633_reg[7]_i_2_n_8 ;
  wire [3:0]zext_ln21_11_fu_365_p1;
  wire \zext_ln21_reg_502[0]_i_1_n_5 ;
  wire \zext_ln21_reg_502[3]_i_1_n_5 ;
  wire [3:0]zext_ln21_reg_502_reg;
  wire [3:1]\NLW_add_ln14_reg_597_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln14_reg_597_reg[14]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln21_1_reg_694_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_694_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_694_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln21_1_reg_694_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_694_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_694_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln21_1_reg_694_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln21_1_reg_694_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln21_1_reg_694_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln21_1_reg_694_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln21_1_reg_694_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln21_reg_684_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln21_reg_684_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln21_reg_684_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln21_reg_684_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln21_reg_684_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln21_reg_684_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln21_reg_684_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln21_reg_684_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln21_reg_684_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln21_reg_684_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln21_reg_684_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln14_reg_540_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln14_reg_540_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln14_reg_540_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln15_reg_551_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln21_1_reg_627_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln21_1_reg_627_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln21_1_reg_627_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln21_1_reg_627_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln21_1_reg_627_reg[8]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln21_2_reg_580_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln21_2_reg_580_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln21_2_reg_580_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln21_2_reg_580_reg[7]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln21_3_reg_586_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln21_3_reg_586_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln21_3_reg_586_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln21_3_reg_586_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln21_3_reg_586_reg[8]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln21_reg_534_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln21_reg_534_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln21_reg_534_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln21_reg_534_reg[7]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln6_1_reg_524_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_524_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_524_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_524_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_524_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_524_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln6_1_reg_524_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln6_1_reg_524_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln6_1_reg_524_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_mul_ln6_1_reg_524_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln6_1_reg_524_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_tmp2_mid1_reg_669_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp2_mid1_reg_669_reg[8]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp2_reg_659_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp2_reg_659_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_mid1_reg_644_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_633_reg[7]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln14_reg_597[0]_i_1 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .O(add_ln14_fu_294_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln14_reg_597[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(add_ln14_reg_5970));
  FDRE \add_ln14_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[0]),
        .Q(add_ln14_reg_597[0]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[10] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[10]),
        .Q(add_ln14_reg_597[10]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[11] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[11]),
        .Q(add_ln14_reg_597[11]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[12] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[12]),
        .Q(add_ln14_reg_597[12]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_597_reg[12]_i_1 
       (.CI(\add_ln14_reg_597_reg[8]_i_1_n_5 ),
        .CO({\add_ln14_reg_597_reg[12]_i_1_n_5 ,\add_ln14_reg_597_reg[12]_i_1_n_6 ,\add_ln14_reg_597_reg[12]_i_1_n_7 ,\add_ln14_reg_597_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln14_fu_294_p2[12:9]),
        .S({\indvar_flatten31_reg_114_reg_n_5_[12] ,\indvar_flatten31_reg_114_reg_n_5_[11] ,\indvar_flatten31_reg_114_reg_n_5_[10] ,\indvar_flatten31_reg_114_reg_n_5_[9] }));
  FDRE \add_ln14_reg_597_reg[13] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[13]),
        .Q(add_ln14_reg_597[13]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[14] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[14]),
        .Q(add_ln14_reg_597[14]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_597_reg[14]_i_2 
       (.CI(\add_ln14_reg_597_reg[12]_i_1_n_5 ),
        .CO({\NLW_add_ln14_reg_597_reg[14]_i_2_CO_UNCONNECTED [3:1],\add_ln14_reg_597_reg[14]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln14_reg_597_reg[14]_i_2_O_UNCONNECTED [3:2],add_ln14_fu_294_p2[14:13]}),
        .S({1'b0,1'b0,\indvar_flatten31_reg_114_reg_n_5_[14] ,\indvar_flatten31_reg_114_reg_n_5_[13] }));
  FDRE \add_ln14_reg_597_reg[1] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[1]),
        .Q(add_ln14_reg_597[1]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[2] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[2]),
        .Q(add_ln14_reg_597[2]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[3] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[3]),
        .Q(add_ln14_reg_597[3]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[4] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[4]),
        .Q(add_ln14_reg_597[4]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_597_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln14_reg_597_reg[4]_i_1_n_5 ,\add_ln14_reg_597_reg[4]_i_1_n_6 ,\add_ln14_reg_597_reg[4]_i_1_n_7 ,\add_ln14_reg_597_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln14_fu_294_p2[4:1]),
        .S({\indvar_flatten31_reg_114_reg_n_5_[4] ,\indvar_flatten31_reg_114_reg_n_5_[3] ,\indvar_flatten31_reg_114_reg_n_5_[2] ,\indvar_flatten31_reg_114_reg_n_5_[1] }));
  FDRE \add_ln14_reg_597_reg[5] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[5]),
        .Q(add_ln14_reg_597[5]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[6] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[6]),
        .Q(add_ln14_reg_597[6]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[7] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[7]),
        .Q(add_ln14_reg_597[7]),
        .R(1'b0));
  FDRE \add_ln14_reg_597_reg[8] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[8]),
        .Q(add_ln14_reg_597[8]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_597_reg[8]_i_1 
       (.CI(\add_ln14_reg_597_reg[4]_i_1_n_5 ),
        .CO({\add_ln14_reg_597_reg[8]_i_1_n_5 ,\add_ln14_reg_597_reg[8]_i_1_n_6 ,\add_ln14_reg_597_reg[8]_i_1_n_7 ,\add_ln14_reg_597_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln14_fu_294_p2[8:5]),
        .S({\indvar_flatten31_reg_114_reg_n_5_[8] ,\indvar_flatten31_reg_114_reg_n_5_[7] ,\indvar_flatten31_reg_114_reg_n_5_[6] ,\indvar_flatten31_reg_114_reg_n_5_[5] }));
  FDRE \add_ln14_reg_597_reg[9] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5970),
        .D(add_ln14_fu_294_p2[9]),
        .Q(add_ln14_reg_597[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair952" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln15_1_reg_564[0]_i_1 
       (.I0(indvar_flatten_reg_138[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I3(\select_ln15_1_reg_622_reg_n_5_[0] ),
        .O(add_ln15_1_fu_250_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair953" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln15_1_reg_564[1]_i_1 
       (.I0(indvar_flatten_reg_138[0]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[0] ),
        .I2(indvar_flatten_reg_138[1]),
        .I3(indvar_flatten31_reg_1140),
        .I4(\select_ln15_1_reg_622_reg_n_5_[1] ),
        .O(add_ln15_1_fu_250_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[2]_i_1 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_142_p4[0]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_138[1]),
        .I3(indvar_flatten_reg_138[2]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[2] ),
        .O(add_ln15_1_fu_250_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair952" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln15_1_reg_564[2]_i_2 
       (.I0(\select_ln15_1_reg_622_reg_n_5_[0] ),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_138[0]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_142_p4[0]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[3]_i_1 
       (.I0(\add_ln15_1_reg_564[3]_i_2_n_5 ),
        .I1(\select_ln15_1_reg_622_reg_n_5_[2] ),
        .I2(indvar_flatten_reg_138[2]),
        .I3(indvar_flatten_reg_138[3]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[3] ),
        .O(add_ln15_1_fu_250_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair953" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln15_1_reg_564[3]_i_2 
       (.I0(indvar_flatten_reg_138[1]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_138[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(\select_ln15_1_reg_622_reg_n_5_[0] ),
        .O(\add_ln15_1_reg_564[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[4]_i_1 
       (.I0(\add_ln15_1_reg_564[4]_i_2_n_5 ),
        .I1(\select_ln15_1_reg_622_reg_n_5_[3] ),
        .I2(indvar_flatten_reg_138[3]),
        .I3(indvar_flatten_reg_138[4]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[4] ),
        .O(add_ln15_1_fu_250_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln15_1_reg_564[4]_i_2 
       (.I0(indvar_flatten_reg_138[2]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[2] ),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_142_p4[0]),
        .I3(\select_ln15_1_reg_622_reg_n_5_[1] ),
        .I4(indvar_flatten31_reg_1140),
        .I5(indvar_flatten_reg_138[1]),
        .O(\add_ln15_1_reg_564[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[5]_i_1 
       (.I0(\add_ln15_1_reg_564[5]_i_2_n_5 ),
        .I1(\select_ln15_1_reg_622_reg_n_5_[4] ),
        .I2(indvar_flatten_reg_138[4]),
        .I3(indvar_flatten_reg_138[5]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[5] ),
        .O(add_ln15_1_fu_250_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln15_1_reg_564[5]_i_2 
       (.I0(indvar_flatten_reg_138[3]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[3] ),
        .I2(\add_ln15_1_reg_564[3]_i_2_n_5 ),
        .I3(\select_ln15_1_reg_622_reg_n_5_[2] ),
        .I4(indvar_flatten31_reg_1140),
        .I5(indvar_flatten_reg_138[2]),
        .O(\add_ln15_1_reg_564[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[6]_i_1 
       (.I0(\add_ln15_1_reg_564[6]_i_2_n_5 ),
        .I1(\select_ln15_1_reg_622_reg_n_5_[5] ),
        .I2(indvar_flatten_reg_138[5]),
        .I3(indvar_flatten_reg_138[6]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[6] ),
        .O(add_ln15_1_fu_250_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln15_1_reg_564[6]_i_2 
       (.I0(indvar_flatten_reg_138[4]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[4] ),
        .I2(\add_ln15_1_reg_564[4]_i_2_n_5 ),
        .I3(\select_ln15_1_reg_622_reg_n_5_[3] ),
        .I4(indvar_flatten31_reg_1140),
        .I5(indvar_flatten_reg_138[3]),
        .O(\add_ln15_1_reg_564[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[7]_i_1 
       (.I0(\add_ln15_1_reg_564[7]_i_2_n_5 ),
        .I1(\select_ln15_1_reg_622_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_138[6]),
        .I3(indvar_flatten_reg_138[7]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[7] ),
        .O(add_ln15_1_fu_250_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln15_1_reg_564[7]_i_2 
       (.I0(indvar_flatten_reg_138[5]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[5] ),
        .I2(\add_ln15_1_reg_564[5]_i_2_n_5 ),
        .I3(\select_ln15_1_reg_622_reg_n_5_[4] ),
        .I4(indvar_flatten31_reg_1140),
        .I5(indvar_flatten_reg_138[4]),
        .O(\add_ln15_1_reg_564[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[8]_i_1 
       (.I0(\add_ln15_1_reg_564[8]_i_2_n_5 ),
        .I1(\select_ln15_1_reg_622_reg_n_5_[7] ),
        .I2(indvar_flatten_reg_138[7]),
        .I3(indvar_flatten_reg_138[8]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[8] ),
        .O(add_ln15_1_fu_250_p2[8]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln15_1_reg_564[8]_i_2 
       (.I0(indvar_flatten_reg_138[6]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[6] ),
        .I2(\add_ln15_1_reg_564[6]_i_2_n_5 ),
        .I3(\select_ln15_1_reg_622_reg_n_5_[5] ),
        .I4(indvar_flatten31_reg_1140),
        .I5(indvar_flatten_reg_138[5]),
        .O(\add_ln15_1_reg_564[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln15_1_reg_564[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln14_fu_234_p2),
        .O(add_ln15_1_reg_5640));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln15_1_reg_564[9]_i_2 
       (.I0(\add_ln15_1_reg_564[9]_i_3_n_5 ),
        .I1(\select_ln15_1_reg_622_reg_n_5_[8] ),
        .I2(indvar_flatten_reg_138[8]),
        .I3(indvar_flatten_reg_138[9]),
        .I4(indvar_flatten31_reg_1140),
        .I5(\select_ln15_1_reg_622_reg_n_5_[9] ),
        .O(add_ln15_1_fu_250_p2[9]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln15_1_reg_564[9]_i_3 
       (.I0(indvar_flatten_reg_138[7]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[7] ),
        .I2(\add_ln15_1_reg_564[7]_i_2_n_5 ),
        .I3(\select_ln15_1_reg_622_reg_n_5_[6] ),
        .I4(indvar_flatten31_reg_1140),
        .I5(indvar_flatten_reg_138[6]),
        .O(\add_ln15_1_reg_564[9]_i_3_n_5 ));
  FDRE \add_ln15_1_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[0]),
        .Q(add_ln15_1_reg_564[0]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[1]),
        .Q(add_ln15_1_reg_564[1]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[2]),
        .Q(add_ln15_1_reg_564[2]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[3]),
        .Q(add_ln15_1_reg_564[3]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[4]),
        .Q(add_ln15_1_reg_564[4]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[5]),
        .Q(add_ln15_1_reg_564[5]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[6]),
        .Q(add_ln15_1_reg_564[6]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[7]),
        .Q(add_ln15_1_reg_564[7]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[8] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[8]),
        .Q(add_ln15_1_reg_564[8]),
        .R(1'b0));
  FDRE \add_ln15_1_reg_564_reg[9] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(add_ln15_1_fu_250_p2[9]),
        .Q(add_ln15_1_reg_564[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln21_1_reg_694_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln21_8_fu_437_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln21_1_reg_694_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_592_input_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln21_1_reg_694_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln21_6_fu_348_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln21_1_reg_694_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln21_1_reg_694_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln21_8_reg_6790),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(p_5_in),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln21_1_reg_6940),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln21_1_reg_694_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln21_1_reg_694_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln21_1_reg_694_reg_P_UNCONNECTED[47:14],grp_up_sampling2d_fix16_fu_592_output_r_address0}),
        .PATTERNBDETECT(NLW_add_ln21_1_reg_694_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln21_1_reg_694_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln21_1_reg_694_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln21_1_reg_694_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln21_1_reg_694_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .O(select_ln21_8_reg_6790));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_10
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[1]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[1]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[1]),
        .O(select_ln21_8_fu_437_p3[1]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    add_ln21_1_reg_694_reg_i_11
       (.I0(tmp2_mid1_reg_669[0]),
        .I1(tmp2_reg_659[0]),
        .I2(icmp_ln15_reg_551_pp0_iter1_reg),
        .I3(select_ln21_5_reg_602),
        .O(select_ln21_8_fu_437_p3[0]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln21_1_reg_694_reg_i_12
       (.I0(out_w_0_reg_161[0]),
        .I1(icmp_ln15_reg_551),
        .I2(select_ln21_5_reg_602),
        .O(select_ln21_6_fu_348_p3[0]));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln21_1_reg_694_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln21_1_reg_6940));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_3
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[8]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[8]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[8]),
        .O(select_ln21_8_fu_437_p3[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_4
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[7]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[7]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[7]),
        .O(select_ln21_8_fu_437_p3[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_5
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[6]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[6]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[6]),
        .O(select_ln21_8_fu_437_p3[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_6
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[5]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[5]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[5]),
        .O(select_ln21_8_fu_437_p3[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_7
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[4]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[4]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[4]),
        .O(select_ln21_8_fu_437_p3[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_8
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[3]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[3]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[3]),
        .O(select_ln21_8_fu_437_p3[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_1_reg_694_reg_i_9
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp2_reg_659[2]),
        .I2(mul_ln21_3_reg_586_pp0_iter1_reg[2]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp2_mid1_reg_669[2]),
        .O(select_ln21_8_fu_437_p3[2]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln21_reg_684_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln21_7_fu_412_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln21_reg_684_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_592_input_height}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln21_reg_684_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln21_6_fu_348_p3[4:1]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln21_reg_684_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln21_reg_684_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln21_7_reg_6640),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(p_5_in),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln21_reg_6840),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln21_reg_684_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln21_reg_684_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln21_reg_684_reg_P_UNCONNECTED[47:12],input_r_address0,grp_up_sampling2d_fix16_fu_592_input_r_address0}),
        .PATTERNBDETECT(NLW_add_ln21_reg_684_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln21_reg_684_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln21_reg_684_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln21_reg_684_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln21_reg_684_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .O(select_ln21_7_reg_6640));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_10
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[1]),
        .I2(mul_ln21_2_reg_580[1]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[1]),
        .O(select_ln21_7_fu_412_p3[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_11
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[0]),
        .I2(mul_ln21_2_reg_580[0]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[0]),
        .O(select_ln21_7_fu_412_p3[0]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln21_reg_684_reg_i_12
       (.I0(out_w_0_reg_161[4]),
        .I1(icmp_ln15_reg_551),
        .I2(select_ln21_5_reg_602),
        .O(select_ln21_6_fu_348_p3[4]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln21_reg_684_reg_i_13
       (.I0(out_w_0_reg_161[3]),
        .I1(icmp_ln15_reg_551),
        .I2(select_ln21_5_reg_602),
        .O(select_ln21_6_fu_348_p3[3]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln21_reg_684_reg_i_14
       (.I0(out_w_0_reg_161[2]),
        .I1(icmp_ln15_reg_551),
        .I2(select_ln21_5_reg_602),
        .O(select_ln21_6_fu_348_p3[2]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln21_reg_684_reg_i_15
       (.I0(out_w_0_reg_161[1]),
        .I1(icmp_ln15_reg_551),
        .I2(select_ln21_5_reg_602),
        .O(select_ln21_6_fu_348_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln21_reg_684_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .O(p_5_in));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln21_reg_684_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln21_reg_6840));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_4
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[7]),
        .I2(mul_ln21_2_reg_580[7]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[7]),
        .O(select_ln21_7_fu_412_p3[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_5
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[6]),
        .I2(mul_ln21_2_reg_580[6]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[6]),
        .O(select_ln21_7_fu_412_p3[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_6
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[5]),
        .I2(mul_ln21_2_reg_580[5]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[5]),
        .O(select_ln21_7_fu_412_p3[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_7
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[4]),
        .I2(mul_ln21_2_reg_580[4]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[4]),
        .O(select_ln21_7_fu_412_p3[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_8
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[3]),
        .I2(mul_ln21_2_reg_580[3]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[3]),
        .O(select_ln21_7_fu_412_p3[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln21_reg_684_reg_i_9
       (.I0(icmp_ln15_reg_551_pp0_iter1_reg),
        .I1(tmp_reg_633[2]),
        .I2(mul_ln21_2_reg_580[2]),
        .I3(select_ln21_5_reg_602),
        .I4(tmp_mid1_reg_644[2]),
        .O(select_ln21_7_fu_412_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair959" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair957" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[2]),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair957" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[3]),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair956" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q[4]),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I4(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair956" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(Q[5]),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair965" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'hCCC4)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h000088F800008888)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter2_reg_n_5),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__8
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state2),
        .I2(ap_rst_n),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter0_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__8_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair961" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair961" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C000A0)) 
    ap_enable_reg_pp0_iter3_i_1__4
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter3_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair959" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_up_sampling2d_fix16_fu_592_ap_start_reg_i_1
       (.I0(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_10 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[10] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[10]),
        .I5(mul_ln6_1_reg_524_reg_n_100),
        .O(\icmp_ln14_reg_540[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_11 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[11] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[11]),
        .I5(mul_ln6_1_reg_524_reg_n_99),
        .O(\icmp_ln14_reg_540[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_12 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[7] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[7]),
        .I5(mul_ln6_1_reg_524_reg_n_103),
        .O(\icmp_ln14_reg_540[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_13 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[8] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[8]),
        .I5(mul_ln6_1_reg_524_reg_n_102),
        .O(\icmp_ln14_reg_540[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_14 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[4]),
        .I5(mul_ln6_1_reg_524_reg_n_106),
        .O(\icmp_ln14_reg_540[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_15 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[5] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[5]),
        .I5(mul_ln6_1_reg_524_reg_n_105),
        .O(\icmp_ln14_reg_540[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_16 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[1]),
        .I5(mul_ln6_1_reg_524_reg_n_109),
        .O(\icmp_ln14_reg_540[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_17 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[2]),
        .I5(mul_ln6_1_reg_524_reg_n_108),
        .O(\icmp_ln14_reg_540[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_540[0]_i_3 
       (.I0(\icmp_ln14_reg_540[0]_i_8_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[12] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_597[12]),
        .I4(mul_ln6_1_reg_524_reg_n_98),
        .I5(\icmp_ln14_reg_540[0]_i_9_n_5 ),
        .O(\icmp_ln14_reg_540[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_540[0]_i_4 
       (.I0(\icmp_ln14_reg_540[0]_i_10_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[9] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_597[9]),
        .I4(mul_ln6_1_reg_524_reg_n_101),
        .I5(\icmp_ln14_reg_540[0]_i_11_n_5 ),
        .O(\icmp_ln14_reg_540[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_540[0]_i_5 
       (.I0(\icmp_ln14_reg_540[0]_i_12_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[6] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_597[6]),
        .I4(mul_ln6_1_reg_524_reg_n_104),
        .I5(\icmp_ln14_reg_540[0]_i_13_n_5 ),
        .O(\icmp_ln14_reg_540[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_540[0]_i_6 
       (.I0(\icmp_ln14_reg_540[0]_i_14_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[3] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_597[3]),
        .I4(mul_ln6_1_reg_524_reg_n_107),
        .I5(\icmp_ln14_reg_540[0]_i_15_n_5 ),
        .O(\icmp_ln14_reg_540[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_540[0]_i_7 
       (.I0(\icmp_ln14_reg_540[0]_i_16_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_597[0]),
        .I4(mul_ln6_1_reg_524_reg_n_110),
        .I5(\icmp_ln14_reg_540[0]_i_17_n_5 ),
        .O(\icmp_ln14_reg_540[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_8 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[13] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[13]),
        .I5(mul_ln6_1_reg_524_reg_n_97),
        .O(\icmp_ln14_reg_540[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_540[0]_i_9 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[14] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(add_ln14_reg_597[14]),
        .I5(mul_ln6_1_reg_524_reg_n_96),
        .O(\icmp_ln14_reg_540[0]_i_9_n_5 ));
  FDRE \icmp_ln14_reg_540_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .Q(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln14_reg_540_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln14_reg_540_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln14_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln14_fu_234_p2),
        .Q(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln14_reg_540_reg[0]_i_1 
       (.CI(\icmp_ln14_reg_540_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln14_reg_540_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln14_fu_234_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln14_reg_540_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln14_reg_540[0]_i_3_n_5 }));
  CARRY4 \icmp_ln14_reg_540_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln14_reg_540_reg[0]_i_2_n_5 ,\icmp_ln14_reg_540_reg[0]_i_2_n_6 ,\icmp_ln14_reg_540_reg[0]_i_2_n_7 ,\icmp_ln14_reg_540_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln14_reg_540_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln14_reg_540[0]_i_4_n_5 ,\icmp_ln14_reg_540[0]_i_5_n_5 ,\icmp_ln14_reg_540[0]_i_6_n_5 ,\icmp_ln14_reg_540[0]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln15_reg_551[0]_i_10 
       (.I0(\select_ln15_1_reg_622_reg_n_5_[4] ),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_138[4]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_142_p4[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln15_reg_551[0]_i_11 
       (.I0(\select_ln15_1_reg_622_reg_n_5_[2] ),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_138[2]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_142_p4[2]));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \icmp_ln15_reg_551[0]_i_2 
       (.I0(mul_ln6_reg_496[9]),
        .I1(indvar_flatten_reg_138[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I5(\select_ln15_1_reg_622_reg_n_5_[9] ),
        .O(\icmp_ln15_reg_551[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h81000081)) 
    \icmp_ln15_reg_551[0]_i_3 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_142_p4[7]),
        .I1(mul_ln6_reg_496[7]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_142_p4[6]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_142_p4[8]),
        .I4(mul_ln6_reg_496[9]),
        .O(\icmp_ln15_reg_551[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h1015000000001015)) 
    \icmp_ln15_reg_551[0]_i_4 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_142_p4[3]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[5] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(indvar_flatten_reg_138[5]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_142_p4[4]),
        .I5(mul_ln6_reg_496[9]),
        .O(\icmp_ln15_reg_551[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h1015000000001015)) 
    \icmp_ln15_reg_551[0]_i_5 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_142_p4[0]),
        .I1(\select_ln15_1_reg_622_reg_n_5_[1] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(indvar_flatten_reg_138[1]),
        .I4(mul_ln6_reg_496[7]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_142_p4[2]),
        .O(\icmp_ln15_reg_551[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln15_reg_551[0]_i_6 
       (.I0(\select_ln15_1_reg_622_reg_n_5_[7] ),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_138[7]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_142_p4[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln15_reg_551[0]_i_7 
       (.I0(\select_ln15_1_reg_622_reg_n_5_[6] ),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_138[6]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_142_p4[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln15_reg_551[0]_i_8 
       (.I0(\select_ln15_1_reg_622_reg_n_5_[8] ),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_138[8]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_142_p4[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln15_reg_551[0]_i_9 
       (.I0(\select_ln15_1_reg_622_reg_n_5_[3] ),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(indvar_flatten_reg_138[3]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_142_p4[3]));
  FDRE \icmp_ln15_reg_551_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln15_reg_551),
        .Q(icmp_ln15_reg_551_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln15_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(icmp_ln15_fu_245_p2),
        .Q(icmp_ln15_reg_551),
        .R(1'b0));
  CARRY4 \icmp_ln15_reg_551_reg[0]_i_1 
       (.CI(1'b0),
        .CO({icmp_ln15_fu_245_p2,\icmp_ln15_reg_551_reg[0]_i_1_n_6 ,\icmp_ln15_reg_551_reg[0]_i_1_n_7 ,\icmp_ln15_reg_551_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln15_reg_551_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln15_reg_551[0]_i_2_n_5 ,\icmp_ln15_reg_551[0]_i_3_n_5 ,\icmp_ln15_reg_551[0]_i_4_n_5 ,\icmp_ln15_reg_551[0]_i_5_n_5 }));
  LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
    \icmp_ln17_1_reg_592[0]_i_1 
       (.I0(ap_phi_mux_out_w_0_phi_fu_165_p4),
        .I1(\icmp_ln17_1_reg_592[0]_i_3_n_5 ),
        .I2(\icmp_ln17_1_reg_592[0]_i_4_n_5 ),
        .I3(p_3_in),
        .I4(icmp_ln15_reg_551),
        .I5(icmp_ln17_1_reg_592),
        .O(\icmp_ln17_1_reg_592[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \icmp_ln17_1_reg_592[0]_i_2 
       (.I0(select_ln21_6_reg_638[1]),
        .I1(select_ln21_6_reg_638[0]),
        .I2(select_ln21_6_reg_638[2]),
        .I3(select_ln21_6_reg_638[3]),
        .I4(out_h_0_reg_1490),
        .I5(out_w_0_reg_161[3]),
        .O(ap_phi_mux_out_w_0_phi_fu_165_p4));
  LUT6 #(
    .INIT(64'h28AA2800820082AA)) 
    \icmp_ln17_1_reg_592[0]_i_3 
       (.I0(\icmp_ln17_1_reg_592[0]_i_5_n_5 ),
        .I1(select_ln21_6_reg_638[0]),
        .I2(select_ln21_6_reg_638[1]),
        .I3(out_h_0_reg_1490),
        .I4(out_w_0_reg_161[1]),
        .I5(mul_ln6_reg_496[7]),
        .O(\icmp_ln17_1_reg_592[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \icmp_ln17_1_reg_592[0]_i_4 
       (.I0(mul_ln6_reg_496[9]),
        .I1(out_w_0_reg_161[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(out_w_fu_424_p2[4]),
        .O(\icmp_ln17_1_reg_592[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h3C3C00AA000000AA)) 
    \icmp_ln17_1_reg_592[0]_i_5 
       (.I0(out_w_0_reg_161[2]),
        .I1(select_ln21_6_reg_638[2]),
        .I2(select_ln21_6_reg_638[1]),
        .I3(out_w_0_reg_161[0]),
        .I4(out_h_0_reg_1490),
        .I5(select_ln21_6_reg_638[0]),
        .O(\icmp_ln17_1_reg_592[0]_i_5_n_5 ));
  FDRE \icmp_ln17_1_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln17_1_reg_592[0]_i_1_n_5 ),
        .Q(icmp_ln17_1_reg_592),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \indvar_flatten31_reg_114[14]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .O(indvar_flatten31_reg_114));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten31_reg_114[14]_i_2 
       (.I0(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(indvar_flatten31_reg_1140));
  FDRE \indvar_flatten31_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[0]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[10]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[10] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[11]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[11] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[12]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[12] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[13]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[13] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[14]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[14] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[1]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[1] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[2]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[2] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[3]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[3] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[4]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[4] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[5]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[5] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[6]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[6] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[7]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[7] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[8]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[8] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_597[9]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[9] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_138[0]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_138[1]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_138[2]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_138[3]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_138[4]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_138[5]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_138[6]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_138[7]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_138[8]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_622_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_138[9]),
        .R(indvar_flatten31_reg_114));
  LUT2 #(
    .INIT(4'h2)) 
    \input_load_reg_699[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(icmp_ln14_reg_540_pp0_iter2_reg),
        .O(input_load_reg_6990));
  FDRE \input_load_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[0]),
        .Q(output_r_d0[0]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[10] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[10]),
        .Q(output_r_d0[10]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[11] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[11]),
        .Q(output_r_d0[11]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[12] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[12]),
        .Q(output_r_d0[12]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[13] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[13]),
        .Q(output_r_d0[13]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[14] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[14]),
        .Q(output_r_d0[14]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[15] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[15]),
        .Q(output_r_d0[15]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[1] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[1]),
        .Q(output_r_d0[1]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[2] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[2]),
        .Q(output_r_d0[2]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[3] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[3]),
        .Q(output_r_d0[3]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[4]),
        .Q(output_r_d0[4]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[5]),
        .Q(output_r_d0[5]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[6]),
        .Q(output_r_d0[6]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[7]),
        .Q(output_r_d0[7]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[8] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[8]),
        .Q(output_r_d0[8]),
        .R(1'b0));
  FDRE \input_load_reg_699_reg[9] 
       (.C(ap_clk),
        .CE(input_load_reg_6990),
        .D(q0_t0[9]),
        .Q(output_r_d0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \lshr_ln_reg_569[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln15_reg_551),
        .O(lshr_ln_reg_5690));
  FDRE \lshr_ln_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5690),
        .D(C[0]),
        .Q(lshr_ln_reg_569[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5690),
        .D(C[1]),
        .Q(lshr_ln_reg_569[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5690),
        .D(C[2]),
        .Q(lshr_ln_reg_569[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5690),
        .D(C[3]),
        .Q(lshr_ln_reg_569[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln21_1_reg_627[1]_i_2 
       (.I0(out_d_0_reg_126[1]),
        .I1(zext_ln21_reg_502_reg[0]),
        .I2(out_d_0_reg_126[2]),
        .I3(out_d_0_reg_126[0]),
        .O(\mul_ln21_1_reg_627[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln21_1_reg_627[1]_i_3 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_0_reg_126[0]),
        .O(\mul_ln21_1_reg_627[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln21_1_reg_627[1]_i_4 
       (.I0(out_d_0_reg_126[1]),
        .I1(zext_ln21_reg_502_reg[0]),
        .I2(out_d_0_reg_126[2]),
        .I3(out_d_0_reg_126[0]),
        .O(\mul_ln21_1_reg_627[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln21_1_reg_627[1]_i_5 
       (.I0(out_d_0_reg_126[1]),
        .I1(zext_ln21_reg_502_reg[0]),
        .I2(out_d_0_reg_126[0]),
        .O(\mul_ln21_1_reg_627[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln21_1_reg_627[1]_i_6 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_0_reg_126[0]),
        .O(\mul_ln21_1_reg_627[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD04C)) 
    \mul_ln21_1_reg_627[5]_i_10 
       (.I0(out_d_0_reg_126[0]),
        .I1(out_d_0_reg_126[2]),
        .I2(zext_ln21_reg_502_reg[3]),
        .I3(out_d_0_reg_126[1]),
        .O(\mul_ln21_1_reg_627[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2FD0BCBC)) 
    \mul_ln21_1_reg_627[5]_i_11 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_0_reg_126[1]),
        .I2(out_d_0_reg_126[2]),
        .I3(zext_ln21_reg_502_reg[3]),
        .I4(out_d_0_reg_126[0]),
        .O(\mul_ln21_1_reg_627[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln21_1_reg_627[5]_i_2 
       (.I0(out_d_0_reg_126[3]),
        .I1(\mul_ln21_1_reg_627_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[4]),
        .I3(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_1_reg_627[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln21_1_reg_627[5]_i_4 
       (.I0(out_d_0_reg_126[3]),
        .I1(\mul_ln21_1_reg_627_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[4]),
        .I3(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_1_reg_627[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln21_1_reg_627[5]_i_5 
       (.I0(\mul_ln21_1_reg_627_reg[5]_i_3_n_12 ),
        .I1(out_d_0_reg_126[3]),
        .I2(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_1_reg_627[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln21_1_reg_627[5]_i_6 
       (.I0(out_d_0_reg_126[2]),
        .I1(out_d_0_reg_126[1]),
        .I2(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_1_reg_627[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln21_1_reg_627[5]_i_7 
       (.I0(out_d_0_reg_126[2]),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(out_d_0_reg_126[0]),
        .I3(out_d_0_reg_126[1]),
        .O(\mul_ln21_1_reg_627[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln21_1_reg_627[5]_i_8 
       (.I0(out_d_0_reg_126[0]),
        .I1(zext_ln21_reg_502_reg[0]),
        .I2(out_d_0_reg_126[2]),
        .I3(out_d_0_reg_126[1]),
        .O(\mul_ln21_1_reg_627[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln21_1_reg_627[5]_i_9 
       (.I0(out_d_0_reg_126[1]),
        .I1(out_d_0_reg_126[2]),
        .I2(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_1_reg_627[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln21_1_reg_627[8]_i_2 
       (.I0(out_d_0_reg_126[3]),
        .I1(\mul_ln21_1_reg_627_reg[5]_i_3_n_10 ),
        .I2(out_d_0_reg_126[4]),
        .O(\mul_ln21_1_reg_627[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln21_1_reg_627[8]_i_3 
       (.I0(out_d_0_reg_126[3]),
        .I1(\mul_ln21_1_reg_627_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[4]),
        .I3(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_1_reg_627[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h18A0)) 
    \mul_ln21_1_reg_627[8]_i_4 
       (.I0(\mul_ln21_1_reg_627_reg[5]_i_3_n_5 ),
        .I1(out_d_0_reg_126[3]),
        .I2(out_d_0_reg_126[4]),
        .I3(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_1_reg_627[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h2DD2B4B4)) 
    \mul_ln21_1_reg_627[8]_i_5 
       (.I0(\mul_ln21_1_reg_627_reg[5]_i_3_n_10 ),
        .I1(out_d_0_reg_126[4]),
        .I2(\mul_ln21_1_reg_627_reg[5]_i_3_n_5 ),
        .I3(zext_ln21_reg_502_reg[3]),
        .I4(out_d_0_reg_126[3]),
        .O(\mul_ln21_1_reg_627[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h18CFE730)) 
    \mul_ln21_1_reg_627[8]_i_6 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(\mul_ln21_1_reg_627_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[3]),
        .I3(out_d_0_reg_126[4]),
        .I4(\mul_ln21_1_reg_627_reg[5]_i_3_n_10 ),
        .O(\mul_ln21_1_reg_627[8]_i_6_n_5 ));
  FDRE \mul_ln21_1_reg_627_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[1]),
        .Q(mul_ln21_1_reg_627[1]),
        .R(1'b0));
  CARRY4 \mul_ln21_1_reg_627_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_1_reg_627_reg[1]_i_1_n_5 ,\mul_ln21_1_reg_627_reg[1]_i_1_n_6 ,\mul_ln21_1_reg_627_reg[1]_i_1_n_7 ,\mul_ln21_1_reg_627_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_1_reg_627[1]_i_2_n_5 ,out_d_0_reg_126[0],\mul_ln21_1_reg_627[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln21_1_reg_627_reg[1]_i_1_n_9 ,\mul_ln21_1_reg_627_reg[1]_i_1_n_10 ,mul_ln21_1_fu_326_p2[1],\NLW_mul_ln21_1_reg_627_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln21_1_reg_627[1]_i_4_n_5 ,\mul_ln21_1_reg_627[1]_i_5_n_5 ,\mul_ln21_1_reg_627[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln21_1_reg_627_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[2]),
        .Q(mul_ln21_1_reg_627[2]),
        .R(1'b0));
  FDRE \mul_ln21_1_reg_627_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[3]),
        .Q(mul_ln21_1_reg_627[3]),
        .R(1'b0));
  FDRE \mul_ln21_1_reg_627_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[4]),
        .Q(mul_ln21_1_reg_627[4]),
        .R(1'b0));
  FDRE \mul_ln21_1_reg_627_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[5]),
        .Q(mul_ln21_1_reg_627[5]),
        .R(1'b0));
  CARRY4 \mul_ln21_1_reg_627_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_1_reg_627_reg[5]_i_1_n_5 ,\mul_ln21_1_reg_627_reg[5]_i_1_n_6 ,\mul_ln21_1_reg_627_reg[5]_i_1_n_7 ,\mul_ln21_1_reg_627_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_1_reg_627[5]_i_2_n_5 ,\mul_ln21_1_reg_627_reg[5]_i_3_n_12 ,\mul_ln21_1_reg_627_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln21_1_fu_326_p2[5:2]),
        .S({\mul_ln21_1_reg_627[5]_i_4_n_5 ,\mul_ln21_1_reg_627[5]_i_5_n_5 ,\mul_ln21_1_reg_627_reg[1]_i_1_n_9 ,\mul_ln21_1_reg_627_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln21_1_reg_627_reg[5]_i_3 
       (.CI(\mul_ln21_1_reg_627_reg[1]_i_1_n_5 ),
        .CO({\mul_ln21_1_reg_627_reg[5]_i_3_n_5 ,\NLW_mul_ln21_1_reg_627_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln21_1_reg_627_reg[5]_i_3_n_7 ,\mul_ln21_1_reg_627_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln21_1_reg_627[5]_i_6_n_5 ,\mul_ln21_1_reg_627[5]_i_7_n_5 ,\mul_ln21_1_reg_627[5]_i_8_n_5 }),
        .O({\NLW_mul_ln21_1_reg_627_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln21_1_reg_627_reg[5]_i_3_n_10 ,\mul_ln21_1_reg_627_reg[5]_i_3_n_11 ,\mul_ln21_1_reg_627_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln21_1_reg_627[5]_i_9_n_5 ,\mul_ln21_1_reg_627[5]_i_10_n_5 ,\mul_ln21_1_reg_627[5]_i_11_n_5 }));
  FDRE \mul_ln21_1_reg_627_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[6]),
        .Q(mul_ln21_1_reg_627[6]),
        .R(1'b0));
  FDRE \mul_ln21_1_reg_627_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[7]),
        .Q(mul_ln21_1_reg_627[7]),
        .R(1'b0));
  FDRE \mul_ln21_1_reg_627_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_1_fu_326_p2[8]),
        .Q(mul_ln21_1_reg_627[8]),
        .R(1'b0));
  CARRY4 \mul_ln21_1_reg_627_reg[8]_i_1 
       (.CI(\mul_ln21_1_reg_627_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln21_1_reg_627_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln21_1_reg_627_reg[8]_i_1_n_7 ,\mul_ln21_1_reg_627_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln21_1_reg_627[8]_i_2_n_5 ,\mul_ln21_1_reg_627[8]_i_3_n_5 }),
        .O({\NLW_mul_ln21_1_reg_627_reg[8]_i_1_O_UNCONNECTED [3],mul_ln21_1_fu_326_p2[8:6]}),
        .S({1'b0,\mul_ln21_1_reg_627[8]_i_4_n_5 ,\mul_ln21_1_reg_627[8]_i_5_n_5 ,\mul_ln21_1_reg_627[8]_i_6_n_5 }));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln21_2_reg_580[1]_i_2 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_reg_544[3]),
        .I2(out_d_reg_544[2]),
        .I3(out_d_reg_544[1]),
        .O(\mul_ln21_2_reg_580[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln21_2_reg_580[1]_i_3 
       (.I0(out_d_reg_544[1]),
        .I1(out_d_reg_544[0]),
        .O(\mul_ln21_2_reg_580[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h6A956A6A)) 
    \mul_ln21_2_reg_580[1]_i_4 
       (.I0(out_d_reg_544[2]),
        .I1(out_d_reg_544[3]),
        .I2(zext_ln21_reg_502_reg[0]),
        .I3(out_d_reg_544[0]),
        .I4(out_d_reg_544[1]),
        .O(\mul_ln21_2_reg_580[1]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln21_2_reg_580[1]_i_5 
       (.I0(out_d_reg_544[0]),
        .I1(out_d_reg_544[1]),
        .I2(zext_ln21_reg_502_reg[0]),
        .I3(out_d_reg_544[2]),
        .O(\mul_ln21_2_reg_580[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln21_2_reg_580[1]_i_6 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_reg_544[1]),
        .I2(out_d_reg_544[0]),
        .O(\mul_ln21_2_reg_580[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln21_2_reg_580[1]_i_7 
       (.I0(out_d_reg_544[0]),
        .I1(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_2_reg_580[1]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hE370)) 
    \mul_ln21_2_reg_580[5]_i_10 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_reg_544[2]),
        .I2(out_d_reg_544[4]),
        .I3(out_d_reg_544[3]),
        .O(\mul_ln21_2_reg_580[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2BD4B4B4)) 
    \mul_ln21_2_reg_580[5]_i_11 
       (.I0(out_d_reg_544[1]),
        .I1(out_d_reg_544[2]),
        .I2(out_d_reg_544[3]),
        .I3(out_d_reg_544[4]),
        .I4(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_2_reg_580[5]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln21_2_reg_580[5]_i_2 
       (.I0(zext_ln21_reg_502_reg[3]),
        .I1(out_d_reg_544[2]),
        .I2(\mul_ln21_2_reg_580_reg[5]_i_3_n_11 ),
        .O(\mul_ln21_2_reg_580[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln21_2_reg_580[5]_i_4 
       (.I0(zext_ln21_reg_502_reg[3]),
        .I1(out_d_reg_544[2]),
        .I2(\mul_ln21_2_reg_580_reg[5]_i_3_n_11 ),
        .O(\mul_ln21_2_reg_580[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln21_2_reg_580[5]_i_5 
       (.I0(\mul_ln21_2_reg_580_reg[5]_i_3_n_12 ),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(out_d_reg_544[1]),
        .O(\mul_ln21_2_reg_580[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln21_2_reg_580[5]_i_6 
       (.I0(\mul_ln21_2_reg_580_reg[1]_i_1_n_9 ),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(out_d_reg_544[0]),
        .O(\mul_ln21_2_reg_580[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln21_2_reg_580[5]_i_7 
       (.I0(out_d_reg_544[2]),
        .I1(out_d_reg_544[4]),
        .I2(zext_ln21_reg_502_reg[0]),
        .I3(out_d_reg_544[3]),
        .O(\mul_ln21_2_reg_580[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln21_2_reg_580[5]_i_8 
       (.I0(out_d_reg_544[3]),
        .I1(zext_ln21_reg_502_reg[0]),
        .I2(out_d_reg_544[1]),
        .I3(out_d_reg_544[2]),
        .O(\mul_ln21_2_reg_580[5]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h4)) 
    \mul_ln21_2_reg_580[5]_i_9 
       (.I0(out_d_reg_544[3]),
        .I1(out_d_reg_544[4]),
        .O(\mul_ln21_2_reg_580[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln21_2_reg_580[7]_i_2 
       (.I0(\mul_ln21_2_reg_580_reg[5]_i_3_n_11 ),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(out_d_reg_544[2]),
        .O(\mul_ln21_2_reg_580[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \mul_ln21_2_reg_580[7]_i_3 
       (.I0(out_d_reg_544[3]),
        .I1(\mul_ln21_2_reg_580_reg[5]_i_3_n_10 ),
        .I2(\mul_ln21_2_reg_580_reg[5]_i_3_n_5 ),
        .I3(out_d_reg_544[4]),
        .I4(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_2_reg_580[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \mul_ln21_2_reg_580[7]_i_4 
       (.I0(out_d_reg_544[2]),
        .I1(\mul_ln21_2_reg_580_reg[5]_i_3_n_11 ),
        .I2(\mul_ln21_2_reg_580_reg[5]_i_3_n_10 ),
        .I3(out_d_reg_544[3]),
        .I4(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_2_reg_580[7]_i_4_n_5 ));
  FDRE \mul_ln21_2_reg_580_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[0]),
        .Q(mul_ln21_2_reg_580[0]),
        .R(1'b0));
  FDRE \mul_ln21_2_reg_580_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[1]),
        .Q(mul_ln21_2_reg_580[1]),
        .R(1'b0));
  CARRY4 \mul_ln21_2_reg_580_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_2_reg_580_reg[1]_i_1_n_5 ,\mul_ln21_2_reg_580_reg[1]_i_1_n_6 ,\mul_ln21_2_reg_580_reg[1]_i_1_n_7 ,\mul_ln21_2_reg_580_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_2_reg_580[1]_i_2_n_5 ,\mul_ln21_2_reg_580[1]_i_3_n_5 ,out_d_reg_544[0],1'b0}),
        .O({\mul_ln21_2_reg_580_reg[1]_i_1_n_9 ,\mul_ln21_2_reg_580_reg[1]_i_1_n_10 ,mul_ln21_2_fu_279_p2[1:0]}),
        .S({\mul_ln21_2_reg_580[1]_i_4_n_5 ,\mul_ln21_2_reg_580[1]_i_5_n_5 ,\mul_ln21_2_reg_580[1]_i_6_n_5 ,\mul_ln21_2_reg_580[1]_i_7_n_5 }));
  FDRE \mul_ln21_2_reg_580_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[2]),
        .Q(mul_ln21_2_reg_580[2]),
        .R(1'b0));
  FDRE \mul_ln21_2_reg_580_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[3]),
        .Q(mul_ln21_2_reg_580[3]),
        .R(1'b0));
  FDRE \mul_ln21_2_reg_580_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[4]),
        .Q(mul_ln21_2_reg_580[4]),
        .R(1'b0));
  FDRE \mul_ln21_2_reg_580_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[5]),
        .Q(mul_ln21_2_reg_580[5]),
        .R(1'b0));
  CARRY4 \mul_ln21_2_reg_580_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_2_reg_580_reg[5]_i_1_n_5 ,\mul_ln21_2_reg_580_reg[5]_i_1_n_6 ,\mul_ln21_2_reg_580_reg[5]_i_1_n_7 ,\mul_ln21_2_reg_580_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_2_reg_580[5]_i_2_n_5 ,\mul_ln21_2_reg_580_reg[5]_i_3_n_12 ,\mul_ln21_2_reg_580_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln21_2_fu_279_p2[5:2]),
        .S({\mul_ln21_2_reg_580[5]_i_4_n_5 ,\mul_ln21_2_reg_580[5]_i_5_n_5 ,\mul_ln21_2_reg_580[5]_i_6_n_5 ,\mul_ln21_2_reg_580_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln21_2_reg_580_reg[5]_i_3 
       (.CI(\mul_ln21_2_reg_580_reg[1]_i_1_n_5 ),
        .CO({\mul_ln21_2_reg_580_reg[5]_i_3_n_5 ,\NLW_mul_ln21_2_reg_580_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln21_2_reg_580_reg[5]_i_3_n_7 ,\mul_ln21_2_reg_580_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,out_d_reg_544[4],\mul_ln21_2_reg_580[5]_i_7_n_5 ,\mul_ln21_2_reg_580[5]_i_8_n_5 }),
        .O({\NLW_mul_ln21_2_reg_580_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln21_2_reg_580_reg[5]_i_3_n_10 ,\mul_ln21_2_reg_580_reg[5]_i_3_n_11 ,\mul_ln21_2_reg_580_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln21_2_reg_580[5]_i_9_n_5 ,\mul_ln21_2_reg_580[5]_i_10_n_5 ,\mul_ln21_2_reg_580[5]_i_11_n_5 }));
  FDRE \mul_ln21_2_reg_580_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[6]),
        .Q(mul_ln21_2_reg_580[6]),
        .R(1'b0));
  FDRE \mul_ln21_2_reg_580_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_2_fu_279_p2[7]),
        .Q(mul_ln21_2_reg_580[7]),
        .R(1'b0));
  CARRY4 \mul_ln21_2_reg_580_reg[7]_i_1 
       (.CI(\mul_ln21_2_reg_580_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln21_2_reg_580_reg[7]_i_1_CO_UNCONNECTED [3:1],\mul_ln21_2_reg_580_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln21_2_reg_580[7]_i_2_n_5 }),
        .O({\NLW_mul_ln21_2_reg_580_reg[7]_i_1_O_UNCONNECTED [3:2],mul_ln21_2_fu_279_p2[7:6]}),
        .S({1'b0,1'b0,\mul_ln21_2_reg_580[7]_i_3_n_5 ,\mul_ln21_2_reg_580[7]_i_4_n_5 }));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln21_3_reg_586[1]_i_2 
       (.I0(out_d_reg_544[1]),
        .I1(out_d_reg_544[2]),
        .I2(zext_ln21_reg_502_reg[0]),
        .I3(out_d_reg_544[0]),
        .O(\mul_ln21_3_reg_586[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln21_3_reg_586[1]_i_3 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_reg_544[0]),
        .O(\mul_ln21_3_reg_586[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln21_3_reg_586[1]_i_4 
       (.I0(out_d_reg_544[1]),
        .I1(out_d_reg_544[2]),
        .I2(zext_ln21_reg_502_reg[0]),
        .I3(out_d_reg_544[0]),
        .O(\mul_ln21_3_reg_586[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln21_3_reg_586[1]_i_5 
       (.I0(out_d_reg_544[1]),
        .I1(zext_ln21_reg_502_reg[0]),
        .I2(out_d_reg_544[0]),
        .O(\mul_ln21_3_reg_586[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln21_3_reg_586[1]_i_6 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_reg_544[0]),
        .O(\mul_ln21_3_reg_586[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD40C)) 
    \mul_ln21_3_reg_586[5]_i_10 
       (.I0(out_d_reg_544[0]),
        .I1(out_d_reg_544[2]),
        .I2(out_d_reg_544[1]),
        .I3(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_3_reg_586[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2FBCD0BC)) 
    \mul_ln21_3_reg_586[5]_i_11 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(out_d_reg_544[1]),
        .I2(out_d_reg_544[2]),
        .I3(out_d_reg_544[0]),
        .I4(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_3_reg_586[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln21_3_reg_586[5]_i_2 
       (.I0(out_d_reg_544[3]),
        .I1(\mul_ln21_3_reg_586_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_544[4]),
        .I3(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_3_reg_586[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln21_3_reg_586[5]_i_4 
       (.I0(out_d_reg_544[3]),
        .I1(\mul_ln21_3_reg_586_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_544[4]),
        .I3(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_3_reg_586[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln21_3_reg_586[5]_i_5 
       (.I0(\mul_ln21_3_reg_586_reg[5]_i_3_n_12 ),
        .I1(zext_ln21_reg_502_reg[0]),
        .I2(out_d_reg_544[3]),
        .O(\mul_ln21_3_reg_586[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln21_3_reg_586[5]_i_6 
       (.I0(zext_ln21_reg_502_reg[3]),
        .I1(out_d_reg_544[1]),
        .I2(out_d_reg_544[2]),
        .O(\mul_ln21_3_reg_586[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln21_3_reg_586[5]_i_7 
       (.I0(out_d_reg_544[0]),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(out_d_reg_544[1]),
        .I3(out_d_reg_544[2]),
        .O(\mul_ln21_3_reg_586[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln21_3_reg_586[5]_i_8 
       (.I0(out_d_reg_544[0]),
        .I1(out_d_reg_544[2]),
        .I2(zext_ln21_reg_502_reg[0]),
        .I3(out_d_reg_544[1]),
        .O(\mul_ln21_3_reg_586[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln21_3_reg_586[5]_i_9 
       (.I0(out_d_reg_544[1]),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(out_d_reg_544[2]),
        .O(\mul_ln21_3_reg_586[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln21_3_reg_586[8]_i_2 
       (.I0(out_d_reg_544[3]),
        .I1(\mul_ln21_3_reg_586_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_544[4]),
        .O(\mul_ln21_3_reg_586[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln21_3_reg_586[8]_i_3 
       (.I0(out_d_reg_544[3]),
        .I1(\mul_ln21_3_reg_586_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_544[4]),
        .I3(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_3_reg_586[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h1A80)) 
    \mul_ln21_3_reg_586[8]_i_4 
       (.I0(\mul_ln21_3_reg_586_reg[5]_i_3_n_5 ),
        .I1(out_d_reg_544[3]),
        .I2(zext_ln21_reg_502_reg[3]),
        .I3(out_d_reg_544[4]),
        .O(\mul_ln21_3_reg_586[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h2DD2B4B4)) 
    \mul_ln21_3_reg_586[8]_i_5 
       (.I0(\mul_ln21_3_reg_586_reg[5]_i_3_n_10 ),
        .I1(out_d_reg_544[4]),
        .I2(\mul_ln21_3_reg_586_reg[5]_i_3_n_5 ),
        .I3(zext_ln21_reg_502_reg[3]),
        .I4(out_d_reg_544[3]),
        .O(\mul_ln21_3_reg_586[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h18CFE730)) 
    \mul_ln21_3_reg_586[8]_i_6 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(\mul_ln21_3_reg_586_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_544[3]),
        .I3(out_d_reg_544[4]),
        .I4(\mul_ln21_3_reg_586_reg[5]_i_3_n_10 ),
        .O(\mul_ln21_3_reg_586[8]_i_6_n_5 ));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[1]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[2]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[3]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[4]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[5]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[6]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[7]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_ln21_3_reg_586[8]),
        .Q(mul_ln21_3_reg_586_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[1]),
        .Q(mul_ln21_3_reg_586[1]),
        .R(1'b0));
  CARRY4 \mul_ln21_3_reg_586_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_3_reg_586_reg[1]_i_1_n_5 ,\mul_ln21_3_reg_586_reg[1]_i_1_n_6 ,\mul_ln21_3_reg_586_reg[1]_i_1_n_7 ,\mul_ln21_3_reg_586_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_3_reg_586[1]_i_2_n_5 ,out_d_reg_544[0],\mul_ln21_3_reg_586[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln21_3_reg_586_reg[1]_i_1_n_9 ,\mul_ln21_3_reg_586_reg[1]_i_1_n_10 ,mul_ln21_3_fu_284_p2[1],\NLW_mul_ln21_3_reg_586_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln21_3_reg_586[1]_i_4_n_5 ,\mul_ln21_3_reg_586[1]_i_5_n_5 ,\mul_ln21_3_reg_586[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln21_3_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[2]),
        .Q(mul_ln21_3_reg_586[2]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[3]),
        .Q(mul_ln21_3_reg_586[3]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[4]),
        .Q(mul_ln21_3_reg_586[4]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[5]),
        .Q(mul_ln21_3_reg_586[5]),
        .R(1'b0));
  CARRY4 \mul_ln21_3_reg_586_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_3_reg_586_reg[5]_i_1_n_5 ,\mul_ln21_3_reg_586_reg[5]_i_1_n_6 ,\mul_ln21_3_reg_586_reg[5]_i_1_n_7 ,\mul_ln21_3_reg_586_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_3_reg_586[5]_i_2_n_5 ,\mul_ln21_3_reg_586_reg[5]_i_3_n_12 ,\mul_ln21_3_reg_586_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln21_3_fu_284_p2[5:2]),
        .S({\mul_ln21_3_reg_586[5]_i_4_n_5 ,\mul_ln21_3_reg_586[5]_i_5_n_5 ,\mul_ln21_3_reg_586_reg[1]_i_1_n_9 ,\mul_ln21_3_reg_586_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln21_3_reg_586_reg[5]_i_3 
       (.CI(\mul_ln21_3_reg_586_reg[1]_i_1_n_5 ),
        .CO({\mul_ln21_3_reg_586_reg[5]_i_3_n_5 ,\NLW_mul_ln21_3_reg_586_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln21_3_reg_586_reg[5]_i_3_n_7 ,\mul_ln21_3_reg_586_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln21_3_reg_586[5]_i_6_n_5 ,\mul_ln21_3_reg_586[5]_i_7_n_5 ,\mul_ln21_3_reg_586[5]_i_8_n_5 }),
        .O({\NLW_mul_ln21_3_reg_586_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln21_3_reg_586_reg[5]_i_3_n_10 ,\mul_ln21_3_reg_586_reg[5]_i_3_n_11 ,\mul_ln21_3_reg_586_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln21_3_reg_586[5]_i_9_n_5 ,\mul_ln21_3_reg_586[5]_i_10_n_5 ,\mul_ln21_3_reg_586[5]_i_11_n_5 }));
  FDRE \mul_ln21_3_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[6]),
        .Q(mul_ln21_3_reg_586[6]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[7]),
        .Q(mul_ln21_3_reg_586[7]),
        .R(1'b0));
  FDRE \mul_ln21_3_reg_586_reg[8] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(mul_ln21_3_fu_284_p2[8]),
        .Q(mul_ln21_3_reg_586[8]),
        .R(1'b0));
  CARRY4 \mul_ln21_3_reg_586_reg[8]_i_1 
       (.CI(\mul_ln21_3_reg_586_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln21_3_reg_586_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln21_3_reg_586_reg[8]_i_1_n_7 ,\mul_ln21_3_reg_586_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln21_3_reg_586[8]_i_2_n_5 ,\mul_ln21_3_reg_586[8]_i_3_n_5 }),
        .O({\NLW_mul_ln21_3_reg_586_reg[8]_i_1_O_UNCONNECTED [3],mul_ln21_3_fu_284_p2[8:6]}),
        .S({1'b0,\mul_ln21_3_reg_586[8]_i_4_n_5 ,\mul_ln21_3_reg_586[8]_i_5_n_5 ,\mul_ln21_3_reg_586[8]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'h8778878787787878)) 
    \mul_ln21_reg_534[1]_i_2 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(\out_d_reg_544[4]_i_4_n_5 ),
        .I2(\out_d_reg_544[4]_i_2_n_5 ),
        .I3(select_ln14_reg_610[1]),
        .I4(indvar_flatten31_reg_1140),
        .I5(out_d_0_reg_126[1]),
        .O(\mul_ln21_reg_534[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \mul_ln21_reg_534[1]_i_3 
       (.I0(out_d_0_reg_126[1]),
        .I1(select_ln14_reg_610[1]),
        .I2(out_d_0_reg_126[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_610[0]),
        .O(\mul_ln21_reg_534[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \mul_ln21_reg_534[1]_i_4 
       (.I0(select_ln14_reg_610[0]),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[0]),
        .O(\mul_ln21_reg_534[1]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A956A6A)) 
    \mul_ln21_reg_534[1]_i_5 
       (.I0(\out_d_reg_544[4]_i_2_n_5 ),
        .I1(\out_d_reg_544[4]_i_4_n_5 ),
        .I2(zext_ln21_reg_502_reg[0]),
        .I3(\mul_ln21_reg_534[1]_i_4_n_5 ),
        .I4(\mul_ln21_reg_534[1]_i_9_n_5 ),
        .O(\mul_ln21_reg_534[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9A95656A656A656A)) 
    \mul_ln21_reg_534[1]_i_6 
       (.I0(\mul_ln21_reg_534[1]_i_4_n_5 ),
        .I1(select_ln14_reg_610[1]),
        .I2(indvar_flatten31_reg_1140),
        .I3(out_d_0_reg_126[1]),
        .I4(zext_ln21_reg_502_reg[0]),
        .I5(\out_d_reg_544[4]_i_2_n_5 ),
        .O(\mul_ln21_reg_534[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \mul_ln21_reg_534[1]_i_7 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(select_ln14_reg_610[1]),
        .I2(out_d_0_reg_126[1]),
        .I3(out_d_0_reg_126[0]),
        .I4(indvar_flatten31_reg_1140),
        .I5(select_ln14_reg_610[0]),
        .O(\mul_ln21_reg_534[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \mul_ln21_reg_534[1]_i_8 
       (.I0(out_d_0_reg_126[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I4(select_ln14_reg_610[0]),
        .I5(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_reg_534[1]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \mul_ln21_reg_534[1]_i_9 
       (.I0(select_ln14_reg_610[1]),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[1]),
        .O(\mul_ln21_reg_534[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hE3EEE33370777000)) 
    \mul_ln21_reg_534[5]_i_10 
       (.I0(zext_ln21_reg_502_reg[0]),
        .I1(\out_d_reg_544[4]_i_2_n_5 ),
        .I2(select_ln14_reg_610[4]),
        .I3(indvar_flatten31_reg_1140),
        .I4(out_d_0_reg_126[4]),
        .I5(\out_d_reg_544[4]_i_4_n_5 ),
        .O(\mul_ln21_reg_534[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2BD4B4B4)) 
    \mul_ln21_reg_534[5]_i_11 
       (.I0(\mul_ln21_reg_534[1]_i_9_n_5 ),
        .I1(\out_d_reg_544[4]_i_2_n_5 ),
        .I2(\out_d_reg_544[4]_i_4_n_5 ),
        .I3(\mul_ln21_reg_534[7]_i_5_n_5 ),
        .I4(zext_ln21_reg_502_reg[0]),
        .O(\mul_ln21_reg_534[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h757F8A80)) 
    \mul_ln21_reg_534[5]_i_2 
       (.I0(zext_ln21_reg_502_reg[3]),
        .I1(select_ln14_reg_610[2]),
        .I2(indvar_flatten31_reg_1140),
        .I3(out_d_0_reg_126[2]),
        .I4(\mul_ln21_reg_534_reg[5]_i_3_n_11 ),
        .O(\mul_ln21_reg_534[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h757F8A80)) 
    \mul_ln21_reg_534[5]_i_4 
       (.I0(zext_ln21_reg_502_reg[3]),
        .I1(select_ln14_reg_610[2]),
        .I2(indvar_flatten31_reg_1140),
        .I3(out_d_0_reg_126[2]),
        .I4(\mul_ln21_reg_534_reg[5]_i_3_n_11 ),
        .O(\mul_ln21_reg_534[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A666AAA)) 
    \mul_ln21_reg_534[5]_i_5 
       (.I0(\mul_ln21_reg_534_reg[5]_i_3_n_12 ),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(select_ln14_reg_610[1]),
        .I3(indvar_flatten31_reg_1140),
        .I4(out_d_0_reg_126[1]),
        .O(\mul_ln21_reg_534[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h6A666AAA)) 
    \mul_ln21_reg_534[5]_i_6 
       (.I0(\mul_ln21_reg_534_reg[1]_i_1_n_9 ),
        .I1(zext_ln21_reg_502_reg[3]),
        .I2(select_ln14_reg_610[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(out_d_0_reg_126[0]),
        .O(\mul_ln21_reg_534[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFEAEAAAAA8080000)) 
    \mul_ln21_reg_534[5]_i_7 
       (.I0(\out_d_reg_544[4]_i_2_n_5 ),
        .I1(out_d_0_reg_126[4]),
        .I2(indvar_flatten31_reg_1140),
        .I3(select_ln14_reg_610[4]),
        .I4(zext_ln21_reg_502_reg[0]),
        .I5(\out_d_reg_544[4]_i_4_n_5 ),
        .O(\mul_ln21_reg_534[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFE2E2E2E2000000)) 
    \mul_ln21_reg_534[5]_i_8 
       (.I0(out_d_0_reg_126[1]),
        .I1(indvar_flatten31_reg_1140),
        .I2(select_ln14_reg_610[1]),
        .I3(\out_d_reg_544[4]_i_4_n_5 ),
        .I4(zext_ln21_reg_502_reg[0]),
        .I5(\out_d_reg_544[4]_i_2_n_5 ),
        .O(\mul_ln21_reg_534[5]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h55300030)) 
    \mul_ln21_reg_534[5]_i_9 
       (.I0(select_ln14_reg_610[3]),
        .I1(out_d_0_reg_126[3]),
        .I2(out_d_0_reg_126[4]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_610[4]),
        .O(\mul_ln21_reg_534[5]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h88800080)) 
    \mul_ln21_reg_534[7]_i_2 
       (.I0(zext_ln21_reg_502_reg[3]),
        .I1(\mul_ln21_reg_534_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[2]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_610[2]),
        .O(\mul_ln21_reg_534[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \mul_ln21_reg_534[7]_i_3 
       (.I0(\out_d_reg_544[4]_i_4_n_5 ),
        .I1(\mul_ln21_reg_534_reg[5]_i_3_n_10 ),
        .I2(\mul_ln21_reg_534_reg[5]_i_3_n_5 ),
        .I3(\mul_ln21_reg_534[7]_i_5_n_5 ),
        .I4(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_reg_534[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \mul_ln21_reg_534[7]_i_4 
       (.I0(\out_d_reg_544[4]_i_2_n_5 ),
        .I1(\mul_ln21_reg_534_reg[5]_i_3_n_11 ),
        .I2(\mul_ln21_reg_534_reg[5]_i_3_n_10 ),
        .I3(\out_d_reg_544[4]_i_4_n_5 ),
        .I4(zext_ln21_reg_502_reg[3]),
        .O(\mul_ln21_reg_534[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \mul_ln21_reg_534[7]_i_5 
       (.I0(select_ln14_reg_610[4]),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[4]),
        .O(\mul_ln21_reg_534[7]_i_5_n_5 ));
  FDRE \mul_ln21_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[0]),
        .Q(mul_ln21_reg_534[0]),
        .R(1'b0));
  FDRE \mul_ln21_reg_534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[1]),
        .Q(mul_ln21_reg_534[1]),
        .R(1'b0));
  CARRY4 \mul_ln21_reg_534_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_reg_534_reg[1]_i_1_n_5 ,\mul_ln21_reg_534_reg[1]_i_1_n_6 ,\mul_ln21_reg_534_reg[1]_i_1_n_7 ,\mul_ln21_reg_534_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_reg_534[1]_i_2_n_5 ,\mul_ln21_reg_534[1]_i_3_n_5 ,\mul_ln21_reg_534[1]_i_4_n_5 ,1'b0}),
        .O({\mul_ln21_reg_534_reg[1]_i_1_n_9 ,\mul_ln21_reg_534_reg[1]_i_1_n_10 ,mul_ln21_fu_229_p2[1:0]}),
        .S({\mul_ln21_reg_534[1]_i_5_n_5 ,\mul_ln21_reg_534[1]_i_6_n_5 ,\mul_ln21_reg_534[1]_i_7_n_5 ,\mul_ln21_reg_534[1]_i_8_n_5 }));
  FDRE \mul_ln21_reg_534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[2]),
        .Q(mul_ln21_reg_534[2]),
        .R(1'b0));
  FDRE \mul_ln21_reg_534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[3]),
        .Q(mul_ln21_reg_534[3]),
        .R(1'b0));
  FDRE \mul_ln21_reg_534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[4]),
        .Q(mul_ln21_reg_534[4]),
        .R(1'b0));
  FDRE \mul_ln21_reg_534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[5]),
        .Q(mul_ln21_reg_534[5]),
        .R(1'b0));
  CARRY4 \mul_ln21_reg_534_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln21_reg_534_reg[5]_i_1_n_5 ,\mul_ln21_reg_534_reg[5]_i_1_n_6 ,\mul_ln21_reg_534_reg[5]_i_1_n_7 ,\mul_ln21_reg_534_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln21_reg_534[5]_i_2_n_5 ,\mul_ln21_reg_534_reg[5]_i_3_n_12 ,\mul_ln21_reg_534_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln21_fu_229_p2[5:2]),
        .S({\mul_ln21_reg_534[5]_i_4_n_5 ,\mul_ln21_reg_534[5]_i_5_n_5 ,\mul_ln21_reg_534[5]_i_6_n_5 ,\mul_ln21_reg_534_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln21_reg_534_reg[5]_i_3 
       (.CI(\mul_ln21_reg_534_reg[1]_i_1_n_5 ),
        .CO({\mul_ln21_reg_534_reg[5]_i_3_n_5 ,\NLW_mul_ln21_reg_534_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln21_reg_534_reg[5]_i_3_n_7 ,\mul_ln21_reg_534_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln21_reg_534[7]_i_5_n_5 ,\mul_ln21_reg_534[5]_i_7_n_5 ,\mul_ln21_reg_534[5]_i_8_n_5 }),
        .O({\NLW_mul_ln21_reg_534_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln21_reg_534_reg[5]_i_3_n_10 ,\mul_ln21_reg_534_reg[5]_i_3_n_11 ,\mul_ln21_reg_534_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln21_reg_534[5]_i_9_n_5 ,\mul_ln21_reg_534[5]_i_10_n_5 ,\mul_ln21_reg_534[5]_i_11_n_5 }));
  FDRE \mul_ln21_reg_534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[6]),
        .Q(mul_ln21_reg_534[6]),
        .R(1'b0));
  FDRE \mul_ln21_reg_534_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln21_fu_229_p2[7]),
        .Q(mul_ln21_reg_534[7]),
        .R(1'b0));
  CARRY4 \mul_ln21_reg_534_reg[7]_i_1 
       (.CI(\mul_ln21_reg_534_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln21_reg_534_reg[7]_i_1_CO_UNCONNECTED [3:1],\mul_ln21_reg_534_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln21_reg_534[7]_i_2_n_5 }),
        .O({\NLW_mul_ln21_reg_534_reg[7]_i_1_O_UNCONNECTED [3:2],mul_ln21_fu_229_p2[7:6]}),
        .S({1'b0,1'b0,\mul_ln21_reg_534[7]_i_3_n_5 ,\mul_ln21_reg_534[7]_i_4_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln6_1_reg_524_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],Q[5],grp_up_sampling2d_fix16_fu_592_input_height,grp_up_sampling2d_fix16_fu_592_input_height,1'b0,Q[5],1'b0,grp_up_sampling2d_fix16_fu_592_input_height,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln6_1_reg_524_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],grp_up_sampling2d_fix16_fu_592_input_height,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln6_1_reg_524_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln6_1_reg_524_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln6_1_reg_524_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm19_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln6_1_reg_524_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln6_1_reg_524_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln6_1_reg_524_reg_P_UNCONNECTED[47:15],mul_ln6_1_reg_524_reg_n_96,mul_ln6_1_reg_524_reg_n_97,mul_ln6_1_reg_524_reg_n_98,mul_ln6_1_reg_524_reg_n_99,mul_ln6_1_reg_524_reg_n_100,mul_ln6_1_reg_524_reg_n_101,mul_ln6_1_reg_524_reg_n_102,mul_ln6_1_reg_524_reg_n_103,mul_ln6_1_reg_524_reg_n_104,mul_ln6_1_reg_524_reg_n_105,mul_ln6_1_reg_524_reg_n_106,mul_ln6_1_reg_524_reg_n_107,mul_ln6_1_reg_524_reg_n_108,mul_ln6_1_reg_524_reg_n_109,mul_ln6_1_reg_524_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln6_1_reg_524_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln6_1_reg_524_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln6_1_reg_524_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln6_1_reg_524_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln6_1_reg_524_reg_i_1
       (.I0(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm19_out));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln6_1_reg_524_reg_i_2
       (.I0(Q[5]),
        .O(grp_up_sampling2d_fix16_fu_592_input_height));
  (* SOFT_HLUTNM = "soft_lutpair960" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln6_reg_496[7]_i_1 
       (.I0(Q[5]),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(mul_ln6_reg_496[7]),
        .O(\mul_ln6_reg_496[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair960" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln6_reg_496[9]_i_1 
       (.I0(Q[5]),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(mul_ln6_reg_496[9]),
        .O(\mul_ln6_reg_496[9]_i_1_n_5 ));
  FDRE \mul_ln6_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_496[7]_i_1_n_5 ),
        .Q(mul_ln6_reg_496[7]),
        .R(1'b0));
  FDRE \mul_ln6_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_496[9]_i_1_n_5 ),
        .Q(mul_ln6_reg_496[9]),
        .R(1'b0));
  FDRE \out_d_0_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_610[0]),
        .Q(out_d_0_reg_126[0]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_610[1]),
        .Q(out_d_0_reg_126[1]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_610[2]),
        .Q(out_d_0_reg_126[2]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_610[3]),
        .Q(out_d_0_reg_126[3]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_610[4]),
        .Q(out_d_0_reg_126[4]),
        .R(indvar_flatten31_reg_114));
  LUT4 #(
    .INIT(16'h515D)) 
    \out_d_reg_544[0]_i_1 
       (.I0(out_d_0_reg_126[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I3(select_ln14_reg_610[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair954" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_544[1]_i_1 
       (.I0(out_d_0_reg_126[0]),
        .I1(select_ln14_reg_610[0]),
        .I2(out_d_0_reg_126[1]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_610[1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h47CF77FFB8308800)) 
    \out_d_reg_544[2]_i_1 
       (.I0(select_ln14_reg_610[0]),
        .I1(indvar_flatten31_reg_1140),
        .I2(out_d_0_reg_126[0]),
        .I3(select_ln14_reg_610[1]),
        .I4(out_d_0_reg_126[1]),
        .I5(\out_d_reg_544[4]_i_2_n_5 ),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h1DFFFFFFE2000000)) 
    \out_d_reg_544[3]_i_1 
       (.I0(out_d_0_reg_126[1]),
        .I1(indvar_flatten31_reg_1140),
        .I2(select_ln14_reg_610[1]),
        .I3(\mul_ln21_reg_534[1]_i_4_n_5 ),
        .I4(\out_d_reg_544[4]_i_2_n_5 ),
        .I5(\out_d_reg_544[4]_i_4_n_5 ),
        .O(A[3]));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \out_d_reg_544[4]_i_1 
       (.I0(\out_d_reg_544[4]_i_2_n_5 ),
        .I1(\out_d_reg_544[4]_i_3_n_5 ),
        .I2(\out_d_reg_544[4]_i_4_n_5 ),
        .I3(out_d_0_reg_126[4]),
        .I4(indvar_flatten31_reg_1140),
        .I5(select_ln14_reg_610[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_544[4]_i_2 
       (.I0(select_ln14_reg_610[2]),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[2]),
        .O(\out_d_reg_544[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair954" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \out_d_reg_544[4]_i_3 
       (.I0(out_d_0_reg_126[1]),
        .I1(select_ln14_reg_610[1]),
        .I2(out_d_0_reg_126[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_610[0]),
        .O(\out_d_reg_544[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_544[4]_i_4 
       (.I0(select_ln14_reg_610[3]),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[3]),
        .O(\out_d_reg_544[4]_i_4_n_5 ));
  FDRE \out_d_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(A[0]),
        .Q(out_d_reg_544[0]),
        .R(1'b0));
  FDRE \out_d_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(A[1]),
        .Q(out_d_reg_544[1]),
        .R(1'b0));
  FDRE \out_d_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(A[2]),
        .Q(out_d_reg_544[2]),
        .R(1'b0));
  FDRE \out_d_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(A[3]),
        .Q(out_d_reg_544[3]),
        .R(1'b0));
  FDRE \out_d_reg_544_reg[4] 
       (.C(ap_clk),
        .CE(add_ln15_1_reg_5640),
        .D(A[4]),
        .Q(out_d_reg_544[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_h_0_reg_149[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .O(out_h_0_reg_149));
  LUT3 #(
    .INIT(8'h40)) 
    \out_h_0_reg_149[4]_i_2 
       (.I0(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .O(out_h_0_reg_1490));
  FDRE \out_h_0_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(select_ln15_reg_649[0]),
        .Q(\out_h_0_reg_149_reg_n_5_[0] ),
        .R(out_h_0_reg_149));
  FDRE \out_h_0_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(select_ln15_reg_649[1]),
        .Q(\out_h_0_reg_149_reg_n_5_[1] ),
        .R(out_h_0_reg_149));
  FDRE \out_h_0_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(select_ln15_reg_649[2]),
        .Q(\out_h_0_reg_149_reg_n_5_[2] ),
        .R(out_h_0_reg_149));
  FDRE \out_h_0_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(select_ln15_reg_649[3]),
        .Q(\out_h_0_reg_149_reg_n_5_[3] ),
        .R(out_h_0_reg_149));
  FDRE \out_h_0_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(select_ln15_reg_649[4]),
        .Q(\out_h_0_reg_149_reg_n_5_[4] ),
        .R(out_h_0_reg_149));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_615[0]_i_1 
       (.I0(\select_ln21_reg_574_reg_n_5_[0] ),
        .O(out_h_fu_311_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair964" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_615[1]_i_1 
       (.I0(\select_ln21_reg_574_reg_n_5_[0] ),
        .I1(\select_ln21_reg_574_reg_n_5_[1] ),
        .O(out_h_fu_311_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair964" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_615[2]_i_1 
       (.I0(\select_ln21_reg_574_reg_n_5_[0] ),
        .I1(\select_ln21_reg_574_reg_n_5_[1] ),
        .I2(\select_ln21_reg_574_reg_n_5_[2] ),
        .O(out_h_fu_311_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair958" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_615[3]_i_1 
       (.I0(\select_ln21_reg_574_reg_n_5_[1] ),
        .I1(\select_ln21_reg_574_reg_n_5_[0] ),
        .I2(\select_ln21_reg_574_reg_n_5_[2] ),
        .I3(\select_ln21_reg_574_reg_n_5_[3] ),
        .O(out_h_fu_311_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair958" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_615[4]_i_1 
       (.I0(\select_ln21_reg_574_reg_n_5_[2] ),
        .I1(\select_ln21_reg_574_reg_n_5_[0] ),
        .I2(\select_ln21_reg_574_reg_n_5_[1] ),
        .I3(\select_ln21_reg_574_reg_n_5_[3] ),
        .I4(\select_ln21_reg_574_reg_n_5_[4] ),
        .O(out_h_fu_311_p2[4]));
  FDRE \out_h_reg_615_reg[0] 
       (.C(ap_clk),
        .CE(out_h_reg_6150),
        .D(out_h_fu_311_p2[0]),
        .Q(\out_h_reg_615_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \out_h_reg_615_reg[1] 
       (.C(ap_clk),
        .CE(out_h_reg_6150),
        .D(out_h_fu_311_p2[1]),
        .Q(zext_ln21_11_fu_365_p1[0]),
        .R(1'b0));
  FDRE \out_h_reg_615_reg[2] 
       (.C(ap_clk),
        .CE(out_h_reg_6150),
        .D(out_h_fu_311_p2[2]),
        .Q(zext_ln21_11_fu_365_p1[1]),
        .R(1'b0));
  FDRE \out_h_reg_615_reg[3] 
       (.C(ap_clk),
        .CE(out_h_reg_6150),
        .D(out_h_fu_311_p2[3]),
        .Q(zext_ln21_11_fu_365_p1[2]),
        .R(1'b0));
  FDRE \out_h_reg_615_reg[4] 
       (.C(ap_clk),
        .CE(out_h_reg_6150),
        .D(out_h_fu_311_p2[4]),
        .Q(zext_ln21_11_fu_365_p1[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_0_reg_161[0]_i_1 
       (.I0(select_ln21_6_reg_638[0]),
        .O(out_w_fu_424_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair969" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_0_reg_161[1]_i_1 
       (.I0(select_ln21_6_reg_638[0]),
        .I1(select_ln21_6_reg_638[1]),
        .O(out_w_fu_424_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair969" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_0_reg_161[2]_i_1 
       (.I0(select_ln21_6_reg_638[0]),
        .I1(select_ln21_6_reg_638[1]),
        .I2(select_ln21_6_reg_638[2]),
        .O(out_w_fu_424_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair955" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_0_reg_161[3]_i_1 
       (.I0(select_ln21_6_reg_638[1]),
        .I1(select_ln21_6_reg_638[0]),
        .I2(select_ln21_6_reg_638[2]),
        .I3(select_ln21_6_reg_638[3]),
        .O(out_w_fu_424_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair955" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_0_reg_161[4]_i_1 
       (.I0(select_ln21_6_reg_638[2]),
        .I1(select_ln21_6_reg_638[0]),
        .I2(select_ln21_6_reg_638[1]),
        .I3(select_ln21_6_reg_638[3]),
        .I4(select_ln21_6_reg_638[4]),
        .O(out_w_fu_424_p2[4]));
  FDRE \out_w_0_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(out_w_fu_424_p2[0]),
        .Q(out_w_0_reg_161[0]),
        .R(out_h_0_reg_149));
  FDRE \out_w_0_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(out_w_fu_424_p2[1]),
        .Q(out_w_0_reg_161[1]),
        .R(out_h_0_reg_149));
  FDRE \out_w_0_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(out_w_fu_424_p2[2]),
        .Q(out_w_0_reg_161[2]),
        .R(out_h_0_reg_149));
  FDRE \out_w_0_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(out_w_fu_424_p2[3]),
        .Q(out_w_0_reg_161[3]),
        .R(out_h_0_reg_149));
  FDRE \out_w_0_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1490),
        .D(out_w_fu_424_p2[4]),
        .Q(out_w_0_reg_161[4]),
        .R(out_h_0_reg_149));
  (* SOFT_HLUTNM = "soft_lutpair965" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_22
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(grp_up_sampling2d_fix16_fu_592_output_r_ce0));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_28__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[13]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_1[13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_0));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_32__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[12]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_1[12]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_1));
  LUT6 #(
    .INIT(64'hCCC8CCC8CCC80000)) 
    ram_reg_0_i_36
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_36__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[11]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_1[11]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_2));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_40__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[10]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_1[10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_3));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_44__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[9]),
        .I1(ram_reg_0_0[9]),
        .I2(ram_reg_0_1[9]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_4));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_48__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[8]),
        .I1(ram_reg_0_0[8]),
        .I2(ram_reg_0_1[8]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_5));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_52
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[7]),
        .I1(ram_reg_0_0[7]),
        .I2(ram_reg_0_1[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_6));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_54
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[9]),
        .I1(output_r_address0[9]),
        .I2(ram_reg_0[9]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_0));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_56
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[6]),
        .I1(ram_reg_0_0[6]),
        .I2(ram_reg_0_1[6]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_7));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_58
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[8]),
        .I1(output_r_address0[8]),
        .I2(ram_reg_0[8]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_1));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_60
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[5]),
        .I1(ram_reg_0_0[5]),
        .I2(ram_reg_0_1[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_8));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_62
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[7]),
        .I1(output_r_address0[7]),
        .I2(ram_reg_0[7]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_2));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_64
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[4]),
        .I1(ram_reg_0_0[4]),
        .I2(ram_reg_0_1[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_9));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_66
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[6]),
        .I1(output_r_address0[6]),
        .I2(ram_reg_0[6]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_3));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_68
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[3]),
        .I1(ram_reg_0_0[3]),
        .I2(ram_reg_0_1[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_10));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_70
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[5]),
        .I1(output_r_address0[5]),
        .I2(ram_reg_0[5]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_4));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_72
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[2]),
        .I1(ram_reg_0_0[2]),
        .I2(ram_reg_0_1[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_11));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_74
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[4]),
        .I1(output_r_address0[4]),
        .I2(ram_reg_0[4]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_5));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_76
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[1]),
        .I1(ram_reg_0_0[1]),
        .I2(ram_reg_0_1[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_12));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_78
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[3]),
        .I1(output_r_address0[3]),
        .I2(ram_reg_0[3]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_6));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_80
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0[0]),
        .I1(ram_reg_0_0[0]),
        .I2(ram_reg_0_1[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_1_reg_694_reg_13));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_82__0
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[2]),
        .I1(output_r_address0[2]),
        .I2(ram_reg_0[2]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_7));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_86__0
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[1]),
        .I1(output_r_address0[1]),
        .I2(ram_reg_0[1]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF55D50080)) 
    ram_reg_0_i_89__0
       (.I0(MemBank_A_address01),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln14_reg_540_pp0_iter2_reg),
        .I4(ram_reg_2),
        .I5(input_data_data_V_0_ack_out),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    ram_reg_0_i_90
       (.I0(grp_up_sampling2d_fix16_fu_592_input_r_address0[0]),
        .I1(output_r_address0[0]),
        .I2(ram_reg_0[0]),
        .I3(MemBank_B_address01),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(add_ln21_reg_684_reg_9));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_610[0]_i_1 
       (.I0(out_d_reg_544[0]),
        .I1(icmp_ln15_reg_551),
        .I2(out_d_0_reg_126[0]),
        .O(select_ln14_fu_305_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair963" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_610[1]_i_1 
       (.I0(out_d_reg_544[1]),
        .I1(icmp_ln15_reg_551),
        .I2(out_d_0_reg_126[1]),
        .O(select_ln14_fu_305_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair962" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_610[2]_i_1 
       (.I0(out_d_reg_544[2]),
        .I1(icmp_ln15_reg_551),
        .I2(out_d_0_reg_126[2]),
        .O(select_ln14_fu_305_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair963" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_610[3]_i_1 
       (.I0(out_d_reg_544[3]),
        .I1(icmp_ln15_reg_551),
        .I2(out_d_0_reg_126[3]),
        .O(select_ln14_fu_305_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair962" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_610[4]_i_1 
       (.I0(out_d_reg_544[4]),
        .I1(icmp_ln15_reg_551),
        .I2(out_d_0_reg_126[4]),
        .O(select_ln14_fu_305_p3[4]));
  FDRE \select_ln14_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(select_ln14_fu_305_p3[0]),
        .Q(select_ln14_reg_610[0]),
        .R(1'b0));
  FDRE \select_ln14_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(select_ln14_fu_305_p3[1]),
        .Q(select_ln14_reg_610[1]),
        .R(1'b0));
  FDRE \select_ln14_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(select_ln14_fu_305_p3[2]),
        .Q(select_ln14_reg_610[2]),
        .R(1'b0));
  FDRE \select_ln14_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(select_ln14_fu_305_p3[3]),
        .Q(select_ln14_reg_610[3]),
        .R(1'b0));
  FDRE \select_ln14_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(select_ln14_fu_305_p3[4]),
        .Q(select_ln14_reg_610[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln15_1_reg_622[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I3(icmp_ln15_reg_551),
        .O(select_ln15_1_reg_622));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln15_1_reg_622[9]_i_2 
       (.I0(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(select_ln14_reg_6100));
  FDSE \select_ln15_1_reg_622_reg[0] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[0]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[0] ),
        .S(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[1] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[1]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[1] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[2] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[2]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[2] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[3] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[3]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[3] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[4] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[4]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[4] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[5] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[5]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[5] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[6] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[6]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[6] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[7] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[7]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[7] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[8] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[8]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[8] ),
        .R(select_ln15_1_reg_622));
  FDRE \select_ln15_1_reg_622_reg[9] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6100),
        .D(add_ln15_1_reg_564[9]),
        .Q(\select_ln15_1_reg_622_reg_n_5_[9] ),
        .R(select_ln15_1_reg_622));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_649[0]_i_1 
       (.I0(\out_h_reg_615_reg_n_5_[0] ),
        .I1(select_ln21_5_reg_602),
        .I2(\select_ln21_reg_574_reg_n_5_[0] ),
        .O(select_ln15_fu_375_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair968" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_649[1]_i_1 
       (.I0(zext_ln21_11_fu_365_p1[0]),
        .I1(select_ln21_5_reg_602),
        .I2(\select_ln21_reg_574_reg_n_5_[1] ),
        .O(select_ln15_fu_375_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair968" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_649[2]_i_1 
       (.I0(zext_ln21_11_fu_365_p1[1]),
        .I1(select_ln21_5_reg_602),
        .I2(\select_ln21_reg_574_reg_n_5_[2] ),
        .O(select_ln15_fu_375_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair967" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_649[3]_i_1 
       (.I0(zext_ln21_11_fu_365_p1[2]),
        .I1(select_ln21_5_reg_602),
        .I2(\select_ln21_reg_574_reg_n_5_[3] ),
        .O(select_ln15_fu_375_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair967" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_649[4]_i_1 
       (.I0(zext_ln21_11_fu_365_p1[3]),
        .I1(select_ln21_5_reg_602),
        .I2(\select_ln21_reg_574_reg_n_5_[4] ),
        .O(select_ln15_fu_375_p3[4]));
  FDRE \select_ln15_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_375_p3[0]),
        .Q(select_ln15_reg_649[0]),
        .R(1'b0));
  FDRE \select_ln15_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_375_p3[1]),
        .Q(select_ln15_reg_649[1]),
        .R(1'b0));
  FDRE \select_ln15_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_375_p3[2]),
        .Q(select_ln15_reg_649[2]),
        .R(1'b0));
  FDRE \select_ln15_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_375_p3[3]),
        .Q(select_ln15_reg_649[3]),
        .R(1'b0));
  FDRE \select_ln15_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_375_p3[4]),
        .Q(select_ln15_reg_649[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln21_5_reg_602[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .O(out_h_reg_6150));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln21_5_reg_602[0]_i_2 
       (.I0(icmp_ln17_1_reg_592),
        .I1(icmp_ln15_reg_551),
        .O(select_ln21_5_fu_300_p3));
  FDRE \select_ln21_5_reg_602_reg[0] 
       (.C(ap_clk),
        .CE(out_h_reg_6150),
        .D(select_ln21_5_fu_300_p3),
        .Q(select_ln21_5_reg_602),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0E00)) 
    \select_ln21_6_reg_638[4]_i_1 
       (.I0(icmp_ln15_reg_551),
        .I1(select_ln21_5_reg_602),
        .I2(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\select_ln21_6_reg_638[4]_i_1_n_5 ));
  FDRE \select_ln21_6_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(out_w_0_reg_161[0]),
        .Q(select_ln21_6_reg_638[0]),
        .R(\select_ln21_6_reg_638[4]_i_1_n_5 ));
  FDRE \select_ln21_6_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(out_w_0_reg_161[1]),
        .Q(select_ln21_6_reg_638[1]),
        .R(\select_ln21_6_reg_638[4]_i_1_n_5 ));
  FDRE \select_ln21_6_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(out_w_0_reg_161[2]),
        .Q(select_ln21_6_reg_638[2]),
        .R(\select_ln21_6_reg_638[4]_i_1_n_5 ));
  FDRE \select_ln21_6_reg_638_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(out_w_0_reg_161[3]),
        .Q(select_ln21_6_reg_638[3]),
        .R(\select_ln21_6_reg_638[4]_i_1_n_5 ));
  FDRE \select_ln21_6_reg_638_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(out_w_0_reg_161[4]),
        .Q(select_ln21_6_reg_638[4]),
        .R(\select_ln21_6_reg_638[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln21_reg_574[0]_i_1 
       (.I0(select_ln15_reg_649[0]),
        .I1(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_h_0_reg_149_reg_n_5_[0] ),
        .O(\select_ln21_reg_574[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln21_reg_574[1]_i_1 
       (.I0(select_ln15_reg_649[1]),
        .I1(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_149_reg_n_5_[1] ),
        .O(C[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln21_reg_574[2]_i_1 
       (.I0(select_ln15_reg_649[2]),
        .I1(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_149_reg_n_5_[2] ),
        .O(C[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln21_reg_574[3]_i_1 
       (.I0(select_ln15_reg_649[3]),
        .I1(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_149_reg_n_5_[3] ),
        .O(C[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln21_reg_574[4]_i_1 
       (.I0(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln15_reg_551),
        .O(select_ln21_reg_574));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln21_reg_574[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .O(p_3_in));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln21_reg_574[4]_i_3 
       (.I0(select_ln15_reg_649[4]),
        .I1(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_149_reg_n_5_[4] ),
        .O(C[3]));
  FDRE \select_ln21_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\select_ln21_reg_574[0]_i_1_n_5 ),
        .Q(\select_ln21_reg_574_reg_n_5_[0] ),
        .R(select_ln21_reg_574));
  FDRE \select_ln21_reg_574_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(C[0]),
        .Q(\select_ln21_reg_574_reg_n_5_[1] ),
        .R(select_ln21_reg_574));
  FDRE \select_ln21_reg_574_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(C[1]),
        .Q(\select_ln21_reg_574_reg_n_5_[2] ),
        .R(select_ln21_reg_574));
  FDRE \select_ln21_reg_574_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(C[2]),
        .Q(\select_ln21_reg_574_reg_n_5_[3] ),
        .R(select_ln21_reg_574));
  FDRE \select_ln21_reg_574_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(C[3]),
        .Q(\select_ln21_reg_574_reg_n_5_[4] ),
        .R(select_ln21_reg_574));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp2_mid1_reg_669[1]_i_1 
       (.I0(mul_ln21_1_reg_627[1]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_3_reg_586[1]),
        .I3(zext_ln21_11_fu_365_p1[0]),
        .O(tmp2_mid1_fu_418_p2[1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp2_mid1_reg_669[4]_i_2 
       (.I0(mul_ln21_1_reg_627[4]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_3_reg_586[4]),
        .I3(zext_ln21_11_fu_365_p1[3]),
        .O(\tmp2_mid1_reg_669[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp2_mid1_reg_669[4]_i_3 
       (.I0(mul_ln21_1_reg_627[3]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_3_reg_586[3]),
        .I3(zext_ln21_11_fu_365_p1[2]),
        .O(\tmp2_mid1_reg_669[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp2_mid1_reg_669[4]_i_4 
       (.I0(mul_ln21_1_reg_627[2]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_3_reg_586[2]),
        .I3(zext_ln21_11_fu_365_p1[1]),
        .O(\tmp2_mid1_reg_669[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp2_mid1_reg_669[4]_i_5 
       (.I0(mul_ln21_1_reg_627[1]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_3_reg_586[1]),
        .I3(zext_ln21_11_fu_365_p1[0]),
        .O(\tmp2_mid1_reg_669[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp2_mid1_reg_669[8]_i_1 
       (.I0(\icmp_ln14_reg_540_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(select_ln21_5_reg_602),
        .O(tmp2_mid1_reg_6690));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_mid1_reg_669[8]_i_3 
       (.I0(mul_ln21_3_reg_586[8]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_1_reg_627[8]),
        .O(select_ln21_2_fu_399_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_mid1_reg_669[8]_i_4 
       (.I0(mul_ln21_3_reg_586[7]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_1_reg_627[7]),
        .O(select_ln21_2_fu_399_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_mid1_reg_669[8]_i_5 
       (.I0(mul_ln21_3_reg_586[6]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_1_reg_627[6]),
        .O(select_ln21_2_fu_399_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_mid1_reg_669[8]_i_6 
       (.I0(mul_ln21_3_reg_586[5]),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(mul_ln21_1_reg_627[5]),
        .O(select_ln21_2_fu_399_p3[5]));
  FDRE \tmp2_mid1_reg_669_reg[0] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(\out_h_reg_615_reg_n_5_[0] ),
        .Q(tmp2_mid1_reg_669[0]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_669_reg[1] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[1]),
        .Q(tmp2_mid1_reg_669[1]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_669_reg[2] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[2]),
        .Q(tmp2_mid1_reg_669[2]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_669_reg[3] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[3]),
        .Q(tmp2_mid1_reg_669[3]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_669_reg[4] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[4]),
        .Q(tmp2_mid1_reg_669[4]),
        .R(1'b0));
  CARRY4 \tmp2_mid1_reg_669_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_mid1_reg_669_reg[4]_i_1_n_5 ,\tmp2_mid1_reg_669_reg[4]_i_1_n_6 ,\tmp2_mid1_reg_669_reg[4]_i_1_n_7 ,\tmp2_mid1_reg_669_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln21_11_fu_365_p1),
        .O({tmp2_mid1_fu_418_p2[4:2],\NLW_tmp2_mid1_reg_669_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp2_mid1_reg_669[4]_i_2_n_5 ,\tmp2_mid1_reg_669[4]_i_3_n_5 ,\tmp2_mid1_reg_669[4]_i_4_n_5 ,\tmp2_mid1_reg_669[4]_i_5_n_5 }));
  FDRE \tmp2_mid1_reg_669_reg[5] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[5]),
        .Q(tmp2_mid1_reg_669[5]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_669_reg[6] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[6]),
        .Q(tmp2_mid1_reg_669[6]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_669_reg[7] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[7]),
        .Q(tmp2_mid1_reg_669[7]),
        .R(1'b0));
  FDRE \tmp2_mid1_reg_669_reg[8] 
       (.C(ap_clk),
        .CE(tmp2_mid1_reg_6690),
        .D(tmp2_mid1_fu_418_p2[8]),
        .Q(tmp2_mid1_reg_669[8]),
        .R(1'b0));
  CARRY4 \tmp2_mid1_reg_669_reg[8]_i_2 
       (.CI(\tmp2_mid1_reg_669_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp2_mid1_reg_669_reg[8]_i_2_CO_UNCONNECTED [3],\tmp2_mid1_reg_669_reg[8]_i_2_n_6 ,\tmp2_mid1_reg_669_reg[8]_i_2_n_7 ,\tmp2_mid1_reg_669_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_mid1_fu_418_p2[8:5]),
        .S(select_ln21_2_fu_399_p3));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_659[1]_i_1 
       (.I0(mul_ln21_1_reg_627[1]),
        .I1(\out_h_0_reg_149_reg_n_5_[1] ),
        .O(tmp2_fu_394_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_659[4]_i_2 
       (.I0(mul_ln21_1_reg_627[4]),
        .I1(\out_h_0_reg_149_reg_n_5_[4] ),
        .O(\tmp2_reg_659[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_659[4]_i_3 
       (.I0(mul_ln21_1_reg_627[3]),
        .I1(\out_h_0_reg_149_reg_n_5_[3] ),
        .O(\tmp2_reg_659[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_659[4]_i_4 
       (.I0(mul_ln21_1_reg_627[2]),
        .I1(\out_h_0_reg_149_reg_n_5_[2] ),
        .O(\tmp2_reg_659[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_659[4]_i_5 
       (.I0(mul_ln21_1_reg_627[1]),
        .I1(\out_h_0_reg_149_reg_n_5_[1] ),
        .O(\tmp2_reg_659[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h10)) 
    \tmp2_reg_659[8]_i_1 
       (.I0(select_ln21_5_reg_602),
        .I1(icmp_ln15_reg_551_pp0_iter1_reg),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(tmp2_reg_6590));
  FDRE \tmp2_reg_659_reg[0] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(\out_h_0_reg_149_reg_n_5_[0] ),
        .Q(tmp2_reg_659[0]),
        .R(1'b0));
  FDRE \tmp2_reg_659_reg[1] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[1]),
        .Q(tmp2_reg_659[1]),
        .R(1'b0));
  FDRE \tmp2_reg_659_reg[2] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[2]),
        .Q(tmp2_reg_659[2]),
        .R(1'b0));
  FDRE \tmp2_reg_659_reg[3] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[3]),
        .Q(tmp2_reg_659[3]),
        .R(1'b0));
  FDRE \tmp2_reg_659_reg[4] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[4]),
        .Q(tmp2_reg_659[4]),
        .R(1'b0));
  CARRY4 \tmp2_reg_659_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_659_reg[4]_i_1_n_5 ,\tmp2_reg_659_reg[4]_i_1_n_6 ,\tmp2_reg_659_reg[4]_i_1_n_7 ,\tmp2_reg_659_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln21_1_reg_627[4:1]),
        .O({tmp2_fu_394_p2[4:2],\NLW_tmp2_reg_659_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp2_reg_659[4]_i_2_n_5 ,\tmp2_reg_659[4]_i_3_n_5 ,\tmp2_reg_659[4]_i_4_n_5 ,\tmp2_reg_659[4]_i_5_n_5 }));
  FDRE \tmp2_reg_659_reg[5] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[5]),
        .Q(tmp2_reg_659[5]),
        .R(1'b0));
  FDRE \tmp2_reg_659_reg[6] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[6]),
        .Q(tmp2_reg_659[6]),
        .R(1'b0));
  FDRE \tmp2_reg_659_reg[7] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[7]),
        .Q(tmp2_reg_659[7]),
        .R(1'b0));
  FDRE \tmp2_reg_659_reg[8] 
       (.C(ap_clk),
        .CE(tmp2_reg_6590),
        .D(tmp2_fu_394_p2[8]),
        .Q(tmp2_reg_659[8]),
        .R(1'b0));
  CARRY4 \tmp2_reg_659_reg[8]_i_2 
       (.CI(\tmp2_reg_659_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp2_reg_659_reg[8]_i_2_CO_UNCONNECTED [3],\tmp2_reg_659_reg[8]_i_2_n_6 ,\tmp2_reg_659_reg[8]_i_2_n_7 ,\tmp2_reg_659_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_fu_394_p2[8:5]),
        .S(mul_ln21_1_reg_627[8:5]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp_mid1_reg_644[3]_i_2 
       (.I0(mul_ln21_reg_534[3]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_2_reg_580[3]),
        .I3(zext_ln21_11_fu_365_p1[3]),
        .O(\tmp_mid1_reg_644[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp_mid1_reg_644[3]_i_3 
       (.I0(mul_ln21_reg_534[2]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_2_reg_580[2]),
        .I3(zext_ln21_11_fu_365_p1[2]),
        .O(\tmp_mid1_reg_644[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp_mid1_reg_644[3]_i_4 
       (.I0(mul_ln21_reg_534[1]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_2_reg_580[1]),
        .I3(zext_ln21_11_fu_365_p1[1]),
        .O(\tmp_mid1_reg_644[3]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \tmp_mid1_reg_644[3]_i_5 
       (.I0(mul_ln21_reg_534[0]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_2_reg_580[0]),
        .I3(zext_ln21_11_fu_365_p1[0]),
        .O(\tmp_mid1_reg_644[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_mid1_reg_644[7]_i_1 
       (.I0(select_ln21_5_reg_602),
        .I1(\icmp_ln14_reg_540_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(tmp_mid1_reg_6440));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_mid1_reg_644[7]_i_3 
       (.I0(mul_ln21_2_reg_580[7]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_reg_534[7]),
        .O(select_ln21_1_fu_339_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_mid1_reg_644[7]_i_4 
       (.I0(mul_ln21_2_reg_580[6]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_reg_534[6]),
        .O(select_ln21_1_fu_339_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_mid1_reg_644[7]_i_5 
       (.I0(mul_ln21_2_reg_580[5]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_reg_534[5]),
        .O(select_ln21_1_fu_339_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_mid1_reg_644[7]_i_6 
       (.I0(mul_ln21_2_reg_580[4]),
        .I1(icmp_ln15_reg_551),
        .I2(mul_ln21_reg_534[4]),
        .O(select_ln21_1_fu_339_p3[4]));
  FDRE \tmp_mid1_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[0]),
        .Q(tmp_mid1_reg_644[0]),
        .R(1'b0));
  FDRE \tmp_mid1_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[1]),
        .Q(tmp_mid1_reg_644[1]),
        .R(1'b0));
  FDRE \tmp_mid1_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[2]),
        .Q(tmp_mid1_reg_644[2]),
        .R(1'b0));
  FDRE \tmp_mid1_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[3]),
        .Q(tmp_mid1_reg_644[3]),
        .R(1'b0));
  CARRY4 \tmp_mid1_reg_644_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_mid1_reg_644_reg[3]_i_1_n_5 ,\tmp_mid1_reg_644_reg[3]_i_1_n_6 ,\tmp_mid1_reg_644_reg[3]_i_1_n_7 ,\tmp_mid1_reg_644_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln21_11_fu_365_p1),
        .O(tmp_mid1_fu_369_p2[3:0]),
        .S({\tmp_mid1_reg_644[3]_i_2_n_5 ,\tmp_mid1_reg_644[3]_i_3_n_5 ,\tmp_mid1_reg_644[3]_i_4_n_5 ,\tmp_mid1_reg_644[3]_i_5_n_5 }));
  FDRE \tmp_mid1_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[4]),
        .Q(tmp_mid1_reg_644[4]),
        .R(1'b0));
  FDRE \tmp_mid1_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[5]),
        .Q(tmp_mid1_reg_644[5]),
        .R(1'b0));
  FDRE \tmp_mid1_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[6]),
        .Q(tmp_mid1_reg_644[6]),
        .R(1'b0));
  FDRE \tmp_mid1_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(tmp_mid1_reg_6440),
        .D(tmp_mid1_fu_369_p2[7]),
        .Q(tmp_mid1_reg_644[7]),
        .R(1'b0));
  CARRY4 \tmp_mid1_reg_644_reg[7]_i_2 
       (.CI(\tmp_mid1_reg_644_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp_mid1_reg_644_reg[7]_i_2_CO_UNCONNECTED [3],\tmp_mid1_reg_644_reg[7]_i_2_n_6 ,\tmp_mid1_reg_644_reg[7]_i_2_n_7 ,\tmp_mid1_reg_644_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_mid1_fu_369_p2[7:4]),
        .S(select_ln21_1_fu_339_p3));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_633[3]_i_2 
       (.I0(mul_ln21_reg_534[3]),
        .I1(lshr_ln_reg_569[3]),
        .O(\tmp_reg_633[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_633[3]_i_3 
       (.I0(mul_ln21_reg_534[2]),
        .I1(lshr_ln_reg_569[2]),
        .O(\tmp_reg_633[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_633[3]_i_4 
       (.I0(mul_ln21_reg_534[1]),
        .I1(lshr_ln_reg_569[1]),
        .O(\tmp_reg_633[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_633[3]_i_5 
       (.I0(mul_ln21_reg_534[0]),
        .I1(lshr_ln_reg_569[0]),
        .O(\tmp_reg_633[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_reg_633[7]_i_1 
       (.I0(icmp_ln15_reg_551),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(select_ln21_5_reg_602),
        .O(tmp_reg_6330));
  FDRE \tmp_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[0]),
        .Q(tmp_reg_633[0]),
        .R(1'b0));
  FDRE \tmp_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[1]),
        .Q(tmp_reg_633[1]),
        .R(1'b0));
  FDRE \tmp_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[2]),
        .Q(tmp_reg_633[2]),
        .R(1'b0));
  FDRE \tmp_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[3]),
        .Q(tmp_reg_633[3]),
        .R(1'b0));
  CARRY4 \tmp_reg_633_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_633_reg[3]_i_1_n_5 ,\tmp_reg_633_reg[3]_i_1_n_6 ,\tmp_reg_633_reg[3]_i_1_n_7 ,\tmp_reg_633_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln21_reg_534[3:0]),
        .O(tmp_fu_334_p2[3:0]),
        .S({\tmp_reg_633[3]_i_2_n_5 ,\tmp_reg_633[3]_i_3_n_5 ,\tmp_reg_633[3]_i_4_n_5 ,\tmp_reg_633[3]_i_5_n_5 }));
  FDRE \tmp_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[4]),
        .Q(tmp_reg_633[4]),
        .R(1'b0));
  FDRE \tmp_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[5]),
        .Q(tmp_reg_633[5]),
        .R(1'b0));
  FDRE \tmp_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[6]),
        .Q(tmp_reg_633[6]),
        .R(1'b0));
  FDRE \tmp_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_6330),
        .D(tmp_fu_334_p2[7]),
        .Q(tmp_reg_633[7]),
        .R(1'b0));
  CARRY4 \tmp_reg_633_reg[7]_i_2 
       (.CI(\tmp_reg_633_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp_reg_633_reg[7]_i_2_CO_UNCONNECTED [3],\tmp_reg_633_reg[7]_i_2_n_6 ,\tmp_reg_633_reg[7]_i_2_n_7 ,\tmp_reg_633_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_334_p2[7:4]),
        .S(mul_ln21_reg_534[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair966" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \zext_ln21_reg_502[0]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln21_reg_502_reg[0]),
        .O(\zext_ln21_reg_502[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair966" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln21_reg_502[3]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln21_reg_502_reg[3]),
        .O(\zext_ln21_reg_502[3]_i_1_n_5 ));
  FDRE \zext_ln21_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln21_reg_502[0]_i_1_n_5 ),
        .Q(zext_ln21_reg_502_reg[0]),
        .R(1'b0));
  FDRE \zext_ln21_reg_502_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln21_reg_502[3]_i_1_n_5 ),
        .Q(zext_ln21_reg_502_reg[3]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
