<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xczu3_0" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_valid_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_line_val"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_rstb"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_enb"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_spi_clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_spi_cs"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_miso_0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/rst_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_line_out[7]"/>
        <net name="design_1_i/lepton_if_0_line_out[6]"/>
        <net name="design_1_i/lepton_if_0_line_out[5]"/>
        <net name="design_1_i/lepton_if_0_line_out[4]"/>
        <net name="design_1_i/lepton_if_0_line_out[3]"/>
        <net name="design_1_i/lepton_if_0_line_out[2]"/>
        <net name="design_1_i/lepton_if_0_line_out[1]"/>
        <net name="design_1_i/lepton_if_0_line_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_seg_out[3]"/>
        <net name="design_1_i/lepton_if_0_seg_out[2]"/>
        <net name="design_1_i/lepton_if_0_seg_out[1]"/>
        <net name="design_1_i/lepton_if_0_seg_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_shift_reg_out[15]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[14]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[13]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[12]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[11]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[10]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[9]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[8]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[7]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[6]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[5]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[4]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[3]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[2]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[1]"/>
        <net name="design_1_i/lepton_if_0_shift_reg_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_web[3]"/>
        <net name="design_1_i/lepton_if_0_web[2]"/>
        <net name="design_1_i/lepton_if_0_web[1]"/>
        <net name="design_1_i/lepton_if_0_web[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_addrb[31]"/>
        <net name="design_1_i/lepton_if_0_addrb[30]"/>
        <net name="design_1_i/lepton_if_0_addrb[29]"/>
        <net name="design_1_i/lepton_if_0_addrb[28]"/>
        <net name="design_1_i/lepton_if_0_addrb[27]"/>
        <net name="design_1_i/lepton_if_0_addrb[26]"/>
        <net name="design_1_i/lepton_if_0_addrb[25]"/>
        <net name="design_1_i/lepton_if_0_addrb[24]"/>
        <net name="design_1_i/lepton_if_0_addrb[23]"/>
        <net name="design_1_i/lepton_if_0_addrb[22]"/>
        <net name="design_1_i/lepton_if_0_addrb[21]"/>
        <net name="design_1_i/lepton_if_0_addrb[20]"/>
        <net name="design_1_i/lepton_if_0_addrb[19]"/>
        <net name="design_1_i/lepton_if_0_addrb[18]"/>
        <net name="design_1_i/lepton_if_0_addrb[17]"/>
        <net name="design_1_i/lepton_if_0_addrb[16]"/>
        <net name="design_1_i/lepton_if_0_addrb[15]"/>
        <net name="design_1_i/lepton_if_0_addrb[14]"/>
        <net name="design_1_i/lepton_if_0_addrb[13]"/>
        <net name="design_1_i/lepton_if_0_addrb[12]"/>
        <net name="design_1_i/lepton_if_0_addrb[11]"/>
        <net name="design_1_i/lepton_if_0_addrb[10]"/>
        <net name="design_1_i/lepton_if_0_addrb[9]"/>
        <net name="design_1_i/lepton_if_0_addrb[8]"/>
        <net name="design_1_i/lepton_if_0_addrb[7]"/>
        <net name="design_1_i/lepton_if_0_addrb[6]"/>
        <net name="design_1_i/lepton_if_0_addrb[5]"/>
        <net name="design_1_i/lepton_if_0_addrb[4]"/>
        <net name="design_1_i/lepton_if_0_addrb[3]"/>
        <net name="design_1_i/lepton_if_0_addrb[2]"/>
        <net name="design_1_i/lepton_if_0_addrb[1]"/>
        <net name="design_1_i/lepton_if_0_addrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lepton_if_0_shift_count_out[31]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[30]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[29]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[28]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[27]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[26]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[25]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[24]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[23]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[22]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[21]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[20]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[19]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[18]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[17]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[16]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[15]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[14]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[13]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[12]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[11]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[10]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[9]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[8]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[7]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[6]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[5]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[4]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[3]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[2]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[1]"/>
        <net name="design_1_i/lepton_if_0_shift_count_out[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
