#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5622607d0da0 .scope module, "cpu" "cpu" 2 13;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x56226081ded0 .functor BUFZ 8, L_0x5622607dab10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56226080bce0_0 .net "ALOP1", 7 0, v0x562260808500_0;  1 drivers
v0x56226080bdf0_0 .net "ALOP2", 7 0, L_0x56226081ded0;  1 drivers
v0x56226080beb0_0 .net "ALUOUT", 7 0, v0x5622608096d0_0;  1 drivers
o0x7fa36830b6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56226080bfd0_0 .net "CLK", 0 0, o0x7fa36830b6a8;  0 drivers
v0x56226080c070_0 .net "DESTINATION", 7 0, L_0x56226081d960;  1 drivers
o0x7fa36830bb58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56226080c160_0 .net "INSTRUCTION", 31 0, o0x7fa36830bb58;  0 drivers
v0x56226080c240_0 .net "OP", 7 0, L_0x56226081dd90;  1 drivers
v0x56226080c300_0 .var "PC", 31 0;
v0x56226080c3d0_0 .net "PCNEXT", 31 0, v0x562260809150_0;  1 drivers
v0x56226080c4a0_0 .net "REGOUT1", 7 0, L_0x5622607dab10;  1 drivers
v0x56226080c570_0 .net "REGOUT2", 7 0, L_0x5622607da8d0;  1 drivers
o0x7fa36830b798 .functor BUFZ 1, C4<z>; HiZ drive
v0x56226080c610_0 .net "RESET", 0 0, o0x7fa36830b798;  0 drivers
v0x56226080c6e0_0 .net "SOURCE1", 7 0, L_0x56226081db70;  1 drivers
v0x56226080c7a0_0 .net "SOURCE2", 7 0, L_0x56226081dcf0;  1 drivers
v0x56226080c890_0 .net "TWOSCOMPOUT", 7 0, v0x56226080bbe0_0;  1 drivers
v0x56226080c930_0 .net "TWOSMUXOUT", 7 0, v0x562260808af0_0;  1 drivers
v0x56226080ca40_0 .net *"_s11", 8 0, L_0x56226081da80;  1 drivers
v0x56226080cb20_0 .net "aluOP", 2 0, v0x56226080a140_0;  1 drivers
v0x56226080cc30_0 .net "immeMUXSEL", 0 0, v0x56226080a200_0;  1 drivers
v0x56226080cd20_0 .net "regWRITEEN", 0 0, v0x56226080a300_0;  1 drivers
v0x56226080ce10_0 .net "twoscompMUXSEL", 0 0, v0x56226080a3a0_0;  1 drivers
E_0x5622607d39a0 .event edge, v0x56226080afa0_0;
L_0x56226080d680 .part L_0x56226081d960, 0, 3;
L_0x56226080d720 .part L_0x56226081db70, 0, 3;
L_0x56226080d810 .part L_0x56226081dcf0, 0, 3;
L_0x56226081d960 .part o0x7fa36830bb58, 16, 8;
L_0x56226081da80 .part o0x7fa36830bb58, 8, 9;
L_0x56226081db70 .part L_0x56226081da80, 0, 8;
L_0x56226081dcf0 .part o0x7fa36830bb58, 0, 8;
L_0x56226081dd90 .part o0x7fa36830bb58, 24, 8;
S_0x56226079e070 .scope module, "muximme" "mux2to1" 2 35, 3 6 0, S_0x5622607d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x5622607d2d60_0 .net "INPUT1", 7 0, v0x562260808af0_0;  alias, 1 drivers
v0x562260808420_0 .net "INPUT2", 7 0, L_0x56226081dcf0;  alias, 1 drivers
v0x562260808500_0 .var "RESULT", 7 0;
v0x5622608085c0_0 .net "SELECT", 0 0, v0x56226080a200_0;  alias, 1 drivers
E_0x5622607d3790 .event edge, v0x5622608085c0_0, v0x5622607d2d60_0, v0x562260808420_0;
S_0x562260808700 .scope module, "muxtwos" "mux2to1" 2 34, 3 6 0, S_0x5622607d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x562260808910_0 .net "INPUT1", 7 0, L_0x5622607da8d0;  alias, 1 drivers
v0x562260808a10_0 .net "INPUT2", 7 0, v0x56226080bbe0_0;  alias, 1 drivers
v0x562260808af0_0 .var "RESULT", 7 0;
v0x562260808bc0_0 .net "SELECT", 0 0, v0x56226080a3a0_0;  alias, 1 drivers
E_0x5622607e3370 .event edge, v0x562260808bc0_0, v0x562260808910_0, v0x562260808a10_0;
S_0x562260808d10 .scope module, "myadder" "adder" 2 37, 4 6 0, S_0x5622607d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1"
    .port_info 1 /INPUT 32 "INPUT2"
    .port_info 2 /OUTPUT 32 "RESULT"
v0x562260808f70_0 .net "INPUT1", 31 0, v0x56226080c300_0;  1 drivers
L_0x7fa3682c20a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562260809070_0 .net "INPUT2", 31 0, L_0x7fa3682c20a8;  1 drivers
v0x562260809150_0 .var "RESULT", 31 0;
E_0x5622607e34b0 .event edge, v0x562260808f70_0, v0x562260809070_0;
S_0x5622608092c0 .scope module, "myalu" "alu" 2 36, 5 6 0, S_0x5622607d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x5622608094e0_0 .net "DATA1", 7 0, L_0x56226081ded0;  alias, 1 drivers
v0x5622608095e0_0 .net "DATA2", 7 0, v0x562260808500_0;  alias, 1 drivers
v0x5622608096d0_0 .var "RESULT", 7 0;
v0x5622608097a0_0 .net "SELECT", 2 0, v0x56226080a140_0;  alias, 1 drivers
E_0x5622607e3720 .event edge, v0x5622608097a0_0, v0x562260808500_0, v0x5622608094e0_0;
S_0x562260809930 .scope module, "mycu" "control_unit" 2 31, 6 6 0, S_0x5622607d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OP"
    .port_info 1 /OUTPUT 1 "twoscompMUXSEL"
    .port_info 2 /OUTPUT 1 "immeMUXSEL"
    .port_info 3 /OUTPUT 1 "regWRITEEN"
    .port_info 4 /OUTPUT 3 "aluOP"
P_0x562260809b50 .param/l "ADD" 0 6 8, C4<00000000>;
P_0x562260809b90 .param/l "AND" 0 6 10, C4<00000010>;
P_0x562260809bd0 .param/l "LOADI" 0 6 13, C4<00000101>;
P_0x562260809c10 .param/l "MOV" 0 6 12, C4<00000100>;
P_0x562260809c50 .param/l "OR" 0 6 11, C4<00000011>;
P_0x562260809c90 .param/l "SUB" 0 6 9, C4<00000001>;
v0x56226080a040_0 .net "OP", 7 0, L_0x56226081dd90;  alias, 1 drivers
v0x56226080a140_0 .var "aluOP", 2 0;
v0x56226080a200_0 .var "immeMUXSEL", 0 0;
v0x56226080a300_0 .var "regWRITEEN", 0 0;
v0x56226080a3a0_0 .var "twoscompMUXSEL", 0 0;
E_0x5622607d2a90 .event edge, v0x56226080a040_0;
S_0x56226080a500 .scope module, "myreg" "reg_file" 2 32, 7 6 0, S_0x5622607d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x5622607dab10/d .functor BUFZ 8, L_0x56226080cf80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5622607dab10 .delay 8 (2,2,2) L_0x5622607dab10/d;
L_0x5622607da8d0/d .functor BUFZ 8, L_0x56226080d3d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5622607da8d0 .delay 8 (2,2,2) L_0x5622607da8d0/d;
v0x56226080a8e0_0 .net "CLK", 0 0, o0x7fa36830b6a8;  alias, 0 drivers
v0x56226080a9c0_0 .net "IN", 7 0, v0x5622608096d0_0;  alias, 1 drivers
v0x56226080aa80_0 .net "INADDRESS", 2 0, L_0x56226080d680;  1 drivers
v0x56226080ab50_0 .net "OUT1", 7 0, L_0x5622607dab10;  alias, 1 drivers
v0x56226080ac30_0 .net "OUT1ADDRESS", 2 0, L_0x56226080d720;  1 drivers
v0x56226080ad60_0 .net "OUT2", 7 0, L_0x5622607da8d0;  alias, 1 drivers
v0x56226080ae20_0 .net "OUT2ADDRESS", 2 0, L_0x56226080d810;  1 drivers
v0x56226080aee0 .array "REGISTERS", 0 7, 7 0;
v0x56226080afa0_0 .net "RESET", 0 0, o0x7fa36830b798;  alias, 0 drivers
v0x56226080b060_0 .net "WRITE", 0 0, v0x56226080a300_0;  alias, 1 drivers
v0x56226080b130_0 .net *"_s0", 7 0, L_0x56226080cf80;  1 drivers
v0x56226080b1f0_0 .net *"_s10", 4 0, L_0x56226080d470;  1 drivers
L_0x7fa3682c2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56226080b2d0_0 .net *"_s13", 1 0, L_0x7fa3682c2060;  1 drivers
v0x56226080b3b0_0 .net *"_s2", 4 0, L_0x56226080d040;  1 drivers
L_0x7fa3682c2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56226080b490_0 .net *"_s5", 1 0, L_0x7fa3682c2018;  1 drivers
v0x56226080b570_0 .net *"_s8", 7 0, L_0x56226080d3d0;  1 drivers
v0x56226080b650_0 .var/i "i", 31 0;
E_0x56226080a800 .event edge, v0x56226080afa0_0, v0x56226080b650_0;
E_0x56226080a880 .event posedge, v0x56226080a8e0_0;
L_0x56226080cf80 .array/port v0x56226080aee0, L_0x56226080d040;
L_0x56226080d040 .concat [ 3 2 0 0], L_0x56226080d720, L_0x7fa3682c2018;
L_0x56226080d3d0 .array/port v0x56226080aee0, L_0x56226080d470;
L_0x56226080d470 .concat [ 3 2 0 0], L_0x56226080d810, L_0x7fa3682c2060;
S_0x56226080b850 .scope module, "twos" "twosComp" 2 33, 8 1 0, S_0x5622607d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x56226080bab0_0 .net "INPUT", 7 0, L_0x5622607da8d0;  alias, 1 drivers
v0x56226080bbe0_0 .var "RESULT", 7 0;
E_0x56226080ba30 .event edge, v0x562260808910_0;
    .scope S_0x562260809930;
T_0 ;
    %wait E_0x5622607d2a90;
    %load/vec4 v0x56226080a040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a300_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56226080a140_0, 0, 3;
    %jmp T_0.6;
T_0.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a300_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56226080a140_0, 0, 3;
    %jmp T_0.6;
T_0.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a300_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56226080a140_0, 0, 3;
    %jmp T_0.6;
T_0.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a300_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56226080a140_0, 0, 3;
    %jmp T_0.6;
T_0.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a300_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56226080a140_0, 0, 3;
    %jmp T_0.6;
T_0.5 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56226080a3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56226080a300_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56226080a140_0, 0, 3;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56226080a500;
T_1 ;
    %wait E_0x56226080a880;
    %load/vec4 v0x56226080b060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 2, 0;
    %load/vec4 v0x56226080a9c0_0;
    %load/vec4 v0x56226080aa80_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x56226080aee0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56226080a500;
T_2 ;
    %wait E_0x56226080a800;
    %load/vec4 v0x56226080afa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56226080b650_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x56226080b650_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x56226080b650_0;
    %store/vec4a v0x56226080aee0, 4, 0;
    %load/vec4 v0x56226080b650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56226080b650_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56226080b850;
T_3 ;
    %wait E_0x56226080ba30;
    %load/vec4 v0x56226080bab0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x56226080bbe0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562260808700;
T_4 ;
    %wait E_0x5622607e3370;
    %load/vec4 v0x562260808bc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x562260808910_0;
    %store/vec4 v0x562260808af0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562260808a10_0;
    %store/vec4 v0x562260808af0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56226079e070;
T_5 ;
    %wait E_0x5622607d3790;
    %load/vec4 v0x5622608085c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5622607d2d60_0;
    %store/vec4 v0x562260808500_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562260808420_0;
    %store/vec4 v0x562260808500_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5622608092c0;
T_6 ;
    %wait E_0x5622607e3720;
    %load/vec4 v0x5622608097a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5622608096d0_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v0x5622608095e0_0;
    %store/vec4 v0x5622608096d0_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %delay 2, 0;
    %load/vec4 v0x5622608094e0_0;
    %load/vec4 v0x5622608095e0_0;
    %add;
    %store/vec4 v0x5622608096d0_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %delay 1, 0;
    %load/vec4 v0x5622608094e0_0;
    %load/vec4 v0x5622608095e0_0;
    %and;
    %store/vec4 v0x5622608096d0_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %delay 1, 0;
    %load/vec4 v0x5622608094e0_0;
    %load/vec4 v0x5622608095e0_0;
    %or;
    %store/vec4 v0x5622608096d0_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562260808d10;
T_7 ;
    %wait E_0x5622607e34b0;
    %delay 2, 0;
    %load/vec4 v0x562260808f70_0;
    %load/vec4 v0x562260809070_0;
    %add;
    %store/vec4 v0x562260809150_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5622607d0da0;
T_8 ;
    %wait E_0x56226080a880;
    %load/vec4 v0x56226080c610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x56226080c300_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v0x56226080c3d0_0;
    %store/vec4 v0x56226080c300_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5622607d0da0;
T_9 ;
    %wait E_0x5622607d39a0;
    %load/vec4 v0x56226080c610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x56226080c300_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./mux2to1.v";
    "./adder.v";
    "./alu.v";
    "./control_unit.v";
    "./reg_file.v";
    "./twosComp.v";
