
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _088_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002611    0.017744    0.008618    2.008618 v rst (in)
                                                         rst (net)
                      0.017744    0.000000    2.008618 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.006575    0.088842    0.169845    2.178464 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.088842    0.000144    2.178607 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.095299    0.188775    0.369854    2.548461 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.189770    0.011139    2.559600 v fanout19/A (sky130_fd_sc_hd__buf_2)
     6    0.034322    0.166202    0.402326    2.961926 v fanout19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.166202    0.000091    2.962016 v _064_/A (sky130_fd_sc_hd__inv_2)
     1    0.004270    0.062218    0.111688    3.073704 ^ _064_/Y (sky130_fd_sc_hd__inv_2)
                                                         _017_ (net)
                      0.062218    0.000045    3.073749 ^ _088_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.073749   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.065149    0.466825    0.332615   10.332615 ^ clk (in)
                                                         clk (net)
                      0.467586    0.000000   10.332615 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.064605    0.130522    0.445273   10.777888 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.131582    0.009137   10.787024 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.067195    0.130341    0.307482   11.094507 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130692    0.004411   11.098918 ^ _088_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.848918   clock uncertainty
                                  0.000000   10.848918   clock reconvergence pessimism
                                  0.485661   11.334579   library recovery time
                                             11.334579   data required time
---------------------------------------------------------------------------------------------
                                             11.334579   data required time
                                             -3.073749   data arrival time
---------------------------------------------------------------------------------------------
                                              8.260831   slack (MET)


Startpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.065149    0.466825    0.332615    0.332615 ^ clk (in)
                                                         clk (net)
                      0.467586    0.000000    0.332615 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.064605    0.130522    0.445273    0.777888 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.130524    0.000431    0.778319 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.090933    0.164009    0.330378    1.108697 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.164086    0.002921    1.111618 ^ _101_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.004002    0.086688    0.789141    1.900759 v _101_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net12 (net)
                      0.086688    0.000073    1.900832 v output12/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.165993    0.352778    2.253611 v output12/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[4] (net)
                      0.165993    0.000357    2.253968 v sine_out[4] (out)
                                              2.253968   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.253968   data arrival time
---------------------------------------------------------------------------------------------
                                              5.496032   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     15     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
