Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 15:03:50 2025
| Host         : DESKTOP-JJ1DEVM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pcileech_squirrel_top_control_sets_placed.rpt
| Design       : pcileech_squirrel_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   313 |
|    Minimum number of control sets                        |   313 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   575 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   313 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |   238 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1503 |          564 |
| No           | No                    | Yes                    |             202 |           72 |
| No           | Yes                   | No                     |            1678 |          883 |
| Yes          | No                    | No                     |            1491 |          583 |
| Yes          | No                    | Yes                    |             553 |          133 |
| Yes          | Yes                   | No                     |            1862 |          777 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                       Clock Signal                                                       |                                                                                                             Enable Signal                                                                                                             |                                                                                                      Set/Reset Signal                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                             |                1 |              2 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_com/rst0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                        |                1 |              2 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                        |                1 |              2 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/sys_or_hot_rst                                                                                                                                                                   |                1 |              2 |         2.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       | i_pcileech_com/rst0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                          |                1 |              2 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       | i_pcileech_fifo/p_0_in                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                2 |              3 |         1.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                1 |              3 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                  |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                               |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]        |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                     |                1 |              3 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                           |                1 |              3 |         3.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                          |                1 |              3 |         3.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                       |                1 |              3 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_fifo/p_0_in                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                          |                1 |              3 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                1 |              3 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                     |                1 |              3 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/en                                                                                                                                                                                                     | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tkeepdw[3]_i_1_n_0                                                                                                        | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                2 |              4 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0                                                                                                               | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[16]_i_1_n_0                                                                                                   |                2 |              4 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/state[3]_i_1_n_0                                                                                                          | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                3 |              4 |         1.33 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_pcileech_ft601/state[3]_i_1__0_n_0                                                                                                                                                                                   | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |                3 |              4 |         1.33 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       | i_pcileech_com/i_pcileech_ft601/data_cooldown_count[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/en                                                                                                                                                                                                     | i_pcileech_fifo/i_pcileech_mux/idle_count[3]_i_1_n_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index[4]_i_1_n_0                                                                                                            | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                                      | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                     | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                                                                                                    |                2 |              6 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_valid_reg_2                                                                                                                                 | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_ctx_reg[87]_1                                                                                                                   |                3 |              6 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_1                                                                                                                     |                2 |              7 |         3.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0                                                                                                                  | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                                                                                            |                2 |              7 |         3.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[8]_i_1_n_0                                                                                                     |                2 |              7 |         3.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_valid_reg_3                                                                                                                                 |                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0                                                                                                  |                2 |              8 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_cfgspace_pcie_tx/i_fifo_129_129_clk1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                2 |              8 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                    | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |              8 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_tlps128_src64/bar_hit[6]_i_1_n_0                                                                                                                                                                        | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                             |                2 |              9 |         4.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                  |                2 |              9 |         4.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                        |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |         4.50 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                   |                2 |              9 |         4.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/wr_bar[0]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                             |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                            | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |                2 |             10 |         5.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/addr                                                                                                                      |                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                    | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                            | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |                3 |             12 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                   | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                  |                2 |             12 |         6.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                           | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |                4 |             12 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                7 |             14 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                3 |             14 |         4.67 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_39[0]                                                                                                                                                      | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                                                             |                4 |             16 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_last4_out                                                                                                     |                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[31]_i_1_n_0                                                                                                                                                                        | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_1_n_0                                                                                                                                                            |               14 |             16 |         1.14 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxusrclk_rst_reg2_reg_0[0]                                                                                               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0                                                                                              |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                             | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                               |                3 |             18 |         6.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                         | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                3 |             18 |         6.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                          | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                                                                                            |                8 |             19 |         2.38 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                            |                4 |             21 |         5.25 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_valid_reg_3                                                                                                                                 | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_valid_reg_6                                                                                                                     |                5 |             22 |         4.40 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                  |                5 |             22 |         4.40 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcileech_tlps128_src64/first_reg_0                                                                                                                                                                   |                5 |             23 |         4.60 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en               | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |                7 |             24 |         3.43 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_valid_reg_2                                                                                                                                 |                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  i_pcileech_pcie_a7/pcie_clk_c                                                                                           |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                5 |             27 |         5.40 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2[68]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                           |               10 |             29 |         2.90 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                                                                                                             | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                       |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/_cmd_tx_din[29]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                           |               10 |             30 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_valid_reg_0                                                                                                                                 |                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_2_n_0                                                                                                                                                                         | i_pcileech_com/i_pcileech_ft601/data_cooldown_count1                                                                                                                                                                      |               10 |             32 |         3.20 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[1][31]_i_1_n_0                                                                                                                                                                         | i_pcileech_com/i_pcileech_ft601/data_cooldown_count1                                                                                                                                                                      |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[95]_i_1__1_n_0                                                                                                                                            |                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_bar0/rd_rsp_valid_reg_1                                                                                                                                 |                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0                                                                                                                                            |                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[127]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_count_cfgspace_status_cl[0]_i_2_n_0                                                                                                                                                     | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_count_cfgspace_status_cl[0]_i_1_n_0                                                                                                                                         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[63]_i_1__1_n_0                                                                                                                                            |                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_tlps128_src64/p_0_in[127]                                                                                                                                                                               |                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_tlps128_src64/p_0_in[63]                                                                                                                                                                                |                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_tlps128_src64/p_0_in[95]                                                                                                                                                                                |                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[3][31]_i_1_n_0                                                                                                                                                                         | i_pcileech_com/i_pcileech_ft601/data_cooldown_count1                                                                                                                                                                      |                9 |             32 |         3.56 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[2][31]_i_1_n_0                                                                                                                                                                         | i_pcileech_com/i_pcileech_ft601/data_cooldown_count1                                                                                                                                                                      |               10 |             32 |         3.20 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_tlps128_src64/p_0_in[31]                                                                                                                                                                                |                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                               |                8 |             33 |         4.12 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                           |               24 |             36 |         1.50 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_2_n_0                                                                                                                                                                               | i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_1_n_0                                                                                                                                                                   |               24 |             36 |         1.50 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[5][31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                           |               18 |             36 |         2.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/wr_be[3]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                           |               14 |             36 |         2.57 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[4][31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                           |               22 |             36 |         1.64 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[10][31]_i_2_n_0                                                                                                                                                                               | i_pcileech_fifo/i_pcileech_mux/data_reg[10][31]_i_1_n_0                                                                                                                                                                   |               29 |             36 |         1.24 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[11][31]_i_2_n_0                                                                                                                                                                               | i_pcileech_fifo/i_pcileech_mux/data_reg[11][31]_i_1_n_0                                                                                                                                                                   |               23 |             36 |         1.57 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg                                                                                                                                                                                               |                                                                                                                                                                                                                           |               16 |             36 |         2.25 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                           |               29 |             36 |         1.24 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[12][31]_i_2_n_0                                                                                                                                                                               | i_pcileech_fifo/i_pcileech_mux/data_reg[12][31]_i_1_n_0                                                                                                                                                                   |               25 |             36 |         1.44 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[2][31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                           |               22 |             36 |         1.64 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_2_n_0                                                                                                                                                                                | i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_1_n_0                                                                                                                                                                    |               27 |             36 |         1.33 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[8][31]_i_2_n_0                                                                                                                                                                                | i_pcileech_fifo/i_pcileech_mux/data_reg[8][31]_i_1_n_0                                                                                                                                                                    |               29 |             36 |         1.24 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                           |               29 |             36 |         1.24 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                            |                9 |             36 |         4.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_2_n_0                                                                                                                                                                                | i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_1_n_0                                                                                                                                                                    |               32 |             36 |         1.12 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                           | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |                8 |             42 |         5.25 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                            | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |                8 |             42 |         5.25 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_7                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]_0                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_10                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_21                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_27                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_0                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_17                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_16                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_1                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_10                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_3                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_11                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_13                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_5                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_15                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_16                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_14                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_7                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_17                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_4                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_5                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_19                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]_0                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_9                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_2                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_6                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_18                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_0                                                                                                                    |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_3                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_12                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_5                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_7                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_17                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_7                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_23                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_8                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_13                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_11                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_21                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_9                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_4                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_8                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_14                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_22                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_10                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_15                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_0                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_20                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_3                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_1                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_6                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_11                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_3                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_16                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_18                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_9                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_19                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_2                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_20                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_10                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_17                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_2                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_4                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_5                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_8                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_12                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_14                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_15                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_10                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_17                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_21                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_22                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_1                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_7                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_0                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_11                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_13                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_15                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_1                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_12                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_13                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_0                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_14                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_16                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]_6                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_23                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_19                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_2                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_15                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_20                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_29                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]_16                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_4                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_6                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_3                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_14                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_30                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_11                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_26                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]_4                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_4                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_5                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_32                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_19                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_9                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_24                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_18                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_12                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]_21                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_8                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_0                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_31                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_28                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_2                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_20                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_8                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]_3                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_9                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_18                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_13                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_25                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_22                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]_1                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]_2                                                                                            |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_12                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_33                                                                                          |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_1                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_6                                                                                           |                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_4[0]                                                                                                                                                       |                                                                                                                                                                                                                           |               18 |             46 |         2.56 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_pkt2[57]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                           |               15 |             46 |         3.07 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_wr_en                                                                                                             | i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                 |                9 |             48 |         5.33 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                           |                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |               11 |             51 |         4.64 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/reset_n_reg2_reg                                                                                                         |               13 |             51 |         3.92 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]             |               14 |             57 |         4.07 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                           |                8 |             58 |         7.25 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                            | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |               13 |             60 |         4.62 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_pcileech_ft601/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                           |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | tickcount64[0]_i_1_n_0                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                             | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                               |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | user_sw2_n_IBUF                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                           |               28 |             64 |         2.29 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                           |                9 |             66 |         7.33 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd3_process_data[85]_i_1_n_0                                                                                              |                                                                                                                                                                                                                           |               34 |             69 |         2.03 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0                                                                              |                                                                                                                                                                                                                           |               18 |             70 |         3.89 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1                                                                              |                                                                                                                                                                                                                           |               18 |             70 |         3.89 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                           |                9 |             72 |         8.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                   | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                     |               24 |             72 |         3.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/rd2_in_valid                                                                                                              |                                                                                                                                                                                                                           |               28 |             74 |         2.64 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/SR[0]                                                                                                                                                                   |               24 |             79 |         3.29 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |               23 |             83 |         3.61 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |               24 |             84 |         3.50 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                   |                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_0                     |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_3                     |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_1                     |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_0  |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_0  |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_0  |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_1  |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_2                     |                                                                                                                                                                                                                           |               24 |             96 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata                                                                                                                     |                                                                                                                                                                                                                           |               27 |             99 |         3.67 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_74_74_clk1_bar_rd1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                    | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |               53 |            111 |         2.09 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                                                                                            |               26 |            112 |         4.31 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                                                                                                    |               24 |            114 |         4.75 |
|  ft601_clk_IBUF_BUFG                                                                                                     |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |               37 |            118 |         3.19 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_cfgspace_pcie_tx/i_fifo_129_129_clk1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                             | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |               24 |            137 |         5.71 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |               48 |            158 |         3.29 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                   | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |               37 |            160 |         4.32 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                   | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |               82 |            171 |         2.09 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_cfgspace_pcie_tx/i_fifo_129_129_clk1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                           |               22 |            176 |         8.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_1 |                                                                                                                                                                                                                           |               45 |            180 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0 |                                                                                                                                                                                                                           |               45 |            180 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0                                                                                                                                                             |               77 |            180 |         2.34 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0    |                                                                                                                                                                                                                           |               45 |            180 |         4.00 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   | i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/i_fifo_141_141_clk1_bar_wr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_1    |                                                                                                                                                                                                                           |               45 |            180 |         4.00 |
|  clk_IBUF_BUFG                                                                                                           | i_pcileech_fifo/i_pcileech_mux/dout_buf_data                                                                                                                                                                                          |                                                                                                                                                                                                                           |               77 |            252 |         3.27 |
|  ft601_clk_IBUF_BUFG                                                                                                     | i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                   | i_pcileech_com/i_pcileech_ft601/user_sw2_n                                                                                                                                                                                |              182 |            341 |         1.87 |
|  clk_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |              283 |            619 |         2.19 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                           |              228 |            722 |         3.17 |
|  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                   |                                                                                                                                                                                                                                       | i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_1                                                                                                                                                             |              627 |            788 |         1.26 |
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


