--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml led_Test.twx led_Test.ncd -o led_Test.twr led_Test.pcf -ucf
minispartan3.ucf

Design file:              led_Test.ncd
Physical constraint file: led_Test.pcf
Device,package,speed:     xc3s200a,vq100,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 473 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.416ns.
--------------------------------------------------------------------------------

Paths for end point count_29 (SLICE_X1Y32.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 15)
  Clock Path Skew:      -0.111ns (0.564 - 0.675)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.XQ       Tcko                  0.495   count<0>
                                                       count_0
    SLICE_X1Y18.F1       net (fanout=1)        0.390   count<0>
    SLICE_X1Y18.COUT     Topcyf                1.026   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X1Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X1Y19.COUT     Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.COUT     Tbyp                  0.130   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_cy<27>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Mcount_count_cy<27>
    SLICE_X1Y32.CLK      Tcinck                0.704   count<28>
                                                       Mcount_count_cy<28>
                                                       Mcount_count_xor<29>
                                                       count_29
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (3.915ns logic, 0.390ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 15)
  Clock Path Skew:      -0.111ns (0.564 - 0.675)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.YQ       Tcko                  0.524   count<0>
                                                       count_1
    SLICE_X1Y18.G4       net (fanout=1)        0.289   count<1>
    SLICE_X1Y18.COUT     Topcyg                1.009   count<0>
                                                       count<1>_rt
                                                       Mcount_count_cy<1>
    SLICE_X1Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X1Y19.COUT     Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.COUT     Tbyp                  0.130   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_cy<27>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Mcount_count_cy<27>
    SLICE_X1Y32.CLK      Tcinck                0.704   count<28>
                                                       Mcount_count_cy<28>
                                                       Mcount_count_xor<29>
                                                       count_29
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (3.927ns logic, 0.289ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 14)
  Clock Path Skew:      -0.111ns (0.564 - 0.675)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y19.XQ       Tcko                  0.495   count<2>
                                                       count_2
    SLICE_X1Y19.F2       net (fanout=1)        0.384   count<2>
    SLICE_X1Y19.COUT     Topcyf                1.026   count<2>
                                                       count<2>_rt
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.COUT     Tbyp                  0.130   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_cy<27>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Mcount_count_cy<27>
    SLICE_X1Y32.CLK      Tcinck                0.704   count<28>
                                                       Mcount_count_cy<28>
                                                       Mcount_count_xor<29>
                                                       count_29
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (3.785ns logic, 0.384ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point count_28 (SLICE_X1Y32.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 15)
  Clock Path Skew:      -0.111ns (0.564 - 0.675)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.XQ       Tcko                  0.495   count<0>
                                                       count_0
    SLICE_X1Y18.F1       net (fanout=1)        0.390   count<0>
    SLICE_X1Y18.COUT     Topcyf                1.026   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X1Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X1Y19.COUT     Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.COUT     Tbyp                  0.130   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_cy<27>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Mcount_count_cy<27>
    SLICE_X1Y32.CLK      Tcinck                0.529   count<28>
                                                       Mcount_count_xor<28>
                                                       count_28
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (3.740ns logic, 0.390ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 15)
  Clock Path Skew:      -0.111ns (0.564 - 0.675)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.YQ       Tcko                  0.524   count<0>
                                                       count_1
    SLICE_X1Y18.G4       net (fanout=1)        0.289   count<1>
    SLICE_X1Y18.COUT     Topcyg                1.009   count<0>
                                                       count<1>_rt
                                                       Mcount_count_cy<1>
    SLICE_X1Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X1Y19.COUT     Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.COUT     Tbyp                  0.130   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_cy<27>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Mcount_count_cy<27>
    SLICE_X1Y32.CLK      Tcinck                0.529   count<28>
                                                       Mcount_count_xor<28>
                                                       count_28
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (3.752ns logic, 0.289ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 14)
  Clock Path Skew:      -0.111ns (0.564 - 0.675)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y19.XQ       Tcko                  0.495   count<2>
                                                       count_2
    SLICE_X1Y19.F2       net (fanout=1)        0.384   count<2>
    SLICE_X1Y19.COUT     Topcyf                1.026   count<2>
                                                       count<2>_rt
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.COUT     Tbyp                  0.130   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_cy<27>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Mcount_count_cy<27>
    SLICE_X1Y32.CLK      Tcinck                0.529   count<28>
                                                       Mcount_count_xor<28>
                                                       count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (3.610ns logic, 0.384ns route)
                                                       (90.4% logic, 9.6% route)

--------------------------------------------------------------------------------

Paths for end point count_27 (SLICE_X1Y31.CIN), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 14)
  Clock Path Skew:      0.083ns (0.109 - 0.026)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.XQ       Tcko                  0.495   count<0>
                                                       count_0
    SLICE_X1Y18.F1       net (fanout=1)        0.390   count<0>
    SLICE_X1Y18.COUT     Topcyf                1.026   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X1Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X1Y19.COUT     Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.CLK      Tcinck                0.704   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_xor<27>
                                                       count_27
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (3.785ns logic, 0.390ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 14)
  Clock Path Skew:      0.083ns (0.109 - 0.026)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.YQ       Tcko                  0.524   count<0>
                                                       count_1
    SLICE_X1Y18.G4       net (fanout=1)        0.289   count<1>
    SLICE_X1Y18.COUT     Topcyg                1.009   count<0>
                                                       count<1>_rt
                                                       Mcount_count_cy<1>
    SLICE_X1Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X1Y19.COUT     Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.CLK      Tcinck                0.704   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_xor<27>
                                                       count_27
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (3.797ns logic, 0.289ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 13)
  Clock Path Skew:      0.083ns (0.109 - 0.026)
  Source Clock:         clk50_BUFGP rising at 0.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y19.XQ       Tcko                  0.495   count<2>
                                                       count_2
    SLICE_X1Y19.F2       net (fanout=1)        0.384   count<2>
    SLICE_X1Y19.COUT     Topcyf                1.026   count<2>
                                                       count<2>_rt
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X1Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X1Y20.COUT     Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X1Y21.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X1Y21.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X1Y22.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X1Y22.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X1Y23.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X1Y23.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X1Y24.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X1Y24.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X1Y25.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X1Y25.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X1Y26.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X1Y26.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X1Y27.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X1Y28.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X1Y29.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X1Y29.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X1Y30.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X1Y30.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X1Y31.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X1Y31.CLK      Tcinck                0.704   count<26>
                                                       Mcount_count_cy<26>
                                                       Mcount_count_xor<27>
                                                       count_27
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (3.655ns logic, 0.384ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X0Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_25 (FF)
  Destination:          leds_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.127 - 0.109)
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_25 to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.YQ       Tcko                  0.419   count<24>
                                                       count_25
    SLICE_X0Y30.BX       net (fanout=2)        0.319   count<25>
    SLICE_X0Y30.CLK      Tckdi       (-Th)    -0.102   leds_3
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.521ns logic, 0.319ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point leds_0 (SLICE_X0Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_22 (FF)
  Destination:          leds_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.119 - 0.102)
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_22 to leds_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y29.XQ       Tcko                  0.396   count<22>
                                                       count_22
    SLICE_X0Y28.BY       net (fanout=2)        0.344   count<22>
    SLICE_X0Y28.CLK      Tckdi       (-Th)    -0.137   leds_1
                                                       leds_0
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.533ns logic, 0.344ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point leds_5 (SLICE_X0Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_27 (FF)
  Destination:          leds_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.127 - 0.109)
  Source Clock:         clk50_BUFGP rising at 20.000ns
  Destination Clock:    clk50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_27 to leds_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.YQ       Tcko                  0.419   count<26>
                                                       count_27
    SLICE_X0Y31.BX       net (fanout=2)        0.508   count<27>
    SLICE_X0Y31.CLK      Tckdi       (-Th)    -0.102   leds_5
                                                       leds_5
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.521ns logic, 0.508ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: leds_1/CLK
  Logical resource: leds_1/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------
Slack: 18.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: leds_1/CLK
  Logical resource: leds_1/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------
Slack: 18.672ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: leds_1/CLK
  Logical resource: leds_1/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk50_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    4.416|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 473 paths, 0 nets, and 72 connections

Design statistics:
   Minimum period:   4.416ns{1}   (Maximum frequency: 226.449MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 14 20:12:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 372 MB



