<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Matrix Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_matrix-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Matrix Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___m_a_t_r_i_x.xhtml">AHB Bus Matrix</a> &#124; <a class="el" href="group___s_a_m_s70___m_a_t_r_i_x.xhtml">AHB Bus Matrix</a> &#124; <a class="el" href="group___s_a_m_v71___m_a_t_r_i_x.xhtml">AHB Bus Matrix</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> hardware registers.  
 <a href="struct_matrix.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__matrix_8h_source.xhtml">component_matrix.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Matrix:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="struct_matrix__coll__graph.svg" width="122" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.xhtml">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af8532b5f181bc9aa18de8b619dc60e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#af8532b5f181bc9aa18de8b619dc60e25">MATRIX_MCFG0</a></td></tr>
<tr class="memdesc:af8532b5f181bc9aa18de8b619dc60e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0000) Master Configuration Register 0  <a href="#af8532b5f181bc9aa18de8b619dc60e25">More...</a><br /></td></tr>
<tr class="separator:af8532b5f181bc9aa18de8b619dc60e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4822172c78857575e6d93188fe88f03b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a4822172c78857575e6d93188fe88f03b">MATRIX_MCFG1</a></td></tr>
<tr class="memdesc:a4822172c78857575e6d93188fe88f03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0004) Master Configuration Register 1  <a href="#a4822172c78857575e6d93188fe88f03b">More...</a><br /></td></tr>
<tr class="separator:a4822172c78857575e6d93188fe88f03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdb250ad6d6587d807bb6ca265c8625"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a7fdb250ad6d6587d807bb6ca265c8625">MATRIX_MCFG2</a></td></tr>
<tr class="memdesc:a7fdb250ad6d6587d807bb6ca265c8625"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0008) Master Configuration Register 2  <a href="#a7fdb250ad6d6587d807bb6ca265c8625">More...</a><br /></td></tr>
<tr class="separator:a7fdb250ad6d6587d807bb6ca265c8625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c98002b68ad95570a0c02b83b2abdef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a7c98002b68ad95570a0c02b83b2abdef">MATRIX_MCFG3</a></td></tr>
<tr class="memdesc:a7c98002b68ad95570a0c02b83b2abdef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x000C) Master Configuration Register 3  <a href="#a7c98002b68ad95570a0c02b83b2abdef">More...</a><br /></td></tr>
<tr class="separator:a7c98002b68ad95570a0c02b83b2abdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6cd21542143e01cc99cc3a8eb38100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#aff6cd21542143e01cc99cc3a8eb38100">MATRIX_MCFG4</a></td></tr>
<tr class="memdesc:aff6cd21542143e01cc99cc3a8eb38100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0010) Master Configuration Register 4  <a href="#aff6cd21542143e01cc99cc3a8eb38100">More...</a><br /></td></tr>
<tr class="separator:aff6cd21542143e01cc99cc3a8eb38100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27547437b40707bebba2b174a68d817d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a27547437b40707bebba2b174a68d817d">MATRIX_MCFG5</a></td></tr>
<tr class="memdesc:a27547437b40707bebba2b174a68d817d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0014) Master Configuration Register 5  <a href="#a27547437b40707bebba2b174a68d817d">More...</a><br /></td></tr>
<tr class="separator:a27547437b40707bebba2b174a68d817d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1667547dc5d3dfe33c4d5259aff57d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#afd1667547dc5d3dfe33c4d5259aff57d">MATRIX_MCFG6</a></td></tr>
<tr class="memdesc:afd1667547dc5d3dfe33c4d5259aff57d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0018) Master Configuration Register 6  <a href="#afd1667547dc5d3dfe33c4d5259aff57d">More...</a><br /></td></tr>
<tr class="separator:afd1667547dc5d3dfe33c4d5259aff57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42befdb66ebde4f45a2035ce8e024bff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a42befdb66ebde4f45a2035ce8e024bff">Reserved1</a> [1]</td></tr>
<tr class="separator:a42befdb66ebde4f45a2035ce8e024bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ef69c6b6ce763f8f2b63fb5725afad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a85ef69c6b6ce763f8f2b63fb5725afad">MATRIX_MCFG8</a></td></tr>
<tr class="memdesc:a85ef69c6b6ce763f8f2b63fb5725afad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0020) Master Configuration Register 8  <a href="#a85ef69c6b6ce763f8f2b63fb5725afad">More...</a><br /></td></tr>
<tr class="separator:a85ef69c6b6ce763f8f2b63fb5725afad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fcfebb9ef725739907f60429bdc32b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a3fcfebb9ef725739907f60429bdc32b6">MATRIX_MCFG9</a></td></tr>
<tr class="memdesc:a3fcfebb9ef725739907f60429bdc32b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0024) Master Configuration Register 9  <a href="#a3fcfebb9ef725739907f60429bdc32b6">More...</a><br /></td></tr>
<tr class="separator:a3fcfebb9ef725739907f60429bdc32b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e38400975c15e8aed72066318e9f5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#af4e38400975c15e8aed72066318e9f5d">MATRIX_MCFG10</a></td></tr>
<tr class="memdesc:af4e38400975c15e8aed72066318e9f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0028) Master Configuration Register 10  <a href="#af4e38400975c15e8aed72066318e9f5d">More...</a><br /></td></tr>
<tr class="separator:af4e38400975c15e8aed72066318e9f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa59463e5a830c6ea5a9d1fe75a06f86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#afa59463e5a830c6ea5a9d1fe75a06f86">MATRIX_MCFG11</a></td></tr>
<tr class="memdesc:afa59463e5a830c6ea5a9d1fe75a06f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x002C) Master Configuration Register 11  <a href="#afa59463e5a830c6ea5a9d1fe75a06f86">More...</a><br /></td></tr>
<tr class="separator:afa59463e5a830c6ea5a9d1fe75a06f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5787286d142e6471e7e5b3f1152092ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a5787286d142e6471e7e5b3f1152092ba">Reserved2</a> [4]</td></tr>
<tr class="separator:a5787286d142e6471e7e5b3f1152092ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c37fcbc4953e76ffa8f98efd2f1404e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a0c37fcbc4953e76ffa8f98efd2f1404e">MATRIX_SCFG</a> [9]</td></tr>
<tr class="memdesc:a0c37fcbc4953e76ffa8f98efd2f1404e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0040) Slave Configuration Register  <a href="#a0c37fcbc4953e76ffa8f98efd2f1404e">More...</a><br /></td></tr>
<tr class="separator:a0c37fcbc4953e76ffa8f98efd2f1404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2fb4f5ea7c6441265732023bd36cc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a7d2fb4f5ea7c6441265732023bd36cc6">Reserved3</a> [7]</td></tr>
<tr class="separator:a7d2fb4f5ea7c6441265732023bd36cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cd8992f6c52ec91a856f9b444f6d57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_matrix_pr.xhtml">MatrixPr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a46cd8992f6c52ec91a856f9b444f6d57">MATRIX_PR</a> [<a class="el" href="group___s_a_m_v71___m_a_t_r_i_x.xhtml#gafdd5910e0fa935742d5f7a0ab3dd8004">MATRIXPR_NUMBER</a>]</td></tr>
<tr class="memdesc:a46cd8992f6c52ec91a856f9b444f6d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0080) 0 .  <a href="#a46cd8992f6c52ec91a856f9b444f6d57">More...</a><br /></td></tr>
<tr class="separator:a46cd8992f6c52ec91a856f9b444f6d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53d8af7901f65357377402882e38941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#af53d8af7901f65357377402882e38941">Reserved4</a> [14]</td></tr>
<tr class="separator:af53d8af7901f65357377402882e38941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef35cfda298294505846f25e000aa2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a9ef35cfda298294505846f25e000aa2d">MATRIX_MRCR</a></td></tr>
<tr class="memdesc:a9ef35cfda298294505846f25e000aa2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0100) Master Remap Control Register  <a href="#a9ef35cfda298294505846f25e000aa2d">More...</a><br /></td></tr>
<tr class="separator:a9ef35cfda298294505846f25e000aa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4337a1319ec579bd9d37ca58d7c709"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a4a4337a1319ec579bd9d37ca58d7c709">Reserved5</a> [3]</td></tr>
<tr class="separator:a4a4337a1319ec579bd9d37ca58d7c709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03471c08cd14ee4dc3d6afdaa19b3d84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a03471c08cd14ee4dc3d6afdaa19b3d84">CCFG_CAN0</a></td></tr>
<tr class="memdesc:a03471c08cd14ee4dc3d6afdaa19b3d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0110) CAN0 Configuration Register  <a href="#a03471c08cd14ee4dc3d6afdaa19b3d84">More...</a><br /></td></tr>
<tr class="separator:a03471c08cd14ee4dc3d6afdaa19b3d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8e2989ab1cad756bed54dd6b6345a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a3a8e2989ab1cad756bed54dd6b6345a8">CCFG_SYSIO</a></td></tr>
<tr class="memdesc:a3a8e2989ab1cad756bed54dd6b6345a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0114) System I/O and CAN1 Configuration Register  <a href="#a3a8e2989ab1cad756bed54dd6b6345a8">More...</a><br /></td></tr>
<tr class="separator:a3a8e2989ab1cad756bed54dd6b6345a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2763045a3c2d890ed5ead5f31cd221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a9d2763045a3c2d890ed5ead5f31cd221">Reserved6</a> [3]</td></tr>
<tr class="separator:a9d2763045a3c2d890ed5ead5f31cd221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08b5a6974bb9122974a2942ac2f30db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#af08b5a6974bb9122974a2942ac2f30db">CCFG_SMCNFCS</a></td></tr>
<tr class="memdesc:af08b5a6974bb9122974a2942ac2f30db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0124) SMC NAND Flash Chip Select Configuration Register  <a href="#af08b5a6974bb9122974a2942ac2f30db">More...</a><br /></td></tr>
<tr class="separator:af08b5a6974bb9122974a2942ac2f30db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb608f3ffb4e822512469421179bfc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a6fb608f3ffb4e822512469421179bfc3">Reserved7</a> [47]</td></tr>
<tr class="separator:a6fb608f3ffb4e822512469421179bfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba87d5f5aa067b4aa4523b7acd2d0b8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#aba87d5f5aa067b4aa4523b7acd2d0b8c">MATRIX_WPMR</a></td></tr>
<tr class="memdesc:aba87d5f5aa067b4aa4523b7acd2d0b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x01E4) Write Protection Mode Register  <a href="#aba87d5f5aa067b4aa4523b7acd2d0b8c">More...</a><br /></td></tr>
<tr class="separator:aba87d5f5aa067b4aa4523b7acd2d0b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55edad0db2cea7f6fc91059ae7a4794"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ae55edad0db2cea7f6fc91059ae7a4794">MATRIX_WPSR</a></td></tr>
<tr class="memdesc:ae55edad0db2cea7f6fc91059ae7a4794"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x01E8) Write Protection Status Register  <a href="#ae55edad0db2cea7f6fc91059ae7a4794">More...</a><br /></td></tr>
<tr class="separator:ae55edad0db2cea7f6fc91059ae7a4794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441a2fe146f7c3449f23efc813d5ff4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a441a2fe146f7c3449f23efc813d5ff4f">MATRIX_PRAS0</a></td></tr>
<tr class="memdesc:a441a2fe146f7c3449f23efc813d5ff4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0080) Priority Register A for Slave 0  <a href="#a441a2fe146f7c3449f23efc813d5ff4f">More...</a><br /></td></tr>
<tr class="separator:a441a2fe146f7c3449f23efc813d5ff4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49da2beb53ca274f19e4bc6a93c074df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a49da2beb53ca274f19e4bc6a93c074df">MATRIX_PRBS0</a></td></tr>
<tr class="memdesc:a49da2beb53ca274f19e4bc6a93c074df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0084) Priority Register B for Slave 0  <a href="#a49da2beb53ca274f19e4bc6a93c074df">More...</a><br /></td></tr>
<tr class="separator:a49da2beb53ca274f19e4bc6a93c074df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb512b83bdf424f87762f7277125a33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a7eb512b83bdf424f87762f7277125a33">MATRIX_PRAS1</a></td></tr>
<tr class="memdesc:a7eb512b83bdf424f87762f7277125a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0088) Priority Register A for Slave 1  <a href="#a7eb512b83bdf424f87762f7277125a33">More...</a><br /></td></tr>
<tr class="separator:a7eb512b83bdf424f87762f7277125a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f6743b04386ff3326a32a28c29c5e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ab4f6743b04386ff3326a32a28c29c5e6">MATRIX_PRBS1</a></td></tr>
<tr class="memdesc:ab4f6743b04386ff3326a32a28c29c5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x008C) Priority Register B for Slave 1  <a href="#ab4f6743b04386ff3326a32a28c29c5e6">More...</a><br /></td></tr>
<tr class="separator:ab4f6743b04386ff3326a32a28c29c5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bfa6702d79698a8f5a8bb2979c942d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a04bfa6702d79698a8f5a8bb2979c942d">MATRIX_PRAS2</a></td></tr>
<tr class="memdesc:a04bfa6702d79698a8f5a8bb2979c942d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0090) Priority Register A for Slave 2  <a href="#a04bfa6702d79698a8f5a8bb2979c942d">More...</a><br /></td></tr>
<tr class="separator:a04bfa6702d79698a8f5a8bb2979c942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc31e54a3c4f4a9830e1045432de162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a6bc31e54a3c4f4a9830e1045432de162">MATRIX_PRBS2</a></td></tr>
<tr class="memdesc:a6bc31e54a3c4f4a9830e1045432de162"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0094) Priority Register B for Slave 2  <a href="#a6bc31e54a3c4f4a9830e1045432de162">More...</a><br /></td></tr>
<tr class="separator:a6bc31e54a3c4f4a9830e1045432de162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f346c476ac33816154e907610beba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#af8f346c476ac33816154e907610beba1">MATRIX_PRAS3</a></td></tr>
<tr class="memdesc:af8f346c476ac33816154e907610beba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0098) Priority Register A for Slave 3  <a href="#af8f346c476ac33816154e907610beba1">More...</a><br /></td></tr>
<tr class="separator:af8f346c476ac33816154e907610beba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e5aaa815e3d45931b7fefd8df56c08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a47e5aaa815e3d45931b7fefd8df56c08">MATRIX_PRBS3</a></td></tr>
<tr class="memdesc:a47e5aaa815e3d45931b7fefd8df56c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x009C) Priority Register B for Slave 3  <a href="#a47e5aaa815e3d45931b7fefd8df56c08">More...</a><br /></td></tr>
<tr class="separator:a47e5aaa815e3d45931b7fefd8df56c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1064b9b162bd528dd61da262b7534bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ac1064b9b162bd528dd61da262b7534bb">MATRIX_PRAS4</a></td></tr>
<tr class="memdesc:ac1064b9b162bd528dd61da262b7534bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00A0) Priority Register A for Slave 4  <a href="#ac1064b9b162bd528dd61da262b7534bb">More...</a><br /></td></tr>
<tr class="separator:ac1064b9b162bd528dd61da262b7534bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d49f793acf391c3994bfd01a6d13b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a8d49f793acf391c3994bfd01a6d13b96">MATRIX_PRBS4</a></td></tr>
<tr class="memdesc:a8d49f793acf391c3994bfd01a6d13b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00A4) Priority Register B for Slave 4  <a href="#a8d49f793acf391c3994bfd01a6d13b96">More...</a><br /></td></tr>
<tr class="separator:a8d49f793acf391c3994bfd01a6d13b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae621b78f06fd106c3460f791d13be34d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ae621b78f06fd106c3460f791d13be34d">MATRIX_PRAS5</a></td></tr>
<tr class="memdesc:ae621b78f06fd106c3460f791d13be34d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00A8) Priority Register A for Slave 5  <a href="#ae621b78f06fd106c3460f791d13be34d">More...</a><br /></td></tr>
<tr class="separator:ae621b78f06fd106c3460f791d13be34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2401f674682ad2ad6ac204456bf87158"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a2401f674682ad2ad6ac204456bf87158">MATRIX_PRBS5</a></td></tr>
<tr class="memdesc:a2401f674682ad2ad6ac204456bf87158"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00AC) Priority Register B for Slave 5  <a href="#a2401f674682ad2ad6ac204456bf87158">More...</a><br /></td></tr>
<tr class="separator:a2401f674682ad2ad6ac204456bf87158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc91bc26ed8652baadbb17486141648"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a5fc91bc26ed8652baadbb17486141648">MATRIX_PRAS6</a></td></tr>
<tr class="memdesc:a5fc91bc26ed8652baadbb17486141648"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00B0) Priority Register A for Slave 6  <a href="#a5fc91bc26ed8652baadbb17486141648">More...</a><br /></td></tr>
<tr class="separator:a5fc91bc26ed8652baadbb17486141648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d443f7a006a5551fb3d06a22834c365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a4d443f7a006a5551fb3d06a22834c365">MATRIX_PRBS6</a></td></tr>
<tr class="memdesc:a4d443f7a006a5551fb3d06a22834c365"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00B4) Priority Register B for Slave 6  <a href="#a4d443f7a006a5551fb3d06a22834c365">More...</a><br /></td></tr>
<tr class="separator:a4d443f7a006a5551fb3d06a22834c365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ac126c7347648ddb64701311e36b0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a11ac126c7347648ddb64701311e36b0d">MATRIX_PRAS7</a></td></tr>
<tr class="memdesc:a11ac126c7347648ddb64701311e36b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00B8) Priority Register A for Slave 7  <a href="#a11ac126c7347648ddb64701311e36b0d">More...</a><br /></td></tr>
<tr class="separator:a11ac126c7347648ddb64701311e36b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d64f4f184b0cabe4cf3bf19e1242ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ae4d64f4f184b0cabe4cf3bf19e1242ff">MATRIX_PRBS7</a></td></tr>
<tr class="memdesc:ae4d64f4f184b0cabe4cf3bf19e1242ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00BC) Priority Register B for Slave 7  <a href="#ae4d64f4f184b0cabe4cf3bf19e1242ff">More...</a><br /></td></tr>
<tr class="separator:ae4d64f4f184b0cabe4cf3bf19e1242ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0881372a0e3280b6ea0ea3b0e1fb9b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#aa0881372a0e3280b6ea0ea3b0e1fb9b1">MATRIX_PRAS8</a></td></tr>
<tr class="memdesc:aa0881372a0e3280b6ea0ea3b0e1fb9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00C0) Priority Register A for Slave 8  <a href="#aa0881372a0e3280b6ea0ea3b0e1fb9b1">More...</a><br /></td></tr>
<tr class="separator:aa0881372a0e3280b6ea0ea3b0e1fb9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7071746715f4c80739bd4edd57af3113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a7071746715f4c80739bd4edd57af3113">MATRIX_PRBS8</a></td></tr>
<tr class="memdesc:a7071746715f4c80739bd4edd57af3113"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00C4) Priority Register B for Slave 8  <a href="#a7071746715f4c80739bd4edd57af3113">More...</a><br /></td></tr>
<tr class="separator:a7071746715f4c80739bd4edd57af3113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560c3335c30fcc7395a6a7af8588d628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a560c3335c30fcc7395a6a7af8588d628">MATRIX_MCFG</a> [12]</td></tr>
<tr class="memdesc:a560c3335c30fcc7395a6a7af8588d628"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0000) Master Configuration Register  <a href="#a560c3335c30fcc7395a6a7af8588d628">More...</a><br /></td></tr>
<tr class="separator:a560c3335c30fcc7395a6a7af8588d628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe4e389bcdc0f07a6435f85d6e17972"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a2fe4e389bcdc0f07a6435f85d6e17972">MATRIX_VERSION</a></td></tr>
<tr class="memdesc:a2fe4e389bcdc0f07a6435f85d6e17972"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x01FC) Version Register  <a href="#a2fe4e389bcdc0f07a6435f85d6e17972">More...</a><br /></td></tr>
<tr class="separator:a2fe4e389bcdc0f07a6435f85d6e17972"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a03471c08cd14ee4dc3d6afdaa19b3d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03471c08cd14ee4dc3d6afdaa19b3d84">&sect;&nbsp;</a></span>CCFG_CAN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_CAN0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0110) CAN0 Configuration Register </p>

</div>
</div>
<a id="af08b5a6974bb9122974a2942ac2f30db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af08b5a6974bb9122974a2942ac2f30db">&sect;&nbsp;</a></span>CCFG_SMCNFCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_SMCNFCS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0124) SMC NAND Flash Chip Select Configuration Register </p>

</div>
</div>
<a id="a3a8e2989ab1cad756bed54dd6b6345a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8e2989ab1cad756bed54dd6b6345a8">&sect;&nbsp;</a></span>CCFG_SYSIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_SYSIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0114) System I/O and CAN1 Configuration Register </p>
<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0114) System I/O Configuration Register </p>

</div>
</div>
<a id="a560c3335c30fcc7395a6a7af8588d628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560c3335c30fcc7395a6a7af8588d628">&sect;&nbsp;</a></span>MATRIX_MCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0000) Master Configuration Register </p>

</div>
</div>
<a id="af8532b5f181bc9aa18de8b619dc60e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8532b5f181bc9aa18de8b619dc60e25">&sect;&nbsp;</a></span>MATRIX_MCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0000) Master Configuration Register 0 </p>

</div>
</div>
<a id="a4822172c78857575e6d93188fe88f03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4822172c78857575e6d93188fe88f03b">&sect;&nbsp;</a></span>MATRIX_MCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0004) Master Configuration Register 1 </p>

</div>
</div>
<a id="af4e38400975c15e8aed72066318e9f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e38400975c15e8aed72066318e9f5d">&sect;&nbsp;</a></span>MATRIX_MCFG10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0028) Master Configuration Register 10 </p>

</div>
</div>
<a id="afa59463e5a830c6ea5a9d1fe75a06f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa59463e5a830c6ea5a9d1fe75a06f86">&sect;&nbsp;</a></span>MATRIX_MCFG11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x002C) Master Configuration Register 11 </p>

</div>
</div>
<a id="a7fdb250ad6d6587d807bb6ca265c8625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fdb250ad6d6587d807bb6ca265c8625">&sect;&nbsp;</a></span>MATRIX_MCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0008) Master Configuration Register 2 </p>

</div>
</div>
<a id="a7c98002b68ad95570a0c02b83b2abdef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c98002b68ad95570a0c02b83b2abdef">&sect;&nbsp;</a></span>MATRIX_MCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x000C) Master Configuration Register 3 </p>

</div>
</div>
<a id="aff6cd21542143e01cc99cc3a8eb38100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6cd21542143e01cc99cc3a8eb38100">&sect;&nbsp;</a></span>MATRIX_MCFG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0010) Master Configuration Register 4 </p>

</div>
</div>
<a id="a27547437b40707bebba2b174a68d817d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27547437b40707bebba2b174a68d817d">&sect;&nbsp;</a></span>MATRIX_MCFG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0014) Master Configuration Register 5 </p>

</div>
</div>
<a id="afd1667547dc5d3dfe33c4d5259aff57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1667547dc5d3dfe33c4d5259aff57d">&sect;&nbsp;</a></span>MATRIX_MCFG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0018) Master Configuration Register 6 </p>

</div>
</div>
<a id="a85ef69c6b6ce763f8f2b63fb5725afad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ef69c6b6ce763f8f2b63fb5725afad">&sect;&nbsp;</a></span>MATRIX_MCFG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0020) Master Configuration Register 8 </p>

</div>
</div>
<a id="a3fcfebb9ef725739907f60429bdc32b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fcfebb9ef725739907f60429bdc32b6">&sect;&nbsp;</a></span>MATRIX_MCFG9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0024) Master Configuration Register 9 </p>

</div>
</div>
<a id="a9ef35cfda298294505846f25e000aa2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef35cfda298294505846f25e000aa2d">&sect;&nbsp;</a></span>MATRIX_MRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0100) Master Remap Control Register </p>

</div>
</div>
<a id="a46cd8992f6c52ec91a856f9b444f6d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cd8992f6c52ec91a856f9b444f6d57">&sect;&nbsp;</a></span>MATRIX_PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_matrix_pr.xhtml">MatrixPr</a> Matrix::MATRIX_PR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0080) 0 . </p>
<p>. 8 </p>

</div>
</div>
<a id="a441a2fe146f7c3449f23efc813d5ff4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441a2fe146f7c3449f23efc813d5ff4f">&sect;&nbsp;</a></span>MATRIX_PRAS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0080) Priority Register A for Slave 0 </p>

</div>
</div>
<a id="a7eb512b83bdf424f87762f7277125a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eb512b83bdf424f87762f7277125a33">&sect;&nbsp;</a></span>MATRIX_PRAS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0088) Priority Register A for Slave 1 </p>

</div>
</div>
<a id="a04bfa6702d79698a8f5a8bb2979c942d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bfa6702d79698a8f5a8bb2979c942d">&sect;&nbsp;</a></span>MATRIX_PRAS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0090) Priority Register A for Slave 2 </p>

</div>
</div>
<a id="af8f346c476ac33816154e907610beba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8f346c476ac33816154e907610beba1">&sect;&nbsp;</a></span>MATRIX_PRAS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0098) Priority Register A for Slave 3 </p>

</div>
</div>
<a id="ac1064b9b162bd528dd61da262b7534bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1064b9b162bd528dd61da262b7534bb">&sect;&nbsp;</a></span>MATRIX_PRAS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00A0) Priority Register A for Slave 4 </p>

</div>
</div>
<a id="ae621b78f06fd106c3460f791d13be34d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae621b78f06fd106c3460f791d13be34d">&sect;&nbsp;</a></span>MATRIX_PRAS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00A8) Priority Register A for Slave 5 </p>

</div>
</div>
<a id="a5fc91bc26ed8652baadbb17486141648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc91bc26ed8652baadbb17486141648">&sect;&nbsp;</a></span>MATRIX_PRAS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00B0) Priority Register A for Slave 6 </p>

</div>
</div>
<a id="a11ac126c7347648ddb64701311e36b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ac126c7347648ddb64701311e36b0d">&sect;&nbsp;</a></span>MATRIX_PRAS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00B8) Priority Register A for Slave 7 </p>

</div>
</div>
<a id="aa0881372a0e3280b6ea0ea3b0e1fb9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0881372a0e3280b6ea0ea3b0e1fb9b1">&sect;&nbsp;</a></span>MATRIX_PRAS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00C0) Priority Register A for Slave 8 </p>

</div>
</div>
<a id="a49da2beb53ca274f19e4bc6a93c074df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49da2beb53ca274f19e4bc6a93c074df">&sect;&nbsp;</a></span>MATRIX_PRBS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0084) Priority Register B for Slave 0 </p>

</div>
</div>
<a id="ab4f6743b04386ff3326a32a28c29c5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4f6743b04386ff3326a32a28c29c5e6">&sect;&nbsp;</a></span>MATRIX_PRBS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x008C) Priority Register B for Slave 1 </p>

</div>
</div>
<a id="a6bc31e54a3c4f4a9830e1045432de162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc31e54a3c4f4a9830e1045432de162">&sect;&nbsp;</a></span>MATRIX_PRBS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0094) Priority Register B for Slave 2 </p>

</div>
</div>
<a id="a47e5aaa815e3d45931b7fefd8df56c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e5aaa815e3d45931b7fefd8df56c08">&sect;&nbsp;</a></span>MATRIX_PRBS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x009C) Priority Register B for Slave 3 </p>

</div>
</div>
<a id="a8d49f793acf391c3994bfd01a6d13b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d49f793acf391c3994bfd01a6d13b96">&sect;&nbsp;</a></span>MATRIX_PRBS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00A4) Priority Register B for Slave 4 </p>

</div>
</div>
<a id="a2401f674682ad2ad6ac204456bf87158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2401f674682ad2ad6ac204456bf87158">&sect;&nbsp;</a></span>MATRIX_PRBS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00AC) Priority Register B for Slave 5 </p>

</div>
</div>
<a id="a4d443f7a006a5551fb3d06a22834c365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d443f7a006a5551fb3d06a22834c365">&sect;&nbsp;</a></span>MATRIX_PRBS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00B4) Priority Register B for Slave 6 </p>

</div>
</div>
<a id="ae4d64f4f184b0cabe4cf3bf19e1242ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d64f4f184b0cabe4cf3bf19e1242ff">&sect;&nbsp;</a></span>MATRIX_PRBS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00BC) Priority Register B for Slave 7 </p>

</div>
</div>
<a id="a7071746715f4c80739bd4edd57af3113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7071746715f4c80739bd4edd57af3113">&sect;&nbsp;</a></span>MATRIX_PRBS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRBS8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x00C4) Priority Register B for Slave 8 </p>

</div>
</div>
<a id="a0c37fcbc4953e76ffa8f98efd2f1404e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c37fcbc4953e76ffa8f98efd2f1404e">&sect;&nbsp;</a></span>MATRIX_SCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_SCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0040) Slave Configuration Register </p>

</div>
</div>
<a id="a2fe4e389bcdc0f07a6435f85d6e17972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe4e389bcdc0f07a6435f85d6e17972">&sect;&nbsp;</a></span>MATRIX_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::MATRIX_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x01FC) Version Register </p>

</div>
</div>
<a id="aba87d5f5aa067b4aa4523b7acd2d0b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba87d5f5aa067b4aa4523b7acd2d0b8c">&sect;&nbsp;</a></span>MATRIX_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x01E4) Write Protection Mode Register </p>

</div>
</div>
<a id="ae55edad0db2cea7f6fc91059ae7a4794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55edad0db2cea7f6fc91059ae7a4794">&sect;&nbsp;</a></span>MATRIX_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::MATRIX_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x01E8) Write Protection Status Register </p>

</div>
</div>
<a id="a42befdb66ebde4f45a2035ce8e024bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42befdb66ebde4f45a2035ce8e024bff">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5787286d142e6471e7e5b3f1152092ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5787286d142e6471e7e5b3f1152092ba">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d2fb4f5ea7c6441265732023bd36cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2fb4f5ea7c6441265732023bd36cc6">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53d8af7901f65357377402882e38941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53d8af7901f65357377402882e38941">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a4337a1319ec579bd9d37ca58d7c709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4337a1319ec579bd9d37ca58d7c709">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d2763045a3c2d890ed5ead5f31cd221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2763045a3c2d890ed5ead5f31cd221">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb608f3ffb4e822512469421179bfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb608f3ffb4e822512469421179bfc3">&sect;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__matrix_8h_source.xhtml">component_matrix.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
