INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/gates/gates.srcs/sources_1/new/gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/gates/gates.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
