Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Oct 30 02:45:43 2021
| Host         : DESKTOP-D80LUPK running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file ./../out/basys3/led_counter/Output/syn/reports/post_synth_timing_summary.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                  114       -1.035      -15.003                     17                  114        4.500        0.000                       0                    67  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.000        0.000                      0                  114       -1.035      -15.003                     17                  114        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -1.035ns,  Total Violation      -15.003ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 LED_PIPE_count1_a1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg/D
                            (negative level-sensitive latch clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.277ns (40.574%)  route 3.335ns (59.426%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.678 - 5.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.043ns
    Computed max time borrow:         5.043ns
    Time borrowed from endpoint:      0.792ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         0.757ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  LED_PIPE_count1_a1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  LED_PIPE_count1_a1_reg[2]/Q
                         net (fo=2, unplaced)         0.850     4.244    LED_PIPE_count1_a1[2]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.918 r  LED_PIPE_count1_a1_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.927    LED_PIPE_count1_a1_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.041 r  LED_PIPE_count1_a1_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.041    LED_PIPE_count1_a1_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.155 r  LED_PIPE_count1_a1_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.155    LED_PIPE_count1_a1_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  LED_PIPE_count1_a1_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.269    LED_PIPE_count1_a1_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.525 r  LED_PIPE_count1_a1_reg[20]_i_1/O[2]
                         net (fo=2, unplaced)         1.125     6.650    gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.301     6.951 r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_8/O
                         net (fo=1, unplaced)         0.902     7.853    gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.977 r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3/O
                         net (fo=1, unplaced)         0.449     8.426    gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_3_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.550 r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg_i_1/O
                         net (fo=1, unplaced)         0.000     8.550    gen_clkF_LED_PIPE_refresh_a1/LED_PIPE_refresh_a0
                         LDCE                                         r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     7.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     7.239 f  clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.439     7.678    gen_clkF_LED_PIPE_refresh_a1/clk_IBUF_BUFG
                         LDCE                                         r  gen_clkF_LED_PIPE_refresh_a1/latched_clk_en_reg/G  (IS_INVERTED)
                         clock pessimism              0.115     7.793    
                         clock uncertainty           -0.035     7.758    
                         time borrowed                0.792     8.550    
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.035ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_PIPE_rst1_a1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 1.386ns (64.591%)  route 0.760ns (35.409%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.386     1.386 r  reset_IBUF_inst/O
                         net (fo=17, unplaced)        0.760     2.146    reset_IBUF
                         FDRE                                         r  LED_PIPE_rst1_a1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  LED_PIPE_rst1_a1_reg/C
                         clock pessimism              0.000     2.938    
                         clock uncertainty            0.035     2.973    
                         FDRE (Hold_fdre_C_D)         0.207     3.180    LED_PIPE_rst1_a1_reg
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                 -1.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500                LED_PIPE_Leds_a0_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                LED_PIPE_Leds_a0_reg[0]/C



