#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 11 03:48:24 2025
# Process ID: 2572403
# Current directory: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new
# Command line: vivado -mode batch -source run.tcl
# Log file: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/vivado.log
# Journal file: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source run.tcl
# read_verilog -sv ./readout_ip.sv ./sum_signed.sv
# read_xdc ./constraints.xdc
# add_files -norecurse "./logicnets"
# synth_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e -include_dirs "logicnets/"
Command: synth_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e -include_dirs logicnets/
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2572488
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'sum_signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:1633]
INFO: [Synth 8-9937] previous definition of design element 'sum_signed' is here [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:1633]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3166.043 ; gain = 363.832 ; free physical = 49631 ; free virtual = 196650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2430.306; parent = 2285.820; children = 144.485
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4162.930; parent = 3189.859; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nn_classifier_wrapper' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:6]
INFO: [Synth 8-6157] synthesizing module 'nn_accelerator' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:245]
	Parameter WINDOW_SIZE bound to: 400 - type: integer 
	Parameter NUM_WINDOWS bound to: 4 - type: integer 
	Parameter IQ_WIDTH_OUT bound to: 7 - type: integer 
	Parameter PRED_BITS bound to: 2 - type: integer 
	Parameter SHIFT_N bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:7]
	Parameter M bound to: 200 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:7]
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 56 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N25' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N25.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N25' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N25.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N26' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N26.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N26' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N26.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N27' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N27.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N27' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N27.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N28' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N28.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N28' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N28.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N29' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N29.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N29' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N29.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N30' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N30.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N30' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N30.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N31' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N31.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N31' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N31.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N32' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N32' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N32.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N33' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N33.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N33' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N33.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N34' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N34.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N34' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N34.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N35' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N35.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N35' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N35.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N36' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N36.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N36' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N36.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N37' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N37.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N37' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N37.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N38' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N38.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N38' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N38.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N39' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N39.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N39' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N39.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N40' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N40.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N40' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N40.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N41' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N41' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N41.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N42' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N42.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N42' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N42.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N43' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N43.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N43' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N43.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N44' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N44.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N44' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N44.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N45' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N45.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N45' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N45.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N46' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N46.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N46' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N46.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N47' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N47.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N47' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N47.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N48' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N48.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N48' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N48.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N49' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N49.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N49' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N49.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N50' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N50.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N50' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N50.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N51' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N51.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N51' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N51.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N52' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N52.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N52' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N52.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N53' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N53.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N53' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N53.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N54' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N54.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N54' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N54.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N55' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N55.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N55' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N55.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N56' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N56.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N56' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N56.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N57' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N57.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N57' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N57.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N58' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N58.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N58' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N58.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N59' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N59.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N59' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N59.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N60' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N60.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N60' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N60.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N61' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N61.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N61' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N61.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N62' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N62.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N62' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N62.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N63' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N63.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N63' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N63.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N64' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N64' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N64.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N65' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N65' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N65.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N66' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N66.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N66' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N66.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N67' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N67.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N67' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N67.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N68' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N68.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N68' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N68.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N69' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N69.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N69' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N69.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N70' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N70.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N70' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N70.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N71' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N71.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N71' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N71.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N72' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N72.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N72' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N72.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N73' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N73.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N73' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N73.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N74' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N74.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N74' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N74.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N75' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N75.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N75' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N75.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N76' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N76.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N76' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N76.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N77' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N77.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N77' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N77.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N78' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N78.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N78' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N78.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N79' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N79.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N79' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N79.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N80' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N80.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N80' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N80.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N81' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N81.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N81' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N81.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N82' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N82.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N82' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N82.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N83' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N83.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N83' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N83.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N84' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N84.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N84' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N84.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N85' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N85.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N85' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N85.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N86' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N86.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N86' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N86.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N87' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N87.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N87' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N87.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N88' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N88.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N88' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N88.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N89' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N89.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N89' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N89.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N90' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N90.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N90' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N90.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N91' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N91.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N91' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N91.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N92' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N92.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N92' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N92.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N93' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N93.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'layer0_N93' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N93.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N94' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N94.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N95' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N95.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N96' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N96.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N97' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N97.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 290 - type: integer 
	Parameter DataWidth bound to: 80 - type: integer 
	Parameter DataWidth bound to: 30 - type: integer 
WARNING: [Synth 8-689] width (300) of port connection 'M0' does not match port width (56) of module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:378]
WARNING: [Synth 8-7137] Register i_memory_reg[0] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[1] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[2] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[3] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[4] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[5] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[6] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[7] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[8] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[9] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[10] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[11] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[12] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[13] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[14] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[15] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[16] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[17] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[18] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[19] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[20] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[21] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[22] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[23] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[24] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[25] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[26] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[27] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[28] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[29] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[30] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[31] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[32] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[33] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[34] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[35] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[36] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[37] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[38] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[39] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[40] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[41] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[42] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[43] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[44] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[45] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[46] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[47] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[48] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[49] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[50] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[51] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[52] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[53] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[54] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[55] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[56] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[57] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[58] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[59] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[60] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[61] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[62] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[63] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[64] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[65] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[66] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[67] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[68] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[69] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[70] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[71] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[72] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[73] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[74] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[75] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[76] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[77] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[78] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[79] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[80] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[81] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[82] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[83] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[84] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[85] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[86] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[87] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[88] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[89] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[90] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[91] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[92] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[93] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[94] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[95] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[96] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[97] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[98] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[99] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design nn_classifier_wrapper has port config_AWREADY driven by constant 0
WARNING: [Synth 8-7129] Port M0[29] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[28] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[27] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[26] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[21] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[20] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[17] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[16] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[15] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[13] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[12] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[7] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[6] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[51] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[50] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[41] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[40] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[37] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[36] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[261] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[260] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[241] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[240] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[239] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[238] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[233] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[232] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[231] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[230] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[223] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[222] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[211] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[210] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[203] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[202] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[173] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[172] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[171] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[170] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[157] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[156] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[155] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[154] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[153] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[152] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[145] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[144] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[135] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[134] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[129] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[128] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[119] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[118] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[117] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[116] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[81] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[80] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[77] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[76] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[63] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[62] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[55] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[54] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[53] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[52] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[37] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[36] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[29] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[28] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[23] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[22] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[15] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[11] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[10] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[3] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[2] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[1] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[0] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWVALID in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[31] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[30] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[29] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[28] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[27] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[26] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[25] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[24] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[23] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[22] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[21] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[13] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[12] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[11] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[10] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[9] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[8] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[7] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[3] in module nn_classifier_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3898.996 ; gain = 1096.785 ; free physical = 48257 ; free virtual = 195291
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.604; parent = 2821.150; children = 144.485
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4872.070; parent = 3899.000; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3898.996 ; gain = 1096.785 ; free physical = 48258 ; free virtual = 195292
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.604; parent = 2821.150; children = 144.485
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4872.070; parent = 3899.000; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3898.996 ; gain = 1096.785 ; free physical = 48258 ; free virtual = 195292
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.604; parent = 2821.150; children = 144.485
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4872.070; parent = 3899.000; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3898.996 ; gain = 0.000 ; free physical = 48249 ; free virtual = 195282
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3963.027 ; gain = 0.000 ; free physical = 47895 ; free virtual = 194929
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3963.027 ; gain = 0.000 ; free physical = 47895 ; free virtual = 194929
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3963.027 ; gain = 1160.816 ; free physical = 47908 ; free virtual = 194942
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.604; parent = 2821.150; children = 144.485
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4936.102; parent = 3963.031; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3963.027 ; gain = 1160.816 ; free physical = 47903 ; free virtual = 194937
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.604; parent = 2821.150; children = 144.485
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4936.102; parent = 3963.031; children = 981.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3963.027 ; gain = 1160.816 ; free physical = 47886 ; free virtual = 194919
Synthesis current peak Physical Memory [PSS] (MB): peak = 2965.604; parent = 2821.150; children = 145.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4936.102; parent = 3963.031; children = 1000.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
                  S_LOAD |                               01 |                              001
               S_COMPUTE |                               10 |                              010
                 S_STORE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 3963.027 ; gain = 1160.816 ; free physical = 39157 ; free virtual = 186205
Synthesis current peak Physical Memory [PSS] (MB): peak = 11262.022; parent = 2821.150; children = 8590.608
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17668.934; parent = 3963.031; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 9     
	   2 Input   13 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 24    
	   2 Input   11 Bit       Adders := 48    
	   2 Input   10 Bit       Adders := 101   
	   2 Input    9 Bit       Adders := 200   
	   2 Input    8 Bit       Adders := 400   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              290 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 48    
	               10 Bit    Registers := 112   
	                9 Bit    Registers := 200   
	                8 Bit    Registers := 400   
	                7 Bit    Registers := 800   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input  290 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 402   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design nn_classifier_wrapper has port config_AWREADY driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:33 . Memory (MB): peak = 3963.027 ; gain = 1160.816 ; free physical = 44689 ; free virtual = 191822
Synthesis current peak Physical Memory [PSS] (MB): peak = 11262.022; parent = 2821.150; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17668.934; parent = 3963.031; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|layer0_N0   | M1r                  | 128x2         | LUT            | 
|layer0_N1   | M1r                  | 128x2         | LUT            | 
|layer0_N2   | M1r                  | 128x2         | LUT            | 
|layer0_N3   | M1r                  | 128x2         | LUT            | 
|layer0_N4   | M1r                  | 128x2         | LUT            | 
|layer0_N5   | M1r                  | 128x2         | LUT            | 
|layer0_N6   | M1r                  | 128x2         | LUT            | 
|layer0_N7   | M1r                  | 128x2         | LUT            | 
|layer0_N8   | M1r                  | 128x2         | LUT            | 
|layer0_N9   | M1r                  | 128x2         | LUT            | 
|layer0_N10  | M1r                  | 128x2         | LUT            | 
|layer0_N11  | M1r                  | 128x2         | LUT            | 
|layer0_N12  | M1r                  | 128x2         | LUT            | 
|layer0_N13  | M1r                  | 128x2         | LUT            | 
|layer0_N14  | M1r                  | 128x2         | LUT            | 
|layer0_N15  | M1r                  | 128x2         | LUT            | 
|layer0_N16  | M1r                  | 128x2         | LUT            | 
|layer0_N17  | M1r                  | 128x2         | LUT            | 
|layer0_N18  | M1r                  | 128x2         | LUT            | 
|layer0_N19  | M1r                  | 128x2         | LUT            | 
|layer0_N20  | M1r                  | 128x2         | LUT            | 
|layer0_N21  | M1r                  | 128x2         | LUT            | 
|layer0_N22  | M1r                  | 128x2         | LUT            | 
|layer0_N23  | M1r                  | 128x2         | LUT            | 
|layer0_N24  | M1r                  | 128x2         | LUT            | 
|layer0_N25  | M1r                  | 128x2         | LUT            | 
|layer0_N26  | M1r                  | 128x2         | LUT            | 
|layer0_N27  | M1r                  | 128x2         | LUT            | 
|layer0_N28  | M1r                  | 128x2         | LUT            | 
|layer0_N29  | M1r                  | 128x2         | LUT            | 
|layer0_N30  | M1r                  | 128x2         | LUT            | 
|layer0_N31  | M1r                  | 128x2         | LUT            | 
|layer0_N32  | M1r                  | 128x2         | LUT            | 
|layer0_N33  | M1r                  | 128x2         | LUT            | 
|layer0_N34  | M1r                  | 128x2         | LUT            | 
|layer0_N35  | M1r                  | 128x2         | LUT            | 
|layer0_N36  | M1r                  | 128x2         | LUT            | 
|layer0_N37  | M1r                  | 128x2         | LUT            | 
|layer0_N38  | M1r                  | 128x2         | LUT            | 
|layer0_N39  | M1r                  | 128x2         | LUT            | 
|layer0_N40  | M1r                  | 128x2         | LUT            | 
|layer0_N41  | M1r                  | 128x2         | LUT            | 
|layer0_N42  | M1r                  | 128x2         | LUT            | 
|layer0_N43  | M1r                  | 128x2         | LUT            | 
|layer0_N44  | M1r                  | 128x2         | LUT            | 
|layer0_N45  | M1r                  | 128x2         | LUT            | 
|layer0_N46  | M1r                  | 128x2         | LUT            | 
|layer0_N47  | M1r                  | 128x2         | LUT            | 
|layer0_N48  | M1r                  | 128x2         | LUT            | 
|layer0_N49  | M1r                  | 128x2         | LUT            | 
|layer0_N50  | M1r                  | 128x2         | LUT            | 
|layer0_N51  | M1r                  | 128x2         | LUT            | 
|layer0_N52  | M1r                  | 128x2         | LUT            | 
|layer0_N53  | M1r                  | 128x2         | LUT            | 
|layer0_N54  | M1r                  | 128x2         | LUT            | 
|layer0_N55  | M1r                  | 128x2         | LUT            | 
|layer0_N56  | M1r                  | 128x2         | LUT            | 
|layer0_N57  | M1r                  | 128x2         | LUT            | 
|layer0_N58  | M1r                  | 128x2         | LUT            | 
|layer0_N59  | M1r                  | 128x2         | LUT            | 
|layer0_N60  | M1r                  | 128x2         | LUT            | 
|layer0_N61  | M1r                  | 128x2         | LUT            | 
|layer0_N62  | M1r                  | 128x2         | LUT            | 
|layer0_N63  | M1r                  | 128x2         | LUT            | 
|layer0_N64  | M1r                  | 128x2         | LUT            | 
|layer0_N65  | M1r                  | 128x2         | LUT            | 
|layer0_N66  | M1r                  | 128x2         | LUT            | 
|layer0_N67  | M1r                  | 128x2         | LUT            | 
|layer0_N68  | M1r                  | 128x2         | LUT            | 
|layer0_N69  | M1r                  | 128x2         | LUT            | 
|layer0_N70  | M1r                  | 128x2         | LUT            | 
|layer0_N71  | M1r                  | 128x2         | LUT            | 
|layer0_N72  | M1r                  | 128x2         | LUT            | 
|layer0_N73  | M1r                  | 128x2         | LUT            | 
|layer0_N74  | M1r                  | 128x2         | LUT            | 
|layer0_N75  | M1r                  | 128x2         | LUT            | 
|layer0_N76  | M1r                  | 128x2         | LUT            | 
|layer0_N77  | M1r                  | 128x2         | LUT            | 
|layer0_N78  | M1r                  | 128x2         | LUT            | 
|layer0_N79  | M1r                  | 128x2         | LUT            | 
|layer0_N80  | M1r                  | 128x2         | LUT            | 
|layer0_N81  | M1r                  | 128x2         | LUT            | 
|layer0_N82  | M1r                  | 128x2         | LUT            | 
|layer0_N83  | M1r                  | 128x2         | LUT            | 
|layer0_N84  | M1r                  | 128x2         | LUT            | 
|layer0_N85  | M1r                  | 128x2         | LUT            | 
|layer0_N86  | M1r                  | 128x2         | LUT            | 
|layer0_N87  | M1r                  | 128x2         | LUT            | 
|layer0_N88  | M1r                  | 128x2         | LUT            | 
|layer0_N89  | M1r                  | 128x2         | LUT            | 
|layer0_N90  | M1r                  | 128x2         | LUT            | 
|layer0_N91  | M1r                  | 128x2         | LUT            | 
|layer0_N92  | M1r                  | 128x2         | LUT            | 
|layer0_N93  | M1r                  | 128x2         | LUT            | 
|layer0_N94  | M1r                  | 128x2         | LUT            | 
|layer0_N95  | M1r                  | 128x2         | LUT            | 
|layer0_N96  | M1r                  | 128x2         | LUT            | 
|layer0_N97  | M1r                  | 128x2         | LUT            | 
|layer0_N98  | M1r                  | 128x2         | LUT            | 
|layer0_N99  | M1r                  | 128x2         | LUT            | 
|layer0_N100 | M1r                  | 128x2         | LUT            | 
|layer0_N101 | M1r                  | 128x2         | LUT            | 
|layer0_N102 | M1r                  | 128x2         | LUT            | 
|layer0_N103 | M1r                  | 128x2         | LUT            | 
|layer0_N104 | M1r                  | 128x2         | LUT            | 
|layer0_N105 | M1r                  | 128x2         | LUT            | 
|layer0_N106 | M1r                  | 128x2         | LUT            | 
|layer0_N107 | M1r                  | 128x2         | LUT            | 
|layer0_N108 | M1r                  | 128x2         | LUT            | 
|layer0_N109 | M1r                  | 128x2         | LUT            | 
|layer0_N110 | M1r                  | 128x2         | LUT            | 
|layer0_N111 | M1r                  | 128x2         | LUT            | 
|layer0_N112 | M1r                  | 128x2         | LUT            | 
|layer0_N113 | M1r                  | 128x2         | LUT            | 
|layer0_N114 | M1r                  | 128x2         | LUT            | 
|layer0_N115 | M1r                  | 128x2         | LUT            | 
|layer0_N116 | M1r                  | 128x2         | LUT            | 
|layer0_N117 | M1r                  | 128x2         | LUT            | 
|layer0_N118 | M1r                  | 128x2         | LUT            | 
|layer0_N119 | M1r                  | 128x2         | LUT            | 
|layer0_N120 | M1r                  | 128x2         | LUT            | 
|layer0_N121 | M1r                  | 128x2         | LUT            | 
|layer0_N122 | M1r                  | 128x2         | LUT            | 
|layer0_N123 | M1r                  | 128x2         | LUT            | 
|layer0_N124 | M1r                  | 128x2         | LUT            | 
|layer0_N125 | M1r                  | 128x2         | LUT            | 
|layer0_N126 | M1r                  | 128x2         | LUT            | 
|layer0_N127 | M1r                  | 128x2         | LUT            | 
|layer0_N128 | M1r                  | 128x2         | LUT            | 
|layer0_N129 | M1r                  | 128x2         | LUT            | 
|layer0_N130 | M1r                  | 128x2         | LUT            | 
|layer0_N131 | M1r                  | 128x2         | LUT            | 
|layer0_N132 | M1r                  | 128x2         | LUT            | 
|layer0_N133 | M1r                  | 128x2         | LUT            | 
|layer0_N134 | M1r                  | 128x2         | LUT            | 
|layer0_N135 | M1r                  | 128x2         | LUT            | 
|layer0_N136 | M1r                  | 128x2         | LUT            | 
|layer0_N137 | M1r                  | 128x2         | LUT            | 
|layer0_N138 | M1r                  | 128x2         | LUT            | 
|layer0_N139 | M1r                  | 128x2         | LUT            | 
|layer0_N140 | M1r                  | 128x2         | LUT            | 
|layer0_N141 | M1r                  | 128x2         | LUT            | 
|layer0_N142 | M1r                  | 128x2         | LUT            | 
|layer0_N143 | M1r                  | 128x2         | LUT            | 
|layer0_N144 | M1r                  | 128x2         | LUT            | 
|layer1_N0   | M1r                  | 4096x2        | LUT            | 
|layer1_N1   | M1r                  | 4096x2        | LUT            | 
|layer1_N2   | M1r                  | 4096x2        | LUT            | 
|layer1_N3   | M1r                  | 4096x2        | LUT            | 
|layer1_N4   | M1r                  | 4096x2        | LUT            | 
|layer1_N5   | M1r                  | 4096x2        | LUT            | 
|layer1_N6   | M1r                  | 4096x2        | LUT            | 
|layer1_N7   | M1r                  | 4096x2        | LUT            | 
|layer1_N8   | M1r                  | 4096x2        | LUT            | 
|layer1_N9   | M1r                  | 4096x2        | LUT            | 
|layer1_N10  | M1r                  | 4096x2        | LUT            | 
|layer1_N11  | M1r                  | 4096x2        | LUT            | 
|layer1_N12  | M1r                  | 4096x2        | LUT            | 
|layer1_N13  | M1r                  | 4096x2        | LUT            | 
|layer1_N14  | M1r                  | 4096x2        | LUT            | 
|layer1_N15  | M1r                  | 4096x2        | LUT            | 
|layer1_N16  | M1r                  | 4096x2        | LUT            | 
|layer1_N17  | M1r                  | 4096x2        | LUT            | 
|layer1_N18  | M1r                  | 4096x2        | LUT            | 
|layer1_N19  | M1r                  | 4096x2        | LUT            | 
|layer1_N20  | M1r                  | 4096x2        | LUT            | 
|layer1_N21  | M1r                  | 4096x2        | LUT            | 
|layer1_N22  | M1r                  | 4096x2        | LUT            | 
|layer1_N23  | M1r                  | 4096x2        | LUT            | 
|layer1_N24  | M1r                  | 4096x2        | LUT            | 
|layer1_N25  | M1r                  | 4096x2        | LUT            | 
|layer1_N26  | M1r                  | 4096x2        | LUT            | 
|layer1_N27  | M1r                  | 4096x2        | LUT            | 
|layer1_N28  | M1r                  | 4096x2        | LUT            | 
|layer1_N29  | M1r                  | 4096x2        | LUT            | 
|layer1_N30  | M1r                  | 4096x2        | LUT            | 
|layer1_N31  | M1r                  | 4096x2        | LUT            | 
|layer1_N32  | M1r                  | 4096x2        | LUT            | 
|layer1_N33  | M1r                  | 4096x2        | LUT            | 
|layer1_N34  | M1r                  | 4096x2        | LUT            | 
|layer1_N35  | M1r                  | 4096x2        | LUT            | 
|layer1_N36  | M1r                  | 4096x2        | LUT            | 
|layer1_N37  | M1r                  | 4096x2        | LUT            | 
|layer1_N38  | M1r                  | 4096x2        | LUT            | 
|layer1_N39  | M1r                  | 4096x2        | LUT            | 
|layer2_N0   | M1r                  | 4096x2        | LUT            | 
|layer2_N1   | M1r                  | 4096x2        | LUT            | 
|layer2_N2   | M1r                  | 4096x2        | LUT            | 
|layer2_N3   | M1r                  | 4096x2        | LUT            | 
|layer2_N4   | M1r                  | 4096x2        | LUT            | 
|layer2_N5   | M1r                  | 4096x2        | LUT            | 
|layer2_N6   | M1r                  | 4096x2        | LUT            | 
|layer2_N7   | M1r                  | 4096x2        | LUT            | 
|layer2_N8   | M1r                  | 4096x2        | LUT            | 
|layer2_N9   | M1r                  | 4096x2        | LUT            | 
|layer2_N10  | M1r                  | 4096x2        | LUT            | 
|layer2_N11  | M1r                  | 4096x2        | LUT            | 
|layer2_N12  | M1r                  | 4096x2        | LUT            | 
|layer2_N13  | M1r                  | 4096x2        | LUT            | 
|layer2_N14  | M1r                  | 4096x2        | LUT            | 
|layer3_N0   | M1r                  | 65536x2       | LUT            | 
|layer0      | layer0_N0_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N1_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N2_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N3_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N4_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N5_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N6_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N7_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N8_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N9_inst/M1r   | 128x2         | LUT            | 
|layer0      | layer0_N10_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N11_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N12_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N13_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N14_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N15_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N16_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N17_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N18_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N19_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N20_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N21_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N22_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N23_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N24_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N25_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N26_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N27_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N28_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N29_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N30_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N31_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N32_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N33_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N34_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N35_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N36_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N37_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N38_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N39_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N40_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N41_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N42_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N43_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N44_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N45_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N46_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N47_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N48_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N49_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N50_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N51_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N52_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N53_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N54_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N55_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N56_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N57_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N58_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N59_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N60_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N61_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N62_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N63_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N64_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N65_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N66_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N67_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N68_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N69_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N70_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N71_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N72_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N73_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N74_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N75_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N76_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N77_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N78_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N79_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N80_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N81_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N82_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N83_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N84_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N85_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N86_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N87_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N88_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N89_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N90_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N91_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N92_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N93_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N94_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N95_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N96_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N97_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N98_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N99_inst/M1r  | 128x2         | LUT            | 
|layer0      | layer0_N100_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N101_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N102_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N103_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N104_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N105_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N106_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N107_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N108_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N109_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N110_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N111_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N112_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N113_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N114_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N115_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N116_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N117_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N118_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N119_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N120_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N121_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N122_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N123_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N124_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N125_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N126_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N127_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N128_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N129_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N130_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N131_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N132_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N133_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N134_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N135_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N136_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N137_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N138_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N139_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N140_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N141_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N142_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N143_inst/M1r | 128x2         | LUT            | 
|layer0      | layer0_N144_inst/M1r | 128x2         | LUT            | 
|layer1_N0   | M1r                  | 4096x2        | LUT            | 
|layer1_N1   | M1r                  | 4096x2        | LUT            | 
|layer1_N2   | M1r                  | 4096x2        | LUT            | 
|layer1_N3   | M1r                  | 4096x2        | LUT            | 
|layer1_N4   | M1r                  | 4096x2        | LUT            | 
|layer1_N5   | M1r                  | 4096x2        | LUT            | 
|layer1_N6   | M1r                  | 4096x2        | LUT            | 
|layer1_N7   | M1r                  | 4096x2        | LUT            | 
|layer1_N8   | M1r                  | 4096x2        | LUT            | 
|layer1_N9   | M1r                  | 4096x2        | LUT            | 
|layer1_N10  | M1r                  | 4096x2        | LUT            | 
|layer1_N11  | M1r                  | 4096x2        | LUT            | 
|layer1_N12  | M1r                  | 4096x2        | LUT            | 
|layer1_N13  | M1r                  | 4096x2        | LUT            | 
|layer1_N14  | M1r                  | 4096x2        | LUT            | 
|layer1_N15  | M1r                  | 4096x2        | LUT            | 
|layer1_N16  | M1r                  | 4096x2        | LUT            | 
|layer1_N17  | M1r                  | 4096x2        | LUT            | 
|layer1_N18  | M1r                  | 4096x2        | LUT            | 
|layer1_N19  | M1r                  | 4096x2        | LUT            | 
|layer1_N20  | M1r                  | 4096x2        | LUT            | 
|layer1_N21  | M1r                  | 4096x2        | LUT            | 
|layer1_N22  | M1r                  | 4096x2        | LUT            | 
|layer1_N23  | M1r                  | 4096x2        | LUT            | 
|layer1_N24  | M1r                  | 4096x2        | LUT            | 
|layer1_N25  | M1r                  | 4096x2        | LUT            | 
|layer1_N26  | M1r                  | 4096x2        | LUT            | 
|layer1_N27  | M1r                  | 4096x2        | LUT            | 
|layer1_N28  | M1r                  | 4096x2        | LUT            | 
|layer1_N29  | M1r                  | 4096x2        | LUT            | 
|layer1_N30  | M1r                  | 4096x2        | LUT            | 
|layer1_N31  | M1r                  | 4096x2        | LUT            | 
|layer1_N32  | M1r                  | 4096x2        | LUT            | 
|layer1_N33  | M1r                  | 4096x2        | LUT            | 
|layer1_N34  | M1r                  | 4096x2        | LUT            | 
|layer1_N35  | M1r                  | 4096x2        | LUT            | 
|layer1_N36  | M1r                  | 4096x2        | LUT            | 
|layer1_N37  | M1r                  | 4096x2        | LUT            | 
|layer1_N38  | M1r                  | 4096x2        | LUT            | 
|layer1_N39  | M1r                  | 4096x2        | LUT            | 
|layer2      | layer2_N0_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N1_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N2_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N3_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N4_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N5_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N6_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N7_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N8_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N9_inst/M1r   | 4096x2        | LUT            | 
|layer2      | layer2_N10_inst/M1r  | 4096x2        | LUT            | 
|layer2      | layer2_N11_inst/M1r  | 4096x2        | LUT            | 
|layer2      | layer2_N12_inst/M1r  | 4096x2        | LUT            | 
|layer2      | layer2_N13_inst/M1r  | 4096x2        | LUT            | 
|layer2      | layer2_N14_inst/M1r  | 4096x2        | LUT            | 
|layer3_N0   | M1r                  | 65536x2       | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:19 ; elapsed = 00:03:45 . Memory (MB): peak = 4004.715 ; gain = 1202.504 ; free physical = 44192 ; free virtual = 191326
Synthesis current peak Physical Memory [PSS] (MB): peak = 11594.311; parent = 2974.172; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17742.637; parent = 4004.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:49 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44046 ; free virtual = 191179
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:03:53 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44050 ; free virtual = 191183
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:29 ; elapsed = 00:03:56 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44097 ; free virtual = 191230
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:29 ; elapsed = 00:03:56 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44106 ; free virtual = 191239
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:30 ; elapsed = 00:03:57 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44117 ; free virtual = 191249
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:03:58 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44118 ; free virtual = 191251
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:58 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44121 ; free virtual = 191254
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:59 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44122 ; free virtual = 191254
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_i0/reduce_layer63_reg[9] | 4      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_q0/reduce_layer63_reg[5] | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_i1/reduce_layer63_reg[9] | 4      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_q1/reduce_layer63_reg[5] | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1008|
|3     |LUT1   |   401|
|4     |LUT2   |  4826|
|5     |LUT3   |   161|
|6     |LUT4   |   416|
|7     |LUT5   |   915|
|8     |LUT6   |  2603|
|9     |MUXF7  |   411|
|10    |MUXF8  |    73|
|11    |SRL16E |    32|
|12    |FDCE   |    36|
|13    |FDRE   |  9938|
|14    |IBUF   |    14|
|15    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:59 . Memory (MB): peak = 4096.715 ; gain = 1294.504 ; free physical = 44123 ; free virtual = 191255
Synthesis current peak Physical Memory [PSS] (MB): peak = 11623.771; parent = 3003.633; children = 8620.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17834.637; parent = 4096.719; children = 13737.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:27 ; elapsed = 00:03:56 . Memory (MB): peak = 4100.625 ; gain = 1234.383 ; free physical = 52476 ; free virtual = 199610
Synthesis Optimization Complete : Time (s): cpu = 00:03:32 ; elapsed = 00:04:01 . Memory (MB): peak = 4100.625 ; gain = 1298.414 ; free physical = 52482 ; free virtual = 199615
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4100.625 ; gain = 0.000 ; free physical = 52501 ; free virtual = 199634
INFO: [Netlist 29-17] Analyzing 1507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4128.730 ; gain = 0.000 ; free physical = 52569 ; free virtual = 199702
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances

Synth Design complete, checksum: 32af6052
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 204 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:04:14 . Memory (MB): peak = 4128.730 ; gain = 2424.277 ; free physical = 52812 ; free virtual = 199944
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4192.762 ; gain = 64.031 ; free physical = 52817 ; free virtual = 199949

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b5fd7b9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4192.762 ; gain = 0.000 ; free physical = 52817 ; free virtual = 199949

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5937 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9ccd633e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4192.762 ; gain = 0.000 ; free physical = 52636 ; free virtual = 199769
INFO: [Opt 31-389] Phase Retarget created 30 cells and removed 31 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9ccd633e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4192.762 ; gain = 0.000 ; free physical = 52642 ; free virtual = 199775
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1264bba14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4192.762 ; gain = 0.000 ; free physical = 52641 ; free virtual = 199774
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1264bba14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4224.777 ; gain = 32.016 ; free physical = 52642 ; free virtual = 199775
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1264bba14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4224.777 ; gain = 32.016 ; free physical = 52642 ; free virtual = 199775
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1264bba14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4224.777 ; gain = 32.016 ; free physical = 52641 ; free virtual = 199774
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              30  |              31  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4224.777 ; gain = 0.000 ; free physical = 52630 ; free virtual = 199763
Ending Logic Optimization Task | Checksum: 1c3fcbe71

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4224.777 ; gain = 32.016 ; free physical = 52641 ; free virtual = 199774

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c3fcbe71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4224.777 ; gain = 0.000 ; free physical = 52708 ; free virtual = 199841

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3fcbe71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4224.777 ; gain = 0.000 ; free physical = 52708 ; free virtual = 199841

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4224.777 ; gain = 0.000 ; free physical = 52708 ; free virtual = 199841
Ending Netlist Obfuscation Task | Checksum: 1c3fcbe71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4224.777 ; gain = 0.000 ; free physical = 52708 ; free virtual = 199841
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4224.777 ; gain = 96.047 ; free physical = 52708 ; free virtual = 199841
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4256.793 ; gain = 0.000 ; free physical = 52645 ; free virtual = 199778
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dad40302

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4256.793 ; gain = 0.000 ; free physical = 52645 ; free virtual = 199778
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4256.793 ; gain = 0.000 ; free physical = 52645 ; free virtual = 199778

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102c13de5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4722.918 ; gain = 466.125 ; free physical = 52211 ; free virtual = 199343

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 139edf2bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4761.961 ; gain = 505.168 ; free physical = 52110 ; free virtual = 199242

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 139edf2bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4761.961 ; gain = 505.168 ; free physical = 52110 ; free virtual = 199242
Phase 1 Placer Initialization | Checksum: 139edf2bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4761.961 ; gain = 505.168 ; free physical = 52118 ; free virtual = 199250

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1204e84d7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4761.961 ; gain = 505.168 ; free physical = 52337 ; free virtual = 199470

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1204e84d7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4761.961 ; gain = 505.168 ; free physical = 52336 ; free virtual = 199469

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1204e84d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4808.324 ; gain = 551.531 ; free physical = 52206 ; free virtual = 199339

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1c236f5df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4838.340 ; gain = 581.547 ; free physical = 52207 ; free virtual = 199340

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1c236f5df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4838.340 ; gain = 581.547 ; free physical = 52207 ; free virtual = 199340
Phase 2.1.1 Partition Driven Placement | Checksum: 1c236f5df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4838.340 ; gain = 581.547 ; free physical = 52207 ; free virtual = 199340
Phase 2.1 Floorplanning | Checksum: 1c236f5df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4838.340 ; gain = 581.547 ; free physical = 52207 ; free virtual = 199340

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c236f5df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4838.340 ; gain = 581.547 ; free physical = 52207 ; free virtual = 199340

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c236f5df

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4838.340 ; gain = 581.547 ; free physical = 52207 ; free virtual = 199340

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12337c233

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52264 ; free virtual = 199396

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 327 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 159 nets or LUTs. Breaked 0 LUT, combined 159 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 6 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4853.371 ; gain = 0.000 ; free physical = 52246 ; free virtual = 199379
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4853.371 ; gain = 0.000 ; free physical = 52246 ; free virtual = 199378

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            159  |                   159  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            159  |                   164  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 162b946ee

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52248 ; free virtual = 199381
Phase 2.4 Global Placement Core | Checksum: 1795bc1dd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52044 ; free virtual = 199177
Phase 2 Global Placement | Checksum: 1795bc1dd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52044 ; free virtual = 199177

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b75f436a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52076 ; free virtual = 199209

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11c3dc0cf

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52094 ; free virtual = 199227

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 15dbc9075

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52093 ; free virtual = 199226

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 2086314ee

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52093 ; free virtual = 199226

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1db129818

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52083 ; free virtual = 199216
Phase 3.3.3 Slice Area Swap | Checksum: 1db129818

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52091 ; free virtual = 199224
Phase 3.3 Small Shape DP | Checksum: 1fe51fb5b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52104 ; free virtual = 199237

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1590e627e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52104 ; free virtual = 199237

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 19a11ccec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52104 ; free virtual = 199238
Phase 3 Detail Placement | Checksum: 19a11ccec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52113 ; free virtual = 199246

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 83e2169a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.647 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f6423726

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4853.371 ; gain = 0.000 ; free physical = 52034 ; free virtual = 199166
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ff8d3ef0

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4853.371 ; gain = 0.000 ; free physical = 52033 ; free virtual = 199165
Phase 4.1.1.1 BUFG Insertion | Checksum: 83e2169a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52033 ; free virtual = 199165

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.647. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 7b0c8118

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52034 ; free virtual = 199166

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52034 ; free virtual = 199166
Phase 4.1 Post Commit Optimization | Checksum: 7b0c8118

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4853.371 ; gain = 596.578 ; free physical = 52034 ; free virtual = 199166
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4918.367 ; gain = 0.000 ; free physical = 51838 ; free virtual = 198971

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 139b704d4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 4918.367 ; gain = 661.574 ; free physical = 51843 ; free virtual = 198976

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 139b704d4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 4918.367 ; gain = 661.574 ; free physical = 51843 ; free virtual = 198977
Phase 4.3 Placer Reporting | Checksum: 139b704d4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 4918.367 ; gain = 661.574 ; free physical = 51843 ; free virtual = 198977

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4918.367 ; gain = 0.000 ; free physical = 51844 ; free virtual = 198977

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 4918.367 ; gain = 661.574 ; free physical = 51844 ; free virtual = 198977
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15e1e7014

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 4918.367 ; gain = 661.574 ; free physical = 51847 ; free virtual = 198980
Ending Placer Task | Checksum: 148532ebb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 4918.367 ; gain = 661.574 ; free physical = 51847 ; free virtual = 198980
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 4918.367 ; gain = 693.590 ; free physical = 51993 ; free virtual = 199126
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4918.367 ; gain = 0.000 ; free physical = 51963 ; free virtual = 199097
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 27ebdea5 ConstDB: 0 ShapeSum: 61bccc5a RouteDB: beaa83bc
Nodegraph reading from file.  Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4918.367 ; gain = 0.000 ; free physical = 51748 ; free virtual = 198881
Post Restoration Checksum: NetGraph: eb258c81 NumContArr: 135d4166 Constraints: d0c2e677 Timing: 0
Phase 1 Build RT Design | Checksum: 1cf45b45e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4918.367 ; gain = 0.000 ; free physical = 51822 ; free virtual = 198956

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cf45b45e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4918.367 ; gain = 0.000 ; free physical = 51767 ; free virtual = 198901

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cf45b45e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4918.367 ; gain = 0.000 ; free physical = 51767 ; free virtual = 198901

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2811c82ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4931.941 ; gain = 13.574 ; free physical = 51777 ; free virtual = 198911

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2089871c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4931.941 ; gain = 13.574 ; free physical = 51799 ; free virtual = 198932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.737  | TNS=0.000  | WHS=-0.041 | THS=-0.873 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13644
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11239
  Number of Partially Routed Nets     = 2405
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 137c08ba9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4938.707 ; gain = 20.340 ; free physical = 51795 ; free virtual = 198928

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 137c08ba9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4938.707 ; gain = 20.340 ; free physical = 51795 ; free virtual = 198928
Phase 3 Initial Routing | Checksum: 23caf0828

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4938.707 ; gain = 20.340 ; free physical = 51790 ; free virtual = 198922

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1305
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.680  | TNS=0.000  | WHS=-0.012 | THS=-0.021 |

Phase 4.1 Global Iteration 0 | Checksum: 2761a414c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51886 ; free virtual = 199019

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2c6e8cf15

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51897 ; free virtual = 199030
Phase 4 Rip-up And Reroute | Checksum: 2c6e8cf15

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51897 ; free virtual = 199030

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2775988ea

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51917 ; free virtual = 199050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.680  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2a08c35fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51924 ; free virtual = 199057
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.680  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2a08c35fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51919 ; free virtual = 199052

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a08c35fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51926 ; free virtual = 199059
Phase 5 Delay and Skew Optimization | Checksum: 2a08c35fe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51926 ; free virtual = 199059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a26e565c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51938 ; free virtual = 199071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.680  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fb5ae925

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51938 ; free virtual = 199071
Phase 6 Post Hold Fix | Checksum: 1fb5ae925

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51938 ; free virtual = 199071

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.444978 %
  Global Horizontal Routing Utilization  = 0.510516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 217cf0a77

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51938 ; free virtual = 199071

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 217cf0a77

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51938 ; free virtual = 199071

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 217cf0a77

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51940 ; free virtual = 199074

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 217cf0a77

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51947 ; free virtual = 199080

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.680  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 217cf0a77

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 51941 ; free virtual = 199074
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 52019 ; free virtual = 199152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 4954.715 ; gain = 36.348 ; free physical = 52019 ; free virtual = 199152
# report_utilization -file ./util.rpt
# report_timing_summary -file ./timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# write_checkpoint ./nn_classifier_routed.dcp
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/nn_classifier_routed.dcp]
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 03:53:56 2025...
