/******************************************************************************
*
*       XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
*       AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
*       SOLUTIONS FOR XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE,
*       OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
*       APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
*       THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
*       AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
*       FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY
*       WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
*       IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
*       REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
*       INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*       FOR A PARTICULAR PURPOSE.
*
*       (c) Copyright 2007 Xilinx Inc.
*       All rights reserved.
*
******************************************************************************/

/**********************************************************************
* Header file that translates existing constants in xparameters.h
* into constants that are used by the software applications.
* Note: xparameters.h must be included before this file.
**********************************************************************/

#include "xparameters.h"

#ifndef MEMORY_MAP_H
#define MEMORY_MAP_H

#define UART_BASEADDR              XPAR_RS232_UART_1_BASEADDR
#define UART2_BASEADDR             XPAR_RS232_UART_2_BASEADDR
#define UART_BAUDRATE              9600
#define UART_CLOCK                 XPAR_XUARTNS550_CLOCK_HZ
#define TMRCTR_BASEADDR            XPAR_XPS_TIMER_0_BASEADDR

#define SYSACE_BASEADDR            XPAR_SYSACE_COMPACTFLASH_BASEADDR
#define SRAM_BASEADDR              XPAR_SRAM_MEM0_BASEADDR
#define FLASH_BASEADDR             XPAR_SRAM_MEM1_BASEADDR

#define PUSHB_CWSEN_BASEADDR       XPAR_PUSH_BUTTONS_5BIT_BASEADDR
#define DIPSW_BASEADDR             XPAR_DIP_SWITCHES_8BIT_BASEADDR
#define DIPSW_DEVICE_ID            XPAR_DIP_SWITCHES_8BIT_DEVICE_ID

#define LEDS_CWSEN_BASEADDR        XPAR_LEDS_POSITIONS_BASEADDR
#define LEDS_CWSEN_DEVICE_ID       XPAR_LEDS_POSITIONS_DEVICE_ID
#define GPIO_LEDS_BASEADDR         XPAR_LEDS_8BIT_BASEADDR
#define GPIO_LEDS_DEVICE_ID		  XPAR_LEDS_8BIT_DEVICE_ID

#define ERR_LEDS_BASEADDR          XPAR_XPS_GPIO_0_BASEADDR
#define ERR_LEDS_DEVICE_ID         XPAR_XPS_GPIO_0_DEVICE_ID
#define PIEZO_BASEADDR             XPAR_XPS_GPIO_1_BASEADDR
#define PIEZO_DEVICE_ID            XPAR_XPS_GPIO_1_DEVICE_ID
#define ROTARY_ENCODER_BASEADDR    XPAR_XPS_GPIO_2_BASEADDR
#define LCD_BASEADDR               XPAR_XPS_GPIO_4_BASEADDR
#define LCD_DEVICE_ID				  XPAR_XPS_GPIO_4_DEVICE_ID

#define IIC_0_BASE_ADDRESS         XPAR_XPS_IIC_0_BASEADDR
#define IIC_1_BASE_ADDRESS         XPAR_XPS_IIC_1_BASEADDR
#define IIC_2_BASE_ADDRESS         XPAR_XPS_IIC_2_BASEADDR

#define IIC_BASE_ADDRESS           XPAR_IIC_EEPROM_BASEADDR
#define TFT_DEVICE_ID              XPAR_PLBV46_DVI_CNTLR_0_DEVICE_ID
#define TFT_BASEADDR               XPAR_PLBV46_DVI_CNTLR_0_DCR_BASEADDR
#define ETHERNET_BASEADDR          XPAR_LLTEMAC_0_BASEADDR


//#define PPC440

#ifdef PPC440
#define DDR_BASEADDR               XPAR_DDR2_SDRAM_MEM_BASEADDR
#define CPU_CORE_FREQUENCY		   XPAR_CPU_PPC440_CORE_CLOCK_FREQ_HZ
#else
#define DDR_BASEADDR               XPAR_DDR2_SDRAM_MPMC_BASEADDR
#define CPU_CORE_FREQUENCY		   XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ
#endif

//#define PPC440CACHE
#ifdef PPC440CACHE
#define PPC440_ICACHE              0xC0000000
#define PPC440_DCACHE              0xC0000000
#endif



#endif

