m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vrouter_reg
!s110 1619249999
!i10b 1
!s100 ocFmBLP3mo?Wo?gQP9fN<3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
I?:LGMkc^4WHII?z0O`1z71
Z1 dC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/sim/reg
w1619249990
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v
!i122 19
L0 1 37
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1619249999.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vrouter_reg_tb
!s110 1619236816
!i10b 1
!s100 KXeEOlLSUWL;8;oJ94[=71
R0
IikUZjY@[XAg7zacoTabOZ2
R1
w1619236672
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg_tb.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg_tb.v
!i122 16
L0 2 131
R2
R3
r1
!s85 0
31
!s108 1619236816.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_reg_tb.v|
!i113 1
R4
R5
