vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/6_3_estruturado/circuito.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/6_3_estruturado/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/6_3_estruturado/and_2.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/6_3_estruturado/not_2.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/6_3_estruturado/or_2.vhd
design_name = hard_block
design_name = circuito
instance = comp, \x~output\, x~output, circuito, 1
instance = comp, \b~input\, b~input, circuito, 1
instance = comp, \c~input\, c~input, circuito, 1
instance = comp, \a~input\, a~input, circuito, 1
instance = comp, \op11|c~0\, op11|c~0, circuito, 1
instance = comp, \d~input\, d~input, circuito, 1
