0.7
2020.2
Nov  8 2024
22:36:55
/home/user20/workspace_semicon/Verilog/adder_test/adder_test.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/user20/workspace_semicon/Verilog/adder_test/adder_test.srcs/sim_1/new/tb_Half_adder.v,1752558374,verilog,,,,tb_Half_adder,,,,,,,,
/home/user20/workspace_semicon/Verilog/adder_test/adder_test.srcs/sim_1/new/tb_full_adder.v,1752645180,verilog,,,,tb_fadd_sub_4bit;tb_fadder_4bit_structural;tb_fadder_sub_4bit;tb_full_adder;tb_full_adder_tb,,,,,,,,
/home/user20/workspace_semicon/Verilog/adder_test/adder_test.srcs/sources_1/new/Adder.v,1752647621,verilog,,/home/user20/workspace_semicon/Verilog/adder_test/adder_test.srcs/sim_1/new/tb_full_adder.v,,fadder_4bit_structural;fadder_sub_4bit_behavioral;fadder_sub_4bit_dataflow;fadder_sub_4bit_structural;full_adder_behavioral;full_adder_dataflow;full_adder_structural;half_adder_N_bit;half_adder_behavioral;half_adder_dataflow;half_adder_structual,,,,,,,,
