
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002715                       # Number of seconds simulated
sim_ticks                                  2715133000                       # Number of ticks simulated
final_tick                                 2715133000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61100                       # Simulator instruction rate (inst/s)
host_op_rate                                    99642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55427495                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                    48.99                       # Real time elapsed on the host
sim_insts                                     2992979                       # Number of instructions simulated
sim_ops                                       4881007                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3335                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19517276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          59093974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78611250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19517276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19517276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19517276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         59093974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78611250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7031                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2715021000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.051044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.994744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.142133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          182     21.11%     21.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          486     56.38%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49      5.68%     83.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      3.36%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      2.20%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      1.74%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      1.28%     91.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.93%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      7.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          862                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        52992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19517275.949281305075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 59093974.401990614831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28632250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     97634000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34580.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38944.56                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     63735000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               126266250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19110.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37860.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        78.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     814099.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3862740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2037915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14537040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         162879600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             55379490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6630240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       677325300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       172598880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        164472360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1259723565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            463.963852                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2576242250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9987000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      68900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    641581750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    449453000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59796250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1485415000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2363340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1233375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9274860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         73756800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29382360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2489760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       295167090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        84970560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        431124060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              929762205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            342.437076                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2644113500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3197000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1775641000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    221273000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36558250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    647263750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1384413                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1384413                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            118223                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               791884                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19709                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          791884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             407515                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           384369                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        44767                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      566230                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397615                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           502                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            79                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      358438                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2715134                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             433406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7902682                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1384413                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             427224                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2127161                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  236630                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        112                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           288                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    358397                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19539                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2679340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.687766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.611731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   824761     30.78%     30.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113130      4.22%     35.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36325      1.36%     36.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78328      2.92%     39.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112291      4.19%     43.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56037      2.09%     45.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96478      3.60%     49.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64781      2.42%     51.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1297209     48.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2679340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.509888                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.910605                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   423494                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                621757                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1358359                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                157415                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 118315                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11365086                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 118315                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   522925                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  564770                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2260                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1372793                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 98277                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10668536                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2877                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8189                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    276                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41736                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13520473                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25445505                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15610851                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58469                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7413276                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    413816                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               708361                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              577094                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             88780                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            54658                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9246461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7754754                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            237818                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4365531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5362355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2679340                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.894278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.882974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1144644     42.72%     42.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72085      2.69%     45.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              121040      4.52%     49.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              144604      5.40%     55.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              248816      9.29%     64.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              138261      5.16%     69.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              484649     18.09%     87.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              189614      7.08%     94.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              135627      5.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2679340                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  474182     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    644      0.14%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   424      0.09%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               135      0.03%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              132      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             49770      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6674362     86.07%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1156      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 206      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  402      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  790      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  970      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 608      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                223      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               546366      7.05%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392798      5.07%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45251      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41821      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7754754                       # Type of FU issued
system.cpu.iq.rate                           2.856122                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      475546                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061323                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18721125                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13502896                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7389033                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181087                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109272                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87078                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8089882                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90648                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28746                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       288971                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       268557                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 118315                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  531231                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4392                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9246539                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6555                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                708361                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               577094                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    616                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3529                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            102                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46567                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87778                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               134345                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7563903                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                566201                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            190851                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       963814                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   781879                       # Number of branches executed
system.cpu.iew.exec_stores                     397613                       # Number of stores executed
system.cpu.iew.exec_rate                     2.785830                       # Inst execution rate
system.cpu.iew.wb_sent                        7527057                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7476111                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5450158                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7985295                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.753496                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682524                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4365594                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            118240                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2060225                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.369162                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.944400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       907093     44.03%     44.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       257017     12.48%     56.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183792      8.92%     65.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       150161      7.29%     72.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84472      4.10%     76.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55929      2.71%     79.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62174      3.02%     82.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61350      2.98%     85.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       298237     14.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2060225                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992979                       # Number of instructions committed
system.cpu.commit.committedOps                4881007                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727927                       # Number of memory references committed
system.cpu.commit.loads                        419390                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542904                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8777                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16511      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133516     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377768      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267241      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881007                       # Class of committed instruction
system.cpu.commit.bw_lim_events                298237                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11008589                       # The number of ROB reads
system.cpu.rob.rob_writes                    19120434                       # The number of ROB writes
system.cpu.timesIdled                             486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992979                       # Number of Instructions Simulated
system.cpu.committedOps                       4881007                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.907168                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.907168                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.102332                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.102332                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10294173                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6256734                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48297                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46049                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3579614                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3243518                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2666491                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1000.153026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              838207                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3660                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            229.018306                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1000.153026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13529820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13529820                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       527464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          527464                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307083                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       834547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           834547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       834547                       # number of overall hits
system.cpu.dcache.overall_hits::total          834547                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9384                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1454                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        10838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10838                       # number of overall misses
system.cpu.dcache.overall_misses::total         10838                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    635880000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    635880000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    125739000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    125739000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    761619000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    761619000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    761619000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    761619000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       536848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       536848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       845385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       845385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       845385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       845385                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017480                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004713                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012820                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012820                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012820                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67762.148338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67762.148338                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86477.991747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86477.991747                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70273.020853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70273.020853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70273.020853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70273.020853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6966                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.265896                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1675                       # number of writebacks
system.cpu.dcache.writebacks::total              1675                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7173                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         7178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7178                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2211                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1449                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3660                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    189314000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    189314000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122513000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122513000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    311827000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    311827000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    311827000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    311827000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004329                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004329                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004329                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004329                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85623.699683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85623.699683                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84550.034507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84550.034507                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85198.633880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85198.633880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85198.633880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85198.633880                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2636                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           695.194376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              358092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            426.300000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   695.194376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          734                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            717634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           717634                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       357252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          357252                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       357252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           357252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       357252                       # number of overall hits
system.cpu.icache.overall_hits::total          357252                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1145                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1145                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1145                       # number of overall misses
system.cpu.icache.overall_misses::total          1145                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114479999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114479999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    114479999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114479999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114479999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114479999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       358397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       358397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       358397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       358397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       358397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       358397                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003195                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003195                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003195                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003195                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003195                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99982.531878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99982.531878                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99982.531878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99982.531878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99982.531878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99982.531878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          532                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90465999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90465999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90465999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90465999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90465999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90465999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002344                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002344                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002344                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002344                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107697.617857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107697.617857                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107697.617857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107697.617857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107697.617857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107697.617857                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2725.978921                       # Cycle average of tags in use
system.l2.tags.total_refs                        7235                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.169415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       760.733657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1965.245264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083190                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2946                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101776                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     61215                       # Number of tag accesses
system.l2.tags.data_accesses                    61215                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1675                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              105                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   524                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               629                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1153                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1165                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                1153                       # number of overall hits
system.l2.overall_hits::total                    1165                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 926                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              828                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1581                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2507                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3335                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               828                       # number of overall misses
system.l2.overall_misses::.cpu.data              2507                       # number of overall misses
system.l2.overall_misses::total                  3335                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    107141000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     107141000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87679000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87679000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    169373000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    169373000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     87679000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    276514000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364193000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87679000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    276514000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364193000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          105                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3660                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4500                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3660                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4500                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.638621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.638621                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985714                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.715385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.715385                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.684973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741111                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.684973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741111                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115703.023758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115703.023758                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105892.512077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105892.512077                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107130.297280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107130.297280                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105892.512077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110296.769047                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109203.298351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105892.512077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110296.769047                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109203.298351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            926                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3335                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     88621000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88621000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71119000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71119000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    137753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    137753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     71119000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    226374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    297493000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71119000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    226374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    297493000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.638621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.715385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.715385                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.684973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741111                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.684973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741111                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95703.023758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95703.023758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85892.512077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85892.512077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87130.297280                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87130.297280                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85892.512077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90296.769047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89203.298351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85892.512077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90296.769047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89203.298351                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2409                       # Transaction distribution
system.membus.trans_dist::ReadExReq               926                       # Transaction distribution
system.membus.trans_dist::ReadExResp              926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2409                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3335                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3335000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17730250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2715133000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       341440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 401984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4500                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002222                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4490     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4500                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10804000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2520000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10980000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
