$date
  Thu Mar 31 16:28:54 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_ssi $end
$var reg 1 ! i0 $end
$var reg 1 " i1 $end
$var reg 1 # o $end
$scope module or_gate_inst $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#10000000
1"
1#
1%
1&
#20000000
1!
0"
1$
0%
#30000000
1"
1%
