// Seed: 1749441921
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_4;
  module_0(
      id_3
  );
  wire id_5;
endmodule
module module_3 (
    input supply0 id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    input supply1 id_4
);
  initial
    if (id_1) #1 id_2 <= 1'b0;
    else;
  wire id_6;
  module_0(
      id_6
  );
endmodule
