module sync_r2w #(parameter add_size = 4)
(output reg [add_size:0] rd_ptr_sync,
input [add_size:0] rd_ptr,
input wr_clk, wr_rst);
reg [add_size:0] wq1_rptr;

always @(posedge wr_clk or posedge wr_rst)

if (wr_rst) 
begin
rd_ptr_sync <=0;
wq1_rptr <=0;
end
else
begin
rd_ptr_sync<= wq1_rptr;
wq1_rptr<=rd_ptr;
end
endmodule
