
Starting:    E:\Gowin\Gowin_V1.9.7.03Beta\SynplifyPro\bin64\mbin\synplify.exe
Install:     E:\Gowin\Gowin_V1.9.7.03Beta\SynplifyPro
Hostname:    DESKTOP-7K8757E
Date:        Thu May  6 09:52:23 2021
Version:     Q-2020.03G-Beta1

Arguments:   -product synplify_pro C:/Users/wu/Desktop/gw_dds/DDS/impl/synthesize/DDS.prj
ProductType: synplify_pro

License checkout: synplifypro_gowin
License: synplifypro_gowin from server 45.33.107.56 
Licensed Vendor: gowin


log file: "C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\DDS.srr"
Running: rev_1 in foreground

Running DDS|rev_1

Running Flow: compile (Compile) on DDS|rev_1
# Thu May  6 09:52:26 2021

Running Flow: compile_flow (Compile Process) on DDS|rev_1
# Thu May  6 09:52:26 2021

Running: compiler (Compile Input) on DDS|rev_1
# Thu May  6 09:52:26 2021
Copied C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\synwork\DDS_comp.srs to C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\DDS.srs

compiler completed
# Thu May  6 09:52:28 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on DDS|rev_1
# Thu May  6 09:52:28 2021

multi_srs_gen completed
# Thu May  6 09:52:29 2021

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\synwork\DDS_mult.srs to C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\DDS.srs
Complete: Compile Process on DDS|rev_1

Running: premap (Premap) on DDS|rev_1
# Thu May  6 09:52:29 2021

premap completed with warnings
# Thu May  6 09:52:31 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on DDS|rev_1

Running Flow: map (Map) on DDS|rev_1
# Thu May  6 09:52:31 2021

Running: fpga_mapper (Map & Optimize) on DDS|rev_1
# Thu May  6 09:52:31 2021
Copied C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\synwork\DDS_m.srm to C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\DDS.srm

fpga_mapper completed with warnings
# Thu May  6 09:52:35 2021

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on DDS|rev_1
Complete: Logic Synthesis on DDS|rev_1
NOTE:  This version of the software is not a production release. No warranty is made as to the general availability of features and functionality included in this version or described in the accompanying documentation. The final contents of a production release and its timing remain at the sole discretion of Synopsys.
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=5
@N Implementation 'C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\DDS.prj|rev_1' design hierarchy loaded from database
Opening object source file c:\users\wu\desktop\gw_dds\dds\src\top.v
Copied C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\DDS.srr to C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\backup\DDS.srr
log file: "C:\Users\wu\Desktop\gw_dds\DDS\impl\synthesize\rev_1\DDS.srr"
Running: rev_1 in foreground

Running DDS|rev_1

Running Flow: compile (Compile) on DDS|rev_1
# Thu May  6 09:56:26 2021

Running Flow: compile_flow (Compile Process) on DDS|rev_1
# Thu May  6 09:56:26 2021

Running: compiler (Compile Input) on DDS|rev_1
# Thu May  6 09:56:26 2021

compiler completed
# Thu May  6 09:56:26 2021

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on DDS|rev_1
# Thu May  6 09:56:26 2021
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on DDS|rev_1

Running: premap (Premap) on DDS|rev_1
# Thu May  6 09:56:26 2021
Up-To-Date: premap. No run necessary
Complete: Compile on DDS|rev_1

Running Flow: map (Map) on DDS|rev_1
# Thu May  6 09:56:27 2021

Running: fpga_mapper (Map & Optimize) on DDS|rev_1
# Thu May  6 09:56:27 2021
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on DDS|rev_1
Complete: Logic Synthesis on DDS|rev_1
0License reconnected
exit status=0
License checkin: synplifypro_gowin
