
*** Running vivado
    with args -log design_1_pixel_processor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pixel_processor_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_pixel_processor_0_0.tcl -notrace
Command: synth_design -top design_1_pixel_processor_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 307.270 ; gain = 97.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pixel_processor_0_0' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/synth/design_1_pixel_processor_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pixel_processor' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/6501/sources_1/new/pixel_processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'pixel_processor' (1#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/6501/sources_1/new/pixel_processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_pixel_processor_0_0' (2#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/synth/design_1_pixel_processor_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 398.773 ; gain = 189.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 398.773 ; gain = 189.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/design_1_pixel_processor_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/design_1_pixel_processor_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 636.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 636.168 ; gain = 426.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 636.168 ; gain = 426.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 636.168 ; gain = 426.453
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 636.168 ; gain = 426.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---RAMs : 
	            7200K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pixel_processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---RAMs : 
	            7200K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[0]' (FD) to 'inst/pxl_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[1]' (FD) to 'inst/pxl_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[2]' (FD) to 'inst/pxl_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[3]' (FD) to 'inst/pxl_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[4]' (FD) to 'inst/pxl_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[5]' (FD) to 'inst/pxl_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[6]' (FD) to 'inst/pxl_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[7]' (FD) to 'inst/pxl_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[8]' (FD) to 'inst/pxl_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[9]' (FD) to 'inst/pxl_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[10]' (FD) to 'inst/pxl_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[11]' (FD) to 'inst/pxl_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[12]' (FD) to 'inst/pxl_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[13]' (FD) to 'inst/pxl_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[14]' (FD) to 'inst/pxl_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pxl_out_reg[15]' (FD) to 'inst/pxl_out_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1192.988 ; gain = 983.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+-----------+----------------------+---------------------+
|Module Name     | RTL Object | Inference | Size (Depth x Width) | Primitives          | 
+----------------+------------+-----------+----------------------+---------------------+
|pixel_processor | bram_reg   | Implied   | 1024 K x 8           | RAM256X1S x 28800   | 
+----------------+------------+-----------+----------------------+---------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 1192.988 ; gain = 983.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1192.988 ; gain = 983.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 1860.113 ; gain = 1650.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 1865.297 ; gain = 1655.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:31 . Memory (MB): peak = 1865.297 ; gain = 1655.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:33 . Memory (MB): peak = 1865.297 ; gain = 1655.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 1865.297 ; gain = 1655.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 1865.297 ; gain = 1655.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 1865.297 ; gain = 1655.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    14|
|2     |LUT1      |    33|
|3     |LUT2      |   147|
|4     |LUT3      |   244|
|5     |LUT4      | 30687|
|6     |LUT5      |  8491|
|7     |LUT6      | 28036|
|8     |MUXF7     |  3832|
|9     |MUXF8     |  1904|
|10    |RAM256X1S | 28800|
|11    |FDRE      |   262|
+------+----------+------+

Report Instance Areas: 
+------+---------+----------------+-------+
|      |Instance |Module          |Cells  |
+------+---------+----------------+-------+
|1     |top      |                | 102450|
|2     |  inst   |pixel_processor | 102450|
+------+---------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 1865.297 ; gain = 1655.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 1865.297 ; gain = 1393.508
Synthesis Optimization Complete : Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 1865.297 ; gain = 1655.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28814 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 21 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_pixel_processor_0_0' is not ideal for floorplanning, since the cellview 'pixel_processor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_pixel_processor_0_0/constrs_1/imports/Xilinx/zybo-master.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28800 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 28800 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 1865.297 ; gain = 1634.289
INFO: [Common 17-1381] The checkpoint 'C:/Users/speci/vivado/hdmi_vga/hdmi_vga.runs/design_1_pixel_processor_0_0_synth_1/design_1_pixel_processor_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1865.297 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1865.297 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1865.297 ; gain = 0.000
