`timescale 1 ps/ 1 ps

module Blinky(
	clk,
	bank0,
	bank1,
	bank2,
	bank3);
input	clk;
output	[7:0] bank0;
output	[7:0] bank1;
output	[7:0] bank2;
output	[7:0] bank3;

wire	[10:0] syn__000_;
//wire	syn__000_[0];
wire	[10:0] addr;
//wire	addr[0];
wire	\addr[0]_inv ;
//wire	addr[10];
//wire	addr[1];
//wire	addr[2];
//wire	addr[3];
//wire	addr[4];
//wire	addr[5];
//wire	addr[6];
//wire	addr[7];
//wire	addr[8];
//wire	addr[9];
wire	[14:0] syn__001_;
//wire	syn__001_[0];
wire	[14:0] counter;
//wire	counter[0];
wire	\counter[0]_inv ;
//wire	counter[10];
//wire	counter[11];
//wire	counter[12];
//wire	counter[13];
//wire	counter[14];
//wire	counter[1];
//wire	counter[2];
//wire	counter[3];
//wire	counter[4];
//wire	counter[5];
//wire	counter[6];
//wire	counter[7];
//wire	counter[8];
//wire	counter[9];
wire	\gnd~I_int ;
wire	\prom.clka ;
//wire	syn__000_[10];
//wire	syn__000_[1];
//wire	syn__000_[2];
//wire	syn__000_[3];
//wire	syn__000_[4];
//wire	syn__000_[5];
//wire	syn__000_[6];
//wire	syn__000_[7];
//wire	syn__000_[8];
//wire	syn__000_[9];
//wire	syn__001_[10];
//wire	syn__001_[11];
//wire	syn__001_[12];
//wire	syn__001_[13];
//wire	syn__001_[14];
//wire	syn__001_[1];
//wire	syn__001_[2];
//wire	syn__001_[3];
//wire	syn__001_[4];
//wire	syn__001_[5];
//wire	syn__001_[6];
//wire	syn__001_[7];
//wire	syn__001_[8];
//wire	syn__001_[9];
wire	syn__002_;
wire	syn__003_;
wire	syn__004_;
wire	syn__005_;
wire	syn__006_;
wire	syn__007_;
wire	syn__008_;
wire	syn__009_;
wire	syn__010_;
wire	syn__011_;
wire	syn__012_;
wire	syn__013_;
wire	[7:0] syn__014_;
//wire	syn__014_[0];
//wire	syn__014_[1];
//wire	syn__014_[2];
//wire	syn__014_[3];
//wire	syn__014_[4];
//wire	syn__014_[5];
//wire	syn__014_[6];
//wire	syn__014_[7];
wire	[7:0] syn__015_;
//wire	syn__015_[0];
//wire	syn__015_[1];
//wire	syn__015_[2];
//wire	syn__015_[3];
//wire	syn__015_[4];
//wire	syn__015_[5];
//wire	syn__015_[6];
//wire	syn__015_[7];
wire	[7:0] syn__016_;
//wire	syn__016_[0];
//wire	syn__016_[1];
//wire	syn__016_[2];
//wire	syn__016_[3];
//wire	syn__016_[4];
//wire	syn__016_[5];
//wire	syn__016_[6];
//wire	syn__016_[7];
wire	[7:0] syn__017_;
//wire	syn__017_[0];
//wire	syn__017_[1];
//wire	syn__017_[2];
//wire	syn__017_[3];
//wire	syn__017_[4];
//wire	syn__017_[5];
//wire	syn__017_[6];
//wire	syn__017_[7];
wire	syn__018_;

assign vcc = 1'b1;
assign gnd = 1'b0;

// Location: BBOX_X4_Y4_N0
alta_bram \prom.ram_inst (
	.DataInA({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.DataInB({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.AddressA({addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], \gnd~I_int }),
	.AddressB({addr[10], addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], vcc}),
	.DataOutA({syn__015_[7], syn__015_[6], syn__015_[5], syn__015_[4], syn__015_[3], syn__015_[2], syn__015_[1], syn__015_[0], syn__014_[7], syn__014_[6], syn__014_[5], syn__014_[4], syn__014_[3], syn__014_[2], syn__014_[1], syn__014_[0]}),
	.DataOutB({syn__017_[7], syn__017_[6], syn__017_[5], syn__017_[4], syn__017_[3], syn__017_[2], syn__017_[1], syn__017_[0], syn__016_[7], syn__016_[6], syn__016_[5], syn__016_[4], syn__016_[3], syn__016_[2], syn__016_[1], syn__016_[0]}),
	.Clk0(\prom.clka ),
	.ClkEn0(vcc),
	.AsyncReset0(gnd),
	.Clk1(\prom.clka ),
	.ClkEn1(vcc),
	.AsyncReset1(gnd),
	.WeRenA(gnd),
	.WeRenB(gnd));
defparam \prom.ram_inst .CLKMODE = 1'b1;
defparam \prom.ram_inst .PORTA_WIDTH = 4'b1111;
defparam \prom.ram_inst .PORTB_WIDTH = 4'b1111;
defparam \prom.ram_inst .PORTA_WRITEMODE = 1'b0;
defparam \prom.ram_inst .PORTB_WRITEMODE = 1'b0;
defparam \prom.ram_inst .PORTA_WRITETHRU = 1'b0;
defparam \prom.ram_inst .PORTB_WRITETHRU = 1'b0;
defparam \prom.ram_inst .PORTA_OUTREG = 1'b1;
defparam \prom.ram_inst .PORTB_OUTREG = 1'b1;
defparam \prom.ram_inst .PORTB_READONLY = 1'b0;
defparam \prom.ram_inst .INIT_VAL = 4608'h00FF00FF00FFFF00FF00000000FF00000000000000FF0000000000000000000000FF000000000000FF00000000000000FF000000FF0000FF0000FF00FF00FF00FF00FF00000000FF0000000000000000000000FF000000FF000000FF000000FF00000000FF00000000FF0000000000FF000000000000FF000000000000FFFF00000000000000FFFF00000000000000FFFF00000000000000000000FFFF0000000000000000000000FFFF00000000000000000000000000FFFFFF00000000000000000000000000000000FFFFFFFF000000000000000000000000000000000000FFFFFFFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000;

// Location: PIN_41
// alta_io_obuf syn__055_(
alta_rio syn__055_(
	.datain(syn__014_[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[0]));
defparam syn__055_.CFG_KEEP = 2'b00;
// defparam syn__055_.open_drain_output = "false";

// Location: PIN_42
// alta_io_obuf syn__056_(
alta_rio syn__056_(
	.datain(syn__014_[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[1]));
defparam syn__056_.CFG_KEEP = 2'b00;
// defparam syn__056_.open_drain_output = "false";

// Location: PIN_43
// alta_io_obuf syn__057_(
alta_rio syn__057_(
	.datain(syn__014_[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[2]));
defparam syn__057_.CFG_KEEP = 2'b00;
// defparam syn__057_.open_drain_output = "false";

// Location: PIN_44
// alta_io_obuf syn__058_(
alta_rio syn__058_(
	.datain(syn__014_[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[3]));
defparam syn__058_.CFG_KEEP = 2'b00;
// defparam syn__058_.open_drain_output = "false";

// Location: PIN_45
// alta_io_obuf syn__059_(
alta_rio syn__059_(
	.datain(syn__014_[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[4]));
defparam syn__059_.CFG_KEEP = 2'b00;
// defparam syn__059_.open_drain_output = "false";

// Location: PIN_46
// alta_io_obuf syn__060_(
alta_rio syn__060_(
	.datain(syn__014_[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[5]));
defparam syn__060_.CFG_KEEP = 2'b00;
// defparam syn__060_.open_drain_output = "false";

// Location: PIN_47
// alta_io_obuf syn__061_(
alta_rio syn__061_(
	.datain(syn__014_[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[6]));
defparam syn__061_.CFG_KEEP = 2'b00;
// defparam syn__061_.open_drain_output = "false";

// Location: PIN_48
// alta_io_obuf syn__062_(
alta_rio syn__062_(
	.datain(syn__014_[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[7]));
defparam syn__062_.CFG_KEEP = 2'b00;
// defparam syn__062_.open_drain_output = "false";

// Location: PIN_49
// alta_io_obuf syn__063_(
alta_rio syn__063_(
	.datain(syn__015_[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[0]));
defparam syn__063_.CFG_KEEP = 2'b00;
// defparam syn__063_.open_drain_output = "false";

// Location: PIN_50
// alta_io_obuf syn__064_(
alta_rio syn__064_(
	.datain(syn__015_[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[1]));
defparam syn__064_.CFG_KEEP = 2'b00;
// defparam syn__064_.open_drain_output = "false";

// Location: PIN_51
// alta_io_obuf syn__065_(
alta_rio syn__065_(
	.datain(syn__015_[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[2]));
defparam syn__065_.CFG_KEEP = 2'b00;
// defparam syn__065_.open_drain_output = "false";

// Location: PIN_52
// alta_io_obuf syn__066_(
alta_rio syn__066_(
	.datain(syn__015_[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[3]));
defparam syn__066_.CFG_KEEP = 2'b00;
// defparam syn__066_.open_drain_output = "false";

// Location: PIN_53
// alta_io_obuf syn__067_(
alta_rio syn__067_(
	.datain(syn__015_[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[4]));
defparam syn__067_.CFG_KEEP = 2'b00;
// defparam syn__067_.open_drain_output = "false";

// Location: PIN_54
// alta_io_obuf syn__068_(
alta_rio syn__068_(
	.datain(syn__015_[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[5]));
defparam syn__068_.CFG_KEEP = 2'b00;
// defparam syn__068_.open_drain_output = "false";

// Location: PIN_55
// alta_io_obuf syn__069_(
alta_rio syn__069_(
	.datain(syn__015_[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[6]));
defparam syn__069_.CFG_KEEP = 2'b00;
// defparam syn__069_.open_drain_output = "false";

// Location: PIN_56
// alta_io_obuf syn__070_(
alta_rio syn__070_(
	.datain(syn__015_[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[7]));
defparam syn__070_.CFG_KEEP = 2'b00;
// defparam syn__070_.open_drain_output = "false";

// Location: PIN_57
// alta_io_obuf syn__071_(
alta_rio syn__071_(
	.datain(syn__016_[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[0]));
defparam syn__071_.CFG_KEEP = 2'b00;
// defparam syn__071_.open_drain_output = "false";

// Location: PIN_58
// alta_io_obuf syn__072_(
alta_rio syn__072_(
	.datain(syn__016_[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[1]));
defparam syn__072_.CFG_KEEP = 2'b00;
// defparam syn__072_.open_drain_output = "false";

// Location: PIN_59
// alta_io_obuf syn__073_(
alta_rio syn__073_(
	.datain(syn__016_[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[2]));
defparam syn__073_.CFG_KEEP = 2'b00;
// defparam syn__073_.open_drain_output = "false";

// Location: PIN_60
// alta_io_obuf syn__074_(
alta_rio syn__074_(
	.datain(syn__016_[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[3]));
defparam syn__074_.CFG_KEEP = 2'b00;
// defparam syn__074_.open_drain_output = "false";

// Location: PIN_61
// alta_io_obuf syn__075_(
alta_rio syn__075_(
	.datain(syn__016_[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[4]));
defparam syn__075_.CFG_KEEP = 2'b00;
// defparam syn__075_.open_drain_output = "false";

// Location: PIN_62
// alta_io_obuf syn__076_(
alta_rio syn__076_(
	.datain(syn__016_[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[5]));
defparam syn__076_.CFG_KEEP = 2'b00;
// defparam syn__076_.open_drain_output = "false";

// Location: PIN_63
// alta_io_obuf syn__077_(
alta_rio syn__077_(
	.datain(syn__016_[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[6]));
defparam syn__077_.CFG_KEEP = 2'b00;
// defparam syn__077_.open_drain_output = "false";

// Location: PIN_64
// alta_io_obuf syn__078_(
alta_rio syn__078_(
	.datain(syn__016_[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[7]));
defparam syn__078_.CFG_KEEP = 2'b00;
// defparam syn__078_.open_drain_output = "false";

// Location: PIN_65
// alta_io_obuf syn__079_(
alta_rio syn__079_(
	.datain(syn__017_[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[0]));
defparam syn__079_.CFG_KEEP = 2'b00;
// defparam syn__079_.open_drain_output = "false";

// Location: PIN_66
// alta_io_obuf syn__080_(
alta_rio syn__080_(
	.datain(syn__017_[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[1]));
defparam syn__080_.CFG_KEEP = 2'b00;
// defparam syn__080_.open_drain_output = "false";

// Location: PIN_67
// alta_io_obuf syn__081_(
alta_rio syn__081_(
	.datain(syn__017_[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[2]));
defparam syn__081_.CFG_KEEP = 2'b00;
// defparam syn__081_.open_drain_output = "false";

// Location: PIN_68
// alta_io_obuf syn__082_(
alta_rio syn__082_(
	.datain(syn__017_[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[3]));
defparam syn__082_.CFG_KEEP = 2'b00;
// defparam syn__082_.open_drain_output = "false";

// Location: PIN_69
// alta_io_obuf syn__083_(
alta_rio syn__083_(
	.datain(syn__017_[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[4]));
defparam syn__083_.CFG_KEEP = 2'b00;
// defparam syn__083_.open_drain_output = "false";

// Location: PIN_70
// alta_io_obuf syn__084_(
alta_rio syn__084_(
	.datain(syn__017_[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[5]));
defparam syn__084_.CFG_KEEP = 2'b00;
// defparam syn__084_.open_drain_output = "false";

// Location: PIN_71
// alta_io_obuf syn__085_(
alta_rio syn__085_(
	.datain(syn__017_[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[6]));
defparam syn__085_.CFG_KEEP = 2'b00;
// defparam syn__085_.open_drain_output = "false";

// Location: PIN_72
// alta_io_obuf syn__086_(
alta_rio syn__086_(
	.datain(syn__017_[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[7]));
defparam syn__086_.CFG_KEEP = 2'b00;
// defparam syn__086_.open_drain_output = "false";

// Location: PIN_73
// alta_io_ibuf syn__087_(
alta_rio syn__087_(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(syn__018_),
	.regout(),
	.padio(clk));
defparam syn__087_.CFG_KEEP = 2'b00;
// defparam syn__087_.differential_mode = "false";
// defparam syn__087_.simulate_z_as = "Z";

// Location: LCCELL_X1009_Y1001_N0
// alta_lcell_comb syn__029_(
// Location: LCCELL_X1009_Y1001_N0
// alta_lcell_ff syn__111_(
alta_slice syn__111_(
	.A(syn__007_),
	.B(counter[4]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[5]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[5]),
	.Cout(),
	.Q(counter[5]));
defparam syn__111_.mask = 16'h7878;
defparam syn__111_.mode = "logic";
defparam syn__111_.modeMux = 1'b0;
defparam syn__111_.FeedbackMux = 1'b1;
defparam syn__111_.ShiftMux = 1'b0;
defparam syn__111_.BypassEn = 1'b0;
defparam syn__111_.CarryEnb = 1'b1;
defparam syn__111_.AsyncResetMux = 2'b00;
defparam syn__111_.SyncResetMux = 2'bxx;
defparam syn__111_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N10
// alta_lcell_comb syn__028_(
alta_slice syn__028_(
	.A(counter[0]),
	.B(counter[1]),
	.C(counter[2]),
	.D(counter[3]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__007_),
	.Cout(),
	.Q());
defparam syn__028_.mask = 16'h8000;
defparam syn__028_.mode = "logic";
defparam syn__028_.modeMux = 1'b0;
defparam syn__028_.FeedbackMux = 1'b0;
defparam syn__028_.ShiftMux = 1'b0;
defparam syn__028_.BypassEn = 1'b0;
defparam syn__028_.CarryEnb = 1'b1;
defparam syn__028_.AsyncResetMux = 2'bxx;
defparam syn__028_.SyncResetMux = 2'bxx;
defparam syn__028_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N12
// alta_lcell_comb syn__031_(
// Location: LCCELL_X1009_Y1001_N12
// alta_lcell_ff syn__113_(
alta_slice syn__113_(
	.A(syn__008_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[7]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[7]),
	.Cout(),
	.Q(counter[7]));
defparam syn__113_.mask = 16'h5A5A;
defparam syn__113_.mode = "logic";
defparam syn__113_.modeMux = 1'b0;
defparam syn__113_.FeedbackMux = 1'b1;
defparam syn__113_.ShiftMux = 1'b0;
defparam syn__113_.BypassEn = 1'b0;
defparam syn__113_.CarryEnb = 1'b1;
defparam syn__113_.AsyncResetMux = 2'b00;
defparam syn__113_.SyncResetMux = 2'bxx;
defparam syn__113_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N14
// alta_lcell_comb syn__025_(
// Location: LCCELL_X1009_Y1001_N14
// alta_lcell_ff syn__108_(
alta_slice syn__108_(
	.A(counter[0]),
	.B(counter[1]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[2]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[2]),
	.Cout(),
	.Q(counter[2]));
defparam syn__108_.mask = 16'h7878;
defparam syn__108_.mode = "logic";
defparam syn__108_.modeMux = 1'b0;
defparam syn__108_.FeedbackMux = 1'b1;
defparam syn__108_.ShiftMux = 1'b0;
defparam syn__108_.BypassEn = 1'b0;
defparam syn__108_.CarryEnb = 1'b1;
defparam syn__108_.AsyncResetMux = 2'b00;
defparam syn__108_.SyncResetMux = 2'bxx;
defparam syn__108_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N16
// alta_lcell_comb syn__036_(
alta_slice syn__036_(
	.A(syn__008_),
	.B(counter[7]),
	.C(counter[8]),
	.D(counter[9]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__009_),
	.Cout(),
	.Q());
defparam syn__036_.mask = 16'h8000;
defparam syn__036_.mode = "logic";
defparam syn__036_.modeMux = 1'b0;
defparam syn__036_.FeedbackMux = 1'b0;
defparam syn__036_.ShiftMux = 1'b0;
defparam syn__036_.BypassEn = 1'b0;
defparam syn__036_.CarryEnb = 1'b1;
defparam syn__036_.AsyncResetMux = 2'bxx;
defparam syn__036_.SyncResetMux = 2'bxx;
defparam syn__036_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N18
// alta_lcell_comb syn__032_(
alta_slice syn__032_(
	.A(syn__007_),
	.B(counter[4]),
	.C(counter[5]),
	.D(counter[6]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__008_),
	.Cout(),
	.Q());
defparam syn__032_.mask = 16'h8000;
defparam syn__032_.mode = "logic";
defparam syn__032_.modeMux = 1'b0;
defparam syn__032_.FeedbackMux = 1'b0;
defparam syn__032_.ShiftMux = 1'b0;
defparam syn__032_.BypassEn = 1'b0;
defparam syn__032_.CarryEnb = 1'b1;
defparam syn__032_.AsyncResetMux = 2'bxx;
defparam syn__032_.SyncResetMux = 2'bxx;
defparam syn__032_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N2
// alta_lcell_comb syn__027_(
// Location: LCCELL_X1009_Y1001_N2
// alta_lcell_ff syn__110_(
alta_slice syn__110_(
	.A(syn__007_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[4]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[4]),
	.Cout(),
	.Q(counter[4]));
defparam syn__110_.mask = 16'h5A5A;
defparam syn__110_.mode = "logic";
defparam syn__110_.modeMux = 1'b0;
defparam syn__110_.FeedbackMux = 1'b1;
defparam syn__110_.ShiftMux = 1'b0;
defparam syn__110_.BypassEn = 1'b0;
defparam syn__110_.CarryEnb = 1'b1;
defparam syn__110_.AsyncResetMux = 2'b00;
defparam syn__110_.SyncResetMux = 2'bxx;
defparam syn__110_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N20
// alta_lcell_comb syn__022_(
alta_slice syn__022_(
	.A(counter[4]),
	.B(counter[5]),
	.C(counter[6]),
	.D(counter[7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__005_),
	.Cout(),
	.Q());
defparam syn__022_.mask = 16'h0001;
defparam syn__022_.mode = "logic";
defparam syn__022_.modeMux = 1'b0;
defparam syn__022_.FeedbackMux = 1'b0;
defparam syn__022_.ShiftMux = 1'b0;
defparam syn__022_.BypassEn = 1'b0;
defparam syn__022_.CarryEnb = 1'b1;
defparam syn__022_.AsyncResetMux = 2'bxx;
defparam syn__022_.SyncResetMux = 2'bxx;
defparam syn__022_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N22
// alta_lcell_comb syn__026_(
// Location: LCCELL_X1009_Y1001_N22
// alta_lcell_ff syn__109_(
alta_slice syn__109_(
	.A(counter[0]),
	.B(counter[1]),
	.C(vcc),
	.D(counter[2]),
	.Cin(),
	.Qin(counter[3]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[3]),
	.Cout(),
	.Q(counter[3]));
defparam syn__109_.mask = 16'h78F0;
defparam syn__109_.mode = "logic";
defparam syn__109_.modeMux = 1'b0;
defparam syn__109_.FeedbackMux = 1'b1;
defparam syn__109_.ShiftMux = 1'b0;
defparam syn__109_.BypassEn = 1'b0;
defparam syn__109_.CarryEnb = 1'b1;
defparam syn__109_.AsyncResetMux = 2'b00;
defparam syn__109_.SyncResetMux = 2'bxx;
defparam syn__109_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N24
// alta_lcell_comb syn__024_(
// Location: LCCELL_X1009_Y1001_N24
// alta_lcell_ff syn__107_(
alta_slice syn__107_(
	.A(counter[0]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[1]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[1]),
	.Cout(),
	.Q(counter[1]));
defparam syn__107_.mask = 16'h5A5A;
defparam syn__107_.mode = "logic";
defparam syn__107_.modeMux = 1'b0;
defparam syn__107_.FeedbackMux = 1'b1;
defparam syn__107_.ShiftMux = 1'b0;
defparam syn__107_.BypassEn = 1'b0;
defparam syn__107_.CarryEnb = 1'b1;
defparam syn__107_.AsyncResetMux = 2'b00;
defparam syn__107_.SyncResetMux = 2'bxx;
defparam syn__107_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N26
// alta_lcell_comb \counter[0]_inv~I (
// Location: LCCELL_X1009_Y1001_N26
// alta_lcell_ff syn__106_(
alta_slice syn__106_(
	.A(),
	.B(),
	.C(vcc),
	.D(),
	.Cin(),
	.Qin(counter[0]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\counter[0]_inv ),
	.Cout(),
	.Q(counter[0]));
defparam syn__106_.mask = 16'h0F0F;
defparam syn__106_.mode = "logic";
defparam syn__106_.modeMux = 1'b0;
defparam syn__106_.FeedbackMux = 1'b1;
defparam syn__106_.ShiftMux = 1'b0;
defparam syn__106_.BypassEn = 1'b0;
defparam syn__106_.CarryEnb = 1'b1;
defparam syn__106_.AsyncResetMux = 2'b00;
defparam syn__106_.SyncResetMux = 2'bxx;
defparam syn__106_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N28
// alta_lcell_comb syn__033_(
// Location: LCCELL_X1009_Y1001_N28
// alta_lcell_ff syn__114_(
alta_slice syn__114_(
	.A(syn__008_),
	.B(counter[7]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[8]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[8]),
	.Cout(),
	.Q(counter[8]));
defparam syn__114_.mask = 16'h7878;
defparam syn__114_.mode = "logic";
defparam syn__114_.modeMux = 1'b0;
defparam syn__114_.FeedbackMux = 1'b1;
defparam syn__114_.ShiftMux = 1'b0;
defparam syn__114_.BypassEn = 1'b0;
defparam syn__114_.CarryEnb = 1'b1;
defparam syn__114_.AsyncResetMux = 2'b00;
defparam syn__114_.SyncResetMux = 2'bxx;
defparam syn__114_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N30
// alta_lcell_comb syn__020_(
alta_slice syn__020_(
	.A(counter[9]),
	.B(counter[10]),
	.C(counter[13]),
	.D(syn__004_),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__003_),
	.Cout(),
	.Q());
defparam syn__020_.mask = 16'h0100;
defparam syn__020_.mode = "logic";
defparam syn__020_.modeMux = 1'b0;
defparam syn__020_.FeedbackMux = 1'b0;
defparam syn__020_.ShiftMux = 1'b0;
defparam syn__020_.BypassEn = 1'b0;
defparam syn__020_.CarryEnb = 1'b1;
defparam syn__020_.AsyncResetMux = 2'bxx;
defparam syn__020_.SyncResetMux = 2'bxx;
defparam syn__020_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N4
// alta_lcell_comb syn__034_(
// Location: LCCELL_X1009_Y1001_N4
// alta_lcell_ff syn__088_(
alta_slice syn__088_(
	.A(syn__008_),
	.B(counter[7]),
	.C(vcc),
	.D(counter[8]),
	.Cin(),
	.Qin(counter[9]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[9]),
	.Cout(),
	.Q(counter[9]));
defparam syn__088_.mask = 16'h78F0;
defparam syn__088_.mode = "logic";
defparam syn__088_.modeMux = 1'b0;
defparam syn__088_.FeedbackMux = 1'b1;
defparam syn__088_.ShiftMux = 1'b0;
defparam syn__088_.BypassEn = 1'b0;
defparam syn__088_.CarryEnb = 1'b1;
defparam syn__088_.AsyncResetMux = 2'b00;
defparam syn__088_.SyncResetMux = 2'bxx;
defparam syn__088_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N6
// alta_lcell_comb syn__030_(
// Location: LCCELL_X1009_Y1001_N6
// alta_lcell_ff syn__112_(
alta_slice syn__112_(
	.A(syn__007_),
	.B(counter[4]),
	.C(vcc),
	.D(counter[5]),
	.Cin(),
	.Qin(counter[6]),
	.Clk(syn__018__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[6]),
	.Cout(),
	.Q(counter[6]));
defparam syn__112_.mask = 16'h78F0;
defparam syn__112_.mode = "logic";
defparam syn__112_.modeMux = 1'b0;
defparam syn__112_.FeedbackMux = 1'b1;
defparam syn__112_.ShiftMux = 1'b0;
defparam syn__112_.BypassEn = 1'b0;
defparam syn__112_.CarryEnb = 1'b1;
defparam syn__112_.AsyncResetMux = 2'b00;
defparam syn__112_.SyncResetMux = 2'bxx;
defparam syn__112_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N8
// alta_lcell_comb syn__021_(
alta_slice syn__021_(
	.A(counter[0]),
	.B(counter[1]),
	.C(counter[2]),
	.D(counter[3]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__004_),
	.Cout(),
	.Q());
defparam syn__021_.mask = 16'h0001;
defparam syn__021_.mode = "logic";
defparam syn__021_.modeMux = 1'b0;
defparam syn__021_.FeedbackMux = 1'b0;
defparam syn__021_.ShiftMux = 1'b0;
defparam syn__021_.BypassEn = 1'b0;
defparam syn__021_.CarryEnb = 1'b1;
defparam syn__021_.AsyncResetMux = 2'bxx;
defparam syn__021_.SyncResetMux = 2'bxx;
defparam syn__021_.SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X1009_Y1001_N0
alta_clkenctrl clken_ctrl_X1009_Y1001_N0(.ClkIn(syn__018_), .ClkEn(), .ClkOut(syn__018__X1009_Y1001_SIG_VCC));
defparam clken_ctrl_X1009_Y1001_N0.ClkMux = 2'b10;
defparam clken_ctrl_X1009_Y1001_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X1009_Y1001_N0
alta_asyncctrl asyncreset_ctrl_X1009_Y1001_N0(.Din(), .Dout(AsyncReset_X1009_Y1001_GND));
defparam asyncreset_ctrl_X1009_Y1001_N0.AsyncCtrlMux = 2'b00;
// Location: LCCELL_X1011_Y1001_N0
// alta_lcell_comb syn__049_(
// Location: LCCELL_X1011_Y1001_N0
// alta_lcell_ff syn__102_(
alta_slice syn__102_(
	.A(syn__012_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(addr[7]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[7]),
	.Cout(),
	.Q(addr[7]));
defparam syn__102_.mask = 16'h5A5A;
defparam syn__102_.mode = "logic";
defparam syn__102_.modeMux = 1'b0;
defparam syn__102_.FeedbackMux = 1'b1;
defparam syn__102_.ShiftMux = 1'b0;
defparam syn__102_.BypassEn = 1'b0;
defparam syn__102_.CarryEnb = 1'b1;
defparam syn__102_.AsyncResetMux = 2'b00;
defparam syn__102_.SyncResetMux = 2'bxx;
defparam syn__102_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N10
// alta_lcell_comb syn__051_(
// Location: LCCELL_X1011_Y1001_N10
// alta_lcell_ff syn__103_(
alta_slice syn__103_(
	.A(syn__012_),
	.B(addr[7]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(addr[8]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[8]),
	.Cout(),
	.Q(addr[8]));
defparam syn__103_.mask = 16'h7878;
defparam syn__103_.mode = "logic";
defparam syn__103_.modeMux = 1'b0;
defparam syn__103_.FeedbackMux = 1'b1;
defparam syn__103_.ShiftMux = 1'b0;
defparam syn__103_.BypassEn = 1'b0;
defparam syn__103_.CarryEnb = 1'b1;
defparam syn__103_.AsyncResetMux = 2'b00;
defparam syn__103_.SyncResetMux = 2'bxx;
defparam syn__103_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N12
// alta_lcell_comb syn__042_(
// Location: LCCELL_X1011_Y1001_N12
// alta_lcell_ff syn__096_(
alta_slice syn__096_(
	.A(addr[0]),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(addr[1]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[1]),
	.Cout(),
	.Q(addr[1]));
defparam syn__096_.mask = 16'h5A5A;
defparam syn__096_.mode = "logic";
defparam syn__096_.modeMux = 1'b0;
defparam syn__096_.FeedbackMux = 1'b1;
defparam syn__096_.ShiftMux = 1'b0;
defparam syn__096_.BypassEn = 1'b0;
defparam syn__096_.CarryEnb = 1'b1;
defparam syn__096_.AsyncResetMux = 2'b00;
defparam syn__096_.SyncResetMux = 2'bxx;
defparam syn__096_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N14
// alta_lcell_comb syn__043_(
// Location: LCCELL_X1011_Y1001_N14
// alta_lcell_ff syn__097_(
alta_slice syn__097_(
	.A(addr[0]),
	.B(addr[1]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(addr[2]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[2]),
	.Cout(),
	.Q(addr[2]));
defparam syn__097_.mask = 16'h7878;
defparam syn__097_.mode = "logic";
defparam syn__097_.modeMux = 1'b0;
defparam syn__097_.FeedbackMux = 1'b1;
defparam syn__097_.ShiftMux = 1'b0;
defparam syn__097_.BypassEn = 1'b0;
defparam syn__097_.CarryEnb = 1'b1;
defparam syn__097_.AsyncResetMux = 2'b00;
defparam syn__097_.SyncResetMux = 2'bxx;
defparam syn__097_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N16
// alta_lcell_comb syn__050_(
alta_slice syn__050_(
	.A(syn__011_),
	.B(addr[4]),
	.C(addr[5]),
	.D(addr[6]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__012_),
	.Cout(),
	.Q());
defparam syn__050_.mask = 16'h8000;
defparam syn__050_.mode = "logic";
defparam syn__050_.modeMux = 1'b0;
defparam syn__050_.FeedbackMux = 1'b0;
defparam syn__050_.ShiftMux = 1'b0;
defparam syn__050_.BypassEn = 1'b0;
defparam syn__050_.CarryEnb = 1'b1;
defparam syn__050_.AsyncResetMux = 2'bxx;
defparam syn__050_.SyncResetMux = 2'bxx;
defparam syn__050_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N18
// alta_lcell_comb \addr[0]_inv~I (
// Location: LCCELL_X1011_Y1001_N18
// alta_lcell_ff syn__095_(
alta_slice syn__095_(
	.A(),
	.B(),
	.C(vcc),
	.D(),
	.Cin(),
	.Qin(addr[0]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\addr[0]_inv ),
	.Cout(),
	.Q(addr[0]));
defparam syn__095_.mask = 16'h0F0F;
defparam syn__095_.mode = "logic";
defparam syn__095_.modeMux = 1'b0;
defparam syn__095_.FeedbackMux = 1'b1;
defparam syn__095_.ShiftMux = 1'b0;
defparam syn__095_.BypassEn = 1'b0;
defparam syn__095_.CarryEnb = 1'b1;
defparam syn__095_.AsyncResetMux = 2'b00;
defparam syn__095_.SyncResetMux = 2'bxx;
defparam syn__095_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N2
// alta_lcell_comb syn__047_(
// Location: LCCELL_X1011_Y1001_N2
// alta_lcell_ff syn__100_(
alta_slice syn__100_(
	.A(syn__011_),
	.B(addr[4]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(addr[5]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[5]),
	.Cout(),
	.Q(addr[5]));
defparam syn__100_.mask = 16'h7878;
defparam syn__100_.mode = "logic";
defparam syn__100_.modeMux = 1'b0;
defparam syn__100_.FeedbackMux = 1'b1;
defparam syn__100_.ShiftMux = 1'b0;
defparam syn__100_.BypassEn = 1'b0;
defparam syn__100_.CarryEnb = 1'b1;
defparam syn__100_.AsyncResetMux = 2'b00;
defparam syn__100_.SyncResetMux = 2'bxx;
defparam syn__100_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N20
// alta_lcell_comb syn__044_(
// Location: LCCELL_X1011_Y1001_N20
// alta_lcell_ff syn__098_(
alta_slice syn__098_(
	.A(addr[0]),
	.B(addr[1]),
	.C(vcc),
	.D(addr[2]),
	.Cin(),
	.Qin(addr[3]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[3]),
	.Cout(),
	.Q(addr[3]));
defparam syn__098_.mask = 16'h78F0;
defparam syn__098_.mode = "logic";
defparam syn__098_.modeMux = 1'b0;
defparam syn__098_.FeedbackMux = 1'b1;
defparam syn__098_.ShiftMux = 1'b0;
defparam syn__098_.BypassEn = 1'b0;
defparam syn__098_.CarryEnb = 1'b1;
defparam syn__098_.AsyncResetMux = 2'b00;
defparam syn__098_.SyncResetMux = 2'bxx;
defparam syn__098_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N22
// alta_lcell_comb syn__052_(
// Location: LCCELL_X1011_Y1001_N22
// alta_lcell_ff syn__104_(
alta_slice syn__104_(
	.A(syn__012_),
	.B(addr[7]),
	.C(vcc),
	.D(addr[8]),
	.Cin(),
	.Qin(addr[9]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[9]),
	.Cout(),
	.Q(addr[9]));
defparam syn__104_.mask = 16'h78F0;
defparam syn__104_.mode = "logic";
defparam syn__104_.modeMux = 1'b0;
defparam syn__104_.FeedbackMux = 1'b1;
defparam syn__104_.ShiftMux = 1'b0;
defparam syn__104_.BypassEn = 1'b0;
defparam syn__104_.CarryEnb = 1'b1;
defparam syn__104_.AsyncResetMux = 2'b00;
defparam syn__104_.SyncResetMux = 2'bxx;
defparam syn__104_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N24
// alta_lcell_comb syn__054_(
alta_slice syn__054_(
	.A(syn__012_),
	.B(addr[7]),
	.C(addr[8]),
	.D(addr[9]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__013_),
	.Cout(),
	.Q());
defparam syn__054_.mask = 16'h8000;
defparam syn__054_.mode = "logic";
defparam syn__054_.modeMux = 1'b0;
defparam syn__054_.FeedbackMux = 1'b0;
defparam syn__054_.ShiftMux = 1'b0;
defparam syn__054_.BypassEn = 1'b0;
defparam syn__054_.CarryEnb = 1'b1;
defparam syn__054_.AsyncResetMux = 2'bxx;
defparam syn__054_.SyncResetMux = 2'bxx;
defparam syn__054_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N26
// alta_lcell_comb syn__053_(
// Location: LCCELL_X1011_Y1001_N26
// alta_lcell_ff syn__105_(
alta_slice syn__105_(
	.A(syn__013_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(addr[10]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[10]),
	.Cout(),
	.Q(addr[10]));
defparam syn__105_.mask = 16'h5A5A;
defparam syn__105_.mode = "logic";
defparam syn__105_.modeMux = 1'b0;
defparam syn__105_.FeedbackMux = 1'b1;
defparam syn__105_.ShiftMux = 1'b0;
defparam syn__105_.BypassEn = 1'b0;
defparam syn__105_.CarryEnb = 1'b1;
defparam syn__105_.AsyncResetMux = 2'b00;
defparam syn__105_.SyncResetMux = 2'bxx;
defparam syn__105_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N28
// alta_lcell_comb \gnd~I (
alta_slice \gnd~I (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\gnd~I_int ),
	.Cout(),
	.Q());
defparam \gnd~I .mask = 16'h0000;
defparam \gnd~I .mode = "logic";
defparam \gnd~I .modeMux = 1'b0;
defparam \gnd~I .FeedbackMux = 1'b0;
defparam \gnd~I .ShiftMux = 1'b0;
defparam \gnd~I .BypassEn = 1'b0;
defparam \gnd~I .CarryEnb = 1'b1;
defparam \gnd~I .AsyncResetMux = 2'bxx;
defparam \gnd~I .SyncResetMux = 2'bxx;
defparam \gnd~I .SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N4
// alta_lcell_comb syn__045_(
// Location: LCCELL_X1011_Y1001_N4
// alta_lcell_ff syn__099_(
alta_slice syn__099_(
	.A(syn__011_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(addr[4]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[4]),
	.Cout(),
	.Q(addr[4]));
defparam syn__099_.mask = 16'h5A5A;
defparam syn__099_.mode = "logic";
defparam syn__099_.modeMux = 1'b0;
defparam syn__099_.FeedbackMux = 1'b1;
defparam syn__099_.ShiftMux = 1'b0;
defparam syn__099_.BypassEn = 1'b0;
defparam syn__099_.CarryEnb = 1'b1;
defparam syn__099_.AsyncResetMux = 2'b00;
defparam syn__099_.SyncResetMux = 2'bxx;
defparam syn__099_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N6
// alta_lcell_comb syn__048_(
// Location: LCCELL_X1011_Y1001_N6
// alta_lcell_ff syn__101_(
alta_slice syn__101_(
	.A(syn__011_),
	.B(addr[4]),
	.C(vcc),
	.D(addr[5]),
	.Cin(),
	.Qin(addr[6]),
	.Clk(\prom.clka_X1011_Y1001_SIG_VCC ),
	.AsyncReset(AsyncReset_X1011_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__000_[6]),
	.Cout(),
	.Q(addr[6]));
defparam syn__101_.mask = 16'h78F0;
defparam syn__101_.mode = "logic";
defparam syn__101_.modeMux = 1'b0;
defparam syn__101_.FeedbackMux = 1'b1;
defparam syn__101_.ShiftMux = 1'b0;
defparam syn__101_.BypassEn = 1'b0;
defparam syn__101_.CarryEnb = 1'b1;
defparam syn__101_.AsyncResetMux = 2'b00;
defparam syn__101_.SyncResetMux = 2'bxx;
defparam syn__101_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1011_Y1001_N8
// alta_lcell_comb syn__046_(
alta_slice syn__046_(
	.A(addr[0]),
	.B(addr[1]),
	.C(addr[2]),
	.D(addr[3]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__011_),
	.Cout(),
	.Q());
defparam syn__046_.mask = 16'h8000;
defparam syn__046_.mode = "logic";
defparam syn__046_.modeMux = 1'b0;
defparam syn__046_.FeedbackMux = 1'b0;
defparam syn__046_.ShiftMux = 1'b0;
defparam syn__046_.BypassEn = 1'b0;
defparam syn__046_.CarryEnb = 1'b1;
defparam syn__046_.AsyncResetMux = 2'bxx;
defparam syn__046_.SyncResetMux = 2'bxx;
defparam syn__046_.SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X1011_Y1001_N0
alta_clkenctrl clken_ctrl_X1011_Y1001_N0(.ClkIn(\prom.clka ), .ClkEn(), .ClkOut(\prom.clka_X1011_Y1001_SIG_VCC ));
defparam clken_ctrl_X1011_Y1001_N0.ClkMux = 2'b10;
defparam clken_ctrl_X1011_Y1001_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X1011_Y1001_N0
alta_asyncctrl asyncreset_ctrl_X1011_Y1001_N0(.Din(), .Dout(AsyncReset_X1011_Y1001_GND));
defparam asyncreset_ctrl_X1011_Y1001_N0.AsyncCtrlMux = 2'b00;
// Location: LCCELL_X1012_Y1001_N0
// alta_lcell_comb syn__023_(
alta_slice syn__023_(
	.A(counter[8]),
	.B(counter[11]),
	.C(counter[12]),
	.D(counter[14]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__006_),
	.Cout(),
	.Q());
defparam syn__023_.mask = 16'h0001;
defparam syn__023_.mode = "logic";
defparam syn__023_.modeMux = 1'b0;
defparam syn__023_.FeedbackMux = 1'b0;
defparam syn__023_.ShiftMux = 1'b0;
defparam syn__023_.BypassEn = 1'b0;
defparam syn__023_.CarryEnb = 1'b1;
defparam syn__023_.AsyncResetMux = 2'bxx;
defparam syn__023_.SyncResetMux = 2'bxx;
defparam syn__023_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1012_Y1001_N10
// alta_lcell_comb syn__019_(
// Location: LCCELL_X1012_Y1001_N10
// alta_lcell_ff syn__094_(
alta_slice syn__094_(
	.A(syn__003_),
	.B(syn__005_),
	.C(syn__006_),
	.D(vcc),
	.Cin(),
	.Qin(\prom.clka ),
	.Clk(syn__018__X1012_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1012_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__002_),
	.Cout(),
	.Q(\prom.clka ));
defparam syn__094_.mask = 16'h8080;
defparam syn__094_.mode = "logic";
defparam syn__094_.modeMux = 1'b0;
defparam syn__094_.FeedbackMux = 1'b0;
defparam syn__094_.ShiftMux = 1'b0;
defparam syn__094_.BypassEn = 1'b0;
defparam syn__094_.CarryEnb = 1'b1;
defparam syn__094_.AsyncResetMux = 2'b00;
defparam syn__094_.SyncResetMux = 2'bxx;
defparam syn__094_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1012_Y1001_N12
// alta_lcell_comb syn__037_(
// Location: LCCELL_X1012_Y1001_N12
// alta_lcell_ff syn__090_(
alta_slice syn__090_(
	.A(syn__009_),
	.B(counter[10]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[11]),
	.Clk(syn__018__X1012_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1012_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[11]),
	.Cout(),
	.Q(counter[11]));
defparam syn__090_.mask = 16'h7878;
defparam syn__090_.mode = "logic";
defparam syn__090_.modeMux = 1'b0;
defparam syn__090_.FeedbackMux = 1'b1;
defparam syn__090_.ShiftMux = 1'b0;
defparam syn__090_.BypassEn = 1'b0;
defparam syn__090_.CarryEnb = 1'b1;
defparam syn__090_.AsyncResetMux = 2'b00;
defparam syn__090_.SyncResetMux = 2'bxx;
defparam syn__090_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1012_Y1001_N14
// alta_lcell_comb syn__035_(
// Location: LCCELL_X1012_Y1001_N14
// alta_lcell_ff syn__089_(
alta_slice syn__089_(
	.A(syn__009_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[10]),
	.Clk(syn__018__X1012_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1012_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[10]),
	.Cout(),
	.Q(counter[10]));
defparam syn__089_.mask = 16'h5A5A;
defparam syn__089_.mode = "logic";
defparam syn__089_.modeMux = 1'b0;
defparam syn__089_.FeedbackMux = 1'b1;
defparam syn__089_.ShiftMux = 1'b0;
defparam syn__089_.BypassEn = 1'b0;
defparam syn__089_.CarryEnb = 1'b1;
defparam syn__089_.AsyncResetMux = 2'b00;
defparam syn__089_.SyncResetMux = 2'bxx;
defparam syn__089_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1012_Y1001_N2
// alta_lcell_comb syn__040_(
alta_slice syn__040_(
	.A(syn__009_),
	.B(counter[10]),
	.C(counter[11]),
	.D(counter[12]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__010_),
	.Cout(),
	.Q());
defparam syn__040_.mask = 16'h8000;
defparam syn__040_.mode = "logic";
defparam syn__040_.modeMux = 1'b0;
defparam syn__040_.FeedbackMux = 1'b0;
defparam syn__040_.ShiftMux = 1'b0;
defparam syn__040_.BypassEn = 1'b0;
defparam syn__040_.CarryEnb = 1'b1;
defparam syn__040_.AsyncResetMux = 2'bxx;
defparam syn__040_.SyncResetMux = 2'bxx;
defparam syn__040_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1012_Y1001_N4
// alta_lcell_comb syn__041_(
// Location: LCCELL_X1012_Y1001_N4
// alta_lcell_ff syn__093_(
alta_slice syn__093_(
	.A(syn__010_),
	.B(counter[13]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[14]),
	.Clk(syn__018__X1012_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1012_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[14]),
	.Cout(),
	.Q(counter[14]));
defparam syn__093_.mask = 16'h7878;
defparam syn__093_.mode = "logic";
defparam syn__093_.modeMux = 1'b0;
defparam syn__093_.FeedbackMux = 1'b1;
defparam syn__093_.ShiftMux = 1'b0;
defparam syn__093_.BypassEn = 1'b0;
defparam syn__093_.CarryEnb = 1'b1;
defparam syn__093_.AsyncResetMux = 2'b00;
defparam syn__093_.SyncResetMux = 2'bxx;
defparam syn__093_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1012_Y1001_N6
// alta_lcell_comb syn__039_(
// Location: LCCELL_X1012_Y1001_N6
// alta_lcell_ff syn__092_(
alta_slice syn__092_(
	.A(syn__010_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[13]),
	.Clk(syn__018__X1012_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1012_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[13]),
	.Cout(),
	.Q(counter[13]));
defparam syn__092_.mask = 16'h5A5A;
defparam syn__092_.mode = "logic";
defparam syn__092_.modeMux = 1'b0;
defparam syn__092_.FeedbackMux = 1'b1;
defparam syn__092_.ShiftMux = 1'b0;
defparam syn__092_.BypassEn = 1'b0;
defparam syn__092_.CarryEnb = 1'b1;
defparam syn__092_.AsyncResetMux = 2'b00;
defparam syn__092_.SyncResetMux = 2'bxx;
defparam syn__092_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1012_Y1001_N8
// alta_lcell_comb syn__038_(
// Location: LCCELL_X1012_Y1001_N8
// alta_lcell_ff syn__091_(
alta_slice syn__091_(
	.A(syn__009_),
	.B(counter[10]),
	.C(vcc),
	.D(counter[11]),
	.Cin(),
	.Qin(counter[12]),
	.Clk(syn__018__X1012_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1012_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__001_[12]),
	.Cout(),
	.Q(counter[12]));
defparam syn__091_.mask = 16'h78F0;
defparam syn__091_.mode = "logic";
defparam syn__091_.modeMux = 1'b0;
defparam syn__091_.FeedbackMux = 1'b1;
defparam syn__091_.ShiftMux = 1'b0;
defparam syn__091_.BypassEn = 1'b0;
defparam syn__091_.CarryEnb = 1'b1;
defparam syn__091_.AsyncResetMux = 2'b00;
defparam syn__091_.SyncResetMux = 2'bxx;
defparam syn__091_.SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X1012_Y1001_N0
alta_clkenctrl clken_ctrl_X1012_Y1001_N0(.ClkIn(syn__018_), .ClkEn(), .ClkOut(syn__018__X1012_Y1001_SIG_VCC));
defparam clken_ctrl_X1012_Y1001_N0.ClkMux = 2'b10;
defparam clken_ctrl_X1012_Y1001_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X1012_Y1001_N0
alta_asyncctrl asyncreset_ctrl_X1012_Y1001_N0(.Din(), .Dout(AsyncReset_X1012_Y1001_GND));
defparam asyncreset_ctrl_X1012_Y1001_N0.AsyncCtrlMux = 2'b00;
endmodule
