# FPGA-Verilog-9
#### Practice 9
#### Please use “always” and “if-else” to compile the circuit. 


