--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml wrapper_RCA_16.twx wrapper_RCA_16.ncd -o
wrapper_RCA_16.twr wrapper_RCA_16.pcf -ucf timing.ucf

Design file:              wrapper_RCA_16.ncd
Physical constraint file: wrapper_RCA_16.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.407ns.
--------------------------------------------------------------------------------

Paths for end point cout (SLICE_X89Y124.AX), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_reg_0 (FF)
  Destination:          cout (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.323ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.871 - 0.920)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: A_reg_0 to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.AQ     Tcko                  0.456   A_reg<0>
                                                       A_reg_0
    SLICE_X84Y132.A4     net (fanout=2)        0.614   A_reg<0>
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X88Y122.A6     net (fanout=2)        0.507   A2/A2/carry<5>
    SLICE_X88Y122.A      Tilo                  0.124   A2/A2/carry<6>
                                                       A2/A2/F7/carry1
    SLICE_X89Y122.A6     net (fanout=2)        0.308   A2/A2/carry<6>
    SLICE_X89Y122.A      Tilo                  0.124   cout_net
                                                       A2/A2/F8/carry1
    SLICE_X89Y124.AX     net (fanout=1)        0.331   cout_net
    SLICE_X89Y124.CLK    Tdick                 0.067   B_reg<7>
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      9.323ns (2.507ns logic, 6.816ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               B_reg_0 (FF)
  Destination:          cout (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.197ns (Levels of Logic = 16)
  Clock Path Skew:      -0.045ns (0.871 - 0.916)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: B_reg_0 to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y131.AQ     Tcko                  0.518   B_reg<3>
                                                       B_reg_0
    SLICE_X84Y132.A5     net (fanout=2)        0.426   B_reg<0>
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X88Y122.A6     net (fanout=2)        0.507   A2/A2/carry<5>
    SLICE_X88Y122.A      Tilo                  0.124   A2/A2/carry<6>
                                                       A2/A2/F7/carry1
    SLICE_X89Y122.A6     net (fanout=2)        0.308   A2/A2/carry<6>
    SLICE_X89Y122.A      Tilo                  0.124   cout_net
                                                       A2/A2/F8/carry1
    SLICE_X89Y124.AX     net (fanout=1)        0.331   cout_net
    SLICE_X89Y124.CLK    Tdick                 0.067   B_reg<7>
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      9.197ns (2.569ns logic, 6.628ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cin_reg (FF)
  Destination:          cout (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.157ns (Levels of Logic = 16)
  Clock Path Skew:      -0.047ns (0.871 - 0.918)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cin_reg to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y132.CMUX   Tshcko                0.592   A_reg<1>
                                                       cin_reg
    SLICE_X84Y132.A6     net (fanout=2)        0.312   cin_reg
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X88Y122.A6     net (fanout=2)        0.507   A2/A2/carry<5>
    SLICE_X88Y122.A      Tilo                  0.124   A2/A2/carry<6>
                                                       A2/A2/F7/carry1
    SLICE_X89Y122.A6     net (fanout=2)        0.308   A2/A2/carry<6>
    SLICE_X89Y122.A      Tilo                  0.124   cout_net
                                                       A2/A2/F8/carry1
    SLICE_X89Y124.AX     net (fanout=1)        0.331   cout_net
    SLICE_X89Y124.CLK    Tdick                 0.067   B_reg<7>
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      9.157ns (2.643ns logic, 6.514ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point S_15 (SLICE_X87Y120.DX), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_reg_0 (FF)
  Destination:          S_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.301ns (Levels of Logic = 16)
  Clock Path Skew:      -0.043ns (0.877 - 0.920)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: A_reg_0 to S_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.AQ     Tcko                  0.456   A_reg<0>
                                                       A_reg_0
    SLICE_X84Y132.A4     net (fanout=2)        0.614   A_reg<0>
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X88Y122.A6     net (fanout=2)        0.507   A2/A2/carry<5>
    SLICE_X88Y122.A      Tilo                  0.124   A2/A2/carry<6>
                                                       A2/A2/F7/carry1
    SLICE_X88Y121.A6     net (fanout=2)        0.320   A2/A2/carry<6>
    SLICE_X88Y121.A      Tilo                  0.124   S_net<15>
                                                       A2/A2/F8/sum1
    SLICE_X87Y120.DX     net (fanout=1)        0.324   S_net<15>
    SLICE_X87Y120.CLK    Tdick                 0.040   S_15
                                                       S_15
    -------------------------------------------------  ---------------------------
    Total                                      9.301ns (2.480ns logic, 6.821ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               B_reg_0 (FF)
  Destination:          S_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.175ns (Levels of Logic = 16)
  Clock Path Skew:      -0.039ns (0.877 - 0.916)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: B_reg_0 to S_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y131.AQ     Tcko                  0.518   B_reg<3>
                                                       B_reg_0
    SLICE_X84Y132.A5     net (fanout=2)        0.426   B_reg<0>
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X88Y122.A6     net (fanout=2)        0.507   A2/A2/carry<5>
    SLICE_X88Y122.A      Tilo                  0.124   A2/A2/carry<6>
                                                       A2/A2/F7/carry1
    SLICE_X88Y121.A6     net (fanout=2)        0.320   A2/A2/carry<6>
    SLICE_X88Y121.A      Tilo                  0.124   S_net<15>
                                                       A2/A2/F8/sum1
    SLICE_X87Y120.DX     net (fanout=1)        0.324   S_net<15>
    SLICE_X87Y120.CLK    Tdick                 0.040   S_15
                                                       S_15
    -------------------------------------------------  ---------------------------
    Total                                      9.175ns (2.542ns logic, 6.633ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cin_reg (FF)
  Destination:          S_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.135ns (Levels of Logic = 16)
  Clock Path Skew:      -0.041ns (0.877 - 0.918)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cin_reg to S_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y132.CMUX   Tshcko                0.592   A_reg<1>
                                                       cin_reg
    SLICE_X84Y132.A6     net (fanout=2)        0.312   cin_reg
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X88Y122.A6     net (fanout=2)        0.507   A2/A2/carry<5>
    SLICE_X88Y122.A      Tilo                  0.124   A2/A2/carry<6>
                                                       A2/A2/F7/carry1
    SLICE_X88Y121.A6     net (fanout=2)        0.320   A2/A2/carry<6>
    SLICE_X88Y121.A      Tilo                  0.124   S_net<15>
                                                       A2/A2/F8/sum1
    SLICE_X87Y120.DX     net (fanout=1)        0.324   S_net<15>
    SLICE_X87Y120.CLK    Tdick                 0.040   S_15
                                                       S_15
    -------------------------------------------------  ---------------------------
    Total                                      9.135ns (2.616ns logic, 6.519ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point S_14 (SLICE_X89Y119.D5), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_reg_0 (FF)
  Destination:          S_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.065ns (Levels of Logic = 16)
  Clock Path Skew:      -0.043ns (0.877 - 0.920)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: A_reg_0 to S_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.AQ     Tcko                  0.456   A_reg<0>
                                                       A_reg_0
    SLICE_X84Y132.A4     net (fanout=2)        0.614   A_reg<0>
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X89Y120.A6     net (fanout=2)        0.355   A2/A2/carry<5>
    SLICE_X89Y120.A      Tilo                  0.124   S_net<14>
                                                       A2/A2/F7/sum1
    SLICE_X89Y119.D5     net (fanout=1)        0.682   S_net<14>
    SLICE_X89Y119.CLK    Tas                   0.042   B_reg<15>
                                                       S_net<14>_rt
                                                       S_14
    -------------------------------------------------  ---------------------------
    Total                                      9.065ns (2.358ns logic, 6.707ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               B_reg_0 (FF)
  Destination:          S_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.939ns (Levels of Logic = 16)
  Clock Path Skew:      -0.039ns (0.877 - 0.916)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: B_reg_0 to S_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y131.AQ     Tcko                  0.518   B_reg<3>
                                                       B_reg_0
    SLICE_X84Y132.A5     net (fanout=2)        0.426   B_reg<0>
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X89Y120.A6     net (fanout=2)        0.355   A2/A2/carry<5>
    SLICE_X89Y120.A      Tilo                  0.124   S_net<14>
                                                       A2/A2/F7/sum1
    SLICE_X89Y119.D5     net (fanout=1)        0.682   S_net<14>
    SLICE_X89Y119.CLK    Tas                   0.042   B_reg<15>
                                                       S_net<14>_rt
                                                       S_14
    -------------------------------------------------  ---------------------------
    Total                                      8.939ns (2.420ns logic, 6.519ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cin_reg (FF)
  Destination:          S_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.899ns (Levels of Logic = 16)
  Clock Path Skew:      -0.041ns (0.877 - 0.918)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cin_reg to S_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y132.CMUX   Tshcko                0.592   A_reg<1>
                                                       cin_reg
    SLICE_X84Y132.A6     net (fanout=2)        0.312   cin_reg
    SLICE_X84Y132.A      Tilo                  0.124   S_net<0>
                                                       A2/A1/F1/carry1
    SLICE_X83Y131.C5     net (fanout=2)        0.407   A2/A1/carry<0>
    SLICE_X83Y131.C      Tilo                  0.124   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.C6     net (fanout=2)        0.292   A2/A1/carry<1>
    SLICE_X85Y131.C      Tilo                  0.124   A2/A1/carry<2>
                                                       A2/A1/F3/carry1
    SLICE_X85Y129.B6     net (fanout=2)        0.305   A2/A1/carry<2>
    SLICE_X85Y129.B      Tilo                  0.124   A2/A1/carry<3>
                                                       A2/A1/F4/carry1
    SLICE_X87Y129.A5     net (fanout=1)        0.407   A2/A1/carry<3>
    SLICE_X87Y129.A      Tilo                  0.124   A2/A1/carry<4>
                                                       A2/A1/F5/carry1
    SLICE_X87Y127.A5     net (fanout=1)        0.405   A2/A1/carry<4>
    SLICE_X87Y127.A      Tilo                  0.124   A2/A1/carry<5>
                                                       A2/A1/F6/carry1
    SLICE_X87Y126.A5     net (fanout=1)        0.401   A2/A1/carry<5>
    SLICE_X87Y126.A      Tilo                  0.124   A2/A1/carry<6>
                                                       A2/A1/F7/carry1
    SLICE_X89Y125.D5     net (fanout=1)        0.394   A2/A1/carry<6>
    SLICE_X89Y125.D      Tilo                  0.124   A2/carry
                                                       A2/A1/F8/carry1
    SLICE_X89Y126.D5     net (fanout=1)        0.403   A2/carry
    SLICE_X89Y126.D      Tilo                  0.124   A2/A2/carry<0>
                                                       A2/A2/F1/carry1
    SLICE_X88Y125.A5     net (fanout=1)        0.479   A2/A2/carry<0>
    SLICE_X88Y125.A      Tilo                  0.124   A2/A2/carry<1>
                                                       A2/A2/F2/carry1
    SLICE_X88Y124.A5     net (fanout=1)        0.444   A2/A2/carry<1>
    SLICE_X88Y124.A      Tilo                  0.124   A2/A2/carry<2>
                                                       A2/A2/F3/carry1
    SLICE_X89Y123.A5     net (fanout=1)        0.402   A2/A2/carry<2>
    SLICE_X89Y123.A      Tilo                  0.124   A2/A2/carry<3>
                                                       A2/A2/F4/carry1
    SLICE_X89Y121.A5     net (fanout=1)        0.405   A2/A2/carry<3>
    SLICE_X89Y121.A      Tilo                  0.124   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.B6     net (fanout=2)        0.312   A2/A2/carry<4>
    SLICE_X88Y120.B      Tilo                  0.124   A2/A2/carry<5>
                                                       A2/A2/F6/carry1
    SLICE_X89Y120.A6     net (fanout=2)        0.355   A2/A2/carry<5>
    SLICE_X89Y120.A      Tilo                  0.124   S_net<14>
                                                       A2/A2/F7/sum1
    SLICE_X89Y119.D5     net (fanout=1)        0.682   S_net<14>
    SLICE_X89Y119.CLK    Tas                   0.042   B_reg<15>
                                                       S_net<14>_rt
                                                       S_14
    -------------------------------------------------  ---------------------------
    Total                                      8.899ns (2.494ns logic, 6.405ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point S_13 (SLICE_X89Y118.BX), 29 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               B_reg_13 (FF)
  Destination:          S_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.079 - 0.063)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: B_reg_13 to S_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y119.BQ     Tcko                  0.141   B_reg<15>
                                                       B_reg_13
    SLICE_X88Y120.A5     net (fanout=2)        0.150   B_reg<13>
    SLICE_X88Y120.A      Tilo                  0.045   A2/A2/carry<5>
                                                       A2/A2/F6/sum1
    SLICE_X89Y118.BX     net (fanout=1)        0.166   S_net<13>
    SLICE_X89Y118.CLK    Tckdi       (-Th)     0.066   S_13
                                                       S_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.120ns logic, 0.316ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_reg_13 (FF)
  Destination:          S_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.344 - 0.304)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: A_reg_13 to S_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y128.BQ     Tcko                  0.141   A_reg<15>
                                                       A_reg_13
    SLICE_X88Y120.A4     net (fanout=2)        0.324   A_reg<13>
    SLICE_X88Y120.A      Tilo                  0.045   A2/A2/carry<5>
                                                       A2/A2/F6/sum1
    SLICE_X89Y118.BX     net (fanout=1)        0.166   S_net<13>
    SLICE_X89Y118.CLK    Tckdi       (-Th)     0.066   S_13
                                                       S_13
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.120ns logic, 0.490ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               B_reg_12 (FF)
  Destination:          S_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.079 - 0.063)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: B_reg_12 to S_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y119.AQ     Tcko                  0.141   B_reg<15>
                                                       B_reg_12
    SLICE_X89Y121.A4     net (fanout=1)        0.256   B_reg<12>
    SLICE_X89Y121.A      Tilo                  0.045   A2/A2/carry<4>
                                                       A2/A2/F5/carry1
    SLICE_X88Y120.A6     net (fanout=2)        0.120   A2/A2/carry<4>
    SLICE_X88Y120.A      Tilo                  0.045   A2/A2/carry<5>
                                                       A2/A2/F6/sum1
    SLICE_X89Y118.BX     net (fanout=1)        0.166   S_net<13>
    SLICE_X89Y118.CLK    Tckdi       (-Th)     0.066   S_13
                                                       S_13
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.165ns logic, 0.542ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point S_15 (SLICE_X87Y120.DX), 33 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_reg_15 (FF)
  Destination:          S_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.342 - 0.304)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: A_reg_15 to S_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y128.DQ     Tcko                  0.141   A_reg<15>
                                                       A_reg_15
    SLICE_X88Y121.A5     net (fanout=2)        0.276   A_reg<15>
    SLICE_X88Y121.A      Tilo                  0.045   S_net<15>
                                                       A2/A2/F8/sum1
    SLICE_X87Y120.DX     net (fanout=1)        0.100   S_net<15>
    SLICE_X87Y120.CLK    Tckdi       (-Th)     0.078   S_15
                                                       S_15
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.108ns logic, 0.376ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               B_reg_15 (FF)
  Destination:          S_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: B_reg_15 to S_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y119.DQ     Tcko                  0.141   B_reg<15>
                                                       B_reg_15
    SLICE_X88Y121.A4     net (fanout=2)        0.260   B_reg<15>
    SLICE_X88Y121.A      Tilo                  0.045   S_net<15>
                                                       A2/A2/F8/sum1
    SLICE_X87Y120.DX     net (fanout=1)        0.100   S_net<15>
    SLICE_X87Y120.CLK    Tckdi       (-Th)     0.078   S_15
                                                       S_15
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.108ns logic, 0.360ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_reg_14 (FF)
  Destination:          S_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.342 - 0.304)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: A_reg_14 to S_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y128.CQ     Tcko                  0.141   A_reg<15>
                                                       A_reg_14
    SLICE_X88Y122.A5     net (fanout=2)        0.269   A_reg<14>
    SLICE_X88Y122.A      Tilo                  0.045   A2/A2/carry<6>
                                                       A2/A2/F7/carry1
    SLICE_X88Y121.A6     net (fanout=2)        0.125   A2/A2/carry<6>
    SLICE_X88Y121.A      Tilo                  0.045   S_net<15>
                                                       A2/A2/F8/sum1
    SLICE_X87Y120.DX     net (fanout=1)        0.100   S_net<15>
    SLICE_X87Y120.CLK    Tckdi       (-Th)     0.078   S_15
                                                       S_15
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.153ns logic, 0.494ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point S_2 (SLICE_X85Y122.CX), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               B_reg_2 (FF)
  Destination:          S_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.339 - 0.306)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: B_reg_2 to S_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y131.CQ     Tcko                  0.164   B_reg<3>
                                                       B_reg_2
    SLICE_X85Y131.A6     net (fanout=2)        0.062   B_reg<2>
    SLICE_X85Y131.A      Tilo                  0.045   A2/A1/carry<2>
                                                       A2/A1/F3/sum1
    SLICE_X85Y122.CX     net (fanout=1)        0.287   S_net<2>
    SLICE_X85Y122.CLK    Tckdi       (-Th)     0.070   S_3
                                                       S_2
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.139ns logic, 0.349ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_reg_2 (FF)
  Destination:          S_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.339 - 0.306)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: A_reg_2 to S_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y131.BMUX   Tshcko                0.202   B_reg<3>
                                                       A_reg_2
    SLICE_X85Y131.A5     net (fanout=2)        0.157   A_reg<2>
    SLICE_X85Y131.A      Tilo                  0.045   A2/A1/carry<2>
                                                       A2/A1/F3/sum1
    SLICE_X85Y122.CX     net (fanout=1)        0.287   S_net<2>
    SLICE_X85Y122.CLK    Tckdi       (-Th)     0.070   S_3
                                                       S_2
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.177ns logic, 0.444ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_reg_1 (FF)
  Destination:          S_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.339 - 0.307)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: A_reg_1 to S_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y132.BQ     Tcko                  0.141   A_reg<1>
                                                       A_reg_1
    SLICE_X83Y131.C6     net (fanout=2)        0.114   A_reg<1>
    SLICE_X83Y131.C      Tilo                  0.045   A2/A1/carry<1>
                                                       A2/A1/F2/carry1
    SLICE_X85Y131.A2     net (fanout=2)        0.273   A2/A1/carry<1>
    SLICE_X85Y131.A      Tilo                  0.045   A2/A1/carry<2>
                                                       A2/A1/F3/sum1
    SLICE_X85Y122.CX     net (fanout=1)        0.287   S_net<2>
    SLICE_X85Y122.CLK    Tckdi       (-Th)     0.070   S_3
                                                       S_2
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.161ns logic, 0.674ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: A_reg<1>/CLK
  Logical resource: A_reg_1/CK
  Location pin: SLICE_X82Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: A_reg<1>/CLK
  Logical resource: A_reg_1/CK
  Location pin: SLICE_X82Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.407|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 321 paths, 0 nets, and 102 connections

Design statistics:
   Minimum period:   9.407ns{1}   (Maximum frequency: 106.304MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 31 16:25:12 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



