// Seed: 1788810548
module module_0 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7,
    input wire id_8
    , id_30,
    output wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    output supply0 id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16,
    input uwire id_17,
    output uwire id_18,
    output tri id_19,
    output wand id_20,
    input wire id_21,
    input wor id_22,
    input supply0 id_23,
    output supply1 id_24,
    output wand id_25,
    output supply1 id_26,
    output supply0 id_27,
    input supply1 id_28
);
  tri id_31 = 1 + 1 - (id_17) == id_1;
  assign id_20 = {(1), 1, 1, 1, id_6, id_4};
  wire id_32;
  wor  id_33 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri   id_5,
    output wand  id_6,
    input  wire  id_7,
    output tri   id_8,
    input  uwire id_9,
    input  tri0  id_10,
    input  wor   id_11
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_8,
      id_2,
      id_5,
      id_5,
      id_8,
      id_11,
      id_0,
      id_0,
      id_10,
      id_1,
      id_0,
      id_10,
      id_5,
      id_5,
      id_5,
      id_8,
      id_0,
      id_1,
      id_7,
      id_2,
      id_10,
      id_8,
      id_1,
      id_1,
      id_6,
      id_3
  );
  assign modCall_1.id_33 = 0;
  tri1 id_13 = id_7;
  wire id_14, id_15;
endmodule
