

================================================================
== Vitis HLS Report for 'mSP_findLRBounds'
================================================================
* Date:           Sun Jul 28 01:26:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.997 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findLRBounds_LRdiscovery  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 8 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idxprom1 = zext i3 %i_read"   --->   Operation 9 'zext' 'idxprom1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %idxprom1"   --->   Operation 10 'getelementptr' 'trapezoid_edges_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.69ns)   --->   "%rhs_10 = load i3 %trapezoid_edges_V_addr"   --->   Operation 11 'load' 'rhs_10' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size"   --->   Operation 12 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.69ns)   --->   "%rhs_10 = load i3 %trapezoid_edges_V_addr"   --->   Operation 13 'load' 'rhs_10' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%rhs = zext i26 %rhs_10"   --->   Operation 14 'zext' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln1624 = br void" [patchMaker.cpp:1624]   --->   Operation 15 'br' 'br_ln1624' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1624, void %.split" [patchMaker.cpp:1628]   --->   Operation 16 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln1624 = add i32 %j, i32 1" [patchMaker.cpp:1624]   --->   Operation 17 'add' 'add_ln1624' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln1624 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1624]   --->   Operation 18 'icmp' 'icmp_ln1624' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1628_cast = zext i32 %j" [patchMaker.cpp:1628]   --->   Operation 19 'zext' 'trunc_ln1628_cast' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1628_cast"   --->   Operation 20 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 21 'load' 'lhs' <Predicate = (!icmp_ln1624)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 22 [1/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 22 'load' 'lhs' <Predicate = (!icmp_ln1624)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 1.99>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%left_bound_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1626, void %.split" [patchMaker.cpp:1626]   --->   Operation 23 'phi' 'left_bound_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%right_bound_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1632, void %.split" [patchMaker.cpp:1632]   --->   Operation 24 'phi' 'right_bound_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%rbVal = phi i64 9223372036854775807, void %.lr.ph, i64 %rbVal_2, void %.split"   --->   Operation 25 'phi' 'rbVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %.lr.ph, i64 %lbVal_2, void %.split"   --->   Operation 26 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1624 = br i1 %icmp_ln1624, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1624]   --->   Operation 28 'br' 'br_ln1624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 29 'sext' 'sext_ln215' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.88ns)   --->   "%ret = add i33 %sext_ln215, i33 %rhs"   --->   Operation 30 'add' 'ret' <Predicate = (!icmp_ln1624)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.89ns)   --->   "%sub_ln180 = sub i33 0, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 31 'sub' 'sub_ln180' <Predicate = (!icmp_ln1624)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.22ns)   --->   "%lbVal_1 = select i1 %tmp, i33 %sub_ln180, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 33 'select' 'lbVal_1' <Predicate = (!icmp_ln1624)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.88ns)   --->   "%ret_21 = sub i33 %sext_ln215, i33 %rhs"   --->   Operation 34 'sub' 'ret_21' <Predicate = (!icmp_ln1624)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.89ns)   --->   "%sub_ln180_8 = sub i33 0, i33 %ret_21" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 35 'sub' 'sub_ln180_8' <Predicate = (!icmp_ln1624)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_21, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 36 'bitselect' 'tmp_31' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.22ns)   --->   "%rbVal_1 = select i1 %tmp_31, i33 %sub_ln180_8, i33 %ret_21" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 37 'select' 'rbVal_1' <Predicate = (!icmp_ln1624)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [patchMaker.cpp:1620]   --->   Operation 38 'specloopname' 'specloopname_ln1620' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1620 = sext i33 %lbVal_1" [patchMaker.cpp:1620]   --->   Operation 39 'sext' 'sext_ln1620' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (1.06ns)   --->   "%icmp_ln1626 = icmp_slt  i64 %sext_ln1620, i64 %lbVal" [patchMaker.cpp:1626]   --->   Operation 40 'icmp' 'icmp_ln1626' <Predicate = (!icmp_ln1624)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.22ns)   --->   "%select_ln1626 = select i1 %icmp_ln1626, i32 %j, i32 %left_bound_write_assign" [patchMaker.cpp:1626]   --->   Operation 41 'select' 'select_ln1626' <Predicate = (!icmp_ln1624)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.41ns)   --->   "%lbVal_2 = select i1 %icmp_ln1626, i64 %sext_ln1620, i64 %lbVal" [patchMaker.cpp:1626]   --->   Operation 42 'select' 'lbVal_2' <Predicate = (!icmp_ln1624)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1632 = sext i33 %rbVal_1" [patchMaker.cpp:1632]   --->   Operation 43 'sext' 'sext_ln1632' <Predicate = (!icmp_ln1624)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.06ns)   --->   "%icmp_ln1632 = icmp_slt  i64 %sext_ln1632, i64 %rbVal" [patchMaker.cpp:1632]   --->   Operation 44 'icmp' 'icmp_ln1632' <Predicate = (!icmp_ln1624)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.22ns)   --->   "%select_ln1632 = select i1 %icmp_ln1632, i32 %j, i32 %right_bound_write_assign" [patchMaker.cpp:1632]   --->   Operation 45 'select' 'select_ln1632' <Predicate = (!icmp_ln1624)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.41ns)   --->   "%rbVal_2 = select i1 %icmp_ln1632, i64 %sext_ln1632, i64 %rbVal" [patchMaker.cpp:1632]   --->   Operation 46 'select' 'rbVal_2' <Predicate = (!icmp_ln1624)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln1624)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %left_bound_write_assign" [patchMaker.cpp:1638]   --->   Operation 48 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %right_bound_write_assign" [patchMaker.cpp:1638]   --->   Operation 49 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln1638 = ret i64 %mrv_1" [patchMaker.cpp:1638]   --->   Operation 50 'ret' 'ret_ln1638' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_list_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                   (read         ) [ 00000000]
idxprom1                 (zext         ) [ 00000000]
trapezoid_edges_V_addr   (getelementptr) [ 00100000]
row_list_size_read       (read         ) [ 00011110]
rhs_10                   (load         ) [ 00000000]
rhs                      (zext         ) [ 00011110]
br_ln1624                (br           ) [ 00111110]
j                        (phi          ) [ 00011110]
add_ln1624               (add          ) [ 00111110]
icmp_ln1624              (icmp         ) [ 00011110]
trunc_ln1628_cast        (zext         ) [ 00000000]
row_list_addr            (getelementptr) [ 00011000]
lhs                      (load         ) [ 00010100]
left_bound_write_assign  (phi          ) [ 00011111]
right_bound_write_assign (phi          ) [ 00011111]
rbVal                    (phi          ) [ 00011110]
lbVal                    (phi          ) [ 00011110]
specpipeline_ln0         (specpipeline ) [ 00000000]
br_ln1624                (br           ) [ 00000000]
sext_ln215               (sext         ) [ 00000000]
ret                      (add          ) [ 00000000]
sub_ln180                (sub          ) [ 00000000]
tmp                      (bitselect    ) [ 00000000]
lbVal_1                  (select       ) [ 00010010]
ret_21                   (sub          ) [ 00000000]
sub_ln180_8              (sub          ) [ 00000000]
tmp_31                   (bitselect    ) [ 00000000]
rbVal_1                  (select       ) [ 00010010]
specloopname_ln1620      (specloopname ) [ 00000000]
sext_ln1620              (sext         ) [ 00000000]
icmp_ln1626              (icmp         ) [ 00000000]
select_ln1626            (select       ) [ 00111110]
lbVal_2                  (select       ) [ 00111110]
sext_ln1632              (sext         ) [ 00000000]
icmp_ln1632              (icmp         ) [ 00000000]
select_ln1632            (select       ) [ 00111110]
rbVal_2                  (select       ) [ 00111110]
br_ln0                   (br           ) [ 00111110]
mrv                      (insertvalue  ) [ 00000000]
mrv_1                    (insertvalue  ) [ 00000000]
ret_ln1638               (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_list_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="row_list_size_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_list_size_read/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="trapezoid_edges_V_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="26" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="3" slack="0"/>
<pin id="54" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trapezoid_edges_V_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="0"/>
<pin id="59" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_10/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="row_list_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_list_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="76" class="1005" name="j_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="88" class="1005" name="left_bound_write_assign_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_bound_write_assign (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="left_bound_write_assign_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="3"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="32" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="left_bound_write_assign/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="right_bound_write_assign_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right_bound_write_assign (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="right_bound_write_assign_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="3"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="right_bound_write_assign/5 "/>
</bind>
</comp>

<comp id="112" class="1005" name="rbVal_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rbVal (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="rbVal_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="3"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="64" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rbVal/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="lbVal_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lbVal (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="lbVal_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="3"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="64" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lbVal/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="idxprom1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="rhs_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="26" slack="0"/>
<pin id="143" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln1624_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1624/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln1624_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1624/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln1628_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1628_cast/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sext_ln215_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ret_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="26" slack="3"/>
<pin id="167" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sub_ln180_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="33" slack="0"/>
<pin id="172" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="33" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="lbVal_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="33" slack="0"/>
<pin id="186" dir="0" index="2" bw="33" slack="0"/>
<pin id="187" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lbVal_1/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ret_21_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="26" slack="3"/>
<pin id="194" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_21/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln180_8_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="33" slack="0"/>
<pin id="199" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180_8/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_31_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="33" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="rbVal_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="33" slack="0"/>
<pin id="213" dir="0" index="2" bw="33" slack="0"/>
<pin id="214" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rbVal_1/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln1620_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="33" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1620/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln1626_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="33" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1626/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln1626_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="3"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1626/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="lbVal_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="33" slack="0"/>
<pin id="238" dir="0" index="2" bw="64" slack="1"/>
<pin id="239" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lbVal_2/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln1632_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="33" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1632/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln1632_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="33" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1632/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln1632_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="3"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1632/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="rbVal_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="33" slack="0"/>
<pin id="263" dir="0" index="2" bw="64" slack="1"/>
<pin id="264" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rbVal_2/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mrv_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mrv_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="trapezoid_edges_V_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trapezoid_edges_V_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="row_list_size_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_list_size_read "/>
</bind>
</comp>

<comp id="290" class="1005" name="rhs_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="33" slack="3"/>
<pin id="292" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="296" class="1005" name="add_ln1624_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1624 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln1624_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1624 "/>
</bind>
</comp>

<comp id="305" class="1005" name="row_list_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_list_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="lhs_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="315" class="1005" name="lbVal_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="33" slack="1"/>
<pin id="317" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="lbVal_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="rbVal_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="33" slack="1"/>
<pin id="322" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="rbVal_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="select_ln1626_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1626 "/>
</bind>
</comp>

<comp id="330" class="1005" name="lbVal_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lbVal_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln1632_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1632 "/>
</bind>
</comp>

<comp id="340" class="1005" name="rbVal_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rbVal_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="38" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="144"><net_src comp="57" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="80" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="80" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="80" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="164" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="169" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="161" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="191" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="196" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="191" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="124" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="76" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="88" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="221" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="218" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="124" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="112" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="76" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="100" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="246" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="243" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="112" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="88" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="100" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="50" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="288"><net_src comp="44" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="293"><net_src comp="141" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="299"><net_src comp="145" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="304"><net_src comp="151" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="63" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="313"><net_src comp="70" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="318"><net_src comp="183" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="323"><net_src comp="210" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="328"><net_src comp="227" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="333"><net_src comp="235" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="338"><net_src comp="252" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="343"><net_src comp="260" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mSP_findLRBounds : i | {1 }
	Port: mSP_findLRBounds : row_list | {3 4 }
	Port: mSP_findLRBounds : row_list_size | {2 }
	Port: mSP_findLRBounds : trapezoid_edges_V | {1 2 }
  - Chain level:
	State 1
		trapezoid_edges_V_addr : 1
		rhs_10 : 2
	State 2
		rhs : 1
	State 3
		add_ln1624 : 1
		icmp_ln1624 : 1
		trunc_ln1628_cast : 1
		row_list_addr : 2
		lhs : 3
	State 4
	State 5
		ret : 1
		sub_ln180 : 2
		tmp : 2
		lbVal_1 : 3
		ret_21 : 1
		sub_ln180_8 : 2
		tmp_31 : 2
		rbVal_1 : 3
	State 6
		icmp_ln1626 : 1
		select_ln1626 : 2
		lbVal_2 : 2
		icmp_ln1632 : 1
		select_ln1632 : 2
		rbVal_2 : 2
	State 7
		mrv_1 : 1
		ret_ln1638 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |         lbVal_1_fu_183        |    0    |    33   |
|          |         rbVal_1_fu_210        |    0    |    33   |
|  select  |      select_ln1626_fu_227     |    0    |    32   |
|          |         lbVal_2_fu_235        |    0    |    63   |
|          |      select_ln1632_fu_252     |    0    |    32   |
|          |         rbVal_2_fu_260        |    0    |    63   |
|----------|-------------------------------|---------|---------|
|          |        sub_ln180_fu_169       |    0    |    40   |
|    sub   |         ret_21_fu_191         |    0    |    39   |
|          |       sub_ln180_8_fu_196      |    0    |    40   |
|----------|-------------------------------|---------|---------|
|    add   |       add_ln1624_fu_145       |    0    |    39   |
|          |           ret_fu_164          |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln1624_fu_151      |    0    |    20   |
|   icmp   |       icmp_ln1626_fu_221      |    0    |    29   |
|          |       icmp_ln1632_fu_246      |    0    |    29   |
|----------|-------------------------------|---------|---------|
|   read   |       i_read_read_fu_38       |    0    |    0    |
|          | row_list_size_read_read_fu_44 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        idxprom1_fu_136        |    0    |    0    |
|   zext   |           rhs_fu_141          |    0    |    0    |
|          |    trunc_ln1628_cast_fu_156   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       sext_ln215_fu_161       |    0    |    0    |
|   sext   |       sext_ln1620_fu_218      |    0    |    0    |
|          |       sext_ln1632_fu_243      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|           tmp_fu_175          |    0    |    0    |
|          |         tmp_31_fu_202         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|insertvalue|           mrv_fu_268          |    0    |    0    |
|          |          mrv_1_fu_274         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   531   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln1624_reg_296       |   32   |
|       icmp_ln1624_reg_301      |    1   |
|            j_reg_76            |   32   |
|         lbVal_1_reg_315        |   33   |
|         lbVal_2_reg_330        |   64   |
|          lbVal_reg_124         |   64   |
| left_bound_write_assign_reg_88 |   32   |
|           lhs_reg_310          |   32   |
|         rbVal_1_reg_320        |   33   |
|         rbVal_2_reg_340        |   64   |
|          rbVal_reg_112         |   64   |
|           rhs_reg_290          |   33   |
|right_bound_write_assign_reg_100|   32   |
|      row_list_addr_reg_305     |    8   |
|   row_list_size_read_reg_285   |   32   |
|      select_ln1626_reg_325     |   32   |
|      select_ln1632_reg_335     |   32   |
| trapezoid_edges_V_addr_reg_280 |    3   |
+--------------------------------+--------+
|              Total             |   623  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_57         |  p0  |   2  |   3  |    6   ||    9    |
|         grp_access_fu_70         |  p0  |   2  |   8  |   16   ||    9    |
|             j_reg_76             |  p0  |   2  |  32  |   64   ||    9    |
|  left_bound_write_assign_reg_88  |  p0  |   2  |  32  |   64   ||    9    |
| right_bound_write_assign_reg_100 |  p0  |   2  |  32  |   64   ||    9    |
|           rbVal_reg_112          |  p0  |   2  |  64  |   128  ||    9    |
|           lbVal_reg_124          |  p0  |   2  |  64  |   128  ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   470  ||  2.709  ||    63   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   531  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   63   |
|  Register |    -   |   623  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   623  |   594  |
+-----------+--------+--------+--------+
