$date
	Sun Oct 23 08:21:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#931592
b1100 !
1"
#931594
b1100 &
b1100 %
1$
#931595
0"
#931598
b110 &
b110 %
#931602
b11 &
b11 %
#931606
b1010 &
b1010 %
#931610
b101 &
b101 %
#931614
b10000 &
b10000 %
#931618
b1000 &
b1000 %
#931622
b100 &
b100 %
#931626
b10 &
b10 %
#931630
b1 &
1#
b1 %
#931634
b0 &
b0 %
0#
0$
#1919977
b111 !
1"
#1919978
b111 &
b111 %
1$
#1919979
0"
#1919982
b10110 &
b10110 %
#1919986
b1011 &
b1011 %
#1919990
b100010 &
b100010 %
#1919994
b10001 &
b10001 %
#1919998
b110100 &
b110100 %
#1920002
b11010 &
b11010 %
#1920006
b1101 &
b1101 %
#1920010
b101000 &
b101000 %
#1920014
b10100 &
b10100 %
#1920018
b1010 &
b1010 %
#1920022
b101 &
b101 %
#1920026
b10000 &
b10000 %
#1920030
b1000 &
b1000 %
#1920034
b100 &
b100 %
#1920038
b10 &
b10 %
#1920042
b1 &
b1 %
1#
#1920046
b0 &
0#
b0 %
0$
#2873256
b11 !
1"
#2873258
b11 &
b11 %
1$
#2873259
0"
#2873262
b1010 &
b1010 %
#2873266
b101 &
b101 %
#2873270
b10000 &
b10000 %
#2873274
b1000 &
b1000 %
#2873278
b100 &
b100 %
#2873282
b10 &
b10 %
#2873286
b1 &
1#
b1 %
#2873290
b0 &
b0 %
0#
0$
#4500012
