#-----------------------------------------------------------
# Webtalk v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Apr 19 16:04:16 2017
# Process ID: 13309
# Current directory: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog
# Command line: wbtcv -mode batch -source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/xsim.dir/filterbank_core_hwa/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/webtalk.log
# Journal file: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/xsim.dir/filterbank_core_hwa/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/xsim.dir/filterbank_core_hwa/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 19 16:04:18 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 19 16:04:18 2017...
