Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\W_AT.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <W_AT>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Shift.v" into library work
Parsing module <Shift>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <M_EXC>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\M_AT.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <M_AT>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\mult_div.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <Mult_Div>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\E_AT.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <E_AT>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\EXT.v" into library work
Parsing module <EXT>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\D_AT.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <D_AT>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\DM_EXT.v" into library work
Parsing module <DM_EXT>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\CP0.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <CP0>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Controller.v" into library work
Parsing verilog file "define.v" included at line 24.
Parsing module <Controller>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\branch.v" into library work
Parsing module <Branch>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" into library work
Parsing module <Writeback>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Transmit.v" into library work
Parsing module <Stop_Transmit>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <Memory>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\MEM-WB.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <MEM_WB>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\IF-ID.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <IF_ID>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\ID-EX.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <ID_EX>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Fetch.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <Fetch>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <Execute>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\EX-MEM.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <EX_MEM>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <Decode>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\datapath.v" into library work
Parsing module <Datapath>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\TC.v" into library work
Parsing module <TC>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\Bridge.v" into library work
Parsing verilog file "define.v" included at line 23.
Parsing module <Bridge>.
Analyzing Verilog file "C:\Users\86139\Desktop\courses\co\P7\mips\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\mips.v" Line 50: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <CPU>.

Elaborating module <Controller>.
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" Line 47: Assignment to RegWreg ignored, since the identifier is never used

Elaborating module <Datapath>.

Elaborating module <Stop_Transmit>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Transmit.v" Line 87: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Transmit.v" Line 90: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Transmit.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Transmit.v" Line 97: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Transmit.v" Line 100: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <Fetch>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Fetch.v" Line 54: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Fetch.v" Line 55: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Fetch.v" Line 56: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Fetch.v" Line 57: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <PC>.

Elaborating module <IF_ID>.

Elaborating module <Decode>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" Line 83: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" Line 97: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" Line 102: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" Line 103: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" Line 106: Assignment to RegWreg ignored, since the identifier is never used

Elaborating module <D_AT>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\D_AT.v" Line 41: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\D_AT.v" Line 42: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\D_AT.v" Line 45: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\D_AT.v" Line 46: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <GRF>.

Elaborating module <EXT>.

Elaborating module <Shift>.

Elaborating module <Branch>.

Elaborating module <ID_EX>.

Elaborating module <Execute>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" Line 86: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" Line 102: Assignment to MemtoReg ignored, since the identifier is never used

Elaborating module <E_AT>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\E_AT.v" Line 40: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\ALU.v" Line 50: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\ALU.v" Line 51: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <Mult_Div>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\mult_div.v" Line 67: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\mult_div.v" Line 68: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\mult_div.v" Line 69: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\mult_div.v" Line 70: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\mult_div.v" Line 143: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <EX_MEM>.

Elaborating module <Memory>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" Line 93: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" Line 130: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" Line 136: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" Line 143: Assignment to MemtoReg ignored, since the identifier is never used

Elaborating module <M_AT>.
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_AT.v" Line 36: Assignment to funct ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_AT.v" Line 39: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <DM_EXT>.

Elaborating module <M_EXC>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" Line 35: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" Line 39: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" Line 44: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" Line 50: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" Line 54: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" Line 59: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v" Line 65: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <CP0>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\CP0.v" Line 130: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\CP0.v" Line 133: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <MEM_WB>.

Elaborating module <Writeback>.
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" Line 62: Assignment to ALUop ignored, since the identifier is never used

Elaborating module <W_AT>.
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\W_AT.v" Line 34: Assignment to opcode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\86139\Desktop\courses\co\P7\mips\W_AT.v" Line 35: Assignment to funct ignored, since the identifier is never used

Elaborating module <Bridge>.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Bridge.v" Line 43: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Bridge.v" Line 45: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Bridge.v" Line 46: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Bridge.v" Line 48: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86139\Desktop\courses\co\P7\mips\Bridge.v" Line 49: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <TC>.
WARNING:Xst:2972 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47. All outputs of instance <controller> of block <Controller> are unconnected in block <CPU>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\mips.v".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v".
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <RegWreg> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <MemtoReg> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <ALUop> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <Memwrite> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <branch> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <EXT_sel> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <Regwrite> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <ALUsrc> of the instance <controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\CPU.v" line 47: Output port <Shift_sel> of the instance <controller> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Controller.v".
WARNING:Xst:647 - Input <instruction<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit 4-to-1 multiplexer for signal <RegWreg> created at line 28.
    Summary:
	inferred  17 Multiplexer(s).
Unit <Controller> synthesized.

Synthesizing Unit <Datapath>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\datapath.v".
    Summary:
	no macro.
Unit <Datapath> synthesized.

Synthesizing Unit <Stop_Transmit>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Transmit.v".
    Found 32-bit 4-to-1 multiplexer for signal <D_rs_trans> created at line 53.
    Found 32-bit 4-to-1 multiplexer for signal <E_rs_trans> created at line 54.
    Found 32-bit 4-to-1 multiplexer for signal <D_rt_trans> created at line 55.
    Found 32-bit 4-to-1 multiplexer for signal <E_rt_trans> created at line 56.
    Found 5-bit comparator equal for signal <D_rs_addr[4]_E_RegWreg[4]_equal_3_o> created at line 66
    Found 5-bit comparator equal for signal <D_rs_addr[4]_M_RegWreg[4]_equal_18_o> created at line 69
    Found 5-bit comparator equal for signal <D_rt_addr[4]_E_RegWreg[4]_equal_23_o> created at line 73
    Found 5-bit comparator equal for signal <D_rt_addr[4]_M_RegWreg[4]_equal_38_o> created at line 76
    Found 5-bit comparator equal for signal <E_rs_addr[4]_M_RegWreg[4]_equal_51_o> created at line 90
    Found 5-bit comparator equal for signal <E_rs_addr[4]_W_RegWreg[4]_equal_55_o> created at line 91
    Found 5-bit comparator equal for signal <E_rt_addr[4]_M_RegWreg[4]_equal_71_o> created at line 97
    Found 5-bit comparator equal for signal <E_rt_addr[4]_W_RegWreg[4]_equal_75_o> created at line 98
    Found 5-bit comparator equal for signal <M_rt_addr[4]_W_RegWreg[4]_equal_81_o> created at line 100
    Summary:
	inferred   9 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <Stop_Transmit> synthesized.

Synthesizing Unit <Fetch>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Fetch.v".
    Found 32-bit comparator greater for signal <PC[31]_GND_6_o_LessThan_7_o> created at line 55
    Found 32-bit comparator greater for signal <GND_6_o_PC[31]_LessThan_8_o> created at line 55
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Fetch> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\PC.v".
WARNING:Xst:647 - Input <D_instruction<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <EPC[31]_GND_7_o_add_5_OUT> created at line 57.
    Found 32-bit adder for signal <PC[31]_GND_7_o_add_7_OUT> created at line 61.
    Found 32-bit adder for signal <n0052> created at line 65.
    Found 32-bit adder for signal <D_PC[31]_Shift_out[31]_add_10_OUT> created at line 65.
    Found 32-bit 4-to-1 multiplexer for signal <_n0055> created at line 63.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\IF-ID.v".
    Found 32-bit register for signal <instruction>.
    Found 1-bit register for signal <IsDelay>.
    Found 5-bit register for signal <F_ExcCode>.
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <Decode>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v".
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" line 106: Output port <RegWreg> of the instance <d_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" line 106: Output port <MemtoReg> of the instance <d_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" line 106: Output port <ALUop> of the instance <d_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" line 106: Output port <Memwrite> of the instance <d_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" line 106: Output port <Regwrite> of the instance <d_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Decode.v" line 106: Output port <ALUsrc> of the instance <d_controller> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Decode> synthesized.

Synthesizing Unit <D_AT>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\D_AT.v".
WARNING:Xst:647 - Input <instruction<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <D_AT> synthesized.

Synthesizing Unit <GRF>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\GRF.v".
WARNING:Xst:647 - Input <WPC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0058[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <Reg1[4]_register[31][31]_wide_mux_3_OUT> created at line 44.
    Found 32-bit 32-to-1 multiplexer for signal <Reg2[4]_register[31][31]_wide_mux_8_OUT> created at line 45.
    Found 5-bit comparator equal for signal <Wreg[4]_Reg1[4]_equal_1_o> created at line 44
    Found 5-bit comparator equal for signal <Wreg[4]_Reg2[4]_equal_6_o> created at line 45
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <GRF> synthesized.

Synthesizing Unit <EXT>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\EXT.v".
    Found 32-bit 4-to-1 multiplexer for signal <EXT_out> created at line 24.
    Summary:
	inferred   1 Multiplexer(s).
Unit <EXT> synthesized.

Synthesizing Unit <Shift>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Shift.v".
WARNING:Xst:647 - Input <Shift_in<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Shift> synthesized.

Synthesizing Unit <Branch>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\branch.v".
    Found 32-bit comparator equal for signal <equal> created at line 28
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Branch> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\ID-EX.v".
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <data_rs>.
    Found 32-bit register for signal <data_rt>.
    Found 5-bit register for signal <addr_rt>.
    Found 5-bit register for signal <addr_rd>.
    Found 32-bit register for signal <EXT>.
    Found 32-bit register for signal <Shift>.
    Found 1-bit register for signal <IsDelay>.
    Found 5-bit register for signal <D_ExcCode>.
    Found 32-bit register for signal <PC>.
    Summary:
	inferred 208 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <Execute>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v".
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" line 102: Output port <MemtoReg> of the instance <e_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" line 102: Output port <Memwrite> of the instance <e_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" line 102: Output port <branch> of the instance <e_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" line 102: Output port <EXT_sel> of the instance <e_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Execute.v" line 102: Output port <Shift_sel> of the instance <e_controller> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <in_PC[31]_GND_16_o_add_13_OUT> created at line 80.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <Execute> synthesized.

Synthesizing Unit <E_AT>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\E_AT.v".
WARNING:Xst:647 - Input <instruction<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction<20:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <E_AT> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\ALU.v".
    Found 32-bit subtractor for signal <in1[31]_in2[31]_sub_8_OUT> created at line 37.
    Found 33-bit subtractor for signal <ext_sub> created at line 48.
    Found 32-bit adder for signal <in1[31]_in2[31]_add_5_OUT> created at line 36.
    Found 33-bit adder for signal <ext_add> created at line 47.
    Found 32-bit 8-to-1 multiplexer for signal <ALU_out> created at line 26.
    Found 32-bit comparator greater for signal <in2[31]_in1[31]_LessThan_1_o> created at line 33
    Found 32-bit comparator greater for signal <in1[31]_in2[31]_LessThan_3_o> created at line 34
    Found 1-bit comparator not equal for signal <n0025> created at line 50
    Found 1-bit comparator not equal for signal <n0028> created at line 50
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Mult_Div>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\mult_div.v".
WARNING:Xst:647 - Input <instruction<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <LO>.
    Found 32-bit register for signal <temp_HI>.
    Found 32-bit register for signal <temp_LO>.
    Found 4-bit register for signal <md_time>.
    Found 1-bit register for signal <Busy>.
    Found 32-bit register for signal <HI>.
    Found 4-bit subtractor for signal <GND_19_o_GND_19_o_sub_70_OUT<3:0>> created at line 143.
    Found 32x32-bit multiplier for signal <mult_out> created at line 56.
    Found 32x32-bit multiplier for signal <multu_out> created at line 57.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <Mult_Div> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_22_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_22_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_22_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_22_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_22_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_22_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_22_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_22_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_22_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_22_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_22_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_22_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_22_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_22_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_22_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_22_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_22_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_22_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_22_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_22_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_22_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_22_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_22_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_22_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_22_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_22_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_22_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_22_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_22_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_22_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_22_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_22_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_22_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <div_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3514> created at line 0.
    Found 64-bit adder for signal <GND_24_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3518> created at line 0.
    Found 63-bit adder for signal <GND_24_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3522> created at line 0.
    Found 62-bit adder for signal <GND_24_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3526> created at line 0.
    Found 61-bit adder for signal <GND_24_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3530> created at line 0.
    Found 60-bit adder for signal <GND_24_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3534> created at line 0.
    Found 59-bit adder for signal <GND_24_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3538> created at line 0.
    Found 58-bit adder for signal <GND_24_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3542> created at line 0.
    Found 57-bit adder for signal <GND_24_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3546> created at line 0.
    Found 56-bit adder for signal <GND_24_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3550> created at line 0.
    Found 55-bit adder for signal <GND_24_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3554> created at line 0.
    Found 54-bit adder for signal <GND_24_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3558> created at line 0.
    Found 53-bit adder for signal <GND_24_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3562> created at line 0.
    Found 52-bit adder for signal <GND_24_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3566> created at line 0.
    Found 51-bit adder for signal <GND_24_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3570> created at line 0.
    Found 50-bit adder for signal <GND_24_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3574> created at line 0.
    Found 49-bit adder for signal <GND_24_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3578> created at line 0.
    Found 48-bit adder for signal <GND_24_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3582> created at line 0.
    Found 47-bit adder for signal <GND_24_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3586> created at line 0.
    Found 46-bit adder for signal <GND_24_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3590> created at line 0.
    Found 45-bit adder for signal <GND_24_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3594> created at line 0.
    Found 44-bit adder for signal <GND_24_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3598> created at line 0.
    Found 43-bit adder for signal <GND_24_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3602> created at line 0.
    Found 42-bit adder for signal <GND_24_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3606> created at line 0.
    Found 41-bit adder for signal <GND_24_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3610> created at line 0.
    Found 40-bit adder for signal <GND_24_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3614> created at line 0.
    Found 39-bit adder for signal <GND_24_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3618> created at line 0.
    Found 38-bit adder for signal <GND_24_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3622> created at line 0.
    Found 37-bit adder for signal <GND_24_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3626> created at line 0.
    Found 36-bit adder for signal <GND_24_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3630> created at line 0.
    Found 35-bit adder for signal <GND_24_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3634> created at line 0.
    Found 34-bit adder for signal <GND_24_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3638> created at line 0.
    Found 33-bit adder for signal <GND_24_o_b[31]_add_67_OUT> created at line 0.
    Found 33-bit adder for signal <GND_24_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 64-bit comparator greater for signal <BUS_0001_INV_3444_o> created at line 0
    Found 63-bit comparator greater for signal <BUS_0002_INV_3443_o> created at line 0
    Found 62-bit comparator greater for signal <BUS_0003_INV_3442_o> created at line 0
    Found 61-bit comparator greater for signal <BUS_0004_INV_3441_o> created at line 0
    Found 60-bit comparator greater for signal <BUS_0005_INV_3440_o> created at line 0
    Found 59-bit comparator greater for signal <BUS_0006_INV_3439_o> created at line 0
    Found 58-bit comparator greater for signal <BUS_0007_INV_3438_o> created at line 0
    Found 57-bit comparator greater for signal <BUS_0008_INV_3437_o> created at line 0
    Found 56-bit comparator greater for signal <BUS_0009_INV_3436_o> created at line 0
    Found 55-bit comparator greater for signal <BUS_0010_INV_3435_o> created at line 0
    Found 54-bit comparator greater for signal <BUS_0011_INV_3434_o> created at line 0
    Found 53-bit comparator greater for signal <BUS_0012_INV_3433_o> created at line 0
    Found 52-bit comparator greater for signal <BUS_0013_INV_3432_o> created at line 0
    Found 51-bit comparator greater for signal <BUS_0014_INV_3431_o> created at line 0
    Found 50-bit comparator greater for signal <BUS_0015_INV_3430_o> created at line 0
    Found 49-bit comparator greater for signal <BUS_0016_INV_3429_o> created at line 0
    Found 48-bit comparator greater for signal <BUS_0017_INV_3428_o> created at line 0
    Found 47-bit comparator greater for signal <BUS_0018_INV_3427_o> created at line 0
    Found 46-bit comparator greater for signal <BUS_0019_INV_3426_o> created at line 0
    Found 45-bit comparator greater for signal <BUS_0020_INV_3425_o> created at line 0
    Found 44-bit comparator greater for signal <BUS_0021_INV_3424_o> created at line 0
    Found 43-bit comparator greater for signal <BUS_0022_INV_3423_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0023_INV_3422_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0024_INV_3421_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0025_INV_3420_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0026_INV_3419_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0027_INV_3418_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0028_INV_3417_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0029_INV_3416_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0030_INV_3415_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0031_INV_3414_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0032_INV_3413_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_3412_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 996 Multiplexer(s).
Unit <div_32s_32s> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_25_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_25_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_25_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_25_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_25_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_25_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_25_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_25_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_25_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_25_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_25_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_25_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_25_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_25_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_25_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_25_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_25_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_25_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_25_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_25_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_25_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_25_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_25_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_25_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_25_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_25_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_25_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_25_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_25_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_25_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_25_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_25_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_26_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_26_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_26_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_26_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_26_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_26_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_26_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_26_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_26_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_26_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_26_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_26_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_26_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_26_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_26_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_26_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_26_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_26_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_26_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_26_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_26_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_26_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_26_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_26_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_26_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_26_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_26_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_26_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_26_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_26_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_26_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_26_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\EX-MEM.v".
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <ALUout>.
    Found 32-bit register for signal <HI_LO>.
    Found 32-bit register for signal <data_rt>.
    Found 5-bit register for signal <addr_rt>.
    Found 5-bit register for signal <addr_rd>.
    Found 32-bit register for signal <Shift>.
    Found 1-bit register for signal <IsDelay>.
    Found 5-bit register for signal <E_ExcCode>.
    Found 32-bit register for signal <PC>.
    Summary:
	inferred 208 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <EX_MEM> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v".
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" line 143: Output port <MemtoReg> of the instance <m_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" line 143: Output port <ALUop> of the instance <m_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" line 143: Output port <branch> of the instance <m_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" line 143: Output port <EXT_sel> of the instance <m_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" line 143: Output port <ALUsrc> of the instance <m_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Memory.v" line 143: Output port <Shift_sel> of the instance <m_controller> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <in_PC[31]_GND_28_o_add_15_OUT> created at line 87.
    Found 64x3-bit Read Only RAM for signal <ins_op>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 Multiplexer(s).
Unit <Memory> synthesized.

Synthesizing Unit <M_AT>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\M_AT.v".
WARNING:Xst:647 - Input <instruction<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction<20:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <M_AT> synthesized.

Synthesizing Unit <DM_EXT>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\DM_EXT.v".
    Found 32-bit 4-to-1 multiplexer for signal <LB> created at line 31.
    Summary:
	inferred   8 Multiplexer(s).
Unit <DM_EXT> synthesized.

Synthesizing Unit <M_EXC>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\M_EXC.v".
    Found 32-bit comparator lessequal for signal <n0025> created at line 59
    Found 32-bit comparator lessequal for signal <n0027> created at line 60
    Found 32-bit comparator lessequal for signal <n0029> created at line 60
    Found 32-bit comparator lessequal for signal <n0033> created at line 61
    Found 32-bit comparator lessequal for signal <n0035> created at line 61
    Found 32-bit comparator lessequal for signal <n0039> created at line 62
    Found 32-bit comparator lessequal for signal <n0041> created at line 62
    Found 32-bit comparator lessequal for signal <n0046> created at line 65
    Found 32-bit comparator lessequal for signal <n0049> created at line 66
    Summary:
	inferred   9 Comparator(s).
Unit <M_EXC> synthesized.

Synthesizing Unit <CP0>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\CP0.v".
    Found 1-bit register for signal <Cause<31>>.
    Found 1-bit register for signal <Cause<30>>.
    Found 1-bit register for signal <Cause<29>>.
    Found 1-bit register for signal <Cause<28>>.
    Found 1-bit register for signal <Cause<27>>.
    Found 1-bit register for signal <Cause<26>>.
    Found 1-bit register for signal <Cause<25>>.
    Found 1-bit register for signal <Cause<24>>.
    Found 1-bit register for signal <Cause<23>>.
    Found 1-bit register for signal <Cause<22>>.
    Found 1-bit register for signal <Cause<21>>.
    Found 1-bit register for signal <Cause<20>>.
    Found 1-bit register for signal <Cause<19>>.
    Found 1-bit register for signal <Cause<18>>.
    Found 1-bit register for signal <Cause<17>>.
    Found 1-bit register for signal <Cause<16>>.
    Found 1-bit register for signal <Cause<15>>.
    Found 1-bit register for signal <Cause<14>>.
    Found 1-bit register for signal <Cause<13>>.
    Found 1-bit register for signal <Cause<12>>.
    Found 1-bit register for signal <Cause<11>>.
    Found 1-bit register for signal <Cause<10>>.
    Found 1-bit register for signal <Cause<9>>.
    Found 1-bit register for signal <Cause<8>>.
    Found 1-bit register for signal <Cause<7>>.
    Found 1-bit register for signal <Cause<6>>.
    Found 1-bit register for signal <Cause<5>>.
    Found 1-bit register for signal <Cause<4>>.
    Found 1-bit register for signal <Cause<3>>.
    Found 1-bit register for signal <Cause<2>>.
    Found 1-bit register for signal <Cause<1>>.
    Found 1-bit register for signal <Cause<0>>.
    Found 32-bit register for signal <EPC>.
    Found 32-bit register for signal <SR>.
    Found 32-bit subtractor for signal <VPC[31]_GND_32_o_sub_11_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <CP0> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\MEM-WB.v".
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <ALUout>.
    Found 32-bit register for signal <HI_LO>.
    Found 32-bit register for signal <CP0>.
    Found 32-bit register for signal <DMout>.
    Found 5-bit register for signal <addr_rt>.
    Found 5-bit register for signal <addr_rd>.
    Found 32-bit register for signal <Shift>.
    Found 32-bit register for signal <PC>.
    Summary:
	inferred 234 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <Writeback>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v".
WARNING:Xst:647 - Input <in_addr_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_addr_rt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" line 62: Output port <ALUop> of the instance <w_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" line 62: Output port <Memwrite> of the instance <w_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" line 62: Output port <branch> of the instance <w_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" line 62: Output port <EXT_sel> of the instance <w_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" line 62: Output port <ALUsrc> of the instance <w_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86139\Desktop\courses\co\P7\mips\Writeback.v" line 62: Output port <Shift_sel> of the instance <w_controller> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <in_PC[31]_GND_34_o_add_4_OUT> created at line 50.
    Found 32-bit 7-to-1 multiplexer for signal <RegWD> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <Writeback> synthesized.

Synthesizing Unit <W_AT>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\W_AT.v".
WARNING:Xst:647 - Input <instruction> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <W_AT> synthesized.

Synthesizing Unit <Bridge>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\Bridge.v".
    Found 32-bit comparator lessequal for signal <n0000> created at line 42
    Found 32-bit comparator lessequal for signal <n0004> created at line 45
    Found 32-bit comparator lessequal for signal <n0006> created at line 45
    Found 32-bit comparator lessequal for signal <n0013> created at line 48
    Found 32-bit comparator lessequal for signal <n0015> created at line 48
    Summary:
	inferred   5 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <Bridge> synthesized.

Synthesizing Unit <TC>.
    Related source file is "C:\Users\86139\Desktop\courses\co\P7\mips\TC.v".
WARNING:Xst:647 - Input <Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <_IRQ>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <mem[2][31]_GND_37_o_sub_10_OUT> created at line 72.
    Found 32-bit 3-to-1 multiplexer for signal <Dout> created at line 45.
    Found 32-bit comparator greater for signal <GND_37_o_mem[2][31]_LessThan_9_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 126 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x3-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 278
 32-bit adder                                          : 10
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 7
 33-bit adder                                          : 10
 33-bit subtractor                                     : 1
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 4-bit subtractor                                      : 1
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 8
 58-bit adder                                          : 8
 59-bit adder                                          : 8
 60-bit adder                                          : 8
 61-bit adder                                          : 8
 62-bit adder                                          : 8
 63-bit adder                                          : 8
 64-bit adder                                          : 8
# Registers                                            : 145
 1-bit register                                        : 102
 1024-bit register                                     : 1
 32-bit register                                       : 32
 4-bit register                                        : 1
 5-bit register                                        : 9
# Comparators                                          : 166
 1-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 17
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 11
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4530
 1-bit 2-to-1 multiplexer                              : 4290
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 66
 32-bit 2-to-1 multiplexer                             : 139
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 6
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 3
 5-bit 4-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <w_at> is unconnected in block <writeback>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <Cause_0> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_1> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_7> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_8> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_9> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_13> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_14> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_16> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_17> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_15> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_18> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_19> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_20> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_21> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_23> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_24> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_22> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_25> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_26> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_27> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_28> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_30> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cause_29> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <instruction_6> of sequential type is unconnected in block <mem_wb>.
WARNING:Xst:2677 - Node <instruction_7> of sequential type is unconnected in block <mem_wb>.
WARNING:Xst:2677 - Node <instruction_8> of sequential type is unconnected in block <mem_wb>.
WARNING:Xst:2677 - Node <instruction_9> of sequential type is unconnected in block <mem_wb>.
WARNING:Xst:2677 - Node <instruction_10> of sequential type is unconnected in block <mem_wb>.

Synthesizing (advanced) Unit <Memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ins_op> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in_instruction<31:26>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ins_op>        |          |
    -----------------------------------------------------------------------
Unit <Memory> synthesized (advanced).

Synthesizing (advanced) Unit <Mult_Div>.
The following registers are absorbed into counter <md_time>: 1 register on signal <md_time>.
Unit <Mult_Div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x3-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 147
 32-bit adder                                          : 6
 32-bit adder carry in                                 : 130
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 7
 33-bit adder                                          : 2
 33-bit subtractor                                     : 1
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 2195
 Flip-Flops                                            : 2195
# Comparators                                          : 166
 1-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 17
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 11
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4683
 1-bit 2-to-1 multiplexer                              : 4386
 1-bit 3-to-1 multiplexer                              : 64
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 66
 32-bit 2-to-1 multiplexer                             : 134
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 6
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 3
 5-bit 4-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Cause_0> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_1> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_7> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_8> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_9> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_16> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_17> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_18> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_19> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_20> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_21> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_23> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_24> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_22> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_25> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_26> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_27> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_28> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_30> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cause_29> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Cause_15> in Unit <CP0> is equivalent to the following 2 FFs/Latches, which will be removed : <Cause_14> <Cause_13> 
WARNING:Xst:1293 - FF/Latch <Cause_15> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TC0/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <TC1/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <mips> ...

Optimizing unit <Datapath> ...

Optimizing unit <Memory> ...

Optimizing unit <CP0> ...

Optimizing unit <M_EXC> ...

Optimizing unit <Fetch> ...

Optimizing unit <PC> ...

Optimizing unit <IF_ID> ...

Optimizing unit <Decode> ...

Optimizing unit <GRF> ...

Optimizing unit <Branch> ...

Optimizing unit <ID_EX> ...

Optimizing unit <Execute> ...

Optimizing unit <Mult_Div> ...

Optimizing unit <ALU> ...

Optimizing unit <EX_MEM> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <Stop_Transmit> ...

Optimizing unit <Bridge> ...

Optimizing unit <TC> ...
WARNING:Xst:1293 - FF/Latch <cpu/datapath/id_ex/Shift_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/id_ex/Shift_0> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/ex_mem/Shift_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/ex_mem/Shift_0> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/mem_wb/Shift_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/mem_wb/Shift_0> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/addr_rt_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/addr_rt_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/addr_rt_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/addr_rt_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/addr_rt_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/instruction_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/instruction_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/instruction_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/instruction_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/id_ex/instruction_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/addr_rt_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/addr_rt_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/addr_rt_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/addr_rt_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/addr_rt_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/instruction_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/instruction_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/instruction_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/instruction_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/ex_mem/instruction_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rd_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rd_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rd_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rd_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rd_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rt_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rt_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rt_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rt_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/addr_rt_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/instruction_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/instruction_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/instruction_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/instruction_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <cpu/datapath/mem_wb/instruction_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:1710 - FF/Latch <TC0/mem<0>_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC0/mem<0>_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1002> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1003> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1004> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1005> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1006> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1007> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1008> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1009> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1010> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1011> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1012> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1013> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1014> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1015> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1016> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1017> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1018> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1019> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1020> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1021> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1022> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1023> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TC1/mem<0>_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_992> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_993> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_994> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_995> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_996> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_997> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_998> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_999> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1000> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cpu/datapath/decode/grf/register_31_1001> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cpu/datapath/if_id/F_ExcCode_4> in Unit <mips> is equivalent to the following 3 FFs/Latches, which will be removed : <cpu/datapath/if_id/F_ExcCode_3> <cpu/datapath/if_id/F_ExcCode_1> <cpu/datapath/if_id/F_ExcCode_0> 
INFO:Xst:2261 - The FF/Latch <cpu/datapath/id_ex/Shift_31> in Unit <mips> is equivalent to the following 16 FFs/Latches, which will be removed : <cpu/datapath/id_ex/EXT_31> <cpu/datapath/id_ex/EXT_30> <cpu/datapath/id_ex/EXT_29> <cpu/datapath/id_ex/EXT_28> <cpu/datapath/id_ex/EXT_27> <cpu/datapath/id_ex/EXT_26> <cpu/datapath/id_ex/EXT_25> <cpu/datapath/id_ex/EXT_24> <cpu/datapath/id_ex/EXT_23> <cpu/datapath/id_ex/EXT_22> <cpu/datapath/id_ex/EXT_21> <cpu/datapath/id_ex/EXT_20> <cpu/datapath/id_ex/EXT_19> <cpu/datapath/id_ex/EXT_18> <cpu/datapath/id_ex/EXT_17> <cpu/datapath/id_ex/EXT_16> 
INFO:Xst:2261 - The FF/Latch <cpu/datapath/id_ex/EXT_11> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/datapath/id_ex/addr_rd_0> 
INFO:Xst:2261 - The FF/Latch <cpu/datapath/id_ex/EXT_12> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/datapath/id_ex/addr_rd_1> 
INFO:Xst:2261 - The FF/Latch <cpu/datapath/id_ex/EXT_13> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/datapath/id_ex/addr_rd_2> 
INFO:Xst:2261 - The FF/Latch <cpu/datapath/id_ex/EXT_14> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/datapath/id_ex/addr_rd_3> 
INFO:Xst:2261 - The FF/Latch <cpu/datapath/id_ex/EXT_15> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/datapath/id_ex/addr_rd_4> 
INFO:Xst:2261 - The FF/Latch <cpu/datapath/id_ex/D_ExcCode_4> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <cpu/datapath/id_ex/D_ExcCode_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 22.
FlipFlop cpu/datapath/ex_mem/ALUout_1 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_12 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_13 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_14 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_15 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_16 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_17 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_18 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_19 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_2 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_20 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_21 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_22 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_23 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_24 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_25 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_26 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_27 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_3 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_5 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_6 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/ALUout_8 has been replicated 1 time(s)
FlipFlop cpu/datapath/ex_mem/addr_rd_0 has been replicated 3 time(s)
FlipFlop cpu/datapath/ex_mem/addr_rd_1 has been replicated 3 time(s)
FlipFlop cpu/datapath/ex_mem/instruction_26 has been replicated 3 time(s)
FlipFlop cpu/datapath/ex_mem/instruction_29 has been replicated 3 time(s)
FlipFlop cpu/datapath/ex_mem/instruction_30 has been replicated 2 time(s)
FlipFlop cpu/datapath/id_ex/EXT_0 has been replicated 2 time(s)
FlipFlop cpu/datapath/id_ex/EXT_3 has been replicated 1 time(s)
FlipFlop cpu/datapath/id_ex/EXT_4 has been replicated 1 time(s)
FlipFlop cpu/datapath/id_ex/EXT_6 has been replicated 1 time(s)
FlipFlop cpu/datapath/id_ex/Shift_31 has been replicated 2 time(s)
FlipFlop cpu/datapath/id_ex/instruction_0 has been replicated 3 time(s)
FlipFlop cpu/datapath/id_ex/instruction_1 has been replicated 3 time(s)
FlipFlop cpu/datapath/id_ex/instruction_26 has been replicated 2 time(s)
FlipFlop cpu/datapath/id_ex/instruction_27 has been replicated 3 time(s)
FlipFlop cpu/datapath/id_ex/instruction_28 has been replicated 4 time(s)
FlipFlop cpu/datapath/id_ex/instruction_29 has been replicated 3 time(s)
FlipFlop cpu/datapath/id_ex/instruction_30 has been replicated 4 time(s)
FlipFlop cpu/datapath/id_ex/instruction_31 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2095
 Flip-Flops                                            : 2095

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19820
#      GND                         : 1
#      INV                         : 197
#      LUT1                        : 117
#      LUT2                        : 208
#      LUT3                        : 2433
#      LUT4                        : 2469
#      LUT5                        : 3839
#      LUT6                        : 4040
#      MUXCY                       : 4038
#      MUXF7                       : 18
#      VCC                         : 1
#      XORCY                       : 2459
# FlipFlops/Latches                : 2095
#      FD                          : 6
#      FDR                         : 681
#      FDRE                        : 1393
#      FDS                         : 11
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 336
#      IBUF                        : 66
#      OBUF                        : 270
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2095  out of  126576     1%  
 Number of Slice LUTs:                13303  out of  63288    21%  
    Number used as Logic:             13303  out of  63288    21%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14947
   Number with an unused Flip Flop:   12852  out of  14947    85%  
   Number with an unused LUT:          1644  out of  14947    10%  
   Number of fully used LUT-FF pairs:   451  out of  14947     3%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                         337
 Number of bonded IOBs:                 337  out of    480    70%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      8  out of    180     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2095  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 168.114ns (Maximum Frequency: 5.948MHz)
   Minimum input arrival time before clock: 11.554ns
   Maximum output required time after clock: 25.295ns
   Maximum combinational path delay: 6.728ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 168.114ns (frequency: 5.948MHz)
  Total number of paths / destination ports: 18953221504150868000000000000000000000000000000000000000000 / 4077
-------------------------------------------------------------------------
Delay:               168.114ns (Levels of Logic = 504)
  Source:            cpu/datapath/mem_wb/instruction_3 (FF)
  Destination:       cpu/datapath/execute/mult_div/temp_HI_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpu/datapath/mem_wb/instruction_3 to cpu/datapath/execute/mult_div/temp_HI_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   1.271  cpu/datapath/mem_wb/instruction_3 (cpu/datapath/mem_wb/instruction_3)
     LUT6:I1->O           14   0.254   1.127  cpu/datapath/writeback/w_controller/funct[5]_funct[5]_OR_10_o1 (cpu/datapath/writeback/w_controller/funct[5]_funct[5]_OR_10_o)
     LUT6:I5->O           94   0.254   2.162  cpu/datapath/writeback/w_controller/opcode[5]_opcode[5]_OR_20_o (cpu/datapath/writeback/w_controller/opcode[5]_opcode[5]_OR_20_o)
     LUT4:I3->O            1   0.254   0.790  cpu/datapath/writeback/Mmux_RegWD254 (cpu/datapath/writeback/Mmux_RegWD253)
     LUT6:I4->O           41   0.250   1.899  cpu/datapath/writeback/Mmux_RegWD256 (cpu/datapath/W_RegWD<31>)
     LUT5:I2->O         1401   0.235   2.986  cpu/datapath/st/Mmux_E_rs_trans251 (cpu/datapath/E_rs_trans<31>)
     LUT4:I0->O            1   0.254   0.000  cpu/datapath/execute/alu/Madd_ext_add_lut<31> (cpu/datapath/execute/alu/Madd_ext_add_lut<31>)
     MUXCY:S->O            0   0.215   0.000  cpu/datapath/execute/alu/Madd_ext_add_cy<31> (cpu/datapath/execute/alu/Madd_ext_add_cy<31>)
     XORCY:CI->O           2   0.206   0.954  cpu/datapath/execute/alu/Madd_ext_add_xor<32> (cpu/datapath/execute/alu/ext_add<32>)
     LUT6:I3->O            4   0.235   1.080  cpu/datapath/execute/alu/cal_op[1]_ALU_sel[2]_AND_202_o (cpu/datapath/execute/EXC_DM_Ov)
     LUT6:I2->O            2   0.254   1.156  cpu/datapath/execute/Mmux_n008111 (cpu/datapath/E_out_E_ExcCode<0>)
     LUT5:I0->O           27   0.254   1.544  cpu/datapath/execute/GND_16_o_GND_16_o_not_equal_3_o1 (cpu/datapath/execute/GND_16_o_GND_16_o_not_equal_3_o)
     LUT2:I0->O            5   0.250   1.117  cpu/datapath/execute/Mmux_out_instruction171 (cpu/datapath/E_out_instruction<24>)
     LUT4:I0->O            1   0.254   1.112  cpu/datapath/st/E_rs_addr[4]_GND_5_o_AND_61_o11 (cpu/datapath/st/E_rs_addr[4]_GND_5_o_AND_61_o1)
     LUT6:I1->O           32   0.254   1.950  cpu/datapath/st/E_rs_addr[4]_GND_5_o_AND_61_o6 (cpu/datapath/st/E_rs_addr[4]_GND_5_o_AND_61_o)
     LUT5:I0->O           27   0.254   1.435  cpu/datapath/st/Mmux_E_rs_trans110 (cpu/datapath/E_rs_trans<0>)
     INV:I->O              1   0.255   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_lut<0>_INV_0 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<15> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<16> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<17> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<18> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<19> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<20> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<21> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<22> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<23> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<24> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<25> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<26> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<27> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<28> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<29> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<30> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           7   0.206   0.910  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Msub_a[31]_unary_minus_1_OUT_xor<31> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_unary_minus_1_OUT<31>)
     LUT2:I1->O            2   0.254   0.834  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o1331 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_1231_o)
     LUT5:I3->O            1   0.250   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_lut<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<5>)
     MUXCY:CI->O          46   0.235   1.754  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0002_INV_211_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0002_INV_211_o)
     LUT6:I5->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o1651 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_1357_o)
     LUT5:I1->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<5>)
     MUXCY:CI->O          50   0.235   1.821  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0003_INV_275_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0003_INV_275_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o19810 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_1482_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<6>)
     MUXCY:CI->O          55   0.023   1.860  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0004_INV_338_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0004_INV_338_o)
     LUT6:I5->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o11301 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_1604_o)
     LUT5:I1->O            1   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_lut<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<6>)
     MUXCY:CI->O          85   0.235   2.093  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0005_INV_400_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0005_INV_400_o)
     LUT6:I5->O            4   0.254   1.080  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o11621 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_1724_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<6>)
     MUXCY:CI->O          68   0.235   1.961  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0006_INV_461_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0006_INV_461_o)
     LUT6:I5->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o11951 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_1843_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<6>)
     MUXCY:CI->O          75   0.235   2.015  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0007_INV_521_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0007_INV_521_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o12301 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_1962_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<7>)
     MUXCY:CI->O          78   0.235   2.038  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0008_INV_580_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0008_INV_580_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o12631 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2077_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<7>)
     MUXCY:CI->O          85   0.023   2.093  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0009_INV_638_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0009_INV_638_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o12961 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2190_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<7>)
     MUXCY:CI->O         108   0.235   2.234  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0010_INV_695_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0010_INV_695_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o13271 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2299_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<8>)
     MUXCY:CI->O         100   0.235   2.209  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0011_INV_751_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0011_INV_751_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o13601 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2408_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<8>)
     MUXCY:CI->O         105   0.235   2.224  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0012_INV_806_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0012_INV_806_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o13951 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2517_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<8>)
     MUXCY:CI->O         111   0.235   2.243  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0013_INV_860_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0013_INV_860_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o14271 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2621_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<9>)
     MUXCY:CI->O         117   0.023   2.261  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0014_INV_913_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0014_INV_913_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o14611 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2725_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<9>)
     MUXCY:CI->O         138   0.235   2.326  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0015_INV_965_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0015_INV_965_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o14921 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2824_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<9>)
     MUXCY:CI->O         133   0.235   2.311  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0016_INV_1016_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0016_INV_1016_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o15251 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_2923_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<9>)
     MUXCY:CI->O         139   0.235   2.329  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0017_INV_1066_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0017_INV_1066_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o15601 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3022_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<10>)
     MUXCY:CI->O         143   0.235   2.341  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0018_INV_1115_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0018_INV_1115_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o15931 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3117_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<10>)
     MUXCY:CI->O         151   0.023   2.364  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0019_INV_1163_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0019_INV_1163_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o16261 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3210_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<10>)
     MUXCY:CI->O         168   0.235   2.382  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0020_INV_1210_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0020_INV_1210_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o16571 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3299_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<11>)
     MUXCY:CI->O         170   0.235   2.384  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0021_INV_1256_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0021_INV_1256_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o16901 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3388_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<11>)
     MUXCY:CI->O         175   0.235   2.389  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0022_INV_1301_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0022_INV_1301_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o17241 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3476_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<11>)
     MUXCY:CI->O         185   0.023   2.400  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0023_INV_1345_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0023_INV_1345_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o17581 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3562_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<12>)
     MUXCY:CI->O         191   0.023   2.406  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0024_INV_1388_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0024_INV_1388_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o17911 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3645_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<12>)
     MUXCY:CI->O         199   0.235   2.415  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0025_INV_1430_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0025_INV_1430_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o18221 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3724_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<12>)
     MUXCY:CI->O         203   0.235   2.417  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0026_INV_1471_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0026_INV_1471_o)
     LUT5:I4->O            3   0.254   1.042  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o18551 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3803_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_lutdi1 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<12>)
     MUXCY:CI->O         206   0.235   2.418  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0027_INV_1511_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0027_INV_1511_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o18901 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3882_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<13>)
     MUXCY:CI->O         200   0.235   2.416  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0028_INV_1550_o_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0028_INV_1550_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o19231 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_3957_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<13>)
     MUXCY:CI->O         174   0.023   2.388  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0029_INV_1588_o_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0029_INV_1588_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o19561 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_4030_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<13>)
     MUXCY:CI->O         131   0.235   2.304  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0030_INV_1625_o_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0030_INV_1625_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o19891 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_4101_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<14>)
     MUXCY:CI->O          90   0.235   2.131  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0031_INV_1661_o_cy<15> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0031_INV_1661_o)
     LUT5:I4->O            5   0.254   1.117  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o110221 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_4170_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<14>)
     MUXCY:CI->O         124   0.235   2.283  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0032_INV_1696_o_cy<15> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0032_INV_1696_o)
     LUT5:I4->O            2   0.254   1.002  cpu/datapath/execute/mult_div/data1[31]_data2[31]_mod_51/Mmux_a[31]_GND_25_o_MUX_5952_o110551 (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/a[31]_GND_22_o_MUX_4237_o)
     LUT4:I0->O            0   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_lutdi (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<14>)
     MUXCY:CI->O          64   0.235   1.930  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Mcompar_BUS_0033_INV_1730_o_cy<15> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/BUS_0033_INV_1730_o)
     LUT5:I4->O            1   0.254   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_lut<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.215   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<0> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<1> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<2> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<3> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<4> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<5> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<6> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<7> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<8> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<9> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<10> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<11> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<12> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<13> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<14> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<15> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<16> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<17> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<18> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<19> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<20> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<21> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<22> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<23> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<24> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<25> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<26> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<27> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<28> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<29> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<30> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.206   0.682  cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/Madd_GND_22_o_a[31]_add_70_OUT[31:0]_xor<31> (cpu/datapath/execute/mult_div/data1[31]_data2[31]_rem_48/GND_22_o_a[31]_add_70_OUT[31:0]<31>)
     LUT5:I4->O            1   0.254   0.000  cpu/datapath/execute/mult_div/Mmux_md_time[3]_GND_19_o_mux_62_OUT1254 (cpu/datapath/execute/mult_div/temp_HI[31]_mult_out[63]_mux_63_OUT<31>)
     FDRE:D                    0.074          cpu/datapath/execute/mult_div/temp_HI_31
    ----------------------------------------
    Total                    168.114ns (42.268ns logic, 125.847ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4390 / 2598
-------------------------------------------------------------------------
Offset:              11.554ns (Levels of Logic = 6)
  Source:            interrupt (PAD)
  Destination:       cpu/datapath/if_id/IsDelay (FF)
  Destination Clock: clk rising

  Data Path: interrupt to cpu/datapath/if_id/IsDelay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.080  interrupt_IBUF (interrupt_IBUF)
     LUT6:I2->O            1   0.254   0.682  cpu/datapath/memory/cp0/IntReq2 (cpu/datapath/memory/cp0/IntReq2)
     LUT3:I2->O            6   0.254   1.152  cpu/datapath/memory/cp0/IntReq3 (cpu/datapath/memory/cp0/IntReq3)
     LUT5:I1->O            1   0.254   0.682  cpu/datapath/memory/cp0/IntReq4 (cpu/datapath/memory/cp0/IntReq)
     LUT6:I5->O          221   0.254   2.422  cpu/datapath/memory/cp0/Req (cpu/datapath/Req)
     LUT2:I1->O          584   0.254   2.479  cpu/datapath/if_id/Reset_OR_DriverANDClockEnable331 (cpu/datapath/ex_mem/Req_0)
     FDR:R                     0.459          cpu/datapath/ex_mem/ALUout_0
    ----------------------------------------
    Total                     11.554ns (3.057ns logic, 8.497ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3382109 / 225
-------------------------------------------------------------------------
Offset:              25.295ns (Levels of Logic = 18)
  Source:            cpu/datapath/ex_mem/ALUout_15 (FF)
  Destination:       m_int_addr<14> (PAD)
  Source Clock:      clk rising

  Data Path: cpu/datapath/ex_mem/ALUout_15 to m_int_addr<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             45   0.525   2.167  cpu/datapath/ex_mem/ALUout_15 (cpu/datapath/ex_mem/ALUout_15)
     LUT5:I0->O            1   0.254   0.000  cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_lut<1> (cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_cy<1> (cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_cy<2> (cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_cy<3> (cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_cy<3>)
     LUT5:I4->O            1   0.254   0.910  cpu/datapath/memory/m_exc/Mcompar_GND_31_o_addr[31]_LessThan_34_o_cy<4> (cpu/datapath/memory/m_exc/GND_31_o_addr[31]_LessThan_34_o)
     LUT4:I1->O            3   0.235   1.196  cpu/datapath/memory/m_exc/EXC_AdES21 (cpu/datapath/memory/m_exc/EXC_AdES2)
     LUT5:I0->O            2   0.254   0.726  cpu/datapath/memory/m_exc/EXC_AdEL_SW0 (N88)
     LUT3:I2->O            1   0.254   1.137  cpu/datapath/memory/m_exc/EXC_AdEL (cpu/datapath/memory/EXC_AdEL)
     LUT6:I0->O            3   0.254   0.766  cpu/datapath/memory/M_EXC_AdEL14 (cpu/datapath/memory/M_EXC_AdEL_mmx_out)
     LUT6:I5->O           26   0.254   1.696  cpu/datapath/memory/Mmux_n012051 (cpu/datapath/memory/n0120<4>)
     LUT5:I1->O            7   0.254   1.018  cpu/datapath/memory/GND_28_o_GND_28_o_not_equal_3_o1 (cpu/datapath/memory/GND_28_o_GND_28_o_not_equal_3_o)
     LUT2:I0->O            2   0.250   1.002  cpu/datapath/memory/Mmux_out_instruction91 (cpu/datapath/M_out_instruction<17>)
     LUT6:I2->O            1   0.254   0.790  cpu/datapath/st/M_rt_addr[4]_GND_5_o_AND_79_o1 (cpu/datapath/st/M_rt_addr[4]_GND_5_o_AND_79_o2)
     LUT6:I4->O            1   0.250   0.958  cpu/datapath/st/M_rt_addr[4]_GND_5_o_AND_79_o4 (cpu/datapath/st/M_rt_addr[4]_GND_5_o_AND_79_o5)
     LUT5:I1->O          113   0.254   2.477  cpu/datapath/st/M_rt_addr[4]_GND_5_o_AND_79_o5 (cpu/datapath/st/M_rt_addr[4]_GND_5_o_AND_79_o)
     LUT3:I0->O           13   0.235   1.374  cpu/datapath/st/Mmux_M_rt_trans121 (cpu/datapath/M_rt_trans<1>)
     LUT6:I2->O            9   0.254   0.975  cpu/datapath/memory/cp0/Out_IntReq (m_int_byteen_0_OBUF)
     OBUF:I->O                 2.912          m_int_addr_14_OBUF (m_int_addr<14>)
    ----------------------------------------
    Total                     25.295ns (7.421ns logic, 17.874ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               6.728ns (Levels of Logic = 3)
  Source:            interrupt (PAD)
  Destination:       m_int_addr<14> (PAD)

  Data Path: interrupt to m_int_addr<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.259  interrupt_IBUF (interrupt_IBUF)
     LUT6:I0->O            9   0.254   0.975  cpu/datapath/memory/cp0/Out_IntReq (m_int_byteen_0_OBUF)
     OBUF:I->O                 2.912          m_int_addr_14_OBUF (m_int_addr<14>)
    ----------------------------------------
    Total                      6.728ns (4.494ns logic, 2.234ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  168.114|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 95.00 secs
Total CPU time to Xst completion: 94.79 secs
 
--> 

Total memory usage is 4706768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  247 (   0 filtered)
Number of infos    :   43 (   0 filtered)

