#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0081C0D8 .scope module, "Exemplo0041" "Exemplo0041" 2 23;
 .timescale 0 0;
v00813748_0 .net "clk", 0 0, v0081A0E0_0; 1 drivers
S_0081BE30 .scope module, "CLK1" "clock" 2 26, 2 7, S_0081C0D8;
 .timescale 0 0;
v0081A0E0_0 .var "clk", 0 0;
S_0081C050 .scope module, "Exercicio05" "Exercicio05" 3 26;
 .timescale 0 0;
v0073F5B0_0 .var "clr", 0 0;
v0073F608_0 .var "data", 0 0;
RS_007162D4 .resolv tri, L_0073FD18, L_0073FDC8, L_0073FF28, L_00740088;
v0073F660_0 .net8 "s", 3 0, RS_007162D4; 4 drivers
S_0081BDA8 .scope module, "CONT" "cont8" 3 30, 3 10, S_0081C050;
 .timescale 0 0;
L_00710028 .functor AND 1, L_0073FB88, L_00710098, L_00710140, L_0073FCC0;
L_00710098 .functor NOT 1, L_0073FC10, C4<0>, C4<0>, C4<0>;
L_00710140 .functor NOT 1, L_0073FC68, C4<0>, C4<0>, C4<0>;
L_00710060 .functor OR 1, L_00710028, v0073F5B0_0, C4<0>, C4<0>;
v0073F138_0 .net *"_s1", 0 0, L_0073FB88; 1 drivers
v0073F190_0 .net *"_s11", 0 0, L_0073FCC0; 1 drivers
v0073F1E8_0 .net *"_s3", 0 0, L_0073FC10; 1 drivers
v0073F240_0 .net *"_s4", 0 0, L_00710098; 1 drivers
v0073F298_0 .net *"_s7", 0 0, L_0073FC68; 1 drivers
v0073F2F0_0 .net *"_s8", 0 0, L_00710140; 1 drivers
v0073F348_0 .net "a", 0 0, L_00710028; 1 drivers
v0073F3A0_0 .net "b", 0 0, L_00710060; 1 drivers
v0073F3F8_0 .net "clr", 0 0, v0073F5B0_0; 1 drivers
v0073F450_0 .net "data", 0 0, v0073F608_0; 1 drivers
v0073F4A8_0 .net "q", 3 0, C4<zzzz>; 0 drivers
RS_007162BC .resolv tri, L_0073FD70, L_0073FE20, L_0073FF80, L_007400E0;
v0073F500_0 .net8 "qnot", 3 0, RS_007162BC; 4 drivers
v0073F558_0 .alias "s", 3 0, v0073F660_0;
L_0073FB88 .part C4<zzzz>, 0, 1;
L_0073FC10 .part C4<zzzz>, 1, 1;
L_0073FC68 .part C4<zzzz>, 2, 1;
L_0073FCC0 .part C4<zzzz>, 3, 1;
L_0073FD18 .part/pv v0073F030_0, 0, 1, 4;
L_0073FD70 .part/pv v0073F088_0, 0, 1, 4;
L_0073FDC8 .part/pv v0073EE20_0, 1, 1, 4;
L_0073FE20 .part/pv v0073EE78_0, 1, 1, 4;
L_0073FE78 .part RS_007162BC, 0, 1;
L_0073FED0 .part RS_007162BC, 0, 1;
L_0073FF28 .part/pv v0073EC10_0, 2, 1, 4;
L_0073FF80 .part/pv v0073EC68_0, 2, 1, 4;
L_0073FFD8 .part RS_007162BC, 1, 1;
L_00740030 .part RS_007162BC, 1, 1;
L_00740088 .part/pv v0081EA78_0, 3, 1, 4;
L_007400E0 .part/pv v0081EAD0_0, 3, 1, 4;
L_00740138 .part RS_007162BC, 2, 1;
L_00740190 .part RS_007162BC, 2, 1;
S_0081BB88 .scope module, "TFF0" "tff" 3 20, 4 22, S_0081BDA8;
 .timescale 0 0;
v0073EF28_0 .alias "clear", 0 0, v0073F3A0_0;
v0073EF80_0 .alias "clk", 0 0, v0073F450_0;
v0073EFD8_0 .net "preset", 0 0, C4<z>; 0 drivers
v0073F030_0 .var "q", 0 0;
v0073F088_0 .var "qnot", 0 0;
v0073F0E0_0 .alias "t", 0 0, v0073F450_0;
E_00702338 .event posedge, v0073EF80_0;
S_0081BC10 .scope module, "TFF1" "tff" 3 21, 4 22, S_0081BDA8;
 .timescale 0 0;
v0073ED18_0 .alias "clear", 0 0, v0073F3A0_0;
v0073ED70_0 .net "clk", 0 0, L_0073FED0; 1 drivers
v0073EDC8_0 .net "preset", 0 0, C4<z>; 0 drivers
v0073EE20_0 .var "q", 0 0;
v0073EE78_0 .var "qnot", 0 0;
v0073EED0_0 .net "t", 0 0, L_0073FE78; 1 drivers
E_00702358 .event posedge, v0073ED70_0;
S_0081BC98 .scope module, "TFF2" "tff" 3 22, 4 22, S_0081BDA8;
 .timescale 0 0;
v00812C38_0 .alias "clear", 0 0, v0073F3A0_0;
v00812C90_0 .net "clk", 0 0, L_00740030; 1 drivers
v00710B88_0 .net "preset", 0 0, C4<z>; 0 drivers
v0073EC10_0 .var "q", 0 0;
v0073EC68_0 .var "qnot", 0 0;
v0073ECC0_0 .net "t", 0 0, L_0073FFD8; 1 drivers
E_007022F8 .event posedge, v00812C90_0;
S_0081BD20 .scope module, "TFF3" "tff" 3 23, 4 22, S_0081BDA8;
 .timescale 0 0;
v008137A0_0 .alias "clear", 0 0, v0073F3A0_0;
v008137F8_0 .net "clk", 0 0, L_00740190; 1 drivers
v0081EA20_0 .net "preset", 0 0, C4<z>; 0 drivers
v0081EA78_0 .var "q", 0 0;
v0081EAD0_0 .var "qnot", 0 0;
v00812BE0_0 .net "t", 0 0, L_00740138; 1 drivers
E_007022D8 .event posedge, v008137F8_0;
S_0081BFC8 .scope module, "dff" "dff" 4 9;
 .timescale 0 0;
v0073F6B8_0 .net "clk", 0 0, C4<z>; 0 drivers
v0073F710_0 .net "d", 0 0, C4<z>; 0 drivers
v0073F768_0 .var "q", 0 0;
v0073F7C0_0 .var "qnot", 0 0;
E_007023F8 .event posedge, v0073F6B8_0;
S_0081BF40 .scope module, "jkff" "jkff" 4 78;
 .timescale 0 0;
v0073F818_0 .net "clk", 0 0, C4<z>; 0 drivers
v0073F870_0 .net "j", 0 0, C4<z>; 0 drivers
v0073F8C8_0 .net "k", 0 0, C4<z>; 0 drivers
v0073F920_0 .var "q", 0 0;
v0073F978_0 .var "qnot", 0 0;
E_00702438 .event posedge, v0073F818_0;
S_0081BEB8 .scope module, "srff" "srff" 4 51;
 .timescale 0 0;
v0073F9D0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0073FA28_0 .var "q", 0 0;
v0073FA80_0 .var "qnot", 0 0;
v0073FAD8_0 .net "r", 0 0, C4<z>; 0 drivers
v0073FB30_0 .net "s", 0 0, C4<z>; 0 drivers
E_00702478 .event posedge, v0073F9D0_0;
    .scope S_0081BE30;
T_0 ;
    %set/v v0081A0E0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0081BE30;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0081A0E0_0, 1;
    %inv 8, 1;
    %set/v v0081A0E0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0081C0D8;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "clock.vcd";
    %vpi_call 2 30 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_2;
    .scope S_0081BB88;
T_3 ;
    %wait E_00702338;
    %load/v 8, v0073EF28_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F030_0, 0, 0;
    %load/v 8, v0073F030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F088_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0073EFD8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F030_0, 0, 1;
    %load/v 8, v0073F030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F088_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0073F0E0_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0073F030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F030_0, 0, 8;
    %load/v 8, v0073F030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F088_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0081BC10;
T_4 ;
    %wait E_00702358;
    %load/v 8, v0073ED18_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EE20_0, 0, 0;
    %load/v 8, v0073EE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EE78_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0073EDC8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EE20_0, 0, 1;
    %load/v 8, v0073EE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EE78_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0073EED0_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0073EE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EE20_0, 0, 8;
    %load/v 8, v0073EE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EE78_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0081BC98;
T_5 ;
    %wait E_007022F8;
    %load/v 8, v00812C38_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EC10_0, 0, 0;
    %load/v 8, v0073EC10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EC68_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00710B88_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EC10_0, 0, 1;
    %load/v 8, v0073EC10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EC68_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0073ECC0_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0073EC10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EC10_0, 0, 8;
    %load/v 8, v0073EC10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073EC68_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0081BD20;
T_6 ;
    %wait E_007022D8;
    %load/v 8, v008137A0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0081EA78_0, 0, 0;
    %load/v 8, v0081EA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0081EAD0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0081EA20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0081EA78_0, 0, 1;
    %load/v 8, v0081EA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0081EAD0_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00812BE0_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0081EA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0081EA78_0, 0, 8;
    %load/v 8, v0081EA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0081EAD0_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0081C050;
T_7 ;
    %delay 1, 0;
    %set/v v0073F608_0, 1, 1;
    %delay 1, 0;
    %set/v v0073F5B0_0, 0, 1;
    %vpi_call 3 36 "$display", "Exercicio05 - Roger Rubens Machado - 430533\012";
    %vpi_call 3 37 "$display", "Data Clear Saida";
    %vpi_call 3 38 "$monitor", "%1b  %1b  %3b", v0073F608_0, v0073F5B0_0, v0073F660_0;
    %delay 5, 0;
    %set/v v0073F608_0, 0, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 1, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 0, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 1, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 0, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 1, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 0, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 1, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 0, 1;
    %delay 5, 0;
    %set/v v0073F608_0, 1, 1;
    %delay 100, 0;
    %vpi_call 3 50 "$finish";
    %end;
    .thread T_7;
    .scope S_0081BFC8;
T_8 ;
    %wait E_007023F8;
    %load/v 8, v0073F710_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F768_0, 0, 8;
    %load/v 8, v0073F768_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F7C0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0081BF40;
T_9 ;
    %wait E_00702438;
    %load/v 8, v0073F870_0, 1;
    %load/v 9, v0073F8C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F920_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F978_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0073F870_0, 1;
    %inv 8, 1;
    %load/v 9, v0073F8C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F978_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0073F870_0, 1;
    %load/v 9, v0073F8C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v0073F920_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F920_0, 0, 8;
    %load/v 8, v0073F978_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073F978_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0081BEB8;
T_10 ;
    %wait E_00702478;
    %load/v 8, v0073FB30_0, 1;
    %load/v 9, v0073FAD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073FA28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0073FA80_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0073FB30_0, 1;
    %inv 8, 1;
    %load/v 9, v0073FAD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073FA28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0073FA80_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0073FB30_0, 1;
    %load/v 9, v0073FAD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0073FA28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0073FA80_0, 0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Roger Rubens\Documents\Ciência da Computação\Arquitetura de Computadores I\2° semestre\Guia 09\Exercicio05.v";
    "./flipflops.v";
