#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov 15 11:47:01 2024
# Process ID: 9352
# Current directory: D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1
# Command line: vivado.exe -log SimpleRX.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source SimpleRX.tcl -notrace
# Log file: D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX.vdi
# Journal file: D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1\vivado.jou
# Running On: ProBook, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 2, Host memory: 17071 MB
#-----------------------------------------------------------
source SimpleRX.tcl -notrace
Command: open_checkpoint D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1261.695 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7k325tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1261.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1438.930 ; gain = 6.445
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1438.930 ; gain = 6.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1438.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1438.930 ; gain = 184.605
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.965 ; gain = 24.066

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 221ebe975

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1492.328 ; gain = 27.363

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2021.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 2b7ef188996e4654.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 046a3c81ab256dce.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = a80176b8d3d5d890.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1914.461 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c744e9ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1914.461 ; gain = 135.621

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1 into driver instance u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 24b34c5a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1914.461 ; gain = 135.621
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Retarget, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1a1cd76af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1914.461 ; gain = 135.621
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 17e0ea354

Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1914.461 ; gain = 135.621
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 142 cells
INFO: [Opt 31-1021] In phase Sweep, 1225 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 17e0ea354

Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1914.461 ; gain = 135.621
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 17e0ea354

Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1914.461 ; gain = 135.621
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 17e0ea354

Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1914.461 ; gain = 135.621
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              18  |                                             90  |
|  Constant propagation         |               0  |              32  |                                             52  |
|  Sweep                        |               0  |             142  |                                           1225  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1914.461 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10f6411df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1914.461 ; gain = 135.621

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 190d0ef14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1997.848 ; gain = 0.000
Ending Power Optimization Task | Checksum: 190d0ef14

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1997.848 ; gain = 83.387

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 190d0ef14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.848 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1997.848 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: de416179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1997.848 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:01 . Memory (MB): peak = 1997.848 ; gain = 558.918
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1997.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SimpleRX_drc_opted.rpt -pb SimpleRX_drc_opted.pb -rpx SimpleRX_drc_opted.rpx
Command: report_drc -file SimpleRX_drc_opted.rpt -pb SimpleRX_drc_opted.pb -rpx SimpleRX_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 92920410

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1997.848 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c3c8426f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.809 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1080b3f5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1080b3f5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1080b3f5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: d4e69e0e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 15c3f2737

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 15c3f2737

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 15c6a1b28

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 15c6a1b28

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 15c6a1b28

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1530e71af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1530e71af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1530e71af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 146 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 66 nets or LUTs. Breaked 0 LUT, combined 66 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1997.848 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             66  |                    66  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             66  |                    66  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e3e0b59a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 27d937eb2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27d937eb2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2913f7227

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a83a73ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dd65146e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 174543801

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 277d526e7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bd577461

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c3b855c0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c3b855c0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b795da75

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.504 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d74c205a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1997.848 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: cbd2f71f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: b795da75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.504. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 110960974

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 110960974

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 110960974

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 110960974

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 110960974

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1997.848 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 136d71ac4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000
Ending Placer Task | Checksum: a664ab06

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.848 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1997.848 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.790 . Memory (MB): peak = 1997.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file SimpleRX_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1997.848 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SimpleRX_utilization_placed.rpt -pb SimpleRX_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SimpleRX_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1997.848 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.848 . Memory (MB): peak = 2009.020 ; gain = 11.172
INFO: [Common 17-1381] The checkpoint 'D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2bf91784 ConstDB: 0 ShapeSum: 7a6b9382 RouteDB: 0
Post Restoration Checksum: NetGraph: 47756628 NumContArr: f3dc63cd Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13b51c9f5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:40 . Memory (MB): peak = 2241.348 ; gain = 232.328

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13b51c9f5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 2241.348 ; gain = 232.328

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13b51c9f5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 2248.852 ; gain = 239.832

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13b51c9f5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 2248.852 ; gain = 239.832
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14d4ef596

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 2309.812 ; gain = 300.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.615  | TNS=0.000  | WHS=-0.240 | THS=-129.195|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 10e500916

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2309.812 ; gain = 300.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.615  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ac97e4a7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2309.812 ; gain = 300.793

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3801
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3801
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 183b58541

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 183b58541

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2309.812 ; gain = 300.793
Phase 3 Initial Routing | Checksum: 2380b1398

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 160485696

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793
Phase 4 Rip-up And Reroute | Checksum: 160485696

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 160485696

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 160485696

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793
Phase 5 Delay and Skew Optimization | Checksum: 160485696

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e2bce6d5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.687  | TNS=0.000  | WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e2bce6d5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793
Phase 6 Post Hold Fix | Checksum: e2bce6d5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.138597 %
  Global Horizontal Routing Utilization  = 0.146596 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e2bce6d5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e2bce6d5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b91c06fd

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 2309.812 ; gain = 300.793

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.687  | TNS=0.000  | WHS=0.075  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b91c06fd

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2309.812 ; gain = 300.793
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2309.812 ; gain = 300.793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2309.812 ; gain = 300.793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2311.586 ; gain = 1.773
INFO: [Common 17-1381] The checkpoint 'D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SimpleRX_drc_routed.rpt -pb SimpleRX_drc_routed.pb -rpx SimpleRX_drc_routed.rpx
Command: report_drc -file SimpleRX_drc_routed.rpt -pb SimpleRX_drc_routed.pb -rpx SimpleRX_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file SimpleRX_methodology_drc_routed.rpt -pb SimpleRX_methodology_drc_routed.pb -rpx SimpleRX_methodology_drc_routed.rpx
Command: report_methodology -file SimpleRX_methodology_drc_routed.rpt -pb SimpleRX_methodology_drc_routed.pb -rpx SimpleRX_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/arbeit/synchronization/RNG_Test/RNG_Test.runs/impl_1/SimpleRX_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file SimpleRX_power_routed.rpt -pb SimpleRX_power_summary_routed.pb -rpx SimpleRX_power_routed.rpx
Command: report_power -file SimpleRX_power_routed.rpt -pb SimpleRX_power_summary_routed.pb -rpx SimpleRX_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file SimpleRX_route_status.rpt -pb SimpleRX_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file SimpleRX_timing_summary_routed.rpt -pb SimpleRX_timing_summary_routed.pb -rpx SimpleRX_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file SimpleRX_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file SimpleRX_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SimpleRX_bus_skew_routed.rpt -pb SimpleRX_bus_skew_routed.pb -rpx SimpleRX_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 11:50:21 2024...
