Version 4.0 HI-TECH Software Intermediate Code
[p mainexit ]
"118 ./system.h
[; ;./system.h: 118: void configuracionInicial(void);
[v _configuracionInicial `(v ~T0 @X0 0 ef ]
"120
[; ;./system.h: 120: void setup(void);
[v _setup `(v ~T0 @X0 0 ef ]
"119
[; ;./system.h: 119: void loop(void);
[v _loop `(v ~T0 @X0 0 ef ]
"128
[; ;./system.h: 128: void ADCConfig(void);
[v _ADCConfig `(v ~T0 @X0 0 ef ]
"133
[; ;./system.h: 133: void CCPConfig(long pwm1, const int TMR2PRESCALE);
[v _CCPConfig `(v ~T0 @X0 0 ef2`l`Ci ]
"148
[; ;./system.h: 148: void PORTSConfiguration(void);
[v _PORTSConfiguration `(v ~T0 @X0 0 ef ]
"138
[; ;./system.h: 138: void TMR0Config(char mode);
[v _TMR0Config `(v ~T0 @X0 0 ef1`uc ]
"141
[; ;./system.h: 141: void TMR1Config(void);
[v _TMR1Config `(v ~T0 @X0 0 ef ]
"3438 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3438:     struct {
[s S142 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S142 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 ]
"3447
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3447:     struct {
[s S143 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S143 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 ]
"3437
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3437: typedef union {
[u S141 `S142 1 `S143 1 ]
[n S141 . . . ]
"3457
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3457: extern volatile TRISAbits_t TRISAbits __attribute__((address(0xF92)));
[v _TRISAbits `VS141 ~T0 @X0 0 e@3986 ]
"3858
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3858:     struct {
[s S154 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S154 . TRISC0 TRISC1 TRISC2 . TRISC6 TRISC7 ]
"3866
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3866:     struct {
[s S155 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S155 . RC0 RC1 RC2 . RC6 RC7 ]
"3857
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3857: typedef union {
[u S153 `S154 1 `S155 1 ]
[n S153 . . . ]
"3875
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3875: extern volatile TRISCbits_t TRISCbits __attribute__((address(0xF94)));
[v _TRISCbits `VS153 ~T0 @X0 0 e@3988 ]
"4012
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4012:     struct {
[s S160 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S160 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"4022
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4022:     struct {
[s S161 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S161 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"4011
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4011: typedef union {
[u S159 `S160 1 `S161 1 ]
[n S159 . . . ]
"4033
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4033: extern volatile TRISDbits_t TRISDbits __attribute__((address(0xF95)));
[v _TRISDbits `VS159 ~T0 @X0 0 e@3989 ]
"3636
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3636:     struct {
[s S148 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S148 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"3646
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3646:     struct {
[s S149 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S149 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"3635
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3635: typedef union {
[u S147 `S148 1 `S149 1 ]
[n S147 . . . ]
"3657
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3657: extern volatile TRISBbits_t TRISBbits __attribute__((address(0xF93)));
[v _TRISBbits `VS147 ~T0 @X0 0 e@3987 ]
"2979
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2979:     struct {
[s S127 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S127 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 ]
"2988
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2988:     struct {
[s S128 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S128 . LA0 LA1 LA2 LA3 LA4 LA5 LA6 ]
"2978
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2978: typedef union {
[u S126 `S127 1 `S128 1 ]
[n S126 . . . ]
"2998
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2998: extern volatile LATAbits_t LATAbits __attribute__((address(0xF89)));
[v _LATAbits `VS126 ~T0 @X0 0 e@3977 ]
"3191
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3191:     struct {
[s S133 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S133 . LATC0 LATC1 LATC2 . LATC6 LATC7 ]
"3199
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3199:     struct {
[s S134 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S134 . LC0 LC1 LC2 . LC6 LC7 ]
"3190
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3190: typedef union {
[u S132 `S133 1 `S134 1 ]
[n S132 . . . ]
"3208
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3208: extern volatile LATCbits_t LATCbits __attribute__((address(0xF8B)));
[v _LATCbits `VS132 ~T0 @X0 0 e@3979 ]
"3269
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3269:     struct {
[s S136 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S136 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"3279
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3279:     struct {
[s S137 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S137 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"3268
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3268: typedef union {
[u S135 `S136 1 `S137 1 ]
[n S135 . . . ]
"3290
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3290: extern volatile LATDbits_t LATDbits __attribute__((address(0xF8C)));
[v _LATDbits `VS135 ~T0 @X0 0 e@3980 ]
"3079
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3079:     struct {
[s S130 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S130 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"3089
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3089:     struct {
[s S131 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S131 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"3078
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3078: typedef union {
[u S129 `S130 1 `S131 1 ]
[n S129 . . . ]
"3100
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3100: extern volatile LATBbits_t LATBbits __attribute__((address(0xF8A)));
[v _LATBbits `VS129 ~T0 @X0 0 e@3978 ]
"2320
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2320:     struct {
[s S101 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S101 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 ]
"2329
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2329:     struct {
[s S102 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S102 . AN0 AN1 AN2 AN3 T0CKI AN4 OSC2 ]
"2338
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2338:     struct {
[s S103 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S103 . . VREFM VREFP . LVDIN ]
"2345
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2345:     struct {
[s S104 :5 `uc 1 :1 `uc 1 ]
[n S104 . . HLVDIN ]
"2349
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2349:     struct {
[s S105 :1 `uc 1 ]
[n S105 . ULPWUIN ]
"2319
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2319: typedef union {
[u S100 `S101 1 `S102 1 `S103 1 `S104 1 `S105 1 ]
[n S100 . . . . . . ]
"2353
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2353: extern volatile PORTAbits_t PORTAbits __attribute__((address(0xF80)));
[v _PORTAbits `VS100 ~T0 @X0 0 e@3968 ]
"2569
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2569:     struct {
[s S111 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S111 . RC0 RC1 RC2 . RC4 RC5 RC6 RC7 ]
"2579
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2579:     struct {
[s S112 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S112 . T1OSO T1OSI CCP1 . TX RX ]
"2587
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2587:     struct {
[s S113 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S113 . T13CKI . P1A . CK DT ]
"2595
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2595:     struct {
[s S114 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S114 . . CCP2 PA1 ]
"2600
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2600:     struct {
[s S115 :1 `uc 1 :1 `uc 1 ]
[n S115 . . PA2 ]
"2568
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2568: typedef union {
[u S110 `S111 1 `S112 1 `S113 1 `S114 1 `S115 1 ]
[n S110 . . . . . . ]
"2605
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2605: extern volatile PORTCbits_t PORTCbits __attribute__((address(0xF82)));
[v _PORTCbits `VS110 ~T0 @X0 0 e@3970 ]
"2711
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2711:     struct {
[s S117 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S117 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"2721
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2721:     struct {
[s S118 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S118 . SPP0 SPP1 SPP2 SPP3 SPP4 SPP5 SPP6 SPP7 ]
"2731
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2731:     struct {
[s S119 :7 `uc 1 :1 `uc 1 ]
[n S119 . . SS2 ]
"2710
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2710: typedef union {
[u S116 `S117 1 `S118 1 `S119 1 ]
[n S116 . . . . ]
"2736
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2736: extern volatile PORTDbits_t PORTDbits __attribute__((address(0xF83)));
[v _PORTDbits `VS116 ~T0 @X0 0 e@3971 ]
"2459
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2459:     struct {
[s S107 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S107 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2469
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2469:     struct {
[s S108 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S108 . INT0 INT1 INT2 . PGM PGC PGD ]
"2478
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2478:     struct {
[s S109 :3 `uc 1 :1 `uc 1 ]
[n S109 . . CCP2_PA2 ]
"2458
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2458: typedef union {
[u S106 `S107 1 `S108 1 `S109 1 ]
[n S106 . . . . ]
"2483
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2483: extern volatile PORTBbits_t PORTBbits __attribute__((address(0xF81)));
[v _PORTBbits `VS106 ~T0 @X0 0 e@3969 ]
"6666
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6666: extern volatile unsigned char ADCON0 __attribute__((address(0xFC2)));
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"6672
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6672:     struct {
[s S273 :1 `uc 1 :1 `uc 1 ]
[n S273 . . GO_NOT_DONE ]
"6676
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6676:     struct {
[s S274 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S274 . ADON GO_nDONE CHS ]
"6681
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6681:     struct {
[s S275 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S275 . . GO_DONE CHS0 CHS1 CHS2 CHS3 ]
"6689
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6689:     struct {
[s S276 :1 `uc 1 :1 `uc 1 ]
[n S276 . . DONE ]
"6693
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6693:     struct {
[s S277 :1 `uc 1 :1 `uc 1 ]
[n S277 . . GO ]
"6697
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6697:     struct {
[s S278 :1 `uc 1 :1 `uc 1 ]
[n S278 . . NOT_DONE ]
"6701
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6701:     struct {
[s S279 :1 `uc 1 :1 `uc 1 ]
[n S279 . . nDONE ]
"6705
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6705:     struct {
[s S280 :1 `uc 1 :1 `uc 1 ]
[n S280 . . GODONE ]
"6671
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6671: typedef union {
[u S272 `S273 1 `S274 1 `S275 1 `S276 1 `S277 1 `S278 1 `S279 1 `S280 1 ]
[n S272 . . . . . . . . . ]
"6710
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6710: extern volatile ADCON0bits_t ADCON0bits __attribute__((address(0xFC2)));
[v _ADCON0bits `VS272 ~T0 @X0 0 e@4034 ]
"6799
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6799: extern volatile unsigned char ADRESH __attribute__((address(0xFC4)));
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"6792
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6792: extern volatile unsigned char ADRESL __attribute__((address(0xFC3)));
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"6581
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6581: extern volatile unsigned char ADCON1 __attribute__((address(0xFC1)));
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"6510
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6510: extern volatile unsigned char ADCON2 __attribute__((address(0xFC0)));
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"6496
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6496: extern volatile unsigned char CCPR1L __attribute__((address(0xFBE)));
[v _CCPR1L `Vuc ~T0 @X0 0 e@4030 ]
"6338
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6338:     struct {
[s S260 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S260 . CCP1M DC1B P1M ]
"6343
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6343:     struct {
[s S261 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S261 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
"6337
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6337: typedef union {
[u S259 `S260 1 `S261 1 ]
[n S259 . . . ]
"6354
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6354: extern volatile CCP1CONbits_t CCP1CONbits __attribute__((address(0xFBD)));
[v _CCP1CONbits `VS259 ~T0 @X0 0 e@4029 ]
"6313
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6313: extern volatile unsigned char CCPR2L __attribute__((address(0xFBB)));
[v _CCPR2L `Vuc ~T0 @X0 0 e@4027 ]
"6248
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6248:     struct {
[s S257 :4 `uc 1 :2 `uc 1 ]
[n S257 . CCP2M DC2B ]
"6252
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6252:     struct {
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S258 . CCP2M0 CCP2M1 CCP2M2 CCP2M3 DC2B0 DC2B1 ]
"6247
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6247: typedef union {
[u S256 `S257 1 `S258 1 ]
[n S256 . . . ]
"6261
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6261: extern volatile CCP2CONbits_t CCP2CONbits __attribute__((address(0xFBA)));
[v _CCP2CONbits `VS256 ~T0 @X0 0 e@4026 ]
"10773
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10773: extern volatile __bit T2CKPS0 __attribute__((address(0x7E50)));
[v _T2CKPS0 `Vb ~T0 @X0 0 e@32336 ]
"10776
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10776: extern volatile __bit T2CKPS1 __attribute__((address(0x7E51)));
[v _T2CKPS1 `Vb ~T0 @X0 0 e@32337 ]
"7298
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7298: extern volatile unsigned char PR2 __attribute__((address(0xFCB)));
[v _PR2 `Vuc ~T0 @X0 0 e@4043 ]
"9081
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 9081: extern volatile __bit CCP1M3 __attribute__((address(0x7DEB)));
[v _CCP1M3 `Vb ~T0 @X0 0 e@32235 ]
"9078
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 9078: extern volatile __bit CCP1M2 __attribute__((address(0x7DEA)));
[v _CCP1M2 `Vb ~T0 @X0 0 e@32234 ]
"9258
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 9258: extern volatile __bit DC1B1 __attribute__((address(0x7DED)));
[v _DC1B1 `Vb ~T0 @X0 0 e@32237 ]
"9255
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 9255: extern volatile __bit DC1B0 __attribute__((address(0x7DEC)));
[v _DC1B0 `Vb ~T0 @X0 0 e@32236 ]
"4474
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4474:     struct {
[s S178 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S178 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF SPPIF ]
"4484
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4484:     struct {
[s S179 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S179 . . TX1IF RC1IF . PSPIF ]
"4473
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4473: typedef union {
[u S177 `S178 1 `S179 1 ]
[n S177 . . . ]
"4492
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4492: extern volatile PIR1bits_t PIR1bits __attribute__((address(0xF9E)));
[v _PIR1bits `VS177 ~T0 @X0 0 e@3998 ]
"10848
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10848: extern volatile __bit TMR2ON __attribute__((address(0x7E52)));
[v _TMR2ON `Vb ~T0 @X0 0 e@32338 ]
"8069
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8069: extern volatile unsigned char T0CON __attribute__((address(0xFD5)));
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"8588
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8588:     struct {
[s S360 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S360 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"8598
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8598:     struct {
[s S361 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S361 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"8608
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8608:     struct {
[s S362 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . . GIEL GIEH ]
"8587
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8587: typedef union {
[u S359 `S360 1 `S361 1 `S362 1 ]
[n S359 . . . . ]
"8614
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8614: extern volatile INTCONbits_t INTCONbits __attribute__((address(0xFF2)));
[v _INTCONbits `VS359 ~T0 @X0 0 e@4082 ]
"8075
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8075:     struct {
[s S347 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S347 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"8083
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8083:     struct {
[s S348 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S348 . T0PS0 T0PS1 T0PS2 ]
"8074
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8074: typedef union {
[u S346 `S347 1 `S348 1 ]
[n S346 . . . ]
"8089
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8089: extern volatile T0CONbits_t T0CONbits __attribute__((address(0xFD5)));
[v _T0CONbits `VS346 ~T0 @X0 0 e@4053 ]
"8146
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8146: extern volatile unsigned char TMR0L __attribute__((address(0xFD6)));
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"8153
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8153: extern volatile unsigned char TMR0H __attribute__((address(0xFD7)));
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"8139
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8139: extern volatile unsigned short TMR0 __attribute__((address(0xFD6)));
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
[t ~ __interrupt . k ]
[t T36 __interrupt ]
"7415
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7415: extern volatile unsigned char T1CON __attribute__((address(0xFCD)));
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"7421
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7421:     struct {
[s S317 :2 `uc 1 :1 `uc 1 ]
[n S317 . . NOT_T1SYNC ]
"7425
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7425:     struct {
[s S318 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S318 . TMR1ON TMR1CS nT1SYNC T1OSCEN T1CKPS T1RUN RD16 ]
"7434
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7434:     struct {
[s S319 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S319 . . T1SYNC . T1CKPS0 T1CKPS1 ]
"7441
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7441:     struct {
[s S320 :3 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S320 . . SOSCEN . T1RD16 ]
"7420
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7420: typedef union {
[u S316 `S317 1 `S318 1 `S319 1 `S320 1 ]
[n S316 . . . . . ]
"7448
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7448: extern volatile T1CONbits_t T1CONbits __attribute__((address(0xFCD)));
[v _T1CONbits `VS316 ~T0 @X0 0 e@4045 ]
"7525
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7525: extern volatile unsigned char TMR1L __attribute__((address(0xFCE)));
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
"7532
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7532: extern volatile unsigned char TMR1H __attribute__((address(0xFCF)));
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
"3427
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3427: extern volatile unsigned char TRISA __attribute__((address(0xF92)));
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"3625
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3625: extern volatile unsigned char TRISB __attribute__((address(0xF93)));
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"3847
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3847: extern volatile unsigned char TRISC __attribute__((address(0xF94)));
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"4001
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4001: extern volatile unsigned char TRISD __attribute__((address(0xF95)));
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"4234
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4234:     struct {
[s S166 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S166 . TRISE0 TRISE1 TRISE2 ]
"4239
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4239:     struct {
[s S167 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S167 . RE0 RE1 RE2 ]
"4233
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4233: typedef union {
[u S165 `S166 1 `S167 1 ]
[n S165 . . . ]
"4245
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4245: extern volatile TRISEbits_t TRISEbits __attribute__((address(0xF96)));
[v _TRISEbits `VS165 ~T0 @X0 0 e@3990 ]
"2832
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2832:     struct {
[s S121 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S121 . RE0 RE1 RE2 RE3 . RDPU ]
"2840
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2840:     struct {
[s S122 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S122 . CK1SPP CK2SPP OESPP ]
"2845
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2845:     struct {
[s S123 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S123 . PD2 PC2 CCP10 CCP9E . CCP2E ]
"2853
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2853:     struct {
[s S124 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S124 . RDE WRE CS PC3E . PA2E ]
"2861
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2861:     struct {
[s S125 :2 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S125 . . PB2 . RE7 ]
"2831
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2831: typedef union {
[u S120 `S121 1 `S122 1 `S123 1 `S124 1 `S125 1 ]
[n S120 . . . . . . ]
"2868
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2868: extern volatile PORTEbits_t PORTEbits __attribute__((address(0xF84)));
[v _PORTEbits `VS120 ~T0 @X0 0 e@3972 ]
"10710
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10710: extern volatile __bit SYNC __attribute__((address(0x7D64)));
[v _SYNC `Vb ~T0 @X0 0 e@32100 ]
"10584
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10584: extern volatile __bit SPEN __attribute__((address(0x7D5F)));
[v _SPEN `Vb ~T0 @X0 0 e@32095 ]
"10935
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10935: extern volatile __bit TRISC6 __attribute__((address(0x7CA6)));
[v _TRISC6 `Vb ~T0 @X0 0 e@31910 ]
"10938
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10938: extern volatile __bit TRISC7 __attribute__((address(0x7CA7)));
[v _TRISC7 `Vb ~T0 @X0 0 e@31911 ]
"9201
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 9201: extern volatile __bit CREN __attribute__((address(0x7D5C)));
[v _CREN `Vb ~T0 @X0 0 e@32092 ]
"11034
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 11034: extern volatile __bit TXEN __attribute__((address(0x7D65)));
[v _TXEN `Vb ~T0 @X0 0 e@32101 ]
"9021
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 9021: extern volatile __bit BRGH __attribute__((address(0x7D62)));
[v _BRGH `Vb ~T0 @X0 0 e@32098 ]
"5426
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5426: extern volatile unsigned char SPBRG __attribute__((address(0xFAF)));
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"10974
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10974: extern volatile __bit TRMT __attribute__((address(0x7D61)));
[v _TRMT `Vb ~T0 @X0 0 e@32097 ]
"9693
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 9693: extern volatile __bit FERR __attribute__((address(0x7D5A)));
[v _FERR `Vb ~T0 @X0 0 e@32090 ]
"10176
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10176: extern volatile __bit OERR __attribute__((address(0x7D59)));
[v _OERR `Vb ~T0 @X0 0 e@32089 ]
"10437
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10437: extern volatile __bit RCIDL __attribute__((address(0x7DC6)));
[v _RCIDL `Vb ~T0 @X0 0 e@32198 ]
"11043
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 11043: extern volatile __bit TXIF __attribute__((address(0x7CF4)));
[v _TXIF `Vb ~T0 @X0 0 e@31988 ]
"5402
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5402: extern volatile unsigned char TXREG __attribute__((address(0xFAD)));
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"10443
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 10443: extern volatile __bit RCIF __attribute__((address(0x7CF5)));
[v _RCIF `Vb ~T0 @X0 0 e@31989 ]
"5414
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5414: extern volatile unsigned char RCREG __attribute__((address(0xFAE)));
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
"54 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 54: __asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
"74
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 74: __asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
"151
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 151: __asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
"225
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 225: __asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
"251
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 251: __asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
"258
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 258: __asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
"336
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 336: __asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
"376
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 376: __asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
"432
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 432: __asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
"488
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 488: __asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
"539
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 539: __asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
"590
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 590: __asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
"650
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 650: __asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
"701
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 701: __asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
"765
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 765: __asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
"844
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 844: __asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
"952
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 952: __asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
"1060
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1060: __asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
"1168
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1168: __asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
"1276
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1276: __asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
"1384
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1384: __asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
"1492
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1492: __asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
"1600
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1600: __asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
"1708
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1708: __asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
"1784
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1784: __asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
"1860
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1860: __asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
"1936
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 1936: __asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
"2012
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2012: __asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
"2088
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2088: __asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
"2164
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2164: __asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
"2240
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2240: __asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
"2316
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2316: __asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
"2455
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2455: __asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
"2565
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2565: __asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
"2707
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2707: __asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
"2828
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2828: __asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
"2975
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 2975: __asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
"3075
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3075: __asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
"3187
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3187: __asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
"3265
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3265: __asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
"3377
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3377: __asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
"3429
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3429: __asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
"3434
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3434: __asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
"3627
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3627: __asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
"3632
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3632: __asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
"3849
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3849: __asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
"3854
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 3854: __asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
"4003
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4003: __asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
"4008
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4008: __asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
"4225
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4225: __asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
"4230
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4230: __asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
"4327
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4327: __asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
"4386
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4386: __asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
"4470
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4470: __asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
"4554
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4554: __asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
"4638
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4638: __asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
"4709
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4709: __asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
"4780
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4780: __asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
"4851
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4851: __asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
"4917
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4917: __asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
"4924
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4924: __asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
"4931
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4931: __asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
"4938
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4938: __asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
"4943
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 4943: __asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
"5148
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5148: __asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
"5153
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5153: __asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
"5404
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5404: __asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
"5409
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5409: __asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
"5416
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5416: __asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
"5421
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5421: __asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
"5428
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5428: __asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
"5433
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5433: __asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
"5440
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5440: __asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
"5447
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5447: __asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
"5568
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5568: __asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
"5575
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5575: __asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
"5582
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5582: __asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
"5589
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5589: __asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
"5679
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5679: __asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
"5764
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5764: __asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
"5769
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5769: __asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
"5926
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5926: __asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
"5931
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 5931: __asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
"6064
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6064: __asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
"6069
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6069: __asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
"6244
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6244: __asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
"6308
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6308: __asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
"6315
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6315: __asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
"6322
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6322: __asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
"6329
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6329: __asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
"6334
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6334: __asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
"6491
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6491: __asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
"6498
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6498: __asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
"6505
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6505: __asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
"6512
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6512: __asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
"6583
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6583: __asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
"6668
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6668: __asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
"6787
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6787: __asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
"6794
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6794: __asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
"6801
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6801: __asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
"6808
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6808: __asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
"6870
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6870: __asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
"6940
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 6940: __asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
"7188
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7188: __asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
"7195
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7195: __asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
"7202
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7202: __asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
"7300
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7300: __asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
"7305
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7305: __asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
"7410
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7410: __asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
"7417
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7417: __asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
"7520
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7520: __asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
"7527
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7527: __asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
"7534
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7534: __asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
"7541
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7541: __asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
"7690
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7690: __asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
"7718
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7718: __asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
"7723
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7723: __asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
"7988
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 7988: __asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
"8071
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8071: __asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
"8141
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8141: __asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
"8148
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8148: __asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
"8155
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8155: __asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
"8162
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8162: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"8233
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8233: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"8240
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8240: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"8247
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8247: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"8254
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8254: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"8261
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8261: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"8268
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8268: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"8275
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8275: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"8282
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8282: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"8289
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8289: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"8296
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8296: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"8303
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8303: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"8310
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8310: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"8317
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8317: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"8324
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8324: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"8331
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8331: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"8338
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8338: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"8345
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8345: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"8352
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8352: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"8359
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8359: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"8366
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8366: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"8373
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8373: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"8380
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8380: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"8387
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8387: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"8394
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8394: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"8401
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8401: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"8408
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8408: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"8415
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8415: __asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
"8507
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8507: __asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
"8584
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8584: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"8701
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8701: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"8708
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8708: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"8715
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8715: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"8722
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8722: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"8731
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8731: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"8738
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8738: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"8745
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8745: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"8752
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8752: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"8761
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8761: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"8768
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8768: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"8775
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8775: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"8782
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8782: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"8789
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8789: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"8796
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8796: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"8872
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8872: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"8879
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8879: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"8886
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8886: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"8893
[; ;C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4550.h: 8893: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"38 ./system.h
[p x PLLDIV = 5 ]
"39
[p x CPUDIV = OSC3_PLL4 ]
"40
[p x USBDIV = 1 ]
"43
[p x FOSC = HSPLL_HS ]
"44
[p x FCMEN = OFF ]
"45
[p x IESO = OFF ]
"48
[p x PWRT = OFF ]
"49
[p x BOR = OFF ]
"50
[p x BORV = 3 ]
"51
[p x VREGEN = OFF ]
"54
[p x WDT = OFF ]
"55
[p x WDTPS = 32768 ]
"58
[p x CCP2MX = ON ]
"59
[p x PBADEN = OFF ]
"60
[p x LPT1OSC = OFF ]
"61
[p x MCLRE = ON ]
"64
[p x STVREN = ON ]
"65
[p x LVP = OFF ]
"66
[p x ICPRT = OFF ]
"67
[p x XINST = OFF ]
"70
[p x CP0 = OFF ]
"71
[p x CP1 = OFF ]
"72
[p x CP2 = OFF ]
"73
[p x CP3 = OFF ]
"76
[p x CPB = OFF ]
"77
[p x CPD = OFF ]
"80
[p x WRT0 = OFF ]
"81
[p x WRT1 = OFF ]
"82
[p x WRT2 = OFF ]
"83
[p x WRT3 = OFF ]
"86
[p x WRTC = OFF ]
"87
[p x WRTB = OFF ]
"88
[p x WRTD = OFF ]
"91
[p x EBTR0 = OFF ]
"92
[p x EBTR1 = OFF ]
"93
[p x EBTR2 = OFF ]
"94
[p x EBTR3 = OFF ]
"97
[p x EBTRB = OFF ]
"7 main.c
[; ;main.c: 7: unsigned long millis = 0;
[v _millis `ul ~T0 @X0 1 e ]
[i _millis
-> -> -> 0 `i `l `ul
]
"8
[; ;main.c: 8: long freq;
[v _freq `l ~T0 @X0 1 e ]
"9
[; ;main.c: 9: int SPBRG_Register;
[v _SPBRG_Register `i ~T0 @X0 1 e ]
[v $root$_main `(v ~T0 @X0 0 e ]
"10
[; ;main.c: 10: int main(void)
[v _main `(i ~T0 @X0 1 ef ]
"11
[; ;main.c: 11: {
{
[e :U _main ]
[f ]
"12
[; ;main.c: 12:     configuracionInicial();
[e ( _configuracionInicial ..  ]
"13
[; ;main.c: 13:     setup();
[e ( _setup ..  ]
"14
[; ;main.c: 14:     while(1)
[e :U 371 ]
"15
[; ;main.c: 15:     {
{
"16
[; ;main.c: 16:         loop();
[e ( _loop ..  ]
"17
[; ;main.c: 17:     }
}
[e :U 370 ]
[e $U 371  ]
[e :U 372 ]
"18
[; ;main.c: 18:     return 0;
[e ) -> 0 `i ]
[e $UE 369  ]
"19
[; ;main.c: 19: }
[e :UE 369 ]
}
"21
[; ;main.c: 21: void configuracionInicial(void)
[v _configuracionInicial `(v ~T0 @X0 1 ef ]
"22
[; ;main.c: 22: {
{
[e :U _configuracionInicial ]
[f ]
"23
[; ;main.c: 23:     ADCConfig();
[e ( _ADCConfig ..  ]
"24
[; ;main.c: 24:     CCPConfig(1000, 16);
[e ( _CCPConfig (2 , -> -> 1000 `i `l -> 16 `i ]
"25
[; ;main.c: 25:     PORTSConfiguration();
[e ( _PORTSConfiguration ..  ]
"26
[; ;main.c: 26:     TMR0Config(0);
[e ( _TMR0Config (1 -> -> 0 `i `uc ]
"27
[; ;main.c: 27:     TMR1Config();
[e ( _TMR1Config ..  ]
"28
[; ;main.c: 28: }
[e :UE 373 ]
}
"29
[; ;main.c: 29: void delay(const int milis)
[v _delay `(v ~T0 @X0 1 ef1`Ci ]
"30
[; ;main.c: 30: {
{
[e :U _delay ]
"29
[; ;main.c: 29: void delay(const int milis)
[v _milis `Ci ~T0 @X0 1 r1 ]
"30
[; ;main.c: 30: {
[f ]
"31
[; ;main.c: 31:     for(int j=0;j<milis;j++)
{
[v _j `i ~T0 @X0 1 a ]
[e = _j -> 0 `i ]
[e $ < _j _milis 375  ]
[e $U 376  ]
[e :U 375 ]
"32
[; ;main.c: 32:     {
{
"34
[; ;main.c: 34:         for(int i=0;i<400;i++)
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 400 `i 378  ]
[e $U 379  ]
[e :U 378 ]
"35
[; ;main.c: 35:         {
{
"36
[; ;main.c: 36:             __asm("NOP");
[; <" NOP ;# ">
"37
[; ;main.c: 37:         }
}
[e ++ _i -> 1 `i ]
[e $ < _i -> 400 `i 378  ]
[e :U 379 ]
}
"38
[; ;main.c: 38:     }
}
[e ++ _j -> 1 `i ]
[e $ < _j _milis 375  ]
[e :U 376 ]
}
"39
[; ;main.c: 39: }
[e :UE 374 ]
}
"41
[; ;main.c: 41: void delayMicroseconds(const int micros)
[v _delayMicroseconds `(v ~T0 @X0 1 ef1`Ci ]
"42
[; ;main.c: 42: {
{
[e :U _delayMicroseconds ]
"41
[; ;main.c: 41: void delayMicroseconds(const int micros)
[v _micros `Ci ~T0 @X0 1 r1 ]
"42
[; ;main.c: 42: {
[f ]
"44
[; ;main.c: 44:     for(int i=0;i<micros;i++)
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i _micros 382  ]
[e $U 383  ]
[e :U 382 ]
"45
[; ;main.c: 45:     {
{
"46
[; ;main.c: 46:         __asm("NOP");
[; <" NOP ;# ">
"47
[; ;main.c: 47:     }
}
[e ++ _i -> 1 `i ]
[e $ < _i _micros 382  ]
[e :U 383 ]
}
"49
[; ;main.c: 49: }
[e :UE 381 ]
}
"51
[; ;main.c: 51: void pinMode(char pin, char mode)
[v _pinMode `(v ~T0 @X0 1 ef2`uc`uc ]
"52
[; ;main.c: 52: {
{
[e :U _pinMode ]
"51
[; ;main.c: 51: void pinMode(char pin, char mode)
[v _pin `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
"52
[; ;main.c: 52: {
[f ]
"53
[; ;main.c: 53:     switch(pin)
[e $U 387  ]
"54
[; ;main.c: 54:     {
{
"55
[; ;main.c: 55:         case 0:
[e :U 388 ]
"56
[; ;main.c: 56:             TRISAbits.RA4 = mode;
[e = . . _TRISAbits 1 4 -> _mode `uc ]
"57
[; ;main.c: 57:             break;
[e $U 386  ]
"58
[; ;main.c: 58:         case 1:
[e :U 389 ]
"59
[; ;main.c: 59:             TRISAbits.RA5 = mode;
[e = . . _TRISAbits 1 5 -> _mode `uc ]
"60
[; ;main.c: 60:             break;
[e $U 386  ]
"61
[; ;main.c: 61:         case 2:
[e :U 390 ]
"62
[; ;main.c: 62:             TRISCbits.RC0 = mode;
[e = . . _TRISCbits 1 0 -> _mode `uc ]
"63
[; ;main.c: 63:             break;
[e $U 386  ]
"64
[; ;main.c: 64:         case 3:
[e :U 391 ]
"65
[; ;main.c: 65:             TRISCbits.RC1 = mode;
[e = . . _TRISCbits 1 1 -> _mode `uc ]
"66
[; ;main.c: 66:             break;
[e $U 386  ]
"67
[; ;main.c: 67:         case 4:
[e :U 392 ]
"68
[; ;main.c: 68:             TRISCbits.RC2 = mode;
[e = . . _TRISCbits 1 2 -> _mode `uc ]
"69
[; ;main.c: 69:             break;
[e $U 386  ]
"70
[; ;main.c: 70:         case 5:
[e :U 393 ]
"71
[; ;main.c: 71:             TRISDbits.RD0 = mode;
[e = . . _TRISDbits 1 0 -> _mode `uc ]
"72
[; ;main.c: 72:             break;
[e $U 386  ]
"73
[; ;main.c: 73:         case 6:
[e :U 394 ]
"74
[; ;main.c: 74:             TRISDbits.RD1 = mode;
[e = . . _TRISDbits 1 1 -> _mode `uc ]
"75
[; ;main.c: 75:             break;
[e $U 386  ]
"76
[; ;main.c: 76:         case 7:
[e :U 395 ]
"77
[; ;main.c: 77:             TRISDbits.RD2 = mode;
[e = . . _TRISDbits 1 2 -> _mode `uc ]
"78
[; ;main.c: 78:             break;
[e $U 386  ]
"79
[; ;main.c: 79:         case 8:
[e :U 396 ]
"80
[; ;main.c: 80:             TRISDbits.RD3 = mode;
[e = . . _TRISDbits 1 3 -> _mode `uc ]
"81
[; ;main.c: 81:             break;
[e $U 386  ]
"82
[; ;main.c: 82:         case 9:
[e :U 397 ]
"83
[; ;main.c: 83:             TRISCbits.RC6 = mode;
[e = . . _TRISCbits 1 4 -> _mode `uc ]
"84
[; ;main.c: 84:             break;
[e $U 386  ]
"85
[; ;main.c: 85:         case 10:
[e :U 398 ]
"86
[; ;main.c: 86:             TRISCbits.RC7 = mode;
[e = . . _TRISCbits 1 5 -> _mode `uc ]
"87
[; ;main.c: 87:             break;
[e $U 386  ]
"88
[; ;main.c: 88:         case 11:
[e :U 399 ]
"89
[; ;main.c: 89:             TRISDbits.RD4 = mode;
[e = . . _TRISDbits 1 4 -> _mode `uc ]
"90
[; ;main.c: 90:             break;
[e $U 386  ]
"91
[; ;main.c: 91:         case 12:
[e :U 400 ]
"92
[; ;main.c: 92:             TRISDbits.RD5 = mode;
[e = . . _TRISDbits 1 5 -> _mode `uc ]
"93
[; ;main.c: 93:             break;
[e $U 386  ]
"94
[; ;main.c: 94:         case 13:
[e :U 401 ]
"95
[; ;main.c: 95:             TRISDbits.RD6 = mode;
[e = . . _TRISDbits 1 6 -> _mode `uc ]
"96
[; ;main.c: 96:             break;
[e $U 386  ]
"97
[; ;main.c: 97:         case 14:
[e :U 402 ]
"98
[; ;main.c: 98:             TRISDbits.RD7 = mode;
[e = . . _TRISDbits 1 7 -> _mode `uc ]
"99
[; ;main.c: 99:             break;
[e $U 386  ]
"100
[; ;main.c: 100:         case 15:
[e :U 403 ]
"101
[; ;main.c: 101:             TRISBbits.RB0 = mode;
[e = . . _TRISBbits 1 0 -> _mode `uc ]
"102
[; ;main.c: 102:             break;
[e $U 386  ]
"103
[; ;main.c: 103:         case 16:
[e :U 404 ]
"104
[; ;main.c: 104:             TRISBbits.RB1 = mode;
[e = . . _TRISBbits 1 1 -> _mode `uc ]
"105
[; ;main.c: 105:             break;
[e $U 386  ]
"106
[; ;main.c: 106:         case 17:
[e :U 405 ]
"107
[; ;main.c: 107:             TRISBbits.RB2 = mode;
[e = . . _TRISBbits 1 2 -> _mode `uc ]
"108
[; ;main.c: 108:             break;
[e $U 386  ]
"109
[; ;main.c: 109:         case 18:
[e :U 406 ]
"110
[; ;main.c: 110:             TRISBbits.RB3 = mode;
[e = . . _TRISBbits 1 3 -> _mode `uc ]
"111
[; ;main.c: 111:             break;
[e $U 386  ]
"112
[; ;main.c: 112:         case 19:
[e :U 407 ]
"113
[; ;main.c: 113:             TRISBbits.RB4 = mode;
[e = . . _TRISBbits 1 4 -> _mode `uc ]
"114
[; ;main.c: 114:             break;
[e $U 386  ]
"115
[; ;main.c: 115:         case 20:
[e :U 408 ]
"116
[; ;main.c: 116:             TRISBbits.RB5 = mode;
[e = . . _TRISBbits 1 5 -> _mode `uc ]
"117
[; ;main.c: 117:             break;
[e $U 386  ]
"118
[; ;main.c: 118:         case 21:
[e :U 409 ]
"119
[; ;main.c: 119:             TRISBbits.RB6 = mode;
[e = . . _TRISBbits 1 6 -> _mode `uc ]
"120
[; ;main.c: 120:             break;
[e $U 386  ]
"121
[; ;main.c: 121:         case 22:
[e :U 410 ]
"122
[; ;main.c: 122:             TRISBbits.RB7 = mode;
[e = . . _TRISBbits 1 7 -> _mode `uc ]
"123
[; ;main.c: 123:             break;
[e $U 386  ]
"124
[; ;main.c: 124:     }
}
[e $U 386  ]
[e :U 387 ]
[e [\ -> _pin `i , $ -> 0 `i 388
 , $ -> 1 `i 389
 , $ -> 2 `i 390
 , $ -> 3 `i 391
 , $ -> 4 `i 392
 , $ -> 5 `i 393
 , $ -> 6 `i 394
 , $ -> 7 `i 395
 , $ -> 8 `i 396
 , $ -> 9 `i 397
 , $ -> 10 `i 398
 , $ -> 11 `i 399
 , $ -> 12 `i 400
 , $ -> 13 `i 401
 , $ -> 14 `i 402
 , $ -> 15 `i 403
 , $ -> 16 `i 404
 , $ -> 17 `i 405
 , $ -> 18 `i 406
 , $ -> 19 `i 407
 , $ -> 20 `i 408
 , $ -> 21 `i 409
 , $ -> 22 `i 410
 386 ]
[e :U 386 ]
"125
[; ;main.c: 125: }
[e :UE 385 ]
}
"126
[; ;main.c: 126: void digitalWrite(char pin, char mode)
[v _digitalWrite `(v ~T0 @X0 1 ef2`uc`uc ]
"127
[; ;main.c: 127: {
{
[e :U _digitalWrite ]
"126
[; ;main.c: 126: void digitalWrite(char pin, char mode)
[v _pin `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
"127
[; ;main.c: 127: {
[f ]
"128
[; ;main.c: 128:     switch(pin)
[e $U 413  ]
"129
[; ;main.c: 129:     {
{
"130
[; ;main.c: 130:        case 0:
[e :U 414 ]
"131
[; ;main.c: 131:            LATAbits.LA4 = mode;
[e = . . _LATAbits 1 4 -> _mode `uc ]
"132
[; ;main.c: 132:             break;
[e $U 412  ]
"133
[; ;main.c: 133:         case 1:
[e :U 415 ]
"134
[; ;main.c: 134:             LATAbits.LA5 = mode;
[e = . . _LATAbits 1 5 -> _mode `uc ]
"135
[; ;main.c: 135:             break;
[e $U 412  ]
"136
[; ;main.c: 136:         case 2:
[e :U 416 ]
"137
[; ;main.c: 137:             LATCbits.LC0 = mode;
[e = . . _LATCbits 1 0 -> _mode `uc ]
"138
[; ;main.c: 138:             break;
[e $U 412  ]
"139
[; ;main.c: 139:         case 3:
[e :U 417 ]
"140
[; ;main.c: 140:             LATCbits.LC1 = mode;
[e = . . _LATCbits 1 1 -> _mode `uc ]
"141
[; ;main.c: 141:             break;
[e $U 412  ]
"142
[; ;main.c: 142:         case 4:
[e :U 418 ]
"143
[; ;main.c: 143:             LATCbits.LC2 = mode;
[e = . . _LATCbits 1 2 -> _mode `uc ]
"144
[; ;main.c: 144:             break;
[e $U 412  ]
"145
[; ;main.c: 145:         case 5:
[e :U 419 ]
"146
[; ;main.c: 146:             LATDbits.LD0 = mode;
[e = . . _LATDbits 1 0 -> _mode `uc ]
"147
[; ;main.c: 147:             break;
[e $U 412  ]
"148
[; ;main.c: 148:         case 6:
[e :U 420 ]
"149
[; ;main.c: 149:             LATDbits.LD1 = mode;
[e = . . _LATDbits 1 1 -> _mode `uc ]
"150
[; ;main.c: 150:             break;
[e $U 412  ]
"151
[; ;main.c: 151:         case 7:
[e :U 421 ]
"152
[; ;main.c: 152:             LATDbits.LD2 = mode;
[e = . . _LATDbits 1 2 -> _mode `uc ]
"153
[; ;main.c: 153:             break;
[e $U 412  ]
"154
[; ;main.c: 154:         case 8:
[e :U 422 ]
"155
[; ;main.c: 155:             LATDbits.LD3 = mode;
[e = . . _LATDbits 1 3 -> _mode `uc ]
"156
[; ;main.c: 156:             break;
[e $U 412  ]
"157
[; ;main.c: 157:         case 9:
[e :U 423 ]
"158
[; ;main.c: 158:             LATCbits.LC6 = mode;
[e = . . _LATCbits 1 4 -> _mode `uc ]
"159
[; ;main.c: 159:             break;
[e $U 412  ]
"160
[; ;main.c: 160:         case 10:
[e :U 424 ]
"161
[; ;main.c: 161:             LATCbits.LC7 = mode;
[e = . . _LATCbits 1 5 -> _mode `uc ]
"162
[; ;main.c: 162:             break;
[e $U 412  ]
"163
[; ;main.c: 163:         case 11:
[e :U 425 ]
"164
[; ;main.c: 164:             LATDbits.LD4 = mode;
[e = . . _LATDbits 1 4 -> _mode `uc ]
"165
[; ;main.c: 165:             break;
[e $U 412  ]
"166
[; ;main.c: 166:         case 12:
[e :U 426 ]
"167
[; ;main.c: 167:             LATDbits.LD5 = mode;
[e = . . _LATDbits 1 5 -> _mode `uc ]
"168
[; ;main.c: 168:             break;
[e $U 412  ]
"169
[; ;main.c: 169:         case 13:
[e :U 427 ]
"170
[; ;main.c: 170:             LATDbits.LD6 = mode;
[e = . . _LATDbits 1 6 -> _mode `uc ]
"171
[; ;main.c: 171:             break;
[e $U 412  ]
"172
[; ;main.c: 172:         case 14:
[e :U 428 ]
"173
[; ;main.c: 173:             LATDbits.LD7 = mode;
[e = . . _LATDbits 1 7 -> _mode `uc ]
"174
[; ;main.c: 174:             break;
[e $U 412  ]
"175
[; ;main.c: 175:         case 15:
[e :U 429 ]
"176
[; ;main.c: 176:             LATBbits.LB0 = mode;
[e = . . _LATBbits 1 0 -> _mode `uc ]
"177
[; ;main.c: 177:             break;
[e $U 412  ]
"178
[; ;main.c: 178:         case 16:
[e :U 430 ]
"179
[; ;main.c: 179:             LATBbits.LB1 = mode;
[e = . . _LATBbits 1 1 -> _mode `uc ]
"180
[; ;main.c: 180:             break;
[e $U 412  ]
"181
[; ;main.c: 181:         case 17:
[e :U 431 ]
"182
[; ;main.c: 182:             LATBbits.LB2 = mode;
[e = . . _LATBbits 1 2 -> _mode `uc ]
"183
[; ;main.c: 183:             break;
[e $U 412  ]
"184
[; ;main.c: 184:         case 18:
[e :U 432 ]
"185
[; ;main.c: 185:             LATBbits.LB3 = mode;
[e = . . _LATBbits 1 3 -> _mode `uc ]
"186
[; ;main.c: 186:             break;
[e $U 412  ]
"187
[; ;main.c: 187:         case 19:
[e :U 433 ]
"188
[; ;main.c: 188:             LATBbits.LB4 = mode;
[e = . . _LATBbits 1 4 -> _mode `uc ]
"189
[; ;main.c: 189:             break;
[e $U 412  ]
"190
[; ;main.c: 190:         case 20:
[e :U 434 ]
"191
[; ;main.c: 191:             LATBbits.LB5 = mode;
[e = . . _LATBbits 1 5 -> _mode `uc ]
"192
[; ;main.c: 192:             break;
[e $U 412  ]
"193
[; ;main.c: 193:         case 21:
[e :U 435 ]
"194
[; ;main.c: 194:             LATBbits.LB6 = mode;
[e = . . _LATBbits 1 6 -> _mode `uc ]
"195
[; ;main.c: 195:             break;
[e $U 412  ]
"196
[; ;main.c: 196:         case 22:
[e :U 436 ]
"197
[; ;main.c: 197:             LATBbits.LB7 = mode;
[e = . . _LATBbits 1 7 -> _mode `uc ]
"198
[; ;main.c: 198:             break;
[e $U 412  ]
"199
[; ;main.c: 199:     }
}
[e $U 412  ]
[e :U 413 ]
[e [\ -> _pin `i , $ -> 0 `i 414
 , $ -> 1 `i 415
 , $ -> 2 `i 416
 , $ -> 3 `i 417
 , $ -> 4 `i 418
 , $ -> 5 `i 419
 , $ -> 6 `i 420
 , $ -> 7 `i 421
 , $ -> 8 `i 422
 , $ -> 9 `i 423
 , $ -> 10 `i 424
 , $ -> 11 `i 425
 , $ -> 12 `i 426
 , $ -> 13 `i 427
 , $ -> 14 `i 428
 , $ -> 15 `i 429
 , $ -> 16 `i 430
 , $ -> 17 `i 431
 , $ -> 18 `i 432
 , $ -> 19 `i 433
 , $ -> 20 `i 434
 , $ -> 21 `i 435
 , $ -> 22 `i 436
 412 ]
[e :U 412 ]
"200
[; ;main.c: 200: }
[e :UE 411 ]
}
"201
[; ;main.c: 201: char digitalRead(char pin)
[v _digitalRead `(uc ~T0 @X0 1 ef1`uc ]
"202
[; ;main.c: 202: {
{
[e :U _digitalRead ]
"201
[; ;main.c: 201: char digitalRead(char pin)
[v _pin `uc ~T0 @X0 1 r1 ]
"202
[; ;main.c: 202: {
[f ]
"203
[; ;main.c: 203:     switch(pin)
[e $U 439  ]
"204
[; ;main.c: 204:     {
{
"205
[; ;main.c: 205:        case 0:
[e :U 440 ]
"206
[; ;main.c: 206:            return PORTAbits.RA4;
[e ) -> . . _PORTAbits 0 4 `uc ]
[e $UE 437  ]
"207
[; ;main.c: 207:             break;
[e $U 438  ]
"208
[; ;main.c: 208:         case 1:
[e :U 441 ]
"209
[; ;main.c: 209:             return PORTAbits.RA5;
[e ) -> . . _PORTAbits 0 5 `uc ]
[e $UE 437  ]
"210
[; ;main.c: 210:             break;
[e $U 438  ]
"211
[; ;main.c: 211:         case 2:
[e :U 442 ]
"212
[; ;main.c: 212:             return PORTCbits.RC0;
[e ) -> . . _PORTCbits 0 0 `uc ]
[e $UE 437  ]
"213
[; ;main.c: 213:             break;
[e $U 438  ]
"214
[; ;main.c: 214:         case 3:
[e :U 443 ]
"215
[; ;main.c: 215:             return PORTCbits.RC1;
[e ) -> . . _PORTCbits 0 1 `uc ]
[e $UE 437  ]
"216
[; ;main.c: 216:             break;
[e $U 438  ]
"217
[; ;main.c: 217:         case 4:
[e :U 444 ]
"218
[; ;main.c: 218:             return PORTCbits.RC2;
[e ) -> . . _PORTCbits 0 2 `uc ]
[e $UE 437  ]
"219
[; ;main.c: 219:             break;
[e $U 438  ]
"220
[; ;main.c: 220:         case 5:
[e :U 445 ]
"221
[; ;main.c: 221:             return PORTDbits.RD0;
[e ) -> . . _PORTDbits 0 0 `uc ]
[e $UE 437  ]
"222
[; ;main.c: 222:             break;
[e $U 438  ]
"223
[; ;main.c: 223:         case 6:
[e :U 446 ]
"224
[; ;main.c: 224:             return PORTDbits.RD1;
[e ) -> . . _PORTDbits 0 1 `uc ]
[e $UE 437  ]
"225
[; ;main.c: 225:             break;
[e $U 438  ]
"226
[; ;main.c: 226:         case 7:
[e :U 447 ]
"227
[; ;main.c: 227:             return PORTDbits.RD2;
[e ) -> . . _PORTDbits 0 2 `uc ]
[e $UE 437  ]
"228
[; ;main.c: 228:             break;
[e $U 438  ]
"229
[; ;main.c: 229:         case 8:
[e :U 448 ]
"230
[; ;main.c: 230:             return PORTDbits.RD3;
[e ) -> . . _PORTDbits 0 3 `uc ]
[e $UE 437  ]
"231
[; ;main.c: 231:             break;
[e $U 438  ]
"232
[; ;main.c: 232:         case 9:
[e :U 449 ]
"233
[; ;main.c: 233:             return PORTCbits.RC6;
[e ) -> . . _PORTCbits 0 6 `uc ]
[e $UE 437  ]
"234
[; ;main.c: 234:             break;
[e $U 438  ]
"235
[; ;main.c: 235:         case 10:
[e :U 450 ]
"236
[; ;main.c: 236:             return PORTCbits.RC7;
[e ) -> . . _PORTCbits 0 7 `uc ]
[e $UE 437  ]
"237
[; ;main.c: 237:             break;
[e $U 438  ]
"238
[; ;main.c: 238:         case 11:
[e :U 451 ]
"239
[; ;main.c: 239:             return PORTDbits.RD4;
[e ) -> . . _PORTDbits 0 4 `uc ]
[e $UE 437  ]
"240
[; ;main.c: 240:             break;
[e $U 438  ]
"241
[; ;main.c: 241:         case 12:
[e :U 452 ]
"242
[; ;main.c: 242:             return PORTDbits.RD5;
[e ) -> . . _PORTDbits 0 5 `uc ]
[e $UE 437  ]
"243
[; ;main.c: 243:             break;
[e $U 438  ]
"244
[; ;main.c: 244:         case 13:
[e :U 453 ]
"245
[; ;main.c: 245:             return PORTDbits.RD6;
[e ) -> . . _PORTDbits 0 6 `uc ]
[e $UE 437  ]
"246
[; ;main.c: 246:             break;
[e $U 438  ]
"247
[; ;main.c: 247:         case 14:
[e :U 454 ]
"248
[; ;main.c: 248:             return PORTDbits.RD7;
[e ) -> . . _PORTDbits 0 7 `uc ]
[e $UE 437  ]
"249
[; ;main.c: 249:             break;
[e $U 438  ]
"250
[; ;main.c: 250:         case 15:
[e :U 455 ]
"251
[; ;main.c: 251:             return PORTBbits.RB0;
[e ) -> . . _PORTBbits 0 0 `uc ]
[e $UE 437  ]
"252
[; ;main.c: 252:             break;
[e $U 438  ]
"253
[; ;main.c: 253:         case 16:
[e :U 456 ]
"254
[; ;main.c: 254:             return PORTBbits.RB1;
[e ) -> . . _PORTBbits 0 1 `uc ]
[e $UE 437  ]
"255
[; ;main.c: 255:             break;
[e $U 438  ]
"256
[; ;main.c: 256:         case 17:
[e :U 457 ]
"257
[; ;main.c: 257:             return PORTBbits.RB2;
[e ) -> . . _PORTBbits 0 2 `uc ]
[e $UE 437  ]
"258
[; ;main.c: 258:             break;
[e $U 438  ]
"259
[; ;main.c: 259:         case 18:
[e :U 458 ]
"260
[; ;main.c: 260:             return PORTBbits.RB3;
[e ) -> . . _PORTBbits 0 3 `uc ]
[e $UE 437  ]
"261
[; ;main.c: 261:             break;
[e $U 438  ]
"262
[; ;main.c: 262:         case 19:
[e :U 459 ]
"263
[; ;main.c: 263:             return PORTBbits.RB4;
[e ) -> . . _PORTBbits 0 4 `uc ]
[e $UE 437  ]
"264
[; ;main.c: 264:             break;
[e $U 438  ]
"265
[; ;main.c: 265:         case 20:
[e :U 460 ]
"266
[; ;main.c: 266:             return PORTBbits.RB5;
[e ) -> . . _PORTBbits 0 5 `uc ]
[e $UE 437  ]
"267
[; ;main.c: 267:             break;
[e $U 438  ]
"268
[; ;main.c: 268:         case 21:
[e :U 461 ]
"269
[; ;main.c: 269:             return PORTBbits.RB6;
[e ) -> . . _PORTBbits 0 6 `uc ]
[e $UE 437  ]
"270
[; ;main.c: 270:             break;
[e $U 438  ]
"271
[; ;main.c: 271:         case 22:
[e :U 462 ]
"272
[; ;main.c: 272:             return PORTBbits.RB7;
[e ) -> . . _PORTBbits 0 7 `uc ]
[e $UE 437  ]
"273
[; ;main.c: 273:             break;
[e $U 438  ]
"274
[; ;main.c: 274:     }
}
[e $U 438  ]
[e :U 439 ]
[e [\ -> _pin `i , $ -> 0 `i 440
 , $ -> 1 `i 441
 , $ -> 2 `i 442
 , $ -> 3 `i 443
 , $ -> 4 `i 444
 , $ -> 5 `i 445
 , $ -> 6 `i 446
 , $ -> 7 `i 447
 , $ -> 8 `i 448
 , $ -> 9 `i 449
 , $ -> 10 `i 450
 , $ -> 11 `i 451
 , $ -> 12 `i 452
 , $ -> 13 `i 453
 , $ -> 14 `i 454
 , $ -> 15 `i 455
 , $ -> 16 `i 456
 , $ -> 17 `i 457
 , $ -> 18 `i 458
 , $ -> 19 `i 459
 , $ -> 20 `i 460
 , $ -> 21 `i 461
 , $ -> 22 `i 462
 438 ]
[e :U 438 ]
"275
[; ;main.c: 275: }
[e :UE 437 ]
}
"276
[; ;main.c: 276: unsigned int analogRead(char pin)
[v _analogRead `(ui ~T0 @X0 1 ef1`uc ]
"277
[; ;main.c: 277: {
{
[e :U _analogRead ]
"276
[; ;main.c: 276: unsigned int analogRead(char pin)
[v _pin `uc ~T0 @X0 1 r1 ]
"277
[; ;main.c: 277: {
[f ]
"278
[; ;main.c: 278:     switch(pin)
[e $U 465  ]
"279
[; ;main.c: 279:     {
{
"280
[; ;main.c: 280:         case 0:
[e :U 466 ]
"281
[; ;main.c: 281:             ADCON0 = 0x03;
[e = _ADCON0 -> -> 3 `i `uc ]
"282
[; ;main.c: 282:             while(ADCON0bits.GODONE != 0)
[e $U 467  ]
[e :U 468 ]
"283
[; ;main.c: 283:             {}
{
}
[e :U 467 ]
"282
[; ;main.c: 282:             while(ADCON0bits.GODONE != 0)
[e $ != -> . . _ADCON0bits 7 1 `i -> 0 `i 468  ]
[e :U 469 ]
"284
[; ;main.c: 284:             return (ADRESH << 8)+ ADRESL;
[e ) -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
[e $UE 463  ]
"285
[; ;main.c: 285:             break;
[e $U 464  ]
"286
[; ;main.c: 286:         case 1:
[e :U 470 ]
"287
[; ;main.c: 287:             ADCON0 = 0x07;
[e = _ADCON0 -> -> 7 `i `uc ]
"288
[; ;main.c: 288:             while(ADCON0bits.GODONE != 0)
[e $U 471  ]
[e :U 472 ]
"289
[; ;main.c: 289:             {}
{
}
[e :U 471 ]
"288
[; ;main.c: 288:             while(ADCON0bits.GODONE != 0)
[e $ != -> . . _ADCON0bits 7 1 `i -> 0 `i 472  ]
[e :U 473 ]
"290
[; ;main.c: 290:             return (ADRESH << 8)+ ADRESL;
[e ) -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
[e $UE 463  ]
"291
[; ;main.c: 291:             break;
[e $U 464  ]
"292
[; ;main.c: 292:         case 2:
[e :U 474 ]
"293
[; ;main.c: 293:             ADCON0 = 0x0B;
[e = _ADCON0 -> -> 11 `i `uc ]
"294
[; ;main.c: 294:             while(ADCON0bits.GODONE != 0)
[e $U 475  ]
[e :U 476 ]
"295
[; ;main.c: 295:             {}
{
}
[e :U 475 ]
"294
[; ;main.c: 294:             while(ADCON0bits.GODONE != 0)
[e $ != -> . . _ADCON0bits 7 1 `i -> 0 `i 476  ]
[e :U 477 ]
"296
[; ;main.c: 296:             return (ADRESH << 8)+ ADRESL;
[e ) -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
[e $UE 463  ]
"297
[; ;main.c: 297:             break;
[e $U 464  ]
"298
[; ;main.c: 298:         case 3:
[e :U 478 ]
"299
[; ;main.c: 299:             ADCON0 = 0x0F;
[e = _ADCON0 -> -> 15 `i `uc ]
"300
[; ;main.c: 300:             while(ADCON0bits.GODONE != 0)
[e $U 479  ]
[e :U 480 ]
"301
[; ;main.c: 301:             {}
{
}
[e :U 479 ]
"300
[; ;main.c: 300:             while(ADCON0bits.GODONE != 0)
[e $ != -> . . _ADCON0bits 7 1 `i -> 0 `i 480  ]
[e :U 481 ]
"302
[; ;main.c: 302:             return (ADRESH << 8)+ ADRESL;
[e ) -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
[e $UE 463  ]
"303
[; ;main.c: 303:             break;
[e $U 464  ]
"304
[; ;main.c: 304:     }
}
[e $U 464  ]
[e :U 465 ]
[e [\ -> _pin `i , $ -> 0 `i 466
 , $ -> 1 `i 470
 , $ -> 2 `i 474
 , $ -> 3 `i 478
 464 ]
[e :U 464 ]
"305
[; ;main.c: 305: }
[e :UE 463 ]
}
"306
[; ;main.c: 306: void ADCConfig(void)
[v _ADCConfig `(v ~T0 @X0 1 ef ]
"307
[; ;main.c: 307: {
{
[e :U _ADCConfig ]
[f ]
"308
[; ;main.c: 308:     TRISAbits.RA0 = 1;
[e = . . _TRISAbits 1 0 -> -> 1 `i `uc ]
"309
[; ;main.c: 309:     TRISAbits.RA1 = 1;
[e = . . _TRISAbits 1 1 -> -> 1 `i `uc ]
"310
[; ;main.c: 310:     TRISAbits.RA2 = 1;
[e = . . _TRISAbits 1 2 -> -> 1 `i `uc ]
"311
[; ;main.c: 311:     TRISAbits.RA3 = 1;
[e = . . _TRISAbits 1 3 -> -> 1 `i `uc ]
"312
[; ;main.c: 312:     ADCON0 = 0x01;
[e = _ADCON0 -> -> 1 `i `uc ]
"313
[; ;main.c: 313:     ADCON1 = 0x0B;
[e = _ADCON1 -> -> 11 `i `uc ]
"314
[; ;main.c: 314:     ADCON2 = 0xAB;
[e = _ADCON2 -> -> 171 `i `uc ]
"316
[; ;main.c: 316: }
[e :UE 482 ]
}
"317
[; ;main.c: 317: void ADCSetParam(char reg, char cmd)
[v _ADCSetParam `(v ~T0 @X0 1 ef2`uc`uc ]
"318
[; ;main.c: 318: {
{
[e :U _ADCSetParam ]
"317
[; ;main.c: 317: void ADCSetParam(char reg, char cmd)
[v _reg `uc ~T0 @X0 1 r1 ]
[v _cmd `uc ~T0 @X0 1 r2 ]
"318
[; ;main.c: 318: {
[f ]
"319
[; ;main.c: 319:     switch(reg)
[e $U 485  ]
"320
[; ;main.c: 320:     {
{
"321
[; ;main.c: 321:         case 0:
[e :U 486 ]
"322
[; ;main.c: 322:             ADCON0 = cmd;
[e = _ADCON0 -> _cmd `uc ]
"323
[; ;main.c: 323:             break;
[e $U 484  ]
"324
[; ;main.c: 324:         case 1:
[e :U 487 ]
"325
[; ;main.c: 325:             ADCON1 = cmd;
[e = _ADCON1 -> _cmd `uc ]
"326
[; ;main.c: 326:             break;
[e $U 484  ]
"327
[; ;main.c: 327:         case 2:
[e :U 488 ]
"328
[; ;main.c: 328:             ADCON2 = cmd;
[e = _ADCON2 -> _cmd `uc ]
"329
[; ;main.c: 329:             break;
[e $U 484  ]
"330
[; ;main.c: 330:     }
}
[e $U 484  ]
[e :U 485 ]
[e [\ -> _reg `i , $ -> 0 `i 486
 , $ -> 1 `i 487
 , $ -> 2 `i 488
 484 ]
[e :U 484 ]
"331
[; ;main.c: 331: }
[e :UE 483 ]
}
"332
[; ;main.c: 332: void analogWrite(char pin,unsigned int value)
[v _analogWrite `(v ~T0 @X0 1 ef2`uc`ui ]
"333
[; ;main.c: 333: {
{
[e :U _analogWrite ]
"332
[; ;main.c: 332: void analogWrite(char pin,unsigned int value)
[v _pin `uc ~T0 @X0 1 r1 ]
[v _value `ui ~T0 @X0 1 r2 ]
"333
[; ;main.c: 333: {
[f ]
"334
[; ;main.c: 334:     switch(pin)
[e $U 491  ]
"335
[; ;main.c: 335:     {
{
"336
[; ;main.c: 336:         case 4:
[e :U 492 ]
"337
[; ;main.c: 337:             if(value <1024)
[e $ ! < _value -> -> 1024 `i `ui 493  ]
"338
[; ;main.c: 338:             {
{
"339
[; ;main.c: 339:                 CCPR1L = value >> 2;
[e = _CCPR1L -> >> _value -> 2 `i `uc ]
"340
[; ;main.c: 340:                 CCP1CONbits.DC1B1 = value & 2;
[e = . . _CCP1CONbits 1 5 -> & _value -> -> 2 `i `ui `uc ]
"341
[; ;main.c: 341:                 CCP1CONbits.DC1B0 = value & 1;
[e = . . _CCP1CONbits 1 4 -> & _value -> -> 1 `i `ui `uc ]
"343
[; ;main.c: 343:             }
}
[e :U 493 ]
"344
[; ;main.c: 344:             break;
[e $U 490  ]
"345
[; ;main.c: 345:         case 3:
[e :U 494 ]
"346
[; ;main.c: 346:             if(value <1024)
[e $ ! < _value -> -> 1024 `i `ui 495  ]
"347
[; ;main.c: 347:             {
{
"348
[; ;main.c: 348:                 CCPR2L = value >> 2;
[e = _CCPR2L -> >> _value -> 2 `i `uc ]
"349
[; ;main.c: 349:                 CCP2CONbits.DC2B1 = value & 2;
[e = . . _CCP2CONbits 1 5 -> & _value -> -> 2 `i `ui `uc ]
"350
[; ;main.c: 350:                 CCP2CONbits.DC2B0 = value & 1;
[e = . . _CCP2CONbits 1 4 -> & _value -> -> 1 `i `ui `uc ]
"351
[; ;main.c: 351:             }
}
[e :U 495 ]
"352
[; ;main.c: 352:             break;
[e $U 490  ]
"353
[; ;main.c: 353:     }
}
[e $U 490  ]
[e :U 491 ]
[e [\ -> _pin `i , $ -> 4 `i 492
 , $ -> 3 `i 494
 490 ]
[e :U 490 ]
"354
[; ;main.c: 354: }
[e :UE 489 ]
}
"355
[; ;main.c: 355: void CCPConfig(long pwm1, const int TMR2PRESCALE)
[v _CCPConfig `(v ~T0 @X0 1 ef2`l`Ci ]
"356
[; ;main.c: 356: {
{
[e :U _CCPConfig ]
"355
[; ;main.c: 355: void CCPConfig(long pwm1, const int TMR2PRESCALE)
[v _pwm1 `l ~T0 @X0 1 r1 ]
[v _TMR2PRESCALE `Ci ~T0 @X0 1 r2 ]
"356
[; ;main.c: 356: {
[f ]
"357
[; ;main.c: 357:     TRISCbits.RC0 = 1;
[e = . . _TRISCbits 1 0 -> -> 1 `i `uc ]
"361
[; ;main.c: 361:     switch(TMR2PRESCALE)
[e $U 498  ]
"362
[; ;main.c: 362:     {
{
"363
[; ;main.c: 363:         case 1:
[e :U 499 ]
"364
[; ;main.c: 364:             T2CKPS0 = 0;
[e = _T2CKPS0 -> -> 0 `i `b ]
"365
[; ;main.c: 365:             T2CKPS1 = 0;
[e = _T2CKPS1 -> -> 0 `i `b ]
"366
[; ;main.c: 366:             break;
[e $U 497  ]
"367
[; ;main.c: 367:         case 4:
[e :U 500 ]
"368
[; ;main.c: 368:             T2CKPS0 = 1;
[e = _T2CKPS0 -> -> 1 `i `b ]
"369
[; ;main.c: 369:             T2CKPS1 = 0;
[e = _T2CKPS1 -> -> 0 `i `b ]
"370
[; ;main.c: 370:             break;
[e $U 497  ]
"371
[; ;main.c: 371:         case 16:
[e :U 501 ]
"372
[; ;main.c: 372:             T2CKPS0 = 1;
[e = _T2CKPS0 -> -> 1 `i `b ]
"373
[; ;main.c: 373:             T2CKPS1 = 1;
[e = _T2CKPS1 -> -> 1 `i `b ]
"374
[; ;main.c: 374:             break;
[e $U 497  ]
"375
[; ;main.c: 375:     }
}
[e $U 497  ]
[e :U 498 ]
[e [\ _TMR2PRESCALE , $ -> 1 `i 499
 , $ -> 4 `i 500
 , $ -> 16 `i 501
 497 ]
[e :U 497 ]
"376
[; ;main.c: 376:     PR2 = 0xAA;
[e = _PR2 -> -> 170 `i `uc ]
"377
[; ;main.c: 377:     CCP1CONbits.P1M1 = 0;
[e = . . _CCP1CONbits 1 7 -> -> 0 `i `uc ]
"378
[; ;main.c: 378:     CCP1CONbits.P1M0 = 0;
[e = . . _CCP1CONbits 1 6 -> -> 0 `i `uc ]
"379
[; ;main.c: 379:     CCP1M3 = 1;
[e = _CCP1M3 -> -> 1 `i `b ]
"380
[; ;main.c: 380:     CCP1M2 = 1;
[e = _CCP1M2 -> -> 1 `i `b ]
"381
[; ;main.c: 381:     CCPR1L = 0x00;
[e = _CCPR1L -> -> 0 `i `uc ]
"382
[; ;main.c: 382:     CCPR2L = 0x00;
[e = _CCPR2L -> -> 0 `i `uc ]
"383
[; ;main.c: 383:     CCP2CONbits.DC2B0 = 0;
[e = . . _CCP2CONbits 1 4 -> -> 0 `i `uc ]
"384
[; ;main.c: 384:     CCP2CONbits.DC2B1 = 0;
[e = . . _CCP2CONbits 1 5 -> -> 0 `i `uc ]
"385
[; ;main.c: 385:     DC1B1 = 0;
[e = _DC1B1 -> -> 0 `i `b ]
"386
[; ;main.c: 386:     DC1B0 = 0;
[e = _DC1B0 -> -> 0 `i `b ]
"387
[; ;main.c: 387:     CCP2CONbits.CCP2M0 = 0;
[e = . . _CCP2CONbits 1 0 -> -> 0 `i `uc ]
"388
[; ;main.c: 388:     CCP2CONbits.CCP2M1 = 0;
[e = . . _CCP2CONbits 1 1 -> -> 0 `i `uc ]
"389
[; ;main.c: 389:     CCP2CONbits.CCP2M2 = 1;
[e = . . _CCP2CONbits 1 2 -> -> 1 `i `uc ]
"390
[; ;main.c: 390:     CCP2CONbits.CCP2M3 = 1;
[e = . . _CCP2CONbits 1 3 -> -> 1 `i `uc ]
"391
[; ;main.c: 391:     PIR1bits.TMR2IF = 0;
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
"392
[; ;main.c: 392:     TMR2ON = 1;
[e = _TMR2ON -> -> 1 `i `b ]
"393
[; ;main.c: 393:     TRISCbits.RC0 = 0;
[e = . . _TRISCbits 1 0 -> -> 0 `i `uc ]
"394
[; ;main.c: 394:     TRISCbits.RC1 = 0;
[e = . . _TRISCbits 1 1 -> -> 0 `i `uc ]
"397
[; ;main.c: 397: }
[e :UE 496 ]
}
"398
[; ;main.c: 398: void CCPDisable(void)
[v _CCPDisable `(v ~T0 @X0 1 ef ]
"399
[; ;main.c: 399: {
{
[e :U _CCPDisable ]
[f ]
"400
[; ;main.c: 400:     CCP1M3 = 0;
[e = _CCP1M3 -> -> 0 `i `b ]
"401
[; ;main.c: 401:     CCP1M2 = 0;
[e = _CCP1M2 -> -> 0 `i `b ]
"402
[; ;main.c: 402: }
[e :UE 502 ]
}
"404
[; ;main.c: 404: void TMR0Config(char mode)
[v _TMR0Config `(v ~T0 @X0 1 ef1`uc ]
"405
[; ;main.c: 405: {
{
[e :U _TMR0Config ]
"404
[; ;main.c: 404: void TMR0Config(char mode)
[v _mode `uc ~T0 @X0 1 r1 ]
"405
[; ;main.c: 405: {
[f ]
"406
[; ;main.c: 406:     switch(mode)
[e $U 505  ]
"407
[; ;main.c: 407:     {
{
"408
[; ;main.c: 408:         case 1:
[e :U 506 ]
"410
[; ;main.c: 410:             T0CON = 0x17;
[e = _T0CON -> -> 23 `i `uc ]
"411
[; ;main.c: 411:             INTCONbits.T0IE = 1;
[e = . . _INTCONbits 1 5 -> -> 1 `i `uc ]
"412
[; ;main.c: 412:             T0CONbits.TMR0ON = 1;
[e = . . _T0CONbits 0 5 -> -> 1 `i `uc ]
"413
[; ;main.c: 413:             T0CON = 0xC4;
[e = _T0CON -> -> 196 `i `uc ]
"416
[; ;main.c: 416:             TMR0L = 0x00;
[e = _TMR0L -> -> 0 `i `uc ]
"417
[; ;main.c: 417:             TMR0H = 0x00;
[e = _TMR0H -> -> 0 `i `uc ]
"418
[; ;main.c: 418:             INTCONbits.TMR0IF = 0;
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
"419
[; ;main.c: 419:             (INTCONbits.GIE = 1);
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"420
[; ;main.c: 420:             break;
[e $U 504  ]
"421
[; ;main.c: 421:         case 0:
[e :U 507 ]
"423
[; ;main.c: 423:             break;
[e $U 504  ]
"424
[; ;main.c: 424:     }
}
[e $U 504  ]
[e :U 505 ]
[e [\ -> _mode `i , $ -> 1 `i 506
 , $ -> 0 `i 507
 504 ]
[e :U 504 ]
"425
[; ;main.c: 425: }
[e :UE 503 ]
}
"426
[; ;main.c: 426: double Time(void)
[v _Time `(d ~T0 @X0 1 ef ]
"427
[; ;main.c: 427: {
{
[e :U _Time ]
[f ]
"428
[; ;main.c: 428:     return (millis * 1.4)+(TMR0 * 0.000021);
[e ) + * -> _millis `d .1.4 * -> -> _TMR0 `ui `d .0.000021 ]
[e $UE 508  ]
"429
[; ;main.c: 429: }
[e :UE 508 ]
}
[v $root$_TimerOverflow `(v ~T0 @X0 0 e ]
"431
[; ;main.c: 431: void __attribute__((picinterrupt(""))) TimerOverflow(void)
[v _TimerOverflow `(v ~T36 @X0 1 ef ]
"432
[; ;main.c: 432: {
{
[e :U _TimerOverflow ]
[f ]
"433
[; ;main.c: 433:     if(INTCONbits.TMR0IF == 1)
[e $ ! == -> . . _INTCONbits 0 2 `i -> 1 `i 510  ]
"434
[; ;main.c: 434:     {
{
"436
[; ;main.c: 436:         millis++;
[e ++ _millis -> -> -> 1 `i `l `ul ]
"437
[; ;main.c: 437:         INTCONbits.TMR0IF = 0;
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
"438
[; ;main.c: 438:         TMR0L = 0x00;
[e = _TMR0L -> -> 0 `i `uc ]
"439
[; ;main.c: 439:         TMR0H = 0x00;
[e = _TMR0H -> -> 0 `i `uc ]
"441
[; ;main.c: 441:     }
}
[e :U 510 ]
"442
[; ;main.c: 442: }
[e :UE 509 ]
}
"443
[; ;main.c: 443: void TMR1Config(void)
[v _TMR1Config `(v ~T0 @X0 1 ef ]
"444
[; ;main.c: 444: {
{
[e :U _TMR1Config ]
[f ]
"445
[; ;main.c: 445:     T1CON = 0xB6;
[e = _T1CON -> -> 182 `i `uc ]
"446
[; ;main.c: 446: }
[e :UE 511 ]
}
"447
[; ;main.c: 447: double PulseIn(char pin)
[v _PulseIn `(d ~T0 @X0 1 ef1`uc ]
"448
[; ;main.c: 448: {
{
[e :U _PulseIn ]
"447
[; ;main.c: 447: double PulseIn(char pin)
[v _pin `uc ~T0 @X0 1 r1 ]
"448
[; ;main.c: 448: {
[f ]
"449
[; ;main.c: 449:     double dtime;
[v _dtime `d ~T0 @X0 1 a ]
"450
[; ;main.c: 450:     double now = Time();
[v _now `d ~T0 @X0 1 a ]
[e = _now ( _Time ..  ]
"451
[; ;main.c: 451:     while(digitalRead(pin) == 1)
[e $U 513  ]
[e :U 514 ]
"452
[; ;main.c: 452:     {
{
"454
[; ;main.c: 454:     }
}
[e :U 513 ]
"451
[; ;main.c: 451:     while(digitalRead(pin) == 1)
[e $ == -> ( _digitalRead (1 _pin `i -> 1 `i 514  ]
[e :U 515 ]
"455
[; ;main.c: 455:     dtime = Time() - now;
[e = _dtime - ( _Time ..  _now ]
"456
[; ;main.c: 456:     return dtime;
[e ) _dtime ]
[e $UE 512  ]
"457
[; ;main.c: 457: }
[e :UE 512 ]
}
"458
[; ;main.c: 458: double Frequency(void)
[v _Frequency `(d ~T0 @X0 1 ef ]
"459
[; ;main.c: 459: {
{
[e :U _Frequency ]
[f ]
"460
[; ;main.c: 460:     double now, lastTime, dtime, dData, freq;
[v _now `d ~T0 @X0 1 a ]
[v _lastTime `d ~T0 @X0 1 a ]
[v _dtime `d ~T0 @X0 1 a ]
[v _dData `d ~T0 @X0 1 a ]
[v _freq `d ~T0 @X0 1 a ]
"461
[; ;main.c: 461:     int nowData, lastData;
[v _nowData `i ~T0 @X0 1 a ]
[v _lastData `i ~T0 @X0 1 a ]
"462
[; ;main.c: 462:     double HighFrqK = 1.175;
[v _HighFrqK `d ~T0 @X0 1 a ]
[e = _HighFrqK .1.175 ]
"463
[; ;main.c: 463:     lastTime = now;
[e = _lastTime _now ]
"464
[; ;main.c: 464:     now = Time();
[e = _now ( _Time ..  ]
"465
[; ;main.c: 465:     T1CONbits.TMR1ON = 1;
[e = . . _T1CONbits 1 0 -> -> 1 `i `uc ]
"466
[; ;main.c: 466:     delay(100);
[e ( _delay (1 -> 100 `i ]
"467
[; ;main.c: 467:     T1CONbits.TMR1ON = 0;
[e = . . _T1CONbits 1 0 -> -> 0 `i `uc ]
"468
[; ;main.c: 468:     nowData = TMR1L;
[e = _nowData -> _TMR1L `i ]
"469
[; ;main.c: 469:     nowData += TMR1H * 256;
[e =+ _nowData * -> _TMR1H `i -> 256 `i ]
"470
[; ;main.c: 470:     dData = lastData - nowData;
[e = _dData -> - _lastData _nowData `d ]
"471
[; ;main.c: 471:     dtime = now - lastTime;
[e = _dtime - _now _lastTime ]
"472
[; ;main.c: 472:     lastData = nowData;
[e = _lastData _nowData ]
"473
[; ;main.c: 473:     freq = dData / dtime;
[e = _freq / _dData _dtime ]
"474
[; ;main.c: 474:     if(freq < 0)
[e $ ! < _freq -> -> 0 `i `d 517  ]
"475
[; ;main.c: 475:     {
{
"476
[; ;main.c: 476:         return -HighFrqK * freq;
[e ) * -U _HighFrqK _freq ]
[e $UE 516  ]
"477
[; ;main.c: 477:     }
}
[e $U 518  ]
"478
[; ;main.c: 478:     else
[e :U 517 ]
"479
[; ;main.c: 479:     {
{
"480
[; ;main.c: 480:            return HighFrqK * freq;
[e ) * _HighFrqK _freq ]
[e $UE 516  ]
"481
[; ;main.c: 481:     }
}
[e :U 518 ]
"482
[; ;main.c: 482: }
[e :UE 516 ]
}
"484
[; ;main.c: 484: void TMR2Config(void)
[v _TMR2Config `(v ~T0 @X0 1 ef ]
"485
[; ;main.c: 485: {
{
[e :U _TMR2Config ]
[f ]
"487
[; ;main.c: 487: }
[e :UE 519 ]
}
"488
[; ;main.c: 488: void TMR3Config(void)
[v _TMR3Config `(v ~T0 @X0 1 ef ]
"489
[; ;main.c: 489: {
{
[e :U _TMR3Config ]
[f ]
"491
[; ;main.c: 491: }
[e :UE 520 ]
}
"492
[; ;main.c: 492: void PORTSConfiguration(void)
[v _PORTSConfiguration `(v ~T0 @X0 1 ef ]
"493
[; ;main.c: 493: {
{
[e :U _PORTSConfiguration ]
[f ]
"494
[; ;main.c: 494:     TRISA = 0x3F;
[e = _TRISA -> -> 63 `i `uc ]
"495
[; ;main.c: 495:     TRISB = 0xFF;
[e = _TRISB -> -> 255 `i `uc ]
"496
[; ;main.c: 496:     TRISC = 0xCF;
[e = _TRISC -> -> 207 `i `uc ]
"497
[; ;main.c: 497:     TRISD = 0xFF;
[e = _TRISD -> -> 255 `i `uc ]
"498
[; ;main.c: 498:     TRISEbits.RE0 = 1;
[e = . . _TRISEbits 1 0 -> -> 1 `i `uc ]
"499
[; ;main.c: 499:     TRISEbits.RE1 = 1;
[e = . . _TRISEbits 1 1 -> -> 1 `i `uc ]
"500
[; ;main.c: 500:     TRISEbits.RE2 = 1;
[e = . . _TRISEbits 1 2 -> -> 1 `i `uc ]
"501
[; ;main.c: 501: }
[e :UE 521 ]
}
"502
[; ;main.c: 502: char PBRead(char pin)
[v _PBRead `(uc ~T0 @X0 1 ef1`uc ]
"503
[; ;main.c: 503: {
{
[e :U _PBRead ]
"502
[; ;main.c: 502: char PBRead(char pin)
[v _pin `uc ~T0 @X0 1 r1 ]
"503
[; ;main.c: 503: {
[f ]
"504
[; ;main.c: 504:     switch(pin)
[e $U 524  ]
"505
[; ;main.c: 505:     {
{
"506
[; ;main.c: 506:         case 0:
[e :U 525 ]
"507
[; ;main.c: 507:             return PORTEbits.RE0;
[e ) -> . . _PORTEbits 0 0 `uc ]
[e $UE 522  ]
"508
[; ;main.c: 508:             break;
[e $U 523  ]
"509
[; ;main.c: 509:         case 1:
[e :U 526 ]
"510
[; ;main.c: 510:             return PORTEbits.RE1;
[e ) -> . . _PORTEbits 0 1 `uc ]
[e $UE 522  ]
"511
[; ;main.c: 511:             break;
[e $U 523  ]
"512
[; ;main.c: 512:         case 2:
[e :U 527 ]
"513
[; ;main.c: 513:             return PORTEbits.RE2;
[e ) -> . . _PORTEbits 0 2 `uc ]
[e $UE 522  ]
"514
[; ;main.c: 514:             break;
[e $U 523  ]
"515
[; ;main.c: 515:     }
}
[e $U 523  ]
[e :U 524 ]
[e [\ -> _pin `i , $ -> 0 `i 525
 , $ -> 1 `i 526
 , $ -> 2 `i 527
 523 ]
[e :U 523 ]
"516
[; ;main.c: 516: }
[e :UE 522 ]
}
"518
[; ;main.c: 518: double rescale(double x, double in_min, double in_max, double out_min, double out_max)
[v _rescale `(d ~T0 @X0 1 ef5`d`d`d`d`d ]
"519
[; ;main.c: 519: {
{
[e :U _rescale ]
"518
[; ;main.c: 518: double rescale(double x, double in_min, double in_max, double out_min, double out_max)
[v _x `d ~T0 @X0 1 r1 ]
[v _in_min `d ~T0 @X0 1 r2 ]
[v _in_max `d ~T0 @X0 1 r3 ]
[v _out_min `d ~T0 @X0 1 r4 ]
[v _out_max `d ~T0 @X0 1 r5 ]
"519
[; ;main.c: 519: {
[f ]
"520
[; ;main.c: 520:     return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
[e ) + / * - _x _in_min - _out_max _out_min - _in_max _in_min _out_min ]
[e $UE 528  ]
"521
[; ;main.c: 521: }
[e :UE 528 ]
}
"523
[; ;main.c: 523: char SerialBegin(const long int baudRate)
[v _SerialBegin `(uc ~T0 @X0 1 ef1`Cl ]
"524
[; ;main.c: 524: {
{
[e :U _SerialBegin ]
"523
[; ;main.c: 523: char SerialBegin(const long int baudRate)
[v _baudRate `Cl ~T0 @X0 1 r1 ]
"524
[; ;main.c: 524: {
[f ]
"525
[; ;main.c: 525:     unsigned long int x;
[v _x `ul ~T0 @X0 1 a ]
"526
[; ;main.c: 526:     SYNC = 0;
[e = _SYNC -> -> 0 `i `b ]
"527
[; ;main.c: 527:     SPEN = 1;
[e = _SPEN -> -> 1 `i `b ]
"528
[; ;main.c: 528:     TRISC6 = 1;
[e = _TRISC6 -> -> 1 `i `b ]
"529
[; ;main.c: 529:     TRISC7 = 1;
[e = _TRISC7 -> -> 1 `i `b ]
"530
[; ;main.c: 530:     CREN = 1;
[e = _CREN -> -> 1 `i `b ]
"531
[; ;main.c: 531:     TXEN = 1;
[e = _TXEN -> -> 1 `i `b ]
"532
[; ;main.c: 532:     if(baudRate == 300)
[e $ ! == _baudRate -> -> 300 `i `l 530  ]
"533
[; ;main.c: 533:     {
{
"535
[; ;main.c: 535:     }
}
[e $U 531  ]
"536
[; ;main.c: 536:     else if(baudRate == 1200)
[e :U 530 ]
[e $ ! == _baudRate -> -> 1200 `i `l 532  ]
"537
[; ;main.c: 537:     {
{
"538
[; ;main.c: 538:         BRGH = 1;
[e = _BRGH -> -> 1 `i `b ]
"539
[; ;main.c: 539:         SPBRG = 0xC0;
[e = _SPBRG -> -> 192 `i `uc ]
"540
[; ;main.c: 540:     }
}
[e $U 533  ]
"541
[; ;main.c: 541:     else if(baudRate == 2400)
[e :U 532 ]
[e $ ! == _baudRate -> -> 2400 `i `l 534  ]
"542
[; ;main.c: 542:     {
{
"543
[; ;main.c: 543:         BRGH = 1;
[e = _BRGH -> -> 1 `i `b ]
"544
[; ;main.c: 544:         SPBRG = 0x60;
[e = _SPBRG -> -> 96 `i `uc ]
"545
[; ;main.c: 545:     }
}
[e $U 535  ]
"546
[; ;main.c: 546:     else if( baudRate == 4800)
[e :U 534 ]
[e $ ! == _baudRate -> -> 4800 `i `l 536  ]
"547
[; ;main.c: 547:     {
{
"548
[; ;main.c: 548:         BRGH = 1;
[e = _BRGH -> -> 1 `i `b ]
"549
[; ;main.c: 549:         SPBRG = 0x30;
[e = _SPBRG -> -> 48 `i `uc ]
"550
[; ;main.c: 550:     }
}
[e $U 537  ]
"551
[; ;main.c: 551:     else if(baudRate == 9600)
[e :U 536 ]
[e $ ! == _baudRate -> -> 9600 `i `l 538  ]
"552
[; ;main.c: 552:     {
{
"553
[; ;main.c: 553:         SPBRG = 0x98;
[e = _SPBRG -> -> 152 `i `uc ]
"554
[; ;main.c: 554:     }
}
[e $U 539  ]
"555
[; ;main.c: 555:     else if(baudRate == 19200)
[e :U 538 ]
[e $ ! == _baudRate -> -> 19200 `i `l 540  ]
"556
[; ;main.c: 556:     {
{
"557
[; ;main.c: 557:         SPBRG = 0x4C;
[e = _SPBRG -> -> 76 `i `uc ]
"558
[; ;main.c: 558:     }
}
[e $U 541  ]
"559
[; ;main.c: 559:     else if(baudRate == 38400)
[e :U 540 ]
[e $ ! == _baudRate -> 38400 `l 542  ]
"560
[; ;main.c: 560:     {
{
"561
[; ;main.c: 561:         SPBRG = 0x26;
[e = _SPBRG -> -> 38 `i `uc ]
"562
[; ;main.c: 562:     }
}
[e $U 543  ]
"563
[; ;main.c: 563:     else if(baudRate == 57600)
[e :U 542 ]
[e $ ! == _baudRate -> 57600 `l 544  ]
"564
[; ;main.c: 564:     {
{
"565
[; ;main.c: 565:         SPBRG = 0x13;
[e = _SPBRG -> -> 19 `i `uc ]
"566
[; ;main.c: 566:     }
}
[e $U 545  ]
"567
[; ;main.c: 567:     else if(baudRate == 74880)
[e :U 544 ]
[e $ ! == _baudRate -> 74880 `l 546  ]
"568
[; ;main.c: 568:     {
{
"569
[; ;main.c: 569:         SPBRG = 0x09;
[e = _SPBRG -> -> 9 `i `uc ]
"570
[; ;main.c: 570:     }
}
[e $U 547  ]
"571
[; ;main.c: 571:     else if(baudRate == 115200)
[e :U 546 ]
[e $ ! == _baudRate -> 115200 `l 548  ]
"572
[; ;main.c: 572:     {
{
"573
[; ;main.c: 573:         SPBRG = 0x04;
[e = _SPBRG -> -> 4 `i `uc ]
"574
[; ;main.c: 574:     }
}
[e :U 548 ]
[e :U 547 ]
[e :U 545 ]
[e :U 543 ]
[e :U 541 ]
[e :U 539 ]
[e :U 537 ]
[e :U 535 ]
[e :U 533 ]
[e :U 531 ]
"580
[; ;main.c: 580: }
[e :UE 529 ]
}
"581
[; ;main.c: 581: char TxRegisterFull(void)
[v _TxRegisterFull `(uc ~T0 @X0 1 ef ]
"582
[; ;main.c: 582: {
{
[e :U _TxRegisterFull ]
[f ]
"583
[; ;main.c: 583:     return TRMT;
[e ) -> _TRMT `uc ]
[e $UE 549  ]
"584
[; ;main.c: 584: }
[e :UE 549 ]
}
"585
[; ;main.c: 585: char SerialErrors(void)
[v _SerialErrors `(uc ~T0 @X0 1 ef ]
"586
[; ;main.c: 586: {
{
[e :U _SerialErrors ]
[f ]
"587
[; ;main.c: 587:     if((FERR == 1) && (FERR || OERR))
[e $ ! && == -> _FERR `i -> 1 `i || _FERR _OERR 551  ]
"588
[; ;main.c: 588:     {
{
"589
[; ;main.c: 589:         return 1;
[e ) -> -> 1 `i `uc ]
[e $UE 550  ]
"590
[; ;main.c: 590:     }
}
[e $U 552  ]
"591
[; ;main.c: 591:     else if((OERR == 1) && (FERR || OERR))
[e :U 551 ]
[e $ ! && == -> _OERR `i -> 1 `i || _FERR _OERR 553  ]
"592
[; ;main.c: 592:     {
{
"593
[; ;main.c: 593:         return 2;
[e ) -> -> 2 `i `uc ]
[e $UE 550  ]
"594
[; ;main.c: 594:     }
}
[e $U 554  ]
"595
[; ;main.c: 595:     else if(OERR && FERR)
[e :U 553 ]
[e $ ! && _OERR _FERR 555  ]
"596
[; ;main.c: 596:     {
{
"597
[; ;main.c: 597:         return 3;
[e ) -> -> 3 `i `uc ]
[e $UE 550  ]
"598
[; ;main.c: 598:     }
}
[e $U 556  ]
"599
[; ;main.c: 599:     else
[e :U 555 ]
"600
[; ;main.c: 600:     {
{
"601
[; ;main.c: 601:         return 0;
[e ) -> -> 0 `i `uc ]
[e $UE 550  ]
"602
[; ;main.c: 602:     }
}
[e :U 556 ]
[e :U 554 ]
[e :U 552 ]
"603
[; ;main.c: 603: }
[e :UE 550 ]
}
"604
[; ;main.c: 604: char RxIdle(void)
[v _RxIdle `(uc ~T0 @X0 1 ef ]
"605
[; ;main.c: 605: {
{
[e :U _RxIdle ]
[f ]
"606
[; ;main.c: 606:     return RCIDL;
[e ) -> _RCIDL `uc ]
[e $UE 557  ]
"607
[; ;main.c: 607: }
[e :UE 557 ]
}
"608
[; ;main.c: 608: void SerialWrite(char dataWrite)
[v _SerialWrite `(v ~T0 @X0 1 ef1`uc ]
"609
[; ;main.c: 609: {
{
[e :U _SerialWrite ]
"608
[; ;main.c: 608: void SerialWrite(char dataWrite)
[v _dataWrite `uc ~T0 @X0 1 r1 ]
"609
[; ;main.c: 609: {
[f ]
"610
[; ;main.c: 610:     while(!TXIF);
[e $U 559  ]
[e :U 560 ]
[e :U 559 ]
[e $ ! _TXIF 560  ]
[e :U 561 ]
"611
[; ;main.c: 611:     TXREG = dataWrite;
[e = _TXREG -> _dataWrite `uc ]
"612
[; ;main.c: 612: }
[e :UE 558 ]
}
"614
[; ;main.c: 614: char SerialWriteText(char *dataText)
[v _SerialWriteText `(uc ~T0 @X0 1 ef1`*uc ]
"615
[; ;main.c: 615: {
{
[e :U _SerialWriteText ]
"614
[; ;main.c: 614: char SerialWriteText(char *dataText)
[v _dataText `*uc ~T0 @X0 1 r1 ]
"615
[; ;main.c: 615: {
[f ]
"616
[; ;main.c: 616:     unsigned int i;
[v _i `ui ~T0 @X0 1 a ]
"617
[; ;main.c: 617:     for(i=0;dataText[i]!='\0';i++)
{
[e = _i -> -> 0 `i `ui ]
[e $U 566  ]
[e :U 563 ]
"618
[; ;main.c: 618:     {
{
"619
[; ;main.c: 619:        SerialWrite(dataText[i]);
[e ( _SerialWrite (1 *U + _dataText * -> _i `ux -> -> # *U _dataText `ui `ux ]
"620
[; ;main.c: 620:     }
}
[e ++ _i -> -> 1 `i `ui ]
[e :U 566 ]
[e $ != -> *U + _dataText * -> _i `ux -> -> # *U _dataText `ui `ux `ui -> 0 `ui 563  ]
[e :U 564 ]
}
"621
[; ;main.c: 621: }
[e :UE 562 ]
}
"622
[; ;main.c: 622: void SerialPrint(char *dataText)
[v _SerialPrint `(v ~T0 @X0 1 ef1`*uc ]
"623
[; ;main.c: 623: {
{
[e :U _SerialPrint ]
"622
[; ;main.c: 622: void SerialPrint(char *dataText)
[v _dataText `*uc ~T0 @X0 1 r1 ]
"623
[; ;main.c: 623: {
[f ]
"624
[; ;main.c: 624:     for(unsigned int i=0;dataText[i]!='\0';i++)
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $U 571  ]
[e :U 568 ]
"625
[; ;main.c: 625:     {
{
"626
[; ;main.c: 626:         SerialWrite(dataText[i]);
[e ( _SerialWrite (1 *U + _dataText * -> _i `ux -> -> # *U _dataText `ui `ux ]
"627
[; ;main.c: 627:     }
}
[e ++ _i -> -> 1 `i `ui ]
[e :U 571 ]
[e $ != -> *U + _dataText * -> _i `ux -> -> # *U _dataText `ui `ux `ui -> 0 `ui 568  ]
[e :U 569 ]
}
"628
[; ;main.c: 628: }
[e :UE 567 ]
}
"629
[; ;main.c: 629: void SerialPrintLn(char *dataText)
[v _SerialPrintLn `(v ~T0 @X0 1 ef1`*uc ]
"630
[; ;main.c: 630: {
{
[e :U _SerialPrintLn ]
"629
[; ;main.c: 629: void SerialPrintLn(char *dataText)
[v _dataText `*uc ~T0 @X0 1 r1 ]
"630
[; ;main.c: 630: {
[f ]
"631
[; ;main.c: 631:     unsigned int i;
[v _i `ui ~T0 @X0 1 a ]
"632
[; ;main.c: 632:         for(i=0;dataText[i]!='\0';i++)
{
[e = _i -> -> 0 `i `ui ]
[e $U 576  ]
[e :U 573 ]
"633
[; ;main.c: 633:         {
{
"634
[; ;main.c: 634:             SerialWrite(dataText[i]);
[e ( _SerialWrite (1 *U + _dataText * -> _i `ux -> -> # *U _dataText `ui `ux ]
"635
[; ;main.c: 635:         }
}
[e ++ _i -> -> 1 `i `ui ]
[e :U 576 ]
[e $ != -> *U + _dataText * -> _i `ux -> -> # *U _dataText `ui `ux `ui -> 0 `ui 573  ]
[e :U 574 ]
}
"636
[; ;main.c: 636:         SerialWrite(0x0A);
[e ( _SerialWrite (1 -> -> 10 `i `uc ]
"637
[; ;main.c: 637: }
[e :UE 572 ]
}
"638
[; ;main.c: 638: char SerialAvailable(void)
[v _SerialAvailable `(uc ~T0 @X0 1 ef ]
"639
[; ;main.c: 639: {
{
[e :U _SerialAvailable ]
[f ]
"640
[; ;main.c: 640:     return RCIF || (TXIF && TRMT);
[e ) -> -> || _RCIF && _TXIF _TRMT `i `uc ]
[e $UE 577  ]
"641
[; ;main.c: 641: }
[e :UE 577 ]
}
"643
[; ;main.c: 643: char SerialRead(void)
[v _SerialRead `(uc ~T0 @X0 1 ef ]
"644
[; ;main.c: 644: {
{
[e :U _SerialRead ]
[f ]
"645
[; ;main.c: 645:     while(!RCIF);
[e $U 579  ]
[e :U 580 ]
[e :U 579 ]
[e $ ! _RCIF 580  ]
[e :U 581 ]
"646
[; ;main.c: 646:     return RCREG;
[e ) -> _RCREG `uc ]
[e $UE 578  ]
"647
[; ;main.c: 647: }
[e :UE 578 ]
}
"649
[; ;main.c: 649: void SerialReadText(char *Output, unsigned int lenght)
[v _SerialReadText `(v ~T0 @X0 1 ef2`*uc`ui ]
"650
[; ;main.c: 650: {
{
[e :U _SerialReadText ]
"649
[; ;main.c: 649: void SerialReadText(char *Output, unsigned int lenght)
[v _Output `*uc ~T0 @X0 1 r1 ]
[v _lenght `ui ~T0 @X0 1 r2 ]
"650
[; ;main.c: 650: {
[f ]
"651
[; ;main.c: 651:     unsigned int i;
[v _i `ui ~T0 @X0 1 a ]
"652
[; ;main.c: 652:     for(i=0;i<lenght;i++)
{
[e = _i -> -> 0 `i `ui ]
[e $U 586  ]
[e :U 583 ]
"653
[; ;main.c: 653:     {
{
"654
[; ;main.c: 654:         Output[i] = SerialRead();
[e = *U + _Output * -> _i `ux -> -> # *U _Output `ui `ux ( _SerialRead ..  ]
"655
[; ;main.c: 655:     }
}
[e ++ _i -> -> 1 `i `ui ]
[e :U 586 ]
[e $ < _i _lenght 583  ]
[e :U 584 ]
}
"656
[; ;main.c: 656: }
[e :UE 582 ]
}
"658
[; ;main.c: 658: void VirtualDigitalWrite(int duty)
[v _VirtualDigitalWrite `(v ~T0 @X0 1 ef1`i ]
"659
[; ;main.c: 659: {
{
[e :U _VirtualDigitalWrite ]
"658
[; ;main.c: 658: void VirtualDigitalWrite(int duty)
[v _duty `i ~T0 @X0 1 r1 ]
"659
[; ;main.c: 659: {
[f ]
"661
[; ;main.c: 661: }
[e :UE 587 ]
}
"663
[; ;main.c: 663: void VirtualPortWrite(int data,int portwide, int pins[])
[v _VirtualPortWrite `(v ~T0 @X0 1 ef3`i`i`*i ]
"664
[; ;main.c: 664: {
{
[e :U _VirtualPortWrite ]
"663
[; ;main.c: 663: void VirtualPortWrite(int data,int portwide, int pins[])
[v _data `i ~T0 @X0 1 r1 ]
[v _portwide `i ~T0 @X0 1 r2 ]
[v _pins `*i ~T0 @X0 1 r3 ]
"664
[; ;main.c: 664: {
[f ]
"666
[; ;main.c: 666: }
[e :UE 588 ]
}
