{"/_not-found/page":"/_not-found","/ai-interview/page":"/ai-interview","/api/execute-code/route":"/api/execute-code","/api/analyze-resume/route":"/api/analyze-resume","/api/generate-questions/route":"/api/generate-questions","/api/evaluate-technical/route":"/api/evaluate-technical","/api/webhooks/clerk/route":"/api/webhooks/clerk","/api/process/route":"/api/process","/api/submit-code/route":"/api/submit-code","/code-editor/page":"/code-editor","/dashboard/page":"/dashboard","/embedded-roadmap/page":"/embedded-roadmap","/interview/page":"/interview","/recruiter/page":"/recruiter","/page":"/","/practice/page":"/practice","/sign-in/page":"/sign-in","/sign-up/page":"/sign-up","/sign-in/verify-email-address/page":"/sign-in/verify-email-address","/sign-up/verify-email-address/page":"/sign-up/verify-email-address","/technical-assessment/page":"/technical-assessment","/verilog-compiler/page":"/verilog-compiler","/roadmap/page":"/roadmap","/vlsi-roadmap/page":"/vlsi-roadmap"}