<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: UJA116xA SBC Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__sbc__uja116x__driver.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">UJA116xA SBC Driver<div class="ingroups"><a class="el" href="group__sbc__uja116x.html">System Basis Chip Driver (SBC) - UJA116xA Family</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__wtdog__ctr__t.html">sbc_wtdog_ctr_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register structure. Watchdog configuration structure.  <a href="structsbc__wtdog__ctr__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__sbc__t.html">sbc_sbc_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register structure. Two operating modes have a major impact on the operation of the watchdog: Forced Normal mode and Software Development mode (Software Development mode is provided for test and development purposes only and is not a dedicated SBC operating mode; the UJA116xA can be in any functional operating mode with Software Development mode enabled). These modes are enabled and disabled via bits FNMC and SDMC respectively in the SBC configuration control register. Note that this register is located in the non-volatile memory area. The watchdog is disabled in Forced Normal mode (FNM). In Software Development mode (SDM), the watchdog can be disabled or activated for test and software debugging purposes.  <a href="structsbc__sbc__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__start__up__t.html">sbc_start_up_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register structure. This structure contains settings of RSTN output reset pulse width and V2/VEXT start-up control.  <a href="structsbc__start__up__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__regulator__t.html">sbc_regulator_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register structure. This structure set power distribution control, V2/VEXT configuration, set V1 reset threshold.  <a href="structsbc__regulator__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__supply__evnt__t.html">sbc_supply_evnt_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event capture enable register structure. This structure enables or disables detection of V2/VEXT overvoltage, undervoltage and V1 undervoltage enable.  <a href="structsbc__supply__evnt__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__sys__evnt__t.html">sbc_sys_evnt_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event capture enable register structure. This structure enables or disables overtemperature warning, SPI failure enable.  <a href="structsbc__sys__evnt__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__can__ctr__t.html">sbc_can_ctr_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register structure. This structure configure CAN peripheral behavior.  <a href="structsbc__can__ctr__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__trans__evnt__t.html">sbc_trans_evnt_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event capture enable register structure. Can bus silence, Can failure and Can wake-up settings.  <a href="structsbc__trans__evnt__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__frame__t.html">sbc_frame_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register structure. The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register.  <a href="structsbc__frame__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__can__conf__t.html">sbc_can_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN configuration group structure. This structure configure CAN peripheral behavior.  <a href="structsbc__can__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__wake__t.html">sbc_wake_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event capture enable register structure. Local wake-up is enabled via bits WPRE and WPFE in the WAKE pin event capture enable register. A wake-up event is triggered by a LOW-to-HIGH (ifWPRE = 1) and/or a HIGH-to-LOW (if WPFE = 1) transition on the WAKE pin. This arrangement allows for maximum flexibility when designing a local wake-up circuit. In applications that do not use the local wake-up facility, local wake-up should be disabled and the WAKE pin connected to GND.  <a href="structsbc__wake__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__regulator__ctr__t.html">sbc_regulator_ctr_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register group. This structure is group of regulator settings.  <a href="structsbc__regulator__ctr__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__int__config__t.html">sbc_int_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Init configuration structure. This structure is used for initialization of sbc.  <a href="structsbc__int__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__factories__conf__t.html">sbc_factories_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Factory configuration structure. It contains Start-up control register and SBC configuration control register. This is non-volatile memory with limited write access. The MTPNV cells can be reprogrammed a maximum of 200 times (Ncy(W)MTP; Bit NVMPS in the MTPNV status register indicates whether the non-volatile cells can be reprogrammed. This register also contains a write counter, WRCNTS, that is incremented each time the MTPNV cells are reprogrammed (up to a maximum value of 111111; there is no overflow; performing a factory reset also increments the counter). This counter is provided for information purposes only; reprogramming will not be rejected when it reaches its maximum value. Factory preset values are restored if the following conditions apply continuously for at least td(MTPNV) during battery power-up: pin RSTN is held LOW, CANH is pulled up to VBAT, CANL is pulled down to GND After the factory preset values have been restored, the SBC performs a system reset and enters Forced normal Mode. Since the CAN-bus is clamped dominant, pin RXDC is forced LOW. Pin RXD is forced HIGH during the factory preset restore process (td(MTPNV)). A falling edge on RXD caused by bit PO being set after power-on indicates that the factory preset process has been completed. Note that the write counter, WRCNTS, in the MTPNV status register is incremented every time the factory presets are restored.  <a href="structsbc__factories__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__main__status__t.html">sbc_main_status_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register structure. The Main status register can be accessed to monitor the status of the overtemperature warning flag and to determine whether the UJA116xA has entered Normal mode after initial power-up. It also indicates the source of the most recent reset event.  <a href="structsbc__main__status__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__wtdog__status__t.html">sbc_wtdog_status_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register structure. Information on the status of the watchdog is available from the Watchdog status register. This register also indicates whether Forced Normal and Software Development modes are active.  <a href="structsbc__wtdog__status__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__supply__status__t.html">sbc_supply_status_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register structure. V2/VEXT and V1 undervoltage and overvoltage status.  <a href="structsbc__supply__status__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__trans__stat__t.html">sbc_trans_stat_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register structure. There are stored CAN transceiver statuses.  <a href="structsbc__trans__stat__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__gl__evnt__stat__t.html">sbc_gl_evnt_stat_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global event status register. The microcontroller can monitor events via the event status registers. An extra status register, the Global event status register, is provided to help speed up software polling routines. By polling the Global event status register, the microcontroller can quickly determine the type of event captured (system, supply, transceiver or WAKE pin) and then query the relevant event status register.  <a href="structsbc__gl__evnt__stat__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__sys__evnt__stat__t.html">sbc_sys_evnt_stat_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event status register. Wake-up and interrupt event diagnosis in the UJA116xA is intended to provide the microcontroller with information on the status of a range of features and functions. This information is stored in the event status registers and is signaled on pin RXD, if enabled.  <a href="structsbc__sys__evnt__stat__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__sup__evnt__stat__t.html">sbc_sup_evnt_stat_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event status register.  <a href="structsbc__sup__evnt__stat__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__trans__evnt__stat__t.html">sbc_trans_evnt_stat_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event status register.  <a href="structsbc__trans__evnt__stat__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__wake__evnt__stat__t.html">sbc_wake_evnt_stat_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event status register.  <a href="structsbc__wake__evnt__stat__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__evn__capt__t.html">sbc_evn_capt_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event capture registers structure. This structure contains Global event status, System event status, Supply event status, Transceiver event status, WAKE pin event status.  <a href="structsbc__evn__capt__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__mtpnv__stat__t.html">sbc_mtpnv_stat_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register. The MTPNV cells can be reprogrammed a maximum of 200 times (Ncy(W)MTP). Bit NVMPS in the MTPNV status register indicates whether the non-volatile cells can be reprogrammed. This register also contains a write counter, WRCNTS, that is incremented each time the MTPNV cells are reprogrammed (up to a maximum value of 111111; there is no overflow; performing a factory reset also increments the counter). This counter is provided for information purposes only; reprogramming will not be rejected when it reaches its maximum value.  <a href="structsbc__mtpnv__stat__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsbc__status__group__t.html">sbc_status_group_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status group structure. All statuses of SBC are stored in this structure.  <a href="structsbc__status__group__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga735c74c206b9916985fd6f132adf24b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga735c74c206b9916985fd6f132adf24b6">SBC_UJA_TIMEOUT</a>&#160;&#160;&#160;1000U</td></tr>
<tr class="separator:ga735c74c206b9916985fd6f132adf24b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed14e69c46835e6e4dfae1cb833e8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga0ed14e69c46835e6e4dfae1cb833e8e4">SBC_UJA_COUNT_ID_REG</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga0ed14e69c46835e6e4dfae1cb833e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ce54626f1fc882481f4bf096529337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga47ce54626f1fc882481f4bf096529337">SBC_UJA_COUNT_MASK</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga47ce54626f1fc882481f4bf096529337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46eef50e634ad87dc25d34565aa54ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga46eef50e634ad87dc25d34565aa54ffa">SBC_UJA_COUNT_DMASK</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga46eef50e634ad87dc25d34565aa54ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad8b22d2a90a70c8494d1b9f3dd7c5cb4"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gad8b22d2a90a70c8494d1b9f3dd7c5cb4">sbc_fail_safe_rcc_t</a></td></tr>
<tr class="memdesc:gad8b22d2a90a70c8494d1b9f3dd7c5cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register, reset counter control (0x02). incremented every time the SBC enters Reset mode while FNMC = 0; RCC overflows from 11 to 00; default at power-on is 00.  <a href="#gad8b22d2a90a70c8494d1b9f3dd7c5cb4">More...</a><br /></td></tr>
<tr class="separator:gad8b22d2a90a70c8494d1b9f3dd7c5cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3209701111a7e32a32d38dc789364cb1"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga3209701111a7e32a32d38dc789364cb1">sbc_identifier_t</a></td></tr>
<tr class="memdesc:ga3209701111a7e32a32d38dc789364cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID registers, identifier format (0x27 to 0x2A). A valid WUF identifier is defined and stored in the ID registers. An ID mask can be defined to allow a group of identifiers to be recognized as valid by an individual node.  <a href="#ga3209701111a7e32a32d38dc789364cb1">More...</a><br /></td></tr>
<tr class="separator:ga3209701111a7e32a32d38dc789364cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34296a510d0cc1c75f30a8c69ba5952f"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga34296a510d0cc1c75f30a8c69ba5952f">sbc_identif_mask_t</a></td></tr>
<tr class="memdesc:ga34296a510d0cc1c75f30a8c69ba5952f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask registers (0x2B to 0x2E). The identifier mask is defined in the ID mask registers, where a 1 means dont care.  <a href="#ga34296a510d0cc1c75f30a8c69ba5952f">More...</a><br /></td></tr>
<tr class="separator:ga34296a510d0cc1c75f30a8c69ba5952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3244e98973ba32e645d020457b819b6"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gaf3244e98973ba32e645d020457b819b6">sbc_frame_ctr_dlc_t</a></td></tr>
<tr class="memdesc:gaf3244e98973ba32e645d020457b819b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register, number of data bytes expected in a CAN frame (0x2F).  <a href="#gaf3244e98973ba32e645d020457b819b6">More...</a><br /></td></tr>
<tr class="separator:gaf3244e98973ba32e645d020457b819b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae590f06aec1b645aab9f3ba0f2be7b4f"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gae590f06aec1b645aab9f3ba0f2be7b4f">sbc_data_mask_t</a></td></tr>
<tr class="memdesc:gae590f06aec1b645aab9f3ba0f2be7b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask registers. The data field indicates the nodes to be woken up. Within the data field, groups of nodes can be predefined and associated with bits in a data mask. By comparing the incoming data field with the data mask, multiple groups of nodes can be woken up simultaneously with a single wake-up message.  <a href="#gae590f06aec1b645aab9f3ba0f2be7b4f">More...</a><br /></td></tr>
<tr class="separator:gae590f06aec1b645aab9f3ba0f2be7b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d687d42988e0081cb82489413a60860"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga4d687d42988e0081cb82489413a60860">sbc_mtpnv_stat_wrcnts_t</a></td></tr>
<tr class="memdesc:ga4d687d42988e0081cb82489413a60860"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register, write counter status (0x70). 6-bits - contains the number of times the MTPNV cells were reprogrammed.  <a href="#ga4d687d42988e0081cb82489413a60860">More...</a><br /></td></tr>
<tr class="separator:ga4d687d42988e0081cb82489413a60860"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga1bece500b530982ab2ceec8c57e92c7b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga1bece500b530982ab2ceec8c57e92c7b">sbc_register_t</a> { <br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7badcfc3473da530192703c628014ad27b7">SBC_UJA_WTDOG_CTR</a> = 0x00U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba9d70e716f033d8a14839a20330c05c85">SBC_UJA_MODE</a> = 0x01U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7baf195dd7b9a2fc622d4dfa9beb9cb26c3">SBC_UJA_FAIL_SAFE</a> = 0x02U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba8d803a130254217a5c1adc27794b6407">SBC_UJA_MAIN</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba7383f42c0fc4784a2bb50c5c766cfd13">SBC_UJA_SYSTEM_EVNT</a> = 0x04U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba087a6c1f1d60d075ce87f5a785c51ec9">SBC_UJA_WTDOG_STAT</a> = 0x05U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba2b7ba57074b2434cfa5e4231d116ff3a">SBC_UJA_MEMORY_0</a> = 0x06U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba070752a3a58f7b37767d0bcb22e03e26">SBC_UJA_MEMORY_1</a> = 0x07U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7babc15223940c99a7bdb92b3108146526a">SBC_UJA_MEMORY_2</a> = 0x08U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba5a18078a1180c3ec83c869a8ef83e361">SBC_UJA_MEMORY_3</a> = 0x09U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba33fd0b10b7be8929a8e4b0fd381f43af">SBC_UJA_LOCK</a> = 0x0AU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba45742e95b3b1f0806b43cb343c2616bd">SBC_UJA_REGULATOR</a> = 0x10U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7badb4cb9256418743456da21b6269fb168">SBC_UJA_SUPPLY_STAT</a> = 0x1BU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba6077ddcfafd2af40cf498f5dc99daabc">SBC_UJA_SUPPLY_EVNT</a> = 0x1CU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7bab1c641b2e3db1a1a3e3a76c544780dd3">SBC_UJA_CAN</a> = 0x20U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7badac065de059bb6e4cb2fe88856da268c">SBC_UJA_TRANS_STAT</a> = 0x22U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba79c7da471bd0f444fe5cec9016e7d77a">SBC_UJA_TRANS_EVNT</a> = 0x23U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7bae30e0cfe1b554a4b8771c1a0857bf325">SBC_UJA_DAT_RATE</a> = 0x26U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7bad1e8936bb16ff61de881cd793514813c">SBC_UJA_IDENTIF_0</a> = 0x27U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba9babb4fa7ff586f66ff58c96557c8c2f">SBC_UJA_IDENTIF_1</a> = 0x28U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba7616418798f1b29718909766a61f2323">SBC_UJA_IDENTIF_2</a> = 0x29U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba2b8e1be9c170ba7d38e75db58aff496a">SBC_UJA_IDENTIF_3</a> = 0x2AU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7baccc0beb03feb454adc504ebee9ab1a40">SBC_UJA_MASK_0</a> = 0x2BU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba3257efa4f3b6ec1890f325aca90fcc4b">SBC_UJA_MASK_1</a> = 0x2CU, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba571580391b46446c0b878deee497aaf7">SBC_UJA_MASK_2</a> = 0x2DU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba0579dd2c2a2a9047c583c54672efb8c1">SBC_UJA_MASK_3</a> = 0x2EU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba04ee52e49ad430c2a2d42461e0b63005">SBC_UJA_FRAME_CTR</a> = 0x2FU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba69dd94ba21e442adf867d81f4093004b">SBC_UJA_DAT_MASK_0</a> = 0x68U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba9ada8661ecfffcd7cf4ba872d20ddfbb">SBC_UJA_DAT_MASK_1</a> = 0x69U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba7260ccc0f3400b025907b182e9798309">SBC_UJA_DAT_MASK_2</a> = 0x6AU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7bab89cbd46ed2a4d9df2114eed5166aff2">SBC_UJA_DAT_MASK_3</a> = 0x6BU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7bad6a2d5da79d3ebc426e7c04a1bcb2638">SBC_UJA_DAT_MASK_4</a> = 0x6CU, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba40f0aa0c84ee13cc18c454548026d0d6">SBC_UJA_DAT_MASK_5</a> = 0x6DU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba8b762c10ba7e9e2039068bf0bb34b599">SBC_UJA_DAT_MASK_6</a> = 0x6EU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba40033993122f38de29051ec4354ea265">SBC_UJA_DAT_MASK_7</a> = 0x6FU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba8f7b3532496c4be5c7f335b46cafcaae">SBC_UJA_WAKE_STAT</a> = 0x4BU, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7babf28363d13a28342ed1b46f55de485dd">SBC_UJA_WAKE_EN</a> = 0x4CU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba794f84969d3424c194dc8f26e692a318">SBC_UJA_GL_EVNT_STAT</a> = 0x60U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba748b9709408a91cfcd320b649da41642">SBC_UJA_SYS_EVNT_STAT</a> = 0x61U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba072d6debe0bc6a8dd85810baad78d473">SBC_UJA_SUP_EVNT_STAT</a> = 0x62U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7baf8ecf02bb195656633705397ba07af39">SBC_UJA_TRANS_EVNT_STAT</a> = 0x63U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba53f9b0f552e72f9e403e82cbbc0f36f2">SBC_UJA_WAKE_EVNT_STAT</a> = 0x64U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba912ea85455a244475abfd053b73b8303">SBC_UJA_MTPNV_STAT</a> = 0x70U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba4947cb4e7f924f812fb197f590e9e2a4">SBC_UJA_START_UP</a> = 0x73U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7ba9acbd862c6b647a906eee00403bcc9f1">SBC_UJA_SBC</a> = 0x74U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7baa281ae4f1661d813ca07141ecb9eb07d">SBC_UJA_MTPNV_CRC</a> = 0x75U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga1bece500b530982ab2ceec8c57e92c7baf3a6324d716b89f7be0034628fdeebb1">SBC_UJA_IDENTIF</a> = 0x7EU
<br />
 }<tr class="memdesc:ga1bece500b530982ab2ceec8c57e92c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register map.  <a href="group__sbc__uja116x__driver.html#ga1bece500b530982ab2ceec8c57e92c7b">More...</a><br /></td></tr>
<tr class="separator:ga1bece500b530982ab2ceec8c57e92c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga3ac7ff21f7951bc2a823e8dbbd56b5a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga3ac7ff21f7951bc2a823e8dbbd56b5a9">sbc_wtdog_ctr_wmc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga3ac7ff21f7951bc2a823e8dbbd56b5a9ac65c667879565c4d713c16f177dc5c9c">SBC_UJA_WTDOG_CTR_WMC_AUTO</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (5U) )&amp; (0xE0U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga3ac7ff21f7951bc2a823e8dbbd56b5a9a3ce4da4949b1d8aa529a19f1dece4efa">SBC_UJA_WTDOG_CTR_WMC_TIME</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (5U) )&amp; (0xE0U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga3ac7ff21f7951bc2a823e8dbbd56b5a9ae2b64eafcbc4ca438c319abf9ccb62ba">SBC_UJA_WTDOG_CTR_WMC_WIND</a> = ((uint8_t)((uint8_t)( 4U )&lt;&lt; (5U) )&amp; (0xE0U) )
 }<tr class="memdesc:ga3ac7ff21f7951bc2a823e8dbbd56b5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register, watchdog mode control (0x00). The UJA116xA contains a watchdog that supports three operating modes: Window, Timeout and Autonomous. In Window mode (available only in SBC Normal mode), a watchdog trigger event within a defined watchdog window triggers and resets the watchdog timer. In Timeout mode, the watchdog runs continuously and can be triggered and reset at any time within the watchdog period by a watchdog trigger. Watchdog time-out mode can also be used for cyclic wake-up of the microcontroller. In Autonomous mode, the watchdog can be off or autonomously in Timeout mode, depending on the selected SBC mode. The watchdog mode is selected via bits WMC in the Watchdog control register. The SBC must be in Standby mode when the watchdog mode is changed.  <a href="group__sbc__uja116x__driver.html#ga3ac7ff21f7951bc2a823e8dbbd56b5a9">More...</a><br /></td></tr>
<tr class="separator:ga3ac7ff21f7951bc2a823e8dbbd56b5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga65705d3c107c01e1c5a1ec6d41361ba6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga65705d3c107c01e1c5a1ec6d41361ba6">sbc_wtdog_ctr_nwp_t</a> { <br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6a4f2b11f6774e274b56985477c94203f0">SBC_UJA_WTDOG_CTR_NWP_8</a> = 0x08U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6a0c1fbe28071772f00b951b189e3670d1">SBC_UJA_WTDOG_CTR_NWP_16</a> = 0x01U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6a7f3fa4fceb7dea723d887467aa8b7b0b">SBC_UJA_WTDOG_CTR_NWP_32</a> = 0x02U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6a9450bca2fb5ef42836adbe43a20ea0c2">SBC_UJA_WTDOG_CTR_NWP_64</a> = 0x0BU, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6a43a9fdbcc97092b381a825f68a29a76d">SBC_UJA_WTDOG_CTR_NWP_128</a> = 0x04U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6acc82f0dd9df30c88f258982e998dd836">SBC_UJA_WTDOG_CTR_NWP_256</a> = 0x0DU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6ad96e2a967766ed72cb8c5714e0d29ad4">SBC_UJA_WTDOG_CTR_NWP_1024</a> = 0x0EU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga65705d3c107c01e1c5a1ec6d41361ba6af48cd0e5e928727ae565f146eb2fd884">SBC_UJA_WTDOG_CTR_NWP_4096</a> = 0x07U
<br />
 }<tr class="memdesc:ga65705d3c107c01e1c5a1ec6d41361ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register, nominal watchdog period (0x00). Eight watchdog periods are supported, from 8 ms to 4096 ms. The watchdog period is programmed via bits NWP. The selected period is valid for both Window and Timeout modes. The default watchdog period is 128 ms. A watchdog trigger event resets the watchdog timer. A watchdog trigger event is any valid write access to the Watchdog control register. If the watchdog mode or the watchdog period have changed as a result of the write access, the new values are immediately valid.  <a href="group__sbc__uja116x__driver.html#ga65705d3c107c01e1c5a1ec6d41361ba6">More...</a><br /></td></tr>
<tr class="separator:ga65705d3c107c01e1c5a1ec6d41361ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa4630d8955028b5532168f9bf1c7d340"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gaa4630d8955028b5532168f9bf1c7d340">sbc_mode_mc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggaa4630d8955028b5532168f9bf1c7d340aae954c163c9a3e25f50bcd984d8338e6">SBC_UJA_MODE_MC_SLEEP</a> = 0x01U, 
<a class="el" href="group__sbc__uja116x__driver.html#ggaa4630d8955028b5532168f9bf1c7d340a723b9724ec62dbde3f8fbe587bb00a02">SBC_UJA_MODE_MC_STANDBY</a> = 0x04U, 
<a class="el" href="group__sbc__uja116x__driver.html#ggaa4630d8955028b5532168f9bf1c7d340ae792cd1b129906da4b99c18fcc434317">SBC_UJA_MODE_MC_NORMAL</a> = 0x07U
 }<tr class="memdesc:gaa4630d8955028b5532168f9bf1c7d340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode control register, mode control (0x01)  <a href="group__sbc__uja116x__driver.html#gaa4630d8955028b5532168f9bf1c7d340">More...</a><br /></td></tr>
<tr class="separator:gaa4630d8955028b5532168f9bf1c7d340"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga30987b772fc799e9e00bc7355dc6edeb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga30987b772fc799e9e00bc7355dc6edeb">sbc_fail_safe_lhc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga30987b772fc799e9e00bc7355dc6edebab18bf5eef529fb31d8f5f372a70006ae">SBC_UJA_FAIL_SAFE_LHC_FLOAT</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga30987b772fc799e9e00bc7355dc6edebaf294832f88299a560dfb6a9f3a89d353">SBC_UJA_FAIL_SAFE_LHC_LOW</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:ga30987b772fc799e9e00bc7355dc6edeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register, LIMP home control (0x02). The dedicated LIMP pin can be used to enable so called limp home hardware in the event of a serious ECU failure. Detectable failure conditions include SBC overtemperature events, loss of watchdog service, short-circuits on pins RSTN or V1 and user-initiated or external reset events. The LIMP pin is a battery-robust, active-LOW, open-drain output. The LIMP pin can also be forced LOW by setting bit LHC in the Fail-safe control register.  <a href="group__sbc__uja116x__driver.html#ga30987b772fc799e9e00bc7355dc6edeb">More...</a><br /></td></tr>
<tr class="separator:ga30987b772fc799e9e00bc7355dc6edeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga79a8b2be05b51216eb54e7600a74b8dc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga79a8b2be05b51216eb54e7600a74b8dc">sbc_main_otws_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga79a8b2be05b51216eb54e7600a74b8dca2f6c46176998f11f88b9d8bcb09a46e8">SBC_UJA_MAIN_OTWS_BELOW</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (6U) )&amp; (0x40U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga79a8b2be05b51216eb54e7600a74b8dca01e570dfb8f9b63e4fd3452453769692">SBC_UJA_MAIN_OTWS_ABOVE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (6U) )&amp; (0x40U) )
 }<tr class="memdesc:ga79a8b2be05b51216eb54e7600a74b8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register, Overtemperature warning status (0x03).  <a href="group__sbc__uja116x__driver.html#ga79a8b2be05b51216eb54e7600a74b8dc">More...</a><br /></td></tr>
<tr class="separator:ga79a8b2be05b51216eb54e7600a74b8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaba1000758e95ad8bb10ef59c34ed18bf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gaba1000758e95ad8bb10ef59c34ed18bf">sbc_main_nms_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggaba1000758e95ad8bb10ef59c34ed18bfaacafffd3c38934fe0e9227ad2d425d6e">SBC_UJA_MAIN_NMS_NORMAL</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (5U) )&amp; (0x20U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggaba1000758e95ad8bb10ef59c34ed18bfaa94b32495d636b0d4286e870cd3378b3">SBC_UJA_MAIN_NMS_PWR_UP</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (5U) )&amp; (0x20U) )
 }<tr class="memdesc:gaba1000758e95ad8bb10ef59c34ed18bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register, normal mode status (0x03).  <a href="group__sbc__uja116x__driver.html#gaba1000758e95ad8bb10ef59c34ed18bf">More...</a><br /></td></tr>
<tr class="separator:gaba1000758e95ad8bb10ef59c34ed18bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga50b6abcc77fd1c353d6df7c271b289b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga50b6abcc77fd1c353d6df7c271b289b4">sbc_main_rss_t</a> { <br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a2d845a7901e4cf1de43c72b7ca10a0e9">SBC_UJA_MAIN_RSS_OFF_MODE</a> = 0x00U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a8bc958c822275740289cf39179190d5b">SBC_UJA_MAIN_RSS_CAN_WAKEUP</a> = 0x01U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a006dbbd61965a3a1ebc8dc5a8f1e584c">SBC_UJA_MAIN_RSS_SLP_WAKEUP</a> = 0x04U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a54abf9d07e102fb2cc270f44460f0a56">SBC_UJA_MAIN_RSS_OVF_SLP</a> = 0x0CU, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a52b5c7e3adbddb0bf7bf9a3c7c05ddd3">SBC_UJA_MAIN_RSS_DIAG_WAKEUP</a> = 0x0DU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4aae38746e9cf5caa3d98e9d059cb394be">SBC_UJA_MAIN_RSS_WATCH_TRIG</a> = 0x0EU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4af7a97bb970c4adbf72413135928b517d">SBC_UJA_MAIN_RSS_WATCH_OVF</a> = 0x0FU, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a07743958c37c82fe9b7ddc8351e70cd7">SBC_UJA_MAIN_RSS_ILLEG_WATCH</a> = 0x10U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a01d5cd373826c632713492eb3c241b3b">SBC_UJA_MAIN_RSS_RSTN_PULDW</a> = 0x11U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a563a0226907c64918ef86938d3f4a554">SBC_UJA_MAIN_RSS_LFT_OVERTM</a> = 0x12U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a829d17e79584fce469a2b85a0a3f9d8b">SBC_UJA_MAIN_RSS_V1_UNDERV</a> = 0x13U, 
<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a13f29d84e134a2cff5fa010b84de5948">SBC_UJA_MAIN_RSS_ILLEG_SLP</a> = 0x14U, 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga50b6abcc77fd1c353d6df7c271b289b4a3e724b7b9751170243c3fb05b5141c1a">SBC_UJA_MAIN_RSS_WAKE_SLP</a> = 0x16U
<br />
 }<tr class="memdesc:ga50b6abcc77fd1c353d6df7c271b289b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main status register, Reset source status (0x03).  <a href="group__sbc__uja116x__driver.html#ga50b6abcc77fd1c353d6df7c271b289b4">More...</a><br /></td></tr>
<tr class="separator:ga50b6abcc77fd1c353d6df7c271b289b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga4ea89872514bea569a9d1b6c9e3203fa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga4ea89872514bea569a9d1b6c9e3203fa">sbc_sys_evnt_otwe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga4ea89872514bea569a9d1b6c9e3203faacce60996fbd9c5c19ee2727177b94147">SBC_UJA_SYS_EVNT_OTWE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga4ea89872514bea569a9d1b6c9e3203faa0e3129851bcfb06dbc16d5baf425ccdf">SBC_UJA_SYS_EVNT_OTWE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:ga4ea89872514bea569a9d1b6c9e3203fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event capture enable, overtemperature warning enable (0x04).  <a href="group__sbc__uja116x__driver.html#ga4ea89872514bea569a9d1b6c9e3203fa">More...</a><br /></td></tr>
<tr class="separator:ga4ea89872514bea569a9d1b6c9e3203fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga24d56f700fde7a512a53b6398d284c43"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga24d56f700fde7a512a53b6398d284c43">sbc_sys_evnt_spife_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga24d56f700fde7a512a53b6398d284c43ace09c4b59e01f826af2c27157f0ba6a9">SBC_UJA_SYS_EVNT_SPIFE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga24d56f700fde7a512a53b6398d284c43a6bc12e4a0693587a01980438fa9d44b3">SBC_UJA_SYS_EVNT_SPIFE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:ga24d56f700fde7a512a53b6398d284c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event capture enable, SPI failure enable (0x04).  <a href="group__sbc__uja116x__driver.html#ga24d56f700fde7a512a53b6398d284c43">More...</a><br /></td></tr>
<tr class="separator:ga24d56f700fde7a512a53b6398d284c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga7b53c712d7d5b6b08c3bf7554b185fea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga7b53c712d7d5b6b08c3bf7554b185fea">sbc_wtdog_stat_fnms_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga7b53c712d7d5b6b08c3bf7554b185feaa60430fddbb171d1764e61f6b2c6cc392">SBC_UJA_WTDOG_STAT_FNMS_N_NORMAL</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (3U) )&amp; (0x08U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga7b53c712d7d5b6b08c3bf7554b185feaa1701bb5dd77a6b99697878fe41275030">SBC_UJA_WTDOG_STAT_FNMS_NORMAL</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (3U) )&amp; (0x08U) )
 }<tr class="memdesc:ga7b53c712d7d5b6b08c3bf7554b185fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register, forced Normal mode status (0x05).  <a href="group__sbc__uja116x__driver.html#ga7b53c712d7d5b6b08c3bf7554b185fea">More...</a><br /></td></tr>
<tr class="separator:ga7b53c712d7d5b6b08c3bf7554b185fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga5b366f19348d8c88eedf6e8c95ee13b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga5b366f19348d8c88eedf6e8c95ee13b4">sbc_wtdog_stat_sdms_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga5b366f19348d8c88eedf6e8c95ee13b4ae0f008033092e56a42ce5b96e9b6d7db">SBC_UJA_WTDOG_STAT_SDMS_N_NORMAL</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga5b366f19348d8c88eedf6e8c95ee13b4a683a61e3b8921473628e44de65b0d9b4">SBC_UJA_WTDOG_STAT_SDMS_NORMAL</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:ga5b366f19348d8c88eedf6e8c95ee13b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register, Software Development mode status (0x05).  <a href="group__sbc__uja116x__driver.html#ga5b366f19348d8c88eedf6e8c95ee13b4">More...</a><br /></td></tr>
<tr class="separator:ga5b366f19348d8c88eedf6e8c95ee13b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga74bbd0457f81381f6d3dc1019ee1f887"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga74bbd0457f81381f6d3dc1019ee1f887">sbc_wtdog_stat_wds_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga74bbd0457f81381f6d3dc1019ee1f887af2124d3679d6d4b07c64312975fdf9ee">SBC_UJA_WTDOG_STAT_WDS_OFF</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga74bbd0457f81381f6d3dc1019ee1f887a31d66be2a2fae3248acdfc9f5fe1e5fc">SBC_UJA_WTDOG_STAT_WDS_FIH</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga74bbd0457f81381f6d3dc1019ee1f887a2ff835ea96375ea7c3e952d3cd5016ad">SBC_UJA_WTDOG_STAT_WDS_SEH</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (0U) )&amp; (0x03U) )
 }<tr class="memdesc:ga74bbd0457f81381f6d3dc1019ee1f887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register, watchdog status (0x05).  <a href="group__sbc__uja116x__driver.html#ga74bbd0457f81381f6d3dc1019ee1f887">More...</a><br /></td></tr>
<tr class="separator:ga74bbd0457f81381f6d3dc1019ee1f887"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga59009e638ca7c7fe656bcf0447a32ee9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga59009e638ca7c7fe656bcf0447a32ee9">sbc_lock_t</a> { <br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9abc730940ff4cd524669985b8b9069241">LK0C</a> = (0x01U), 
<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9ae0f91e80f82e124b50fa655c50d3d76f">LK1C</a> = (0x02U), 
<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9af20d803ffa01452134a19629caeffd53">LK2C</a> = (0x04U), 
<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9a75b017fc1f66f7fa17889da8ea2d0765">LK3C</a> = (0x08U), 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9a8b0de7661adc437c0af1e3e9e0c03ba7">LK4C</a> = (0x10U), 
<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9a283ac27289e1c836b474066385d7ca27">LK5C</a> = (0x20U), 
<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9a284f5d3209c6cbfc2f47e33dd1c8fb04">LK6C</a> = (0x40U), 
<a class="el" href="group__sbc__uja116x__driver.html#gga59009e638ca7c7fe656bcf0447a32ee9af9d8b542a1e22150a2d7782debd071d3">LKAC</a> = ( (0x01U) | (0x02U) | (0x04U) | (0x08U) | (0x10U) | (0x20U) | (0x40U) )
<br />
 }<tr class="memdesc:ga59009e638ca7c7fe656bcf0447a32ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control(0x0A). Sections of the register address area can be write-protected to protect against unintended modifications. This facility only protects locked bits from being modified via the SPI and will not prevent the UJA116xA updating status registers etc.  <a href="group__sbc__uja116x__driver.html#ga59009e638ca7c7fe656bcf0447a32ee9">More...</a><br /></td></tr>
<tr class="separator:ga59009e638ca7c7fe656bcf0447a32ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga151e1810d93549211322004963e568b7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga151e1810d93549211322004963e568b7">sbc_regulator_pdc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga151e1810d93549211322004963e568b7ab3c87abbfb79ee3b72f49341f1de0c17">SBC_UJA_REGULATOR_PDC_HV</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (6U) )&amp; (0x40U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga151e1810d93549211322004963e568b7a55e53a25da80d438d93a324707fe6e6f">SBC_UJA_REGULATOR_PDC_LV</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (6U) )&amp; (0x40U) )
 }<tr class="memdesc:ga151e1810d93549211322004963e568b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register, power distribution control (0x10). PDC is not available on UJA1168 device variants, use any of these two values, the value written to the device will be ignored.  <a href="group__sbc__uja116x__driver.html#ga151e1810d93549211322004963e568b7">More...</a><br /></td></tr>
<tr class="separator:ga151e1810d93549211322004963e568b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga406d1c71f02c6c8ed3716365fe556274"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga406d1c71f02c6c8ed3716365fe556274">sbc_regulator_v2c_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga406d1c71f02c6c8ed3716365fe556274a87950fc72b1369dff388ebdfca2be97f">SBC_UJA_REGULATOR_V2C_OFF</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x0CU) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga406d1c71f02c6c8ed3716365fe556274a400629910387009e6ed8436baed2c19f">SBC_UJA_REGULATOR_V2C_N</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x0CU) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga406d1c71f02c6c8ed3716365fe556274a269dd6b8fbe190d12c7715298b8a0357">SBC_UJA_REGULATOR_V2C_N_S_R</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (2U) )&amp; (0x0CU) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga406d1c71f02c6c8ed3716365fe556274a28f0ad3996de2127e278930df4f09a4c">SBC_UJA_REGULATOR_V2C_N_S_S_R</a> = ((uint8_t)((uint8_t)( 3U )&lt;&lt; (2U) )&amp; (0x0CU) )
 }<tr class="memdesc:ga406d1c71f02c6c8ed3716365fe556274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register, V2/VEXT configuration (0x10).  <a href="group__sbc__uja116x__driver.html#ga406d1c71f02c6c8ed3716365fe556274">More...</a><br /></td></tr>
<tr class="separator:ga406d1c71f02c6c8ed3716365fe556274"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga99b58e9ee93da53e2449f845d160fddb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga99b58e9ee93da53e2449f845d160fddb">sbc_regulator_v1rtc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga99b58e9ee93da53e2449f845d160fddba521d0218eb7c6bb549e3b04dc2d50d8a">SBC_UJA_REGULATOR_V1RTC_90</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga99b58e9ee93da53e2449f845d160fddba7c936ea84a59287acbd1a098460cb878">SBC_UJA_REGULATOR_V1RTC_80</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga99b58e9ee93da53e2449f845d160fddba84a16acc38046bb78ed0651eb5cd2b95">SBC_UJA_REGULATOR_V1RTC_70</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga99b58e9ee93da53e2449f845d160fddba26bb19738dbaa30c0f0988e077d05ae1">SBC_UJA_REGULATOR_V1RTC_60</a> = ((uint8_t)((uint8_t)( 3U )&lt;&lt; (0U) )&amp; (0x03U) )
 }<tr class="memdesc:ga99b58e9ee93da53e2449f845d160fddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register, set V1 reset threshold (0x10).  <a href="group__sbc__uja116x__driver.html#ga99b58e9ee93da53e2449f845d160fddb">More...</a><br /></td></tr>
<tr class="separator:ga99b58e9ee93da53e2449f845d160fddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga6c1f13eca124625d2756301a77d9bb36"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga6c1f13eca124625d2756301a77d9bb36">sbc_supply_stat_v2s_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga6c1f13eca124625d2756301a77d9bb36a0b77ce7494f03b1d7f140cf531b61338">SBC_UJA_SUPPLY_STAT_V2S_VOK</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x06U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga6c1f13eca124625d2756301a77d9bb36a6464cb57ad1a4f0beda2ca4fd9e182e9">SBC_UJA_SUPPLY_STAT_V2S_VBE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x06U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga6c1f13eca124625d2756301a77d9bb36ae9f79392b5fb984a3182e567452ae64e">SBC_UJA_SUPPLY_STAT_V2S_VAB</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (1U) )&amp; (0x06U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga6c1f13eca124625d2756301a77d9bb36a6394026056a229f0a5087788b79e0534">SBC_UJA_SUPPLY_STAT_V2S_DIS</a> = ((uint8_t)((uint8_t)( 3U )&lt;&lt; (1U) )&amp; (0x06U) )
 }<tr class="memdesc:ga6c1f13eca124625d2756301a77d9bb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register, V2/VEXT status (0x1B).  <a href="group__sbc__uja116x__driver.html#ga6c1f13eca124625d2756301a77d9bb36">More...</a><br /></td></tr>
<tr class="separator:ga6c1f13eca124625d2756301a77d9bb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga29a92eac198b23c79a0d18b31a53ed11"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga29a92eac198b23c79a0d18b31a53ed11">sbc_supply_stat_v1s_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga29a92eac198b23c79a0d18b31a53ed11ae9ee23e4e01ca6ae238f85bccb6133d7">SBC_UJA_SUPPLY_STAT_V1S_VAB</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga29a92eac198b23c79a0d18b31a53ed11a8d476f2ba635a8f774188314e1100c35">SBC_UJA_SUPPLY_STAT_V1S_VBE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:ga29a92eac198b23c79a0d18b31a53ed11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register, V1 status (0x1B).  <a href="group__sbc__uja116x__driver.html#ga29a92eac198b23c79a0d18b31a53ed11">More...</a><br /></td></tr>
<tr class="separator:ga29a92eac198b23c79a0d18b31a53ed11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac54c64925179e239e9536891567dbb5c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gac54c64925179e239e9536891567dbb5c">sbc_supply_evnt_v2oe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggac54c64925179e239e9536891567dbb5ca2610b28a65efa33974a6ec0911c940b1">SBC_UJA_SUPPLY_EVNT_V2OE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggac54c64925179e239e9536891567dbb5cad8e0a3f2afa92856141e7a75b416a6df">SBC_UJA_SUPPLY_EVNT_V2OE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:gac54c64925179e239e9536891567dbb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event capture enable register, V2/VEXT overvoltage enable (0x1C).  <a href="group__sbc__uja116x__driver.html#gac54c64925179e239e9536891567dbb5c">More...</a><br /></td></tr>
<tr class="separator:gac54c64925179e239e9536891567dbb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac0d4f287f3150e805f530df748c62194"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gac0d4f287f3150e805f530df748c62194">sbc_supply_evnt_v2ue_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggac0d4f287f3150e805f530df748c62194a0b558762a3eb504b5e334ea50907ba49">SBC_UJA_SUPPLY_EVNT_V2UE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggac0d4f287f3150e805f530df748c62194ad7ec22007277dfb8d512d867384084c4">SBC_UJA_SUPPLY_EVNT_V2UE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:gac0d4f287f3150e805f530df748c62194"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event capture enable register, V2/VEXT undervoltage enable (0x1C).  <a href="group__sbc__uja116x__driver.html#gac0d4f287f3150e805f530df748c62194">More...</a><br /></td></tr>
<tr class="separator:gac0d4f287f3150e805f530df748c62194"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga05448388cfecd25168557f4bbb2086bd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga05448388cfecd25168557f4bbb2086bd">sbc_supply_evnt_v1ue_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga05448388cfecd25168557f4bbb2086bda172794b680845fd7b528cb2eb919acc7">SBC_UJA_SUPPLY_EVNT_V1UE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga05448388cfecd25168557f4bbb2086bda2886c74c8e911e8cc1fd6394b378718f">SBC_UJA_SUPPLY_EVNT_V1UE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:ga05448388cfecd25168557f4bbb2086bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event capture enable register, V1 undervoltage enable (0x1C).  <a href="group__sbc__uja116x__driver.html#ga05448388cfecd25168557f4bbb2086bd">More...</a><br /></td></tr>
<tr class="separator:ga05448388cfecd25168557f4bbb2086bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga6f4537a59061b4f01039a8a922e23d5d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga6f4537a59061b4f01039a8a922e23d5d">sbc_can_cfdc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga6f4537a59061b4f01039a8a922e23d5da90fe944872020fde22632088fbfa30dd">SBC_UJA_CAN_CFDC_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (6U) )&amp; (0x40U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga6f4537a59061b4f01039a8a922e23d5da33bf3f060688e284002268e126c0e4c6">SBC_UJA_CAN_CFDC_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (6U) )&amp; (0x40U) )
 }<tr class="memdesc:ga6f4537a59061b4f01039a8a922e23d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN FD control (0x20).  <a href="group__sbc__uja116x__driver.html#ga6f4537a59061b4f01039a8a922e23d5d">More...</a><br /></td></tr>
<tr class="separator:ga6f4537a59061b4f01039a8a922e23d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga52fa12caad1f703449aff2c070a18663"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga52fa12caad1f703449aff2c070a18663">sbc_can_pncok_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga52fa12caad1f703449aff2c070a18663aac2cb96b502d72d86669a070d58949b2">SBC_UJA_CAN_PNCOK_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (5U) )&amp; (0x20U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga52fa12caad1f703449aff2c070a18663a56d3628f6ab3fe4156ca31ec33d052af">SBC_UJA_CAN_PNCOK_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (5U) )&amp; (0x20U) )
 }<tr class="memdesc:ga52fa12caad1f703449aff2c070a18663"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN partial networking configuration OK (0x20).  <a href="group__sbc__uja116x__driver.html#ga52fa12caad1f703449aff2c070a18663">More...</a><br /></td></tr>
<tr class="separator:ga52fa12caad1f703449aff2c070a18663"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga74ae5bdf5b305bd7a25616bb73524906"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga74ae5bdf5b305bd7a25616bb73524906">sbc_can_cpnc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga74ae5bdf5b305bd7a25616bb73524906a07f7784a5967d16cd7e49804e51ba007">SBC_UJA_CAN_CPNC_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (4U) )&amp; (0x10U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga74ae5bdf5b305bd7a25616bb73524906a0898bbf661b166e7aded0719590c8685">SBC_UJA_CAN_CPNC_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (4U) )&amp; (0x10U) )
 }<tr class="memdesc:ga74ae5bdf5b305bd7a25616bb73524906"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN partial networking control (0x20).  <a href="group__sbc__uja116x__driver.html#ga74ae5bdf5b305bd7a25616bb73524906">More...</a><br /></td></tr>
<tr class="separator:ga74ae5bdf5b305bd7a25616bb73524906"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gafca9c97e292c2cda2933cec6a237158a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gafca9c97e292c2cda2933cec6a237158a">sbc_can_cmc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggafca9c97e292c2cda2933cec6a237158aa7078cb14c39b4ff6ea49d4cecb9772bb">SBC_UJA_CAN_CMC_OFMODE</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggafca9c97e292c2cda2933cec6a237158aaa74f4c4e48f39c32803a358235f300d1">SBC_UJA_CAN_CMC_ACMODE_DA</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggafca9c97e292c2cda2933cec6a237158aa1d7f56e5471e8a3ae313e4799a1d7745">SBC_UJA_CAN_CMC_ACMODE_DD</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (0U) )&amp; (0x03U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggafca9c97e292c2cda2933cec6a237158aade4e311a3c0e820784cb501e210c9a8b">SBC_UJA_CAN_CMC_LISTEN</a> = ((uint8_t)((uint8_t)( 3U )&lt;&lt; (0U) )&amp; (0x03U) )
 }<tr class="memdesc:gafca9c97e292c2cda2933cec6a237158a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register, CAN mode control (0x20).  <a href="group__sbc__uja116x__driver.html#gafca9c97e292c2cda2933cec6a237158a">More...</a><br /></td></tr>
<tr class="separator:gafca9c97e292c2cda2933cec6a237158a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga46eaa5577c699c55ac353cfa21880bdc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga46eaa5577c699c55ac353cfa21880bdc">sbc_trans_stat_cts_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga46eaa5577c699c55ac353cfa21880bdcae0cedf6669faec6e3ee3007c471cc5c3">SBC_UJA_TRANS_STAT_CTS_INACT</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (7U) )&amp; (0x80U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga46eaa5577c699c55ac353cfa21880bdca46aa81e73d7e39c5c18dcdbc996db932">SBC_UJA_TRANS_STAT_CTS_ACT</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (7U) )&amp; (0x80U) )
 }<tr class="memdesc:ga46eaa5577c699c55ac353cfa21880bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN transceiver status (0x22).  <a href="group__sbc__uja116x__driver.html#ga46eaa5577c699c55ac353cfa21880bdc">More...</a><br /></td></tr>
<tr class="separator:ga46eaa5577c699c55ac353cfa21880bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gab440c0f9eb4ba44b4dfa14eb424e4e5d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gab440c0f9eb4ba44b4dfa14eb424e4e5d">sbc_trans_stat_cpnerr_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggab440c0f9eb4ba44b4dfa14eb424e4e5dadeabf80338e96034af9c55d757b5cd61">SBC_UJA_TRANS_STAT_CPNERR_NO_DET</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (6U) )&amp; (0x40U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggab440c0f9eb4ba44b4dfa14eb424e4e5dacb731c8ee9065d9b17ae69cb4fc12fc1">SBC_UJA_TRANS_STAT_CPNERR_DET</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (6U) )&amp; (0x40U) )
 }<tr class="memdesc:gab440c0f9eb4ba44b4dfa14eb424e4e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN partial networking error (0x22).  <a href="group__sbc__uja116x__driver.html#gab440c0f9eb4ba44b4dfa14eb424e4e5d">More...</a><br /></td></tr>
<tr class="separator:gab440c0f9eb4ba44b4dfa14eb424e4e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga199bde91d4fcba570f90a34cca8a6364"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga199bde91d4fcba570f90a34cca8a6364">sbc_trans_stat_cpns_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga199bde91d4fcba570f90a34cca8a6364ac6743a87f16e89f8b800b41a179b44a0">SBC_UJA_TRANS_STAT_CPNS_ERR</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (5U) )&amp; (0x20U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga199bde91d4fcba570f90a34cca8a6364a77a1cc28ba4a67fe16846c541d84a1b9">SBC_UJA_TRANS_STAT_CPNS_OK</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (5U) )&amp; (0x20U) )
 }<tr class="memdesc:ga199bde91d4fcba570f90a34cca8a6364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN partial networking status (0x22).  <a href="group__sbc__uja116x__driver.html#ga199bde91d4fcba570f90a34cca8a6364">More...</a><br /></td></tr>
<tr class="separator:ga199bde91d4fcba570f90a34cca8a6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga9147520848fad15a1b1729389ae19609"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga9147520848fad15a1b1729389ae19609">sbc_trans_stat_coscs_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga9147520848fad15a1b1729389ae19609a39dc65300d00309a4fb4f2699caa26fa">SBC_UJA_TRANS_STAT_COSCS_NRUN</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (4U) )&amp; (0x10U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga9147520848fad15a1b1729389ae19609afc38dad191d791b72a94db9f8a67a872">SBC_UJA_TRANS_STAT_COSCS_RUN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (4U) )&amp; (0x10U) )
 }<tr class="memdesc:ga9147520848fad15a1b1729389ae19609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN oscillator status (0x22).  <a href="group__sbc__uja116x__driver.html#ga9147520848fad15a1b1729389ae19609">More...</a><br /></td></tr>
<tr class="separator:ga9147520848fad15a1b1729389ae19609"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga5c51dfe80362e1becb71bca8f8ebf7f4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga5c51dfe80362e1becb71bca8f8ebf7f4">sbc_trans_stat_cbss_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga5c51dfe80362e1becb71bca8f8ebf7f4ae9eb1bd17f9ed9521698b046649d67f4">SBC_UJA_TRANS_STAT_CBSS_ACT</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (3U) )&amp; (0x08U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga5c51dfe80362e1becb71bca8f8ebf7f4afcdbb84c899356c8a93cd6a9d98318bb">SBC_UJA_TRANS_STAT_CBSS_INACT</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (3U) )&amp; (0x08U) )
 }<tr class="memdesc:ga5c51dfe80362e1becb71bca8f8ebf7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN-bus silence status (0x22).  <a href="group__sbc__uja116x__driver.html#ga5c51dfe80362e1becb71bca8f8ebf7f4">More...</a><br /></td></tr>
<tr class="separator:ga5c51dfe80362e1becb71bca8f8ebf7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga258b40b614ee71f787a7e5d6987d8dfd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga258b40b614ee71f787a7e5d6987d8dfd">sbc_trans_stat_vcs_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga258b40b614ee71f787a7e5d6987d8dfdaf4882bae7d7aa4f290f4b6311bddaa70">SBC_UJA_TRANS_STAT_VCS_AB</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga258b40b614ee71f787a7e5d6987d8dfdaca5634e9e2dbf5128c31d63d87a878db">SBC_UJA_TRANS_STAT_VCS_BE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:ga258b40b614ee71f787a7e5d6987d8dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, VCAN status (0x22).  <a href="group__sbc__uja116x__driver.html#ga258b40b614ee71f787a7e5d6987d8dfd">More...</a><br /></td></tr>
<tr class="separator:ga258b40b614ee71f787a7e5d6987d8dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gad4cf74024318d7622926ec083f8748f7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gad4cf74024318d7622926ec083f8748f7">sbc_trans_stat_cfs_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggad4cf74024318d7622926ec083f8748f7a021141d653d374ded48bb8e36741bef2">SBC_UJA_TRANS_STAT_CFS_NO_TXD</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggad4cf74024318d7622926ec083f8748f7aed2aab88feaa4855a9d0c61405b9379a">SBC_UJA_TRANS_STAT_CFS_TXD</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:gad4cf74024318d7622926ec083f8748f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register, CAN failure status (0x22).  <a href="group__sbc__uja116x__driver.html#gad4cf74024318d7622926ec083f8748f7">More...</a><br /></td></tr>
<tr class="separator:gad4cf74024318d7622926ec083f8748f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gacdf69b7f45282cf73d6d84da58ac726b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gacdf69b7f45282cf73d6d84da58ac726b">sbc_trans_evnt_cbse_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggacdf69b7f45282cf73d6d84da58ac726ba6f31a34f0414829c0761c8a6ffb01bd7">SBC_UJA_TRANS_EVNT_CBSE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (4U) )&amp; (0x10U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggacdf69b7f45282cf73d6d84da58ac726ba05b2c5c6f8f5aa81484e253467ec61a4">SBC_UJA_TRANS_EVNT_CBSE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (4U) )&amp; (0x10U) )
 }<tr class="memdesc:gacdf69b7f45282cf73d6d84da58ac726b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event capture enable register, CAN-bus silence enable (0x23).  <a href="group__sbc__uja116x__driver.html#gacdf69b7f45282cf73d6d84da58ac726b">More...</a><br /></td></tr>
<tr class="separator:gacdf69b7f45282cf73d6d84da58ac726b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga3f45a943481d785f425a7bc32d99088f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga3f45a943481d785f425a7bc32d99088f">sbc_trans_evnt_cfe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga3f45a943481d785f425a7bc32d99088fa52bd013a577fa8f0dc59b6be9f20a7e1">SBC_UJA_TRANS_EVNT_CFE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga3f45a943481d785f425a7bc32d99088fad4bf5ad96534a62e48a5324176c24368">SBC_UJA_TRANS_EVNT_CFE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:ga3f45a943481d785f425a7bc32d99088f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event capture enable register, CAN failure enable (0x23).  <a href="group__sbc__uja116x__driver.html#ga3f45a943481d785f425a7bc32d99088f">More...</a><br /></td></tr>
<tr class="separator:ga3f45a943481d785f425a7bc32d99088f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga86bbe86d52afd1060e8406281d56e487"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga86bbe86d52afd1060e8406281d56e487">sbc_trans_evnt_cwe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga86bbe86d52afd1060e8406281d56e487af123d9311b784bea50ff4fe6d171641f">SBC_UJA_TRANS_EVNT_CWE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga86bbe86d52afd1060e8406281d56e487a8d3c484bec6afe40e13fe754cb4dd25d">SBC_UJA_TRANS_EVNT_CWE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:ga86bbe86d52afd1060e8406281d56e487"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event capture enable register, CAN wake-up enable (0x23).  <a href="group__sbc__uja116x__driver.html#ga86bbe86d52afd1060e8406281d56e487">More...</a><br /></td></tr>
<tr class="separator:ga86bbe86d52afd1060e8406281d56e487"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga71ff53e5953383d8088e3e46a2020402"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga71ff53e5953383d8088e3e46a2020402">sbc_dat_rate_t</a> { <br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga71ff53e5953383d8088e3e46a2020402aad0af27ab8718add23233be413d662c3">SBC_UJA_DAT_RATE_CDR_50KB</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x07U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga71ff53e5953383d8088e3e46a2020402adc4ad876e40adbdc310f90c8d2eb517f">SBC_UJA_DAT_RATE_CDR_100KB</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x07U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga71ff53e5953383d8088e3e46a2020402a6ce10f2b19ff857cda644715d9893aaa">SBC_UJA_DAT_RATE_CDR_125KB</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (0U) )&amp; (0x07U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga71ff53e5953383d8088e3e46a2020402ad70a4ad1c7e185f70cd2a2fc05fb0044">SBC_UJA_DAT_RATE_CDR_250KB</a> = ((uint8_t)((uint8_t)( 3U )&lt;&lt; (0U) )&amp; (0x07U) ), 
<br />
&#160;&#160;<a class="el" href="group__sbc__uja116x__driver.html#gga71ff53e5953383d8088e3e46a2020402aa61fc1fb5591c80e0aaf9ae0c85aabbb">SBC_UJA_DAT_RATE_CDR_500KB</a> = ((uint8_t)((uint8_t)( 5U )&lt;&lt; (0U) )&amp; (0x07U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga71ff53e5953383d8088e3e46a2020402a382f4ddde90e6f4584ecd016557c5cb2">SBC_UJA_DAT_RATE_CDR_1000KB</a> = ((uint8_t)((uint8_t)( 7U )&lt;&lt; (0U) )&amp; (0x07U) )
<br />
 }<tr class="memdesc:ga71ff53e5953383d8088e3e46a2020402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data rate register, CAN data rate selection (0x26). CAN partial networking configuration registers. Dedicated registers are provided for configuring CAN partial networking.  <a href="group__sbc__uja116x__driver.html#ga71ff53e5953383d8088e3e46a2020402">More...</a><br /></td></tr>
<tr class="separator:ga71ff53e5953383d8088e3e46a2020402"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga9d712ac2e27990edfe57976d4656ae5d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga9d712ac2e27990edfe57976d4656ae5d">sbc_frame_ctr_ide_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga9d712ac2e27990edfe57976d4656ae5da193f50a96a69728e2632f5f580cabb85">SBC_UJA_FRAME_CTR_IDE_11B</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (7U) )&amp; (0x80U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga9d712ac2e27990edfe57976d4656ae5da497dfa93f52e6ff96122915f655cd8d0">SBC_UJA_FRAME_CTR_IDE_29B</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (7U) )&amp; (0x80U) )
 }<tr class="memdesc:ga9d712ac2e27990edfe57976d4656ae5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register, identifier format (0x2F). The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register.  <a href="group__sbc__uja116x__driver.html#ga9d712ac2e27990edfe57976d4656ae5d">More...</a><br /></td></tr>
<tr class="separator:ga9d712ac2e27990edfe57976d4656ae5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga9175f29be85bf43f132aa9ca3c9ae6ab"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga9175f29be85bf43f132aa9ca3c9ae6ab">sbc_frame_ctr_pndm_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga9175f29be85bf43f132aa9ca3c9ae6abad70681800e65d173e79ce3b50674b451">SBC_UJA_FRAME_CTR_PNDM_DCARE</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (6U) )&amp; (0x40U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga9175f29be85bf43f132aa9ca3c9ae6aba56926e489f0e12c8a2347b9bb8d0cce5">SBC_UJA_FRAME_CTR_PNDM_EVAL</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (6U) )&amp; (0x40U) )
 }<tr class="memdesc:ga9175f29be85bf43f132aa9ca3c9ae6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register, partial networking data mask (0x2F).  <a href="group__sbc__uja116x__driver.html#ga9175f29be85bf43f132aa9ca3c9ae6ab">More...</a><br /></td></tr>
<tr class="separator:ga9175f29be85bf43f132aa9ca3c9ae6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga04168b357f17b935efea0f3033d6ef31"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga04168b357f17b935efea0f3033d6ef31">sbc_wake_stat_wpvs_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga04168b357f17b935efea0f3033d6ef31a459ed35c908f76906c7b432ef0dda72e">SBC_UJA_WAKE_STAT_WPVS_BE</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02FU) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga04168b357f17b935efea0f3033d6ef31a690a21a6558c07824b93dbea19a431fc">SBC_UJA_WAKE_STAT_WPVS_AB</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02FU) )
 }<tr class="memdesc:ga04168b357f17b935efea0f3033d6ef31"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin status register, WAKE pin status (0x4B).  <a href="group__sbc__uja116x__driver.html#ga04168b357f17b935efea0f3033d6ef31">More...</a><br /></td></tr>
<tr class="separator:ga04168b357f17b935efea0f3033d6ef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac11764f0444770ad5b02e6bd6ae36a34"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gac11764f0444770ad5b02e6bd6ae36a34">sbc_wake_en_wpre_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggac11764f0444770ad5b02e6bd6ae36a34a6e8e468ad57e7b0acd5d6425cf57eda3">SBC_UJA_WAKE_EN_WPRE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggac11764f0444770ad5b02e6bd6ae36a34ab8094a66d0a035f3ac186ba53518e0f1">SBC_UJA_WAKE_EN_WPRE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:gac11764f0444770ad5b02e6bd6ae36a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event capture enable register, WAKE pin rising-edge enable (0x4C).  <a href="group__sbc__uja116x__driver.html#gac11764f0444770ad5b02e6bd6ae36a34">More...</a><br /></td></tr>
<tr class="separator:gac11764f0444770ad5b02e6bd6ae36a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaf9cb6819d8e26d52c1d8809bbfc3826a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gaf9cb6819d8e26d52c1d8809bbfc3826a">sbc_wake_en_wpfe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggaf9cb6819d8e26d52c1d8809bbfc3826aa53b8e23e9554f769a22f68199bcdb12c">SBC_UJA_WAKE_EN_WPFE_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggaf9cb6819d8e26d52c1d8809bbfc3826aaed8fb54942065aeac501b660876028fb">SBC_UJA_WAKE_EN_WPFE_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:gaf9cb6819d8e26d52c1d8809bbfc3826a"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event capture enable register, WAKE pin falling-edge enable (0x4C).  <a href="group__sbc__uja116x__driver.html#gaf9cb6819d8e26d52c1d8809bbfc3826a">More...</a><br /></td></tr>
<tr class="separator:gaf9cb6819d8e26d52c1d8809bbfc3826a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga20f5e34a17510a350753c663899b6f86"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga20f5e34a17510a350753c663899b6f86">sbc_gl_evnt_stat_wpe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga20f5e34a17510a350753c663899b6f86af9d388c75c023440785c58e0adb826ca">SBC_UJA_GL_EVNT_STAT_WPE_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (3U) )&amp; (0x08U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga20f5e34a17510a350753c663899b6f86a63eac5278a53e7837b251946067cbd74">SBC_UJA_GL_EVNT_STAT_WPE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (3U) )&amp; (0x08U) )
 }<tr class="memdesc:ga20f5e34a17510a350753c663899b6f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global event status register, WAKE pin event (0x60).  <a href="group__sbc__uja116x__driver.html#ga20f5e34a17510a350753c663899b6f86">More...</a><br /></td></tr>
<tr class="separator:ga20f5e34a17510a350753c663899b6f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaaebf0f82c62f6ec43b748e2c585649fe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gaaebf0f82c62f6ec43b748e2c585649fe">sbc_gl_evnt_stat_trxe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggaaebf0f82c62f6ec43b748e2c585649feaea3ec88ec8fd77dc0d28378225844b48">SBC_UJA_GL_EVNT_STAT_TRXE_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggaaebf0f82c62f6ec43b748e2c585649fea3aeb13e52d5a6570a1c0e6e97b584b11">SBC_UJA_GL_EVNT_STAT_TRXE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:gaaebf0f82c62f6ec43b748e2c585649fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global event status register, transceiver event (0x60).  <a href="group__sbc__uja116x__driver.html#gaaebf0f82c62f6ec43b748e2c585649fe">More...</a><br /></td></tr>
<tr class="separator:gaaebf0f82c62f6ec43b748e2c585649fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga0c8bddf26593fa9cfed43567f77eb5c6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga0c8bddf26593fa9cfed43567f77eb5c6">sbc_gl_evnt_stat_supe_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga0c8bddf26593fa9cfed43567f77eb5c6a4dba08a4e0aa7e437835dd25b7b0527f">SBC_UJA_GL_EVNT_STAT_SUPE_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga0c8bddf26593fa9cfed43567f77eb5c6ae254e9325d157fad3b49ae2d0124972e">SBC_UJA_GL_EVNT_STAT_SUPE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:ga0c8bddf26593fa9cfed43567f77eb5c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global event status register, supply event (0x60).  <a href="group__sbc__uja116x__driver.html#ga0c8bddf26593fa9cfed43567f77eb5c6">More...</a><br /></td></tr>
<tr class="separator:ga0c8bddf26593fa9cfed43567f77eb5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac1d448d9e5950e008bbdc816473df2ec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gac1d448d9e5950e008bbdc816473df2ec">sbc_gl_evnt_stat_syse_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggac1d448d9e5950e008bbdc816473df2ecacc8436236a2efb5a54442d6c1ba8da63">SBC_UJA_GL_EVNT_STAT_SYSE_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggac1d448d9e5950e008bbdc816473df2eca0855b6238a8d247d9caa729f1f9a749b">SBC_UJA_GL_EVNT_STAT_SYSE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:gac1d448d9e5950e008bbdc816473df2ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global event status register, system event (0x60).  <a href="group__sbc__uja116x__driver.html#gac1d448d9e5950e008bbdc816473df2ec">More...</a><br /></td></tr>
<tr class="separator:gac1d448d9e5950e008bbdc816473df2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga7ec1cd51d6a7a181267ccd9cefe0175e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga7ec1cd51d6a7a181267ccd9cefe0175e">sbc_sys_evnt_stat_po_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga7ec1cd51d6a7a181267ccd9cefe0175eaac303cd94bbc6b5944bf4e6dc6c1bc5b">SBC_UJA_SYS_EVNT_STAT_PO_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (4U) )&amp; (0x10U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga7ec1cd51d6a7a181267ccd9cefe0175ea5f98e4fc82938d2268ab2380e797faae">SBC_UJA_SYS_EVNT_STAT_PO</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (4U) )&amp; (0x10U) )
 }<tr class="memdesc:ga7ec1cd51d6a7a181267ccd9cefe0175e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event status register, power-on (0x61).  <a href="group__sbc__uja116x__driver.html#ga7ec1cd51d6a7a181267ccd9cefe0175e">More...</a><br /></td></tr>
<tr class="separator:ga7ec1cd51d6a7a181267ccd9cefe0175e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga3a8cfb6442b3e8ba291739a97748574a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga3a8cfb6442b3e8ba291739a97748574a">sbc_sys_evnt_stat_otw_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga3a8cfb6442b3e8ba291739a97748574aae588253c2cf9e8b8d3bcc48a62448388">SBC_UJA_SYS_EVNT_STAT_OTW_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga3a8cfb6442b3e8ba291739a97748574aac9d261f3fee3ea01b232299ae5856807">SBC_UJA_SYS_EVNT_STAT_OTW</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:ga3a8cfb6442b3e8ba291739a97748574a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event status register, overtemperature warning (0x61).  <a href="group__sbc__uja116x__driver.html#ga3a8cfb6442b3e8ba291739a97748574a">More...</a><br /></td></tr>
<tr class="separator:ga3a8cfb6442b3e8ba291739a97748574a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga7bcb88916304450a5d1f86bf1eb8cac9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga7bcb88916304450a5d1f86bf1eb8cac9">sbc_sys_evnt_stat_spif_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga7bcb88916304450a5d1f86bf1eb8cac9ad8981810af33348d77e86e722d083a4c">SBC_UJA_SYS_EVNT_STAT_SPIF_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga7bcb88916304450a5d1f86bf1eb8cac9ab2a24f51dd3b766acdcb5bba3e593d40">SBC_UJA_SYS_EVNT_STAT_SPIF</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:ga7bcb88916304450a5d1f86bf1eb8cac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event status register, SPI failure (0x61).  <a href="group__sbc__uja116x__driver.html#ga7bcb88916304450a5d1f86bf1eb8cac9">More...</a><br /></td></tr>
<tr class="separator:ga7bcb88916304450a5d1f86bf1eb8cac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga7a3ad173646dbea698a954a588891e49"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga7a3ad173646dbea698a954a588891e49">sbc_sys_evnt_stat_wdf_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga7a3ad173646dbea698a954a588891e49ab9b23d771d9c5558d3eaf7b603e94b0a">SBC_UJA_SYS_EVNT_STAT_WDF_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga7a3ad173646dbea698a954a588891e49a1dcba9f841046376715f6be3f701d9bc">SBC_UJA_SYS_EVNT_STAT_WDF</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:ga7a3ad173646dbea698a954a588891e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">System event status register, watchdog failure (0x61).  <a href="group__sbc__uja116x__driver.html#ga7a3ad173646dbea698a954a588891e49">More...</a><br /></td></tr>
<tr class="separator:ga7a3ad173646dbea698a954a588891e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga8f669dc0bffa660e97f76aa734e07929"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga8f669dc0bffa660e97f76aa734e07929">sbc_sup_evnt_stat_v2o_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga8f669dc0bffa660e97f76aa734e07929a79be6dd8a571125d2e35552d32ed4ea7">SBC_UJA_SUP_EVNT_STAT_V2O_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga8f669dc0bffa660e97f76aa734e07929ae4000751115e534f1f8b674faa38b26a">SBC_UJA_SUP_EVNT_STAT_V2O</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:ga8f669dc0bffa660e97f76aa734e07929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event status register, V2/VEXT overvoltage (0x62).  <a href="group__sbc__uja116x__driver.html#ga8f669dc0bffa660e97f76aa734e07929">More...</a><br /></td></tr>
<tr class="separator:ga8f669dc0bffa660e97f76aa734e07929"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gacc3304b85369c45e54dadee588dbd701"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gacc3304b85369c45e54dadee588dbd701">sbc_sup_evnt_stat_v2u_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggacc3304b85369c45e54dadee588dbd701a8be82b00c08e0dd1e200175201e75933">SBC_UJA_SUP_EVNT_STAT_V2U_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggacc3304b85369c45e54dadee588dbd701afbe1f982f33e3c9ab6ccf4d72075e084">SBC_UJA_SUP_EVNT_STAT_V2U</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:gacc3304b85369c45e54dadee588dbd701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event status register, V2/VEXT undervoltage (0x62).  <a href="group__sbc__uja116x__driver.html#gacc3304b85369c45e54dadee588dbd701">More...</a><br /></td></tr>
<tr class="separator:gacc3304b85369c45e54dadee588dbd701"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gadc1ee8d59400160ff68bf8d53dec830a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gadc1ee8d59400160ff68bf8d53dec830a">sbc_sup_evnt_stat_v1u_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggadc1ee8d59400160ff68bf8d53dec830aaed0eb246caecdf74b522db9ed0d78e40">SBC_UJA_SUP_EVNT_STAT_V1U_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggadc1ee8d59400160ff68bf8d53dec830aadd37931a5a8b22d7e3ad01053d650a59">SBC_UJA_SUP_EVNT_STAT_V1U</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:gadc1ee8d59400160ff68bf8d53dec830a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply event status register, V1 undervoltage (0x62).  <a href="group__sbc__uja116x__driver.html#gadc1ee8d59400160ff68bf8d53dec830a">More...</a><br /></td></tr>
<tr class="separator:gadc1ee8d59400160ff68bf8d53dec830a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga0681daec3608dc18db427fc2657e7b50"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga0681daec3608dc18db427fc2657e7b50">sbc_trans_evnt_stat_pnfde_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga0681daec3608dc18db427fc2657e7b50a24487e26fc84ac0c6093af4664a60044">SBC_UJA_TRANS_EVNT_STAT_PNFDE_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (5U) )&amp; (0x20U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga0681daec3608dc18db427fc2657e7b50abaf11942d529eaa3ca5be40039ef0fed">SBC_UJA_TRANS_EVNT_STAT_PNFDE</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (5U) )&amp; (0x20U) )
 }<tr class="memdesc:ga0681daec3608dc18db427fc2657e7b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event status register,partial networking frame detection error (0x63).  <a href="group__sbc__uja116x__driver.html#ga0681daec3608dc18db427fc2657e7b50">More...</a><br /></td></tr>
<tr class="separator:ga0681daec3608dc18db427fc2657e7b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga85e71378e823b661cb2c25b0a8e2b9e3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga85e71378e823b661cb2c25b0a8e2b9e3">sbc_trans_evnt_stat_cbs_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga85e71378e823b661cb2c25b0a8e2b9e3abb221dd45192f6fd2070706601fea0b8">SBC_UJA_TRANS_EVNT_STAT_CBS_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (4U) )&amp; (0x10U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga85e71378e823b661cb2c25b0a8e2b9e3a0218535da4bed19785813489fb7d7c5f">SBC_UJA_TRANS_EVNT_STAT_CBS</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (4U) )&amp; (0x10U) )
 }<tr class="memdesc:ga85e71378e823b661cb2c25b0a8e2b9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event status register, CAN-bus status (0x63).  <a href="group__sbc__uja116x__driver.html#ga85e71378e823b661cb2c25b0a8e2b9e3">More...</a><br /></td></tr>
<tr class="separator:ga85e71378e823b661cb2c25b0a8e2b9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaccd97523e5368f6281b1e4f1936e67df"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gaccd97523e5368f6281b1e4f1936e67df">sbc_trans_evnt_stat_cf_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggaccd97523e5368f6281b1e4f1936e67dfa1f6849237eba0bba46c0bffcf065faaa">SBC_UJA_TRANS_EVNT_STAT_CF_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggaccd97523e5368f6281b1e4f1936e67dfabec535fa2a82e5fbfec57f3fc029f6ab">SBC_UJA_TRANS_EVNT_STAT_CF</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:gaccd97523e5368f6281b1e4f1936e67df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event status register, CAN failure (0x63).  <a href="group__sbc__uja116x__driver.html#gaccd97523e5368f6281b1e4f1936e67df">More...</a><br /></td></tr>
<tr class="separator:gaccd97523e5368f6281b1e4f1936e67df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga756d9c793c30f482d845e5d9729d44fb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga756d9c793c30f482d845e5d9729d44fb">sbc_trans_evnt_stat_cw_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga756d9c793c30f482d845e5d9729d44fbae8dfb2eaf8581dec6220e2b0fe3c8544">SBC_UJA_TRANS_EVNT_STAT_CW_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga756d9c793c30f482d845e5d9729d44fba7a67fbc55578333863c79804b8f854b2">SBC_UJA_TRANS_EVNT_STAT_CW</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:ga756d9c793c30f482d845e5d9729d44fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver event status register, CAN wake-up (0x63).  <a href="group__sbc__uja116x__driver.html#ga756d9c793c30f482d845e5d9729d44fb">More...</a><br /></td></tr>
<tr class="separator:ga756d9c793c30f482d845e5d9729d44fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga2958d9a32d8e3e3bae883cda14fd7890"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga2958d9a32d8e3e3bae883cda14fd7890">sbc_wake_evnt_stat_wpr_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga2958d9a32d8e3e3bae883cda14fd7890a833fc400a74cf8f3a62e5cf35eeb7aa1">SBC_UJA_WAKE_EVNT_STAT_WPR_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga2958d9a32d8e3e3bae883cda14fd7890a7b2d9188ddd6176631bcfab408a42c6d">SBC_UJA_WAKE_EVNT_STAT_WPR</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:ga2958d9a32d8e3e3bae883cda14fd7890"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event status register, WAKE pin rising edge (0x64).  <a href="group__sbc__uja116x__driver.html#ga2958d9a32d8e3e3bae883cda14fd7890">More...</a><br /></td></tr>
<tr class="separator:ga2958d9a32d8e3e3bae883cda14fd7890"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gab7342e595b66d629bf33a11de30a2b1f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gab7342e595b66d629bf33a11de30a2b1f">sbc_wake_evnt_stat_wpf_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggab7342e595b66d629bf33a11de30a2b1fa8d65c6a1c3f7dfa6c8a3cdcbb5f5b9e8">SBC_UJA_WAKE_EVNT_STAT_WPF_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggab7342e595b66d629bf33a11de30a2b1facedaf1416a281d5bb860d81d14c622a8">SBC_UJA_WAKE_EVNT_STAT_WPF</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:gab7342e595b66d629bf33a11de30a2b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAKE pin event status register, WAKE pin falling edge (0x64).  <a href="group__sbc__uja116x__driver.html#gab7342e595b66d629bf33a11de30a2b1f">More...</a><br /></td></tr>
<tr class="separator:gab7342e595b66d629bf33a11de30a2b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga2cba36b0cff5a50cb0080793cbdd1d09"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga2cba36b0cff5a50cb0080793cbdd1d09">sbc_mtpnv_stat_eccs_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga2cba36b0cff5a50cb0080793cbdd1d09a6c6e3f7ef65198aaf206fd5ed89a7a17">SBC_UJA_MTPNV_STAT_ECCS_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (1U) )&amp; (0x02U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga2cba36b0cff5a50cb0080793cbdd1d09ae26b4d57874cb50cd6688d61b942bc17">SBC_UJA_MTPNV_STAT_ECCS</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (1U) )&amp; (0x02U) )
 }<tr class="memdesc:ga2cba36b0cff5a50cb0080793cbdd1d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register, error correction code status (0x70).  <a href="group__sbc__uja116x__driver.html#ga2cba36b0cff5a50cb0080793cbdd1d09">More...</a><br /></td></tr>
<tr class="separator:ga2cba36b0cff5a50cb0080793cbdd1d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gabfff409082e8c061d6da2ab9206d82b6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gabfff409082e8c061d6da2ab9206d82b6">sbc_mtpnv_stat_nvmps_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggabfff409082e8c061d6da2ab9206d82b6a85fe5971ab5d74ee500dc19a21afd7d6">SBC_UJA_MTPNV_STAT_NVMPS_NO</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggabfff409082e8c061d6da2ab9206d82b6a99b3e3631171041d30bfea99a24cefba">SBC_UJA_MTPNV_STAT_NVMPS</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:gabfff409082e8c061d6da2ab9206d82b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register, non-volatile memory programming status (0x70).  <a href="group__sbc__uja116x__driver.html#gabfff409082e8c061d6da2ab9206d82b6">More...</a><br /></td></tr>
<tr class="separator:gabfff409082e8c061d6da2ab9206d82b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac9f99cff1c6e154580e0b679d20de3ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gac9f99cff1c6e154580e0b679d20de3ff">sbc_start_up_rlc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggac9f99cff1c6e154580e0b679d20de3ffa3afcf8d13628872f103ec014df07194b">SBC_UJA_START_UP_RLC_20_25p0</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (4U) )&amp; (0x30U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggac9f99cff1c6e154580e0b679d20de3ffa6aef7fca5ed0dc7f881d23e1ec8320a8">SBC_UJA_START_UP_RLC_10_12p5</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (4U) )&amp; (0x30U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggac9f99cff1c6e154580e0b679d20de3ffa3b4e43360ff7eb5bf2925e4c66a0c7a4">SBC_UJA_START_UP_RLC_03p6_05</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (4U) )&amp; (0x30U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggac9f99cff1c6e154580e0b679d20de3ffa36f31f92f154141c87b6b3701cf0c576">SBC_UJA_START_UP_RLC_01_01p5</a> = ((uint8_t)((uint8_t)( 3U )&lt;&lt; (4U) )&amp; (0x30U) )
 }<tr class="memdesc:gac9f99cff1c6e154580e0b679d20de3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register, RSTN output reset pulse width macros (0x73).  <a href="group__sbc__uja116x__driver.html#gac9f99cff1c6e154580e0b679d20de3ff">More...</a><br /></td></tr>
<tr class="separator:gac9f99cff1c6e154580e0b679d20de3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaecf001ab499b0a2e6e3f04771dc8b047"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#gaecf001ab499b0a2e6e3f04771dc8b047">sbc_start_up_v2suc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#ggaecf001ab499b0a2e6e3f04771dc8b047a5e559b91566e3697833e5fd12cdf83f8">SBC_UJA_START_UP_V2SUC_00</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (3U) )&amp; (0x08U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#ggaecf001ab499b0a2e6e3f04771dc8b047aab358542dd303f1f3c27b462b4626af9">SBC_UJA_START_UP_V2SUC_11</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (3U) )&amp; (0x08U) )
 }<tr class="memdesc:gaecf001ab499b0a2e6e3f04771dc8b047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register, V2/VEXT start-up control (0x73).  <a href="group__sbc__uja116x__driver.html#gaecf001ab499b0a2e6e3f04771dc8b047">More...</a><br /></td></tr>
<tr class="separator:gaecf001ab499b0a2e6e3f04771dc8b047"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga82ec358d20da3a8cbca9e44024b6152d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga82ec358d20da3a8cbca9e44024b6152d">sbc_sbc_v1rtsuc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga82ec358d20da3a8cbca9e44024b6152daefeaec0cd45d809d9f117703f2e33bd8">SBC_UJA_SBC_V1RTSUC_90</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (4U) )&amp; (0x30U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga82ec358d20da3a8cbca9e44024b6152daebb55fc28f4ed46c5d76f0179ff35e94">SBC_UJA_SBC_V1RTSUC_80</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (4U) )&amp; (0x30U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga82ec358d20da3a8cbca9e44024b6152da894d363de5db9c46e75d254d747752a0">SBC_UJA_SBC_V1RTSUC_70</a> = ((uint8_t)((uint8_t)( 2U )&lt;&lt; (4U) )&amp; (0x30U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga82ec358d20da3a8cbca9e44024b6152da1506c08e2633a1a04903c4767ed2acab">SBC_UJA_SBC_V1RTSUC_60</a> = ((uint8_t)((uint8_t)( 3U )&lt;&lt; (4U) )&amp; (0x30U) )
 }<tr class="memdesc:ga82ec358d20da3a8cbca9e44024b6152d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up (0x74).  <a href="group__sbc__uja116x__driver.html#ga82ec358d20da3a8cbca9e44024b6152d">More...</a><br /></td></tr>
<tr class="separator:ga82ec358d20da3a8cbca9e44024b6152d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga965a403ecd3388080f1a27fcfa946cea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga965a403ecd3388080f1a27fcfa946cea">sbc_sbc_fnmc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga965a403ecd3388080f1a27fcfa946ceaaf149c80b881eb94f5e2f98c0354f4f58">SBC_UJA_SBC_FNMC_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (3U) )&amp; (0x08U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga965a403ecd3388080f1a27fcfa946ceaaa4a444c0eef5e2f6facbca4045de9707">SBC_UJA_SBC_FNMC_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (3U) )&amp; (0x08U) )
 }<tr class="memdesc:ga965a403ecd3388080f1a27fcfa946cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, Forced Normal mode control (0x74).  <a href="group__sbc__uja116x__driver.html#ga965a403ecd3388080f1a27fcfa946cea">More...</a><br /></td></tr>
<tr class="separator:ga965a403ecd3388080f1a27fcfa946cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga3697628c6124bae789fe8b5a275f96f1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga3697628c6124bae789fe8b5a275f96f1">sbc_sbc_sdmc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga3697628c6124bae789fe8b5a275f96f1a925beb5e08ca5388b782d674dea55310">SBC_UJA_SBC_SDMC_DIS</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (2U) )&amp; (0x04U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga3697628c6124bae789fe8b5a275f96f1a93415e6bc23860bb16a6331cd6877d3d">SBC_UJA_SBC_SDMC_EN</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (2U) )&amp; (0x04U) )
 }<tr class="memdesc:ga3697628c6124bae789fe8b5a275f96f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, Software Development mode control (0x74).  <a href="group__sbc__uja116x__driver.html#ga3697628c6124bae789fe8b5a275f96f1">More...</a><br /></td></tr>
<tr class="separator:ga3697628c6124bae789fe8b5a275f96f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga2a5864b4c82c1cd9c1e8c3854bd7176a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sbc__uja116x__driver.html#ga2a5864b4c82c1cd9c1e8c3854bd7176a">sbc_sbc_slpc_t</a> { <a class="el" href="group__sbc__uja116x__driver.html#gga2a5864b4c82c1cd9c1e8c3854bd7176aa56ffb037f4df57a816402863ce2a2679">SBC_UJA_SBC_SLPC_AC</a> = ((uint8_t)((uint8_t)( 0U )&lt;&lt; (0U) )&amp; (0x01U) ), 
<a class="el" href="group__sbc__uja116x__driver.html#gga2a5864b4c82c1cd9c1e8c3854bd7176aaf625d6d84a5697939346d20f8e279844">SBC_UJA_SBC_SLPC_IG</a> = ((uint8_t)((uint8_t)( 1U )&lt;&lt; (0U) )&amp; (0x01U) )
 }<tr class="memdesc:ga2a5864b4c82c1cd9c1e8c3854bd7176a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register, Sleep control (0x74).  <a href="group__sbc__uja116x__driver.html#ga2a5864b4c82c1cd9c1e8c3854bd7176a">More...</a><br /></td></tr>
<tr class="separator:ga2a5864b4c82c1cd9c1e8c3854bd7176a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga46eef50e634ad87dc25d34565aa54ffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBC_UJA_COUNT_DMASK&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00041">41</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ed14e69c46835e6e4dfae1cb833e8e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBC_UJA_COUNT_ID_REG&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00039">39</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47ce54626f1fc882481f4bf096529337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBC_UJA_COUNT_MASK&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00040">40</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga735c74c206b9916985fd6f132adf24b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SBC_UJA_TIMEOUT&#160;&#160;&#160;1000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout for the transfer in milliseconds. If the transfer takes longer than this time, the transfer is aborted and LPSPI_STATUS_SBC_UJA_TIMEOUT error is reported. </p>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00033">33</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gae590f06aec1b645aab9f3ba0f2be7b4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__sbc__uja116x__driver.html#gae590f06aec1b645aab9f3ba0f2be7b4f">sbc_data_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data mask registers. The data field indicates the nodes to be woken up. Within the data field, groups of nodes can be predefined and associated with bits in a data mask. By comparing the incoming data field with the data mask, multiple groups of nodes can be woken up simultaneously with a single wake-up message. </p>
<p>Implements : sbc_data_mask_t_Class </p>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00706">706</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8b22d2a90a70c8494d1b9f3dd7c5cb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__sbc__uja116x__driver.html#gad8b22d2a90a70c8494d1b9f3dd7c5cb4">sbc_fail_safe_rcc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register, reset counter control (0x02). incremented every time the SBC enters Reset mode while FNMC = 0; RCC overflows from 11 to 00; default at power-on is 00. </p>
<p>Implements : sbc_fail_safe_rcc_t_Class </p>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00195">195</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3244e98973ba32e645d020457b819b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__sbc__uja116x__driver.html#gaf3244e98973ba32e645d020457b819b6">sbc_frame_ctr_dlc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register, number of data bytes expected in a CAN frame (0x2F). </p>
<p>Implements : sbc_frame_ctr_dlc_t_Class </p>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00695">695</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34296a510d0cc1c75f30a8c69ba5952f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__sbc__uja116x__driver.html#ga34296a510d0cc1c75f30a8c69ba5952f">sbc_identif_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID mask registers (0x2B to 0x2E). The identifier mask is defined in the ID mask registers, where a 1 means dont care. </p>
<p>Implements : sbc_identif_mask_t_Class </p>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00661">661</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3209701111a7e32a32d38dc789364cb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__sbc__uja116x__driver.html#ga3209701111a7e32a32d38dc789364cb1">sbc_identifier_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID registers, identifier format (0x27 to 0x2A). A valid WUF identifier is defined and stored in the ID registers. An ID mask can be defined to allow a group of identifiers to be recognized as valid by an individual node. </p>
<p>Implements : sbc_identifier_t_Class </p>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00652">652</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d687d42988e0081cb82489413a60860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__sbc__uja116x__driver.html#ga4d687d42988e0081cb82489413a60860">sbc_mtpnv_stat_wrcnts_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV status register, write counter status (0x70). 6-bits - contains the number of times the MTPNV cells were reprogrammed. </p>
<p>Implements : sbc_mtpnv_stat_wrcnts_t_Class </p>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00967">967</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga6f4537a59061b4f01039a8a922e23d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga6f4537a59061b4f01039a8a922e23d5d">sbc_can_cfdc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN FD control (0x20). </p>
<p>Implements : sbc_can_cfdc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6f4537a59061b4f01039a8a922e23d5da90fe944872020fde22632088fbfa30dd"></a>SBC_UJA_CAN_CFDC_DIS&#160;</td><td class="fielddoc">
<p>CAN FD tolerance disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6f4537a59061b4f01039a8a922e23d5da33bf3f060688e284002268e126c0e4c6"></a>SBC_UJA_CAN_CFDC_EN&#160;</td><td class="fielddoc">
<p>CAN FD tolerance enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00460">460</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafca9c97e292c2cda2933cec6a237158a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gafca9c97e292c2cda2933cec6a237158a">sbc_can_cmc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN mode control (0x20). </p>
<p>Implements : sbc_can_cmc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggafca9c97e292c2cda2933cec6a237158aa7078cb14c39b4ff6ea49d4cecb9772bb"></a>SBC_UJA_CAN_CMC_OFMODE&#160;</td><td class="fielddoc">
<p>Offline mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafca9c97e292c2cda2933cec6a237158aaa74f4c4e48f39c32803a358235f300d1"></a>SBC_UJA_CAN_CMC_ACMODE_DA&#160;</td><td class="fielddoc">
<p>Active mode (when the SBC is in Normal mode); CAN supply undervoltage detection active. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafca9c97e292c2cda2933cec6a237158aa1d7f56e5471e8a3ae313e4799a1d7745"></a>SBC_UJA_CAN_CMC_ACMODE_DD&#160;</td><td class="fielddoc">
<p>Active mode (when the SBC is in Normal mode); CAN supply undervoltage detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafca9c97e292c2cda2933cec6a237158aade4e311a3c0e820784cb501e210c9a8b"></a>SBC_UJA_CAN_CMC_LISTEN&#160;</td><td class="fielddoc">
<p>Listen-only mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00496">496</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74ae5bdf5b305bd7a25616bb73524906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga74ae5bdf5b305bd7a25616bb73524906">sbc_can_cpnc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN partial networking control (0x20). </p>
<p>Implements : sbc_can_cpnc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga74ae5bdf5b305bd7a25616bb73524906a07f7784a5967d16cd7e49804e51ba007"></a>SBC_UJA_CAN_CPNC_DIS&#160;</td><td class="fielddoc">
<p>Disable CAN selective wake-up. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga74ae5bdf5b305bd7a25616bb73524906a0898bbf661b166e7aded0719590c8685"></a>SBC_UJA_CAN_CPNC_EN&#160;</td><td class="fielddoc">
<p>Enable CAN selective wake-up. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00484">484</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52fa12caad1f703449aff2c070a18663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga52fa12caad1f703449aff2c070a18663">sbc_can_pncok_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN control register, CAN partial networking configuration OK (0x20). </p>
<p>Implements : sbc_can_pncok_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga52fa12caad1f703449aff2c070a18663aac2cb96b502d72d86669a070d58949b2"></a>SBC_UJA_CAN_PNCOK_DIS&#160;</td><td class="fielddoc">
<p>Partial networking register configuration invalid (wake-up via standard wake-up pattern only). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga52fa12caad1f703449aff2c070a18663a56d3628f6ab3fe4156ca31ec33d052af"></a>SBC_UJA_CAN_PNCOK_EN&#160;</td><td class="fielddoc">
<p>Partial networking registers configured successfully. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00472">472</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71ff53e5953383d8088e3e46a2020402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga71ff53e5953383d8088e3e46a2020402">sbc_dat_rate_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data rate register, CAN data rate selection (0x26). CAN partial networking configuration registers. Dedicated registers are provided for configuring CAN partial networking. </p>
<p>Implements : sbc_dat_rate_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga71ff53e5953383d8088e3e46a2020402aad0af27ab8718add23233be413d662c3"></a>SBC_UJA_DAT_RATE_CDR_50KB&#160;</td><td class="fielddoc">
<p>50 kbit/s. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga71ff53e5953383d8088e3e46a2020402adc4ad876e40adbdc310f90c8d2eb517f"></a>SBC_UJA_DAT_RATE_CDR_100KB&#160;</td><td class="fielddoc">
<p>100 kbit/s. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga71ff53e5953383d8088e3e46a2020402a6ce10f2b19ff857cda644715d9893aaa"></a>SBC_UJA_DAT_RATE_CDR_125KB&#160;</td><td class="fielddoc">
<p>125 kbit/s. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga71ff53e5953383d8088e3e46a2020402ad70a4ad1c7e185f70cd2a2fc05fb0044"></a>SBC_UJA_DAT_RATE_CDR_250KB&#160;</td><td class="fielddoc">
<p>250 kbit/s. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga71ff53e5953383d8088e3e46a2020402aa61fc1fb5591c80e0aaf9ae0c85aabbb"></a>SBC_UJA_DAT_RATE_CDR_500KB&#160;</td><td class="fielddoc">
<p>500 kbit/s. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga71ff53e5953383d8088e3e46a2020402a382f4ddde90e6f4584ecd016557c5cb2"></a>SBC_UJA_DAT_RATE_CDR_1000KB&#160;</td><td class="fielddoc">
<p>1000 kbit/s. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00635">635</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30987b772fc799e9e00bc7355dc6edeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga30987b772fc799e9e00bc7355dc6edeb">sbc_fail_safe_lhc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fail-safe control register, LIMP home control (0x02). The dedicated LIMP pin can be used to enable so called limp home hardware in the event of a serious ECU failure. Detectable failure conditions include SBC overtemperature events, loss of watchdog service, short-circuits on pins RSTN or V1 and user-initiated or external reset events. The LIMP pin is a battery-robust, active-LOW, open-drain output. The LIMP pin can also be forced LOW by setting bit LHC in the Fail-safe control register. </p>
<p>Implements : sbc_fail_safe_lhc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga30987b772fc799e9e00bc7355dc6edebab18bf5eef529fb31d8f5f372a70006ae"></a>SBC_UJA_FAIL_SAFE_LHC_FLOAT&#160;</td><td class="fielddoc">
<p>LIMP pin is floating. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga30987b772fc799e9e00bc7355dc6edebaf294832f88299a560dfb6a9f3a89d353"></a>SBC_UJA_FAIL_SAFE_LHC_LOW&#160;</td><td class="fielddoc">
<p>LIMP pin is driven LOW. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00183">183</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d712ac2e27990edfe57976d4656ae5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga9d712ac2e27990edfe57976d4656ae5d">sbc_frame_ctr_ide_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register, identifier format (0x2F). The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register. </p>
<p>Implements : sbc_frame_ctr_ide_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga9d712ac2e27990edfe57976d4656ae5da193f50a96a69728e2632f5f580cabb85"></a>SBC_UJA_FRAME_CTR_IDE_11B&#160;</td><td class="fielddoc">
<p>Standard frame format (11-bit). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9d712ac2e27990edfe57976d4656ae5da497dfa93f52e6ff96122915f655cd8d0"></a>SBC_UJA_FRAME_CTR_IDE_29B&#160;</td><td class="fielddoc">
<p>Extended frame format (29-bit). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00670">670</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9175f29be85bf43f132aa9ca3c9ae6ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga9175f29be85bf43f132aa9ca3c9ae6ab">sbc_frame_ctr_pndm_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register, partial networking data mask (0x2F). </p>
<p>Implements : sbc_frame_ctr_pndm_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga9175f29be85bf43f132aa9ca3c9ae6abad70681800e65d173e79ce3b50674b451"></a>SBC_UJA_FRAME_CTR_PNDM_DCARE&#160;</td><td class="fielddoc">
<p>Data length code and data field are do not care for wake-up. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9175f29be85bf43f132aa9ca3c9ae6aba56926e489f0e12c8a2347b9bb8d0cce5"></a>SBC_UJA_FRAME_CTR_PNDM_EVAL&#160;</td><td class="fielddoc">
<p>Data length code and data field are evaluated at wake-up. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00682">682</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c8bddf26593fa9cfed43567f77eb5c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga0c8bddf26593fa9cfed43567f77eb5c6">sbc_gl_evnt_stat_supe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global event status register, supply event (0x60). </p>
<p>Implements : sbc_gl_evnt_stat_supe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0c8bddf26593fa9cfed43567f77eb5c6a4dba08a4e0aa7e437835dd25b7b0527f"></a>SBC_UJA_GL_EVNT_STAT_SUPE_NO&#160;</td><td class="fielddoc">
<p>No pending supply event. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0c8bddf26593fa9cfed43567f77eb5c6ae254e9325d157fad3b49ae2d0124972e"></a>SBC_UJA_GL_EVNT_STAT_SUPE&#160;</td><td class="fielddoc">
<p>Supply event pending at address 0x62 . </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00773">773</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1d448d9e5950e008bbdc816473df2ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gac1d448d9e5950e008bbdc816473df2ec">sbc_gl_evnt_stat_syse_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global event status register, system event (0x60). </p>
<p>Implements : sbc_gl_evnt_stat_syse_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac1d448d9e5950e008bbdc816473df2ecacc8436236a2efb5a54442d6c1ba8da63"></a>SBC_UJA_GL_EVNT_STAT_SYSE_NO&#160;</td><td class="fielddoc">
<p>No pending system event. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac1d448d9e5950e008bbdc816473df2eca0855b6238a8d247d9caa729f1f9a749b"></a>SBC_UJA_GL_EVNT_STAT_SYSE&#160;</td><td class="fielddoc">
<p>System event pending at address 0x61. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00785">785</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaebf0f82c62f6ec43b748e2c585649fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gaaebf0f82c62f6ec43b748e2c585649fe">sbc_gl_evnt_stat_trxe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global event status register, transceiver event (0x60). </p>
<p>Implements : sbc_gl_evnt_stat_trxe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaaebf0f82c62f6ec43b748e2c585649feaea3ec88ec8fd77dc0d28378225844b48"></a>SBC_UJA_GL_EVNT_STAT_TRXE_NO&#160;</td><td class="fielddoc">
<p>No pending transceiver event. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaaebf0f82c62f6ec43b748e2c585649fea3aeb13e52d5a6570a1c0e6e97b584b11"></a>SBC_UJA_GL_EVNT_STAT_TRXE&#160;</td><td class="fielddoc">
<p>Transceiver event pending at address 0x63. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00761">761</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20f5e34a17510a350753c663899b6f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga20f5e34a17510a350753c663899b6f86">sbc_gl_evnt_stat_wpe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global event status register, WAKE pin event (0x60). </p>
<p>Implements : sbc_gl_evnt_stat_wpe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga20f5e34a17510a350753c663899b6f86af9d388c75c023440785c58e0adb826ca"></a>SBC_UJA_GL_EVNT_STAT_WPE_NO&#160;</td><td class="fielddoc">
<p>No pending WAKE pin event. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20f5e34a17510a350753c663899b6f86a63eac5278a53e7837b251946067cbd74"></a>SBC_UJA_GL_EVNT_STAT_WPE&#160;</td><td class="fielddoc">
<p>WAKE pin event pending at address 0x64. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00749">749</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59009e638ca7c7fe656bcf0447a32ee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga59009e638ca7c7fe656bcf0447a32ee9">sbc_lock_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control(0x0A). Sections of the register address area can be write-protected to protect against unintended modifications. This facility only protects locked bits from being modified via the SPI and will not prevent the UJA116xA updating status registers etc. </p>
<p>Implements : sbc_lock_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9abc730940ff4cd524669985b8b9069241"></a>LK0C&#160;</td><td class="fielddoc">
<p>Lock control 0: address area 0x06 to 0x09 - general-purpose memory macros. Lock control 1: address area 0x10 to 0x1F - regulator control macros. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9ae0f91e80f82e124b50fa655c50d3d76f"></a>LK1C&#160;</td><td class="fielddoc">
<p>Lock control 2: address area 0x20 to 0x2F - transceiver control macros. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9af20d803ffa01452134a19629caeffd53"></a>LK2C&#160;</td><td class="fielddoc">
<p>Lock control 3: address area 0x30 to 0x3F - unused register range macros. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9a75b017fc1f66f7fa17889da8ea2d0765"></a>LK3C&#160;</td><td class="fielddoc">
<p>Lock control 4: address area 0x40 to 0x4F - WAKE pin control macros. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9a8b0de7661adc437c0af1e3e9e0c03ba7"></a>LK4C&#160;</td><td class="fielddoc">
<p>Lock control 5: address area 0x50 to 0x5F. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9a283ac27289e1c836b474066385d7ca27"></a>LK5C&#160;</td><td class="fielddoc">
<p>Lock control 6: address area 0x68 to 0x6F macros. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9a284f5d3209c6cbfc2f47e33dd1c8fb04"></a>LK6C&#160;</td><td class="fielddoc">
<p>Lock control All: address area 0x10 to 0x6F macros. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga59009e638ca7c7fe656bcf0447a32ee9af9d8b542a1e22150a2d7782debd071d3"></a>LKAC&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00317">317</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba1000758e95ad8bb10ef59c34ed18bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gaba1000758e95ad8bb10ef59c34ed18bf">sbc_main_nms_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main status register, normal mode status (0x03). </p>
<p>Implements : sbc_main_nms_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaba1000758e95ad8bb10ef59c34ed18bfaacafffd3c38934fe0e9227ad2d425d6e"></a>SBC_UJA_MAIN_NMS_NORMAL&#160;</td><td class="fielddoc">
<p>UJA116xA has entered Normal mode (after power-up) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaba1000758e95ad8bb10ef59c34ed18bfaa94b32495d636b0d4286e870cd3378b3"></a>SBC_UJA_MAIN_NMS_PWR_UP&#160;</td><td class="fielddoc">
<p>UJA116xA has powered up but has not yet switched to Normal mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00214">214</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79a8b2be05b51216eb54e7600a74b8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga79a8b2be05b51216eb54e7600a74b8dc">sbc_main_otws_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main status register, Overtemperature warning status (0x03). </p>
<p>Implements : sbc_main_otws_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga79a8b2be05b51216eb54e7600a74b8dca2f6c46176998f11f88b9d8bcb09a46e8"></a>SBC_UJA_MAIN_OTWS_BELOW&#160;</td><td class="fielddoc">
<p>IC temperature below overtemperature warning threshold. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga79a8b2be05b51216eb54e7600a74b8dca01e570dfb8f9b63e4fd3452453769692"></a>SBC_UJA_MAIN_OTWS_ABOVE&#160;</td><td class="fielddoc">
<p>IC temperature above overtemperature warning threshold. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00202">202</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50b6abcc77fd1c353d6df7c271b289b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga50b6abcc77fd1c353d6df7c271b289b4">sbc_main_rss_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main status register, Reset source status (0x03). </p>
<p>Implements : sbc_main_rss_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a2d845a7901e4cf1de43c72b7ca10a0e9"></a>SBC_UJA_MAIN_RSS_OFF_MODE&#160;</td><td class="fielddoc">
<p>Left Off mode (power-on). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a8bc958c822275740289cf39179190d5b"></a>SBC_UJA_MAIN_RSS_CAN_WAKEUP&#160;</td><td class="fielddoc">
<p>CAN wake-up in Sleep mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a006dbbd61965a3a1ebc8dc5a8f1e584c"></a>SBC_UJA_MAIN_RSS_SLP_WAKEUP&#160;</td><td class="fielddoc">
<p>Wake-up via WAKE pin in Sleep mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a54abf9d07e102fb2cc270f44460f0a56"></a>SBC_UJA_MAIN_RSS_OVF_SLP&#160;</td><td class="fielddoc">
<p>Watchdog overflow in Sleep mode (Timeout mode). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a52b5c7e3adbddb0bf7bf9a3c7c05ddd3"></a>SBC_UJA_MAIN_RSS_DIAG_WAKEUP&#160;</td><td class="fielddoc">
<p>Diagnostic wake-up in Sleep mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4aae38746e9cf5caa3d98e9d059cb394be"></a>SBC_UJA_MAIN_RSS_WATCH_TRIG&#160;</td><td class="fielddoc">
<p>Watchdog triggered too early (Window mode). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4af7a97bb970c4adbf72413135928b517d"></a>SBC_UJA_MAIN_RSS_WATCH_OVF&#160;</td><td class="fielddoc">
<p>Watchdog overflow (Window mode or Timeout mode with WDF = 1) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a07743958c37c82fe9b7ddc8351e70cd7"></a>SBC_UJA_MAIN_RSS_ILLEG_WATCH&#160;</td><td class="fielddoc">
<p>Illegal watchdog mode control access. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a01d5cd373826c632713492eb3c241b3b"></a>SBC_UJA_MAIN_RSS_RSTN_PULDW&#160;</td><td class="fielddoc">
<p>RSTN pulled down externally. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a563a0226907c64918ef86938d3f4a554"></a>SBC_UJA_MAIN_RSS_LFT_OVERTM&#160;</td><td class="fielddoc">
<p>Left Overtemp mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a829d17e79584fce469a2b85a0a3f9d8b"></a>SBC_UJA_MAIN_RSS_V1_UNDERV&#160;</td><td class="fielddoc">
<p>V1 undervoltage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a13f29d84e134a2cff5fa010b84de5948"></a>SBC_UJA_MAIN_RSS_ILLEG_SLP&#160;</td><td class="fielddoc">
<p>Illegal Sleep mode command received. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga50b6abcc77fd1c353d6df7c271b289b4a3e724b7b9751170243c3fb05b5141c1a"></a>SBC_UJA_MAIN_RSS_WAKE_SLP&#160;</td><td class="fielddoc">
<p>Wake-up from Sleep mode due to a frame detect error </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00226">226</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4630d8955028b5532168f9bf1c7d340"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gaa4630d8955028b5532168f9bf1c7d340">sbc_mode_mc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode control register, mode control (0x01) </p>
<p>Implements : sbc_mode_mc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaa4630d8955028b5532168f9bf1c7d340aae954c163c9a3e25f50bcd984d8338e6"></a>SBC_UJA_MODE_MC_SLEEP&#160;</td><td class="fielddoc">
<p>Sleep mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4630d8955028b5532168f9bf1c7d340a723b9724ec62dbde3f8fbe587bb00a02"></a>SBC_UJA_MODE_MC_STANDBY&#160;</td><td class="fielddoc">
<p>Standby mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4630d8955028b5532168f9bf1c7d340ae792cd1b129906da4b99c18fcc434317"></a>SBC_UJA_MODE_MC_NORMAL&#160;</td><td class="fielddoc">
<p>Normal mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00165">165</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cba36b0cff5a50cb0080793cbdd1d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga2cba36b0cff5a50cb0080793cbdd1d09">sbc_mtpnv_stat_eccs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV status register, error correction code status (0x70). </p>
<p>Implements : sbc_mtpnv_stat_eccs_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga2cba36b0cff5a50cb0080793cbdd1d09a6c6e3f7ef65198aaf206fd5ed89a7a17"></a>SBC_UJA_MTPNV_STAT_ECCS_NO&#160;</td><td class="fielddoc">
<p>No bit failure detected in non-volatile memory. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga2cba36b0cff5a50cb0080793cbdd1d09ae26b4d57874cb50cd6688d61b942bc17"></a>SBC_UJA_MTPNV_STAT_ECCS&#160;</td><td class="fielddoc">
<p>Bit failure detected and corrected in non-volatile memory. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00974">974</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabfff409082e8c061d6da2ab9206d82b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gabfff409082e8c061d6da2ab9206d82b6">sbc_mtpnv_stat_nvmps_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MTPNV status register, non-volatile memory programming status (0x70). </p>
<p>Implements : sbc_mtpnv_stat_nvmps_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggabfff409082e8c061d6da2ab9206d82b6a85fe5971ab5d74ee500dc19a21afd7d6"></a>SBC_UJA_MTPNV_STAT_NVMPS_NO&#160;</td><td class="fielddoc">
<p>MTPNV memory cannot be overwritten. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggabfff409082e8c061d6da2ab9206d82b6a99b3e3631171041d30bfea99a24cefba"></a>SBC_UJA_MTPNV_STAT_NVMPS&#160;</td><td class="fielddoc">
<p>MTPNV memory is ready to be reprogrammed. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00986">986</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bece500b530982ab2ceec8c57e92c7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga1bece500b530982ab2ceec8c57e92c7b">sbc_register_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register map. </p>
<p>Implements : sbc_register_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7badcfc3473da530192703c628014ad27b7"></a>SBC_UJA_WTDOG_CTR&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba9d70e716f033d8a14839a20330c05c85"></a>SBC_UJA_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7baf195dd7b9a2fc622d4dfa9beb9cb26c3"></a>SBC_UJA_FAIL_SAFE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba8d803a130254217a5c1adc27794b6407"></a>SBC_UJA_MAIN&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba7383f42c0fc4784a2bb50c5c766cfd13"></a>SBC_UJA_SYSTEM_EVNT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba087a6c1f1d60d075ce87f5a785c51ec9"></a>SBC_UJA_WTDOG_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba2b7ba57074b2434cfa5e4231d116ff3a"></a>SBC_UJA_MEMORY_0&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba070752a3a58f7b37767d0bcb22e03e26"></a>SBC_UJA_MEMORY_1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7babc15223940c99a7bdb92b3108146526a"></a>SBC_UJA_MEMORY_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba5a18078a1180c3ec83c869a8ef83e361"></a>SBC_UJA_MEMORY_3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba33fd0b10b7be8929a8e4b0fd381f43af"></a>SBC_UJA_LOCK&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba45742e95b3b1f0806b43cb343c2616bd"></a>SBC_UJA_REGULATOR&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7badb4cb9256418743456da21b6269fb168"></a>SBC_UJA_SUPPLY_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba6077ddcfafd2af40cf498f5dc99daabc"></a>SBC_UJA_SUPPLY_EVNT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7bab1c641b2e3db1a1a3e3a76c544780dd3"></a>SBC_UJA_CAN&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7badac065de059bb6e4cb2fe88856da268c"></a>SBC_UJA_TRANS_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba79c7da471bd0f444fe5cec9016e7d77a"></a>SBC_UJA_TRANS_EVNT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7bae30e0cfe1b554a4b8771c1a0857bf325"></a>SBC_UJA_DAT_RATE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7bad1e8936bb16ff61de881cd793514813c"></a>SBC_UJA_IDENTIF_0&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba9babb4fa7ff586f66ff58c96557c8c2f"></a>SBC_UJA_IDENTIF_1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba7616418798f1b29718909766a61f2323"></a>SBC_UJA_IDENTIF_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba2b8e1be9c170ba7d38e75db58aff496a"></a>SBC_UJA_IDENTIF_3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7baccc0beb03feb454adc504ebee9ab1a40"></a>SBC_UJA_MASK_0&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba3257efa4f3b6ec1890f325aca90fcc4b"></a>SBC_UJA_MASK_1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba571580391b46446c0b878deee497aaf7"></a>SBC_UJA_MASK_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba0579dd2c2a2a9047c583c54672efb8c1"></a>SBC_UJA_MASK_3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba04ee52e49ad430c2a2d42461e0b63005"></a>SBC_UJA_FRAME_CTR&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba69dd94ba21e442adf867d81f4093004b"></a>SBC_UJA_DAT_MASK_0&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba9ada8661ecfffcd7cf4ba872d20ddfbb"></a>SBC_UJA_DAT_MASK_1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba7260ccc0f3400b025907b182e9798309"></a>SBC_UJA_DAT_MASK_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7bab89cbd46ed2a4d9df2114eed5166aff2"></a>SBC_UJA_DAT_MASK_3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7bad6a2d5da79d3ebc426e7c04a1bcb2638"></a>SBC_UJA_DAT_MASK_4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba40f0aa0c84ee13cc18c454548026d0d6"></a>SBC_UJA_DAT_MASK_5&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba8b762c10ba7e9e2039068bf0bb34b599"></a>SBC_UJA_DAT_MASK_6&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba40033993122f38de29051ec4354ea265"></a>SBC_UJA_DAT_MASK_7&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba8f7b3532496c4be5c7f335b46cafcaae"></a>SBC_UJA_WAKE_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7babf28363d13a28342ed1b46f55de485dd"></a>SBC_UJA_WAKE_EN&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba794f84969d3424c194dc8f26e692a318"></a>SBC_UJA_GL_EVNT_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba748b9709408a91cfcd320b649da41642"></a>SBC_UJA_SYS_EVNT_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba072d6debe0bc6a8dd85810baad78d473"></a>SBC_UJA_SUP_EVNT_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7baf8ecf02bb195656633705397ba07af39"></a>SBC_UJA_TRANS_EVNT_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba53f9b0f552e72f9e403e82cbbc0f36f2"></a>SBC_UJA_WAKE_EVNT_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba912ea85455a244475abfd053b73b8303"></a>SBC_UJA_MTPNV_STAT&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba4947cb4e7f924f812fb197f590e9e2a4"></a>SBC_UJA_START_UP&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7ba9acbd862c6b647a906eee00403bcc9f1"></a>SBC_UJA_SBC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7baa281ae4f1661d813ca07141ecb9eb07d"></a>SBC_UJA_MTPNV_CRC&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1bece500b530982ab2ceec8c57e92c7baf3a6324d716b89f7be0034628fdeebb1"></a>SBC_UJA_IDENTIF&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00051">51</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga151e1810d93549211322004963e568b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga151e1810d93549211322004963e568b7">sbc_regulator_pdc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator control register, power distribution control (0x10). PDC is not available on UJA1168 device variants, use any of these two values, the value written to the device will be ignored. </p>
<p>Implements : sbc_regulator_pdc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga151e1810d93549211322004963e568b7ab3c87abbfb79ee3b72f49341f1de0c17"></a>SBC_UJA_REGULATOR_PDC_HV&#160;</td><td class="fielddoc">
<p>V1 threshold current for activating the external PNP transistor, load current rising; Ith(act)PNP (higher value) V1 threshold current for deactivating the external PNP transistor, load current falling; Ith(deact)PNP (higher value). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga151e1810d93549211322004963e568b7a55e53a25da80d438d93a324707fe6e6f"></a>SBC_UJA_REGULATOR_PDC_LV&#160;</td><td class="fielddoc">
<p>V1 threshold current for activating the external PNP transistor; load current rising; Ith(act)PNP (lower value) V1 threshold current for deactivating the external PNP transistor; load current falling; Ith(deact)PNP (lower value). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00344">344</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99b58e9ee93da53e2449f845d160fddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga99b58e9ee93da53e2449f845d160fddb">sbc_regulator_v1rtc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator control register, set V1 reset threshold (0x10). </p>
<p>Implements : sbc_regulator_v1rtc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga99b58e9ee93da53e2449f845d160fddba521d0218eb7c6bb549e3b04dc2d50d8a"></a>SBC_UJA_REGULATOR_V1RTC_90&#160;</td><td class="fielddoc">
<p>Reset threshold set to 90 % of V1 nominal output voltage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99b58e9ee93da53e2449f845d160fddba7c936ea84a59287acbd1a098460cb878"></a>SBC_UJA_REGULATOR_V1RTC_80&#160;</td><td class="fielddoc">
<p>Reset threshold set to 80 % of V1 nominal output voltage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99b58e9ee93da53e2449f845d160fddba84a16acc38046bb78ed0651eb5cd2b95"></a>SBC_UJA_REGULATOR_V1RTC_70&#160;</td><td class="fielddoc">
<p>Reset threshold set to 70 % of V1 nominal output voltage. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99b58e9ee93da53e2449f845d160fddba26bb19738dbaa30c0f0988e077d05ae1"></a>SBC_UJA_REGULATOR_V1RTC_60&#160;</td><td class="fielddoc">
<p>Reset threshold set to 60 % of V1 nominal output voltage. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00378">378</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga406d1c71f02c6c8ed3716365fe556274"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga406d1c71f02c6c8ed3716365fe556274">sbc_regulator_v2c_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator control register, V2/VEXT configuration (0x10). </p>
<p>Implements : sbc_regulator_v2c_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga406d1c71f02c6c8ed3716365fe556274a87950fc72b1369dff388ebdfca2be97f"></a>SBC_UJA_REGULATOR_V2C_OFF&#160;</td><td class="fielddoc">
<p>V2/VEXT off in all modes. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga406d1c71f02c6c8ed3716365fe556274a400629910387009e6ed8436baed2c19f"></a>SBC_UJA_REGULATOR_V2C_N&#160;</td><td class="fielddoc">
<p>V2/VEXT on in Normal mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga406d1c71f02c6c8ed3716365fe556274a269dd6b8fbe190d12c7715298b8a0357"></a>SBC_UJA_REGULATOR_V2C_N_S_R&#160;</td><td class="fielddoc">
<p>V2/VEXT on in Normal, Standby and Reset modes. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga406d1c71f02c6c8ed3716365fe556274a28f0ad3996de2127e278930df4f09a4c"></a>SBC_UJA_REGULATOR_V2C_N_S_S_R&#160;</td><td class="fielddoc">
<p>V2/VEXT on in Normal, Standby, Sleep and Reset modes. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00362">362</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga965a403ecd3388080f1a27fcfa946cea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga965a403ecd3388080f1a27fcfa946cea">sbc_sbc_fnmc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, Forced Normal mode control (0x74). </p>
<p>Implements : sbc_sbc_fnmc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga965a403ecd3388080f1a27fcfa946ceaaf149c80b881eb94f5e2f98c0354f4f58"></a>SBC_UJA_SBC_FNMC_DIS&#160;</td><td class="fielddoc">
<p>Forced Normal mode disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga965a403ecd3388080f1a27fcfa946ceaaa4a444c0eef5e2f6facbca4045de9707"></a>SBC_UJA_SBC_FNMC_EN&#160;</td><td class="fielddoc">
<p>Forced Normal mode enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l01043">1043</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3697628c6124bae789fe8b5a275f96f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga3697628c6124bae789fe8b5a275f96f1">sbc_sbc_sdmc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, Software Development mode control (0x74). </p>
<p>Implements : sbc_sbc_sdmc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga3697628c6124bae789fe8b5a275f96f1a925beb5e08ca5388b782d674dea55310"></a>SBC_UJA_SBC_SDMC_DIS&#160;</td><td class="fielddoc">
<p>Software Development mode disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga3697628c6124bae789fe8b5a275f96f1a93415e6bc23860bb16a6331cd6877d3d"></a>SBC_UJA_SBC_SDMC_EN&#160;</td><td class="fielddoc">
<p>Software Development mode enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l01056">1056</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a5864b4c82c1cd9c1e8c3854bd7176a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga2a5864b4c82c1cd9c1e8c3854bd7176a">sbc_sbc_slpc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, Sleep control (0x74). </p>
<p>Implements : sbc_sbc_slpc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga2a5864b4c82c1cd9c1e8c3854bd7176aa56ffb037f4df57a816402863ce2a2679"></a>SBC_UJA_SBC_SLPC_AC&#160;</td><td class="fielddoc">
<p>Sleep mode commands accepted. Factory preset value. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga2a5864b4c82c1cd9c1e8c3854bd7176aaf625d6d84a5697939346d20f8e279844"></a>SBC_UJA_SBC_SLPC_IG&#160;</td><td class="fielddoc">
<p>Sleep mode commands ignored. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l01069">1069</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82ec358d20da3a8cbca9e44024b6152d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga82ec358d20da3a8cbca9e44024b6152d">sbc_sbc_v1rtsuc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up (0x74). </p>
<p>Implements : sbc_sbc_v1rtsuc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga82ec358d20da3a8cbca9e44024b6152daefeaec0cd45d809d9f117703f2e33bd8"></a>SBC_UJA_SBC_V1RTSUC_90&#160;</td><td class="fielddoc">
<p>V1 undervoltage detection at 90 % of nominal value at start-up (V1RTC = 00). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga82ec358d20da3a8cbca9e44024b6152daebb55fc28f4ed46c5d76f0179ff35e94"></a>SBC_UJA_SBC_V1RTSUC_80&#160;</td><td class="fielddoc">
<p>V1 undervoltage detection at 80 % of nominal value at start-up (V1RTC = 01). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga82ec358d20da3a8cbca9e44024b6152da894d363de5db9c46e75d254d747752a0"></a>SBC_UJA_SBC_V1RTSUC_70&#160;</td><td class="fielddoc">
<p>V1 undervoltage detection at 70 % of nominal value at start-up V1RTC = 10). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga82ec358d20da3a8cbca9e44024b6152da1506c08e2633a1a04903c4767ed2acab"></a>SBC_UJA_SBC_V1RTSUC_60&#160;</td><td class="fielddoc">
<p>V1 undervoltage detection at 60 % of nominal value at start-up (V1RTC = 11). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l01027">1027</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9f99cff1c6e154580e0b679d20de3ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gac9f99cff1c6e154580e0b679d20de3ff">sbc_start_up_rlc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register, RSTN output reset pulse width macros (0x73). </p>
<p>Implements : sbc_start_up_rlc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac9f99cff1c6e154580e0b679d20de3ffa3afcf8d13628872f103ec014df07194b"></a>SBC_UJA_START_UP_RLC_20_25p0&#160;</td><td class="fielddoc">
<p>Tw(rst) = 20 ms to 25 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac9f99cff1c6e154580e0b679d20de3ffa6aef7fca5ed0dc7f881d23e1ec8320a8"></a>SBC_UJA_START_UP_RLC_10_12p5&#160;</td><td class="fielddoc">
<p>Tw(rst) = 10 ms to 12.5 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac9f99cff1c6e154580e0b679d20de3ffa3b4e43360ff7eb5bf2925e4c66a0c7a4"></a>SBC_UJA_START_UP_RLC_03p6_05&#160;</td><td class="fielddoc">
<p>Tw(rst) = 3.6 ms to 5 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac9f99cff1c6e154580e0b679d20de3ffa36f31f92f154141c87b6b3701cf0c576"></a>SBC_UJA_START_UP_RLC_01_01p5&#160;</td><td class="fielddoc">
<p>Tw(rst) = 1 ms to 1.5 ms. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00998">998</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaecf001ab499b0a2e6e3f04771dc8b047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gaecf001ab499b0a2e6e3f04771dc8b047">sbc_start_up_v2suc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start-up control register, V2/VEXT start-up control (0x73). </p>
<p>Implements : sbc_start_up_v2suc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaecf001ab499b0a2e6e3f04771dc8b047a5e559b91566e3697833e5fd12cdf83f8"></a>SBC_UJA_START_UP_V2SUC_00&#160;</td><td class="fielddoc">
<p>bits V2C/VEXTC set to 00 at power-up. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaecf001ab499b0a2e6e3f04771dc8b047aab358542dd303f1f3c27b462b4626af9"></a>SBC_UJA_START_UP_V2SUC_11&#160;</td><td class="fielddoc">
<p>bits V2C/VEXTC set to 11 at power-up. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l01014">1014</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc1ee8d59400160ff68bf8d53dec830a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gadc1ee8d59400160ff68bf8d53dec830a">sbc_sup_evnt_stat_v1u_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply event status register, V1 undervoltage (0x62). </p>
<p>Implements : sbc_sup_evnt_stat_v1u_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggadc1ee8d59400160ff68bf8d53dec830aaed0eb246caecdf74b522db9ed0d78e40"></a>SBC_UJA_SUP_EVNT_STAT_V1U_NO&#160;</td><td class="fielddoc">
<p>no V1 undervoltage event captured. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadc1ee8d59400160ff68bf8d53dec830aadd37931a5a8b22d7e3ad01053d650a59"></a>SBC_UJA_SUP_EVNT_STAT_V1U&#160;</td><td class="fielddoc">
<p>voltage on V1 has dropped below the 90 % undervoltage threshold while V1 is active (event is not captured in Sleep mode because V1 is off); V1U event capture is independent of the setting of bits V1RTC. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00876">876</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f669dc0bffa660e97f76aa734e07929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga8f669dc0bffa660e97f76aa734e07929">sbc_sup_evnt_stat_v2o_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply event status register, V2/VEXT overvoltage (0x62). </p>
<p>Implements : sbc_sup_evnt_stat_v2o_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga8f669dc0bffa660e97f76aa734e07929a79be6dd8a571125d2e35552d32ed4ea7"></a>SBC_UJA_SUP_EVNT_STAT_V2O_NO&#160;</td><td class="fielddoc">
<p>No V2/VEXT overvoltage event captured. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga8f669dc0bffa660e97f76aa734e07929ae4000751115e534f1f8b674faa38b26a"></a>SBC_UJA_SUP_EVNT_STAT_V2O&#160;</td><td class="fielddoc">
<p>V2/VEXT overvoltage event captured. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00852">852</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc3304b85369c45e54dadee588dbd701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gacc3304b85369c45e54dadee588dbd701">sbc_sup_evnt_stat_v2u_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply event status register, V2/VEXT undervoltage (0x62). </p>
<p>Implements : sbc_sup_evnt_stat_v2u_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggacc3304b85369c45e54dadee588dbd701a8be82b00c08e0dd1e200175201e75933"></a>SBC_UJA_SUP_EVNT_STAT_V2U_NO&#160;</td><td class="fielddoc">
<p>No V2/VEXT undervoltage event captured. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggacc3304b85369c45e54dadee588dbd701afbe1f982f33e3c9ab6ccf4d72075e084"></a>SBC_UJA_SUP_EVNT_STAT_V2U&#160;</td><td class="fielddoc">
<p>V2/VEXT undervoltage event captured. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00864">864</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05448388cfecd25168557f4bbb2086bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga05448388cfecd25168557f4bbb2086bd">sbc_supply_evnt_v1ue_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply event capture enable register, V1 undervoltage enable (0x1C). </p>
<p>Implements : sbc_supply_evnt_v1ue_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga05448388cfecd25168557f4bbb2086bda172794b680845fd7b528cb2eb919acc7"></a>SBC_UJA_SUPPLY_EVNT_V1UE_DIS&#160;</td><td class="fielddoc">
<p>V1 undervoltage detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga05448388cfecd25168557f4bbb2086bda2886c74c8e911e8cc1fd6394b378718f"></a>SBC_UJA_SUPPLY_EVNT_V1UE_EN&#160;</td><td class="fielddoc">
<p>V1 undervoltage detection enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00448">448</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac54c64925179e239e9536891567dbb5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gac54c64925179e239e9536891567dbb5c">sbc_supply_evnt_v2oe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply event capture enable register, V2/VEXT overvoltage enable (0x1C). </p>
<p>Implements : sbc_supply_evnt_v2oe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac54c64925179e239e9536891567dbb5ca2610b28a65efa33974a6ec0911c940b1"></a>SBC_UJA_SUPPLY_EVNT_V2OE_DIS&#160;</td><td class="fielddoc">
<p>V2/VEXT overvoltage detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac54c64925179e239e9536891567dbb5cad8e0a3f2afa92856141e7a75b416a6df"></a>SBC_UJA_SUPPLY_EVNT_V2OE_EN&#160;</td><td class="fielddoc">
<p>V2/VEXT overvoltage detection enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00423">423</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0d4f287f3150e805f530df748c62194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gac0d4f287f3150e805f530df748c62194">sbc_supply_evnt_v2ue_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply event capture enable register, V2/VEXT undervoltage enable (0x1C). </p>
<p>Implements : sbc_supply_evnt_v2ue_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac0d4f287f3150e805f530df748c62194a0b558762a3eb504b5e334ea50907ba49"></a>SBC_UJA_SUPPLY_EVNT_V2UE_DIS&#160;</td><td class="fielddoc">
<p>V2/VEXT undervoltage detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac0d4f287f3150e805f530df748c62194ad7ec22007277dfb8d512d867384084c4"></a>SBC_UJA_SUPPLY_EVNT_V2UE_EN&#160;</td><td class="fielddoc">
<p>V2/VEXT undervoltage detection enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00436">436</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29a92eac198b23c79a0d18b31a53ed11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga29a92eac198b23c79a0d18b31a53ed11">sbc_supply_stat_v1s_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register, V1 status (0x1B). </p>
<p>Implements : sbc_supply_stat_v1s_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga29a92eac198b23c79a0d18b31a53ed11ae9ee23e4e01ca6ae238f85bccb6133d7"></a>SBC_UJA_SUPPLY_STAT_V1S_VAB&#160;</td><td class="fielddoc">
<p>V1 output voltage above 90 % undervoltage threshold. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga29a92eac198b23c79a0d18b31a53ed11a8d476f2ba635a8f774188314e1100c35"></a>SBC_UJA_SUPPLY_STAT_V1S_VBE&#160;</td><td class="fielddoc">
<p>V1 output voltage below 90 % undervoltage threshold. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00410">410</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c1f13eca124625d2756301a77d9bb36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga6c1f13eca124625d2756301a77d9bb36">sbc_supply_stat_v2s_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply voltage status register, V2/VEXT status (0x1B). </p>
<p>Implements : sbc_supply_stat_v2s_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6c1f13eca124625d2756301a77d9bb36a0b77ce7494f03b1d7f140cf531b61338"></a>SBC_UJA_SUPPLY_STAT_V2S_VOK&#160;</td><td class="fielddoc">
<p>V2/VEXT voltage ok. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6c1f13eca124625d2756301a77d9bb36a6464cb57ad1a4f0beda2ca4fd9e182e9"></a>SBC_UJA_SUPPLY_STAT_V2S_VBE&#160;</td><td class="fielddoc">
<p>V2/VEXT output voltage below undervoltage threshold </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6c1f13eca124625d2756301a77d9bb36ae9f79392b5fb984a3182e567452ae64e"></a>SBC_UJA_SUPPLY_STAT_V2S_VAB&#160;</td><td class="fielddoc">
<p>V2/VEXT output voltage above overvoltage threshold </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6c1f13eca124625d2756301a77d9bb36a6394026056a229f0a5087788b79e0534"></a>SBC_UJA_SUPPLY_STAT_V2S_DIS&#160;</td><td class="fielddoc">
<p>V2/VEXT disabled </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00394">394</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ea89872514bea569a9d1b6c9e3203fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga4ea89872514bea569a9d1b6c9e3203fa">sbc_sys_evnt_otwe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System event capture enable, overtemperature warning enable (0x04). </p>
<p>Implements : sbc_sys_evnt_otwe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga4ea89872514bea569a9d1b6c9e3203faacce60996fbd9c5c19ee2727177b94147"></a>SBC_UJA_SYS_EVNT_OTWE_DIS&#160;</td><td class="fielddoc">
<p>Overtemperature warning disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4ea89872514bea569a9d1b6c9e3203faa0e3129851bcfb06dbc16d5baf425ccdf"></a>SBC_UJA_SYS_EVNT_OTWE_EN&#160;</td><td class="fielddoc">
<p>Overtemperature warning enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00251">251</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24d56f700fde7a512a53b6398d284c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga24d56f700fde7a512a53b6398d284c43">sbc_sys_evnt_spife_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System event capture enable, SPI failure enable (0x04). </p>
<p>Implements : sbc_sys_evnt_spife_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga24d56f700fde7a512a53b6398d284c43ace09c4b59e01f826af2c27157f0ba6a9"></a>SBC_UJA_SYS_EVNT_SPIFE_DIS&#160;</td><td class="fielddoc">
<p>SPI failure detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga24d56f700fde7a512a53b6398d284c43a6bc12e4a0693587a01980438fa9d44b3"></a>SBC_UJA_SYS_EVNT_SPIFE_EN&#160;</td><td class="fielddoc">
<p>SPI failure detection enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00263">263</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a8cfb6442b3e8ba291739a97748574a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga3a8cfb6442b3e8ba291739a97748574a">sbc_sys_evnt_stat_otw_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System event status register, overtemperature warning (0x61). </p>
<p>Implements : sbc_sys_evnt_stat_otw_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga3a8cfb6442b3e8ba291739a97748574aae588253c2cf9e8b8d3bcc48a62448388"></a>SBC_UJA_SYS_EVNT_STAT_OTW_NO&#160;</td><td class="fielddoc">
<p>Overtemperature not detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga3a8cfb6442b3e8ba291739a97748574aac9d261f3fee3ea01b232299ae5856807"></a>SBC_UJA_SYS_EVNT_STAT_OTW&#160;</td><td class="fielddoc">
<p>The global chip temperature has exceeded the overtemperature warning threshold, Tth(warn)otp (not in Sleep mode). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00809">809</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ec1cd51d6a7a181267ccd9cefe0175e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga7ec1cd51d6a7a181267ccd9cefe0175e">sbc_sys_evnt_stat_po_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System event status register, power-on (0x61). </p>
<p>Implements : sbc_sys_evnt_stat_po_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga7ec1cd51d6a7a181267ccd9cefe0175eaac303cd94bbc6b5944bf4e6dc6c1bc5b"></a>SBC_UJA_SYS_EVNT_STAT_PO_NO&#160;</td><td class="fielddoc">
<p>No recent battery power-on. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga7ec1cd51d6a7a181267ccd9cefe0175ea5f98e4fc82938d2268ab2380e797faae"></a>SBC_UJA_SYS_EVNT_STAT_PO&#160;</td><td class="fielddoc">
<p>The UJA116xA has left Off mode after battery power-on. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00797">797</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bcb88916304450a5d1f86bf1eb8cac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga7bcb88916304450a5d1f86bf1eb8cac9">sbc_sys_evnt_stat_spif_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System event status register, SPI failure (0x61). </p>
<p>Implements : sbc_sys_evnt_stat_spif_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga7bcb88916304450a5d1f86bf1eb8cac9ad8981810af33348d77e86e722d083a4c"></a>SBC_UJA_SYS_EVNT_STAT_SPIF_NO&#160;</td><td class="fielddoc">
<p>No SPI failure detected </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga7bcb88916304450a5d1f86bf1eb8cac9ab2a24f51dd3b766acdcb5bba3e593d40"></a>SBC_UJA_SYS_EVNT_STAT_SPIF&#160;</td><td class="fielddoc">
<p>SPI clock count error (only 16-, 24- and 32-bit commands are valid), illegal WMC, NWP or MC code or attempted write access to locked register (not in Sleep mode) </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00822">822</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a3ad173646dbea698a954a588891e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga7a3ad173646dbea698a954a588891e49">sbc_sys_evnt_stat_wdf_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System event status register, watchdog failure (0x61). </p>
<p>Implements : sbc_sys_evnt_stat_wdf_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga7a3ad173646dbea698a954a588891e49ab9b23d771d9c5558d3eaf7b603e94b0a"></a>SBC_UJA_SYS_EVNT_STAT_WDF_NO&#160;</td><td class="fielddoc">
<p>No watchdog failure event captured </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga7a3ad173646dbea698a954a588891e49a1dcba9f841046376715f6be3f701d9bc"></a>SBC_UJA_SYS_EVNT_STAT_WDF&#160;</td><td class="fielddoc">
<p>Watchdog overflow in Window or Timeout mode or watchdog triggered too early in Window mode; a system reset is triggered immediately in response to a watchdog failure in Window mode; when the watchdog overflows in Timeout mode, a system reset is only performed if a WDF is already pending (WDF = 1). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00836">836</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdf69b7f45282cf73d6d84da58ac726b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gacdf69b7f45282cf73d6d84da58ac726b">sbc_trans_evnt_cbse_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver event capture enable register, CAN-bus silence enable (0x23). </p>
<p>Implements : sbc_trans_evnt_cbse_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggacdf69b7f45282cf73d6d84da58ac726ba6f31a34f0414829c0761c8a6ffb01bd7"></a>SBC_UJA_TRANS_EVNT_CBSE_DIS&#160;</td><td class="fielddoc">
<p>CAN-bus silence detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggacdf69b7f45282cf73d6d84da58ac726ba05b2c5c6f8f5aa81484e253467ec61a4"></a>SBC_UJA_TRANS_EVNT_CBSE_EN&#160;</td><td class="fielddoc">
<p>CAN-bus silence detection enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00597">597</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f45a943481d785f425a7bc32d99088f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga3f45a943481d785f425a7bc32d99088f">sbc_trans_evnt_cfe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver event capture enable register, CAN failure enable (0x23). </p>
<p>Implements : sbc_trans_evnt_cfe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga3f45a943481d785f425a7bc32d99088fa52bd013a577fa8f0dc59b6be9f20a7e1"></a>SBC_UJA_TRANS_EVNT_CFE_DIS&#160;</td><td class="fielddoc">
<p>CAN failure detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga3f45a943481d785f425a7bc32d99088fad4bf5ad96534a62e48a5324176c24368"></a>SBC_UJA_TRANS_EVNT_CFE_EN&#160;</td><td class="fielddoc">
<p>CAN failure detection enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00609">609</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86bbe86d52afd1060e8406281d56e487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga86bbe86d52afd1060e8406281d56e487">sbc_trans_evnt_cwe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver event capture enable register, CAN wake-up enable (0x23). </p>
<p>Implements : sbc_trans_evnt_cwe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga86bbe86d52afd1060e8406281d56e487af123d9311b784bea50ff4fe6d171641f"></a>SBC_UJA_TRANS_EVNT_CWE_DIS&#160;</td><td class="fielddoc">
<p>CAN wake-up detection disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86bbe86d52afd1060e8406281d56e487a8d3c484bec6afe40e13fe754cb4dd25d"></a>SBC_UJA_TRANS_EVNT_CWE_EN&#160;</td><td class="fielddoc">
<p>CAN wake-up detection enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00621">621</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85e71378e823b661cb2c25b0a8e2b9e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga85e71378e823b661cb2c25b0a8e2b9e3">sbc_trans_evnt_stat_cbs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver event status register, CAN-bus status (0x63). </p>
<p>Implements : sbc_trans_evnt_stat_cbs_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga85e71378e823b661cb2c25b0a8e2b9e3abb221dd45192f6fd2070706601fea0b8"></a>SBC_UJA_TRANS_EVNT_STAT_CBS_NO&#160;</td><td class="fielddoc">
<p>CAN-bus active. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga85e71378e823b661cb2c25b0a8e2b9e3a0218535da4bed19785813489fb7d7c5f"></a>SBC_UJA_TRANS_EVNT_STAT_CBS&#160;</td><td class="fielddoc">
<p>No activity on CAN-bus for tto(silence) (detected only when CBSE = 1 while bus active). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00903">903</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccd97523e5368f6281b1e4f1936e67df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gaccd97523e5368f6281b1e4f1936e67df">sbc_trans_evnt_stat_cf_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver event status register, CAN failure (0x63). </p>
<p>Implements : sbc_trans_evnt_stat_cf_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaccd97523e5368f6281b1e4f1936e67dfa1f6849237eba0bba46c0bffcf065faaa"></a>SBC_UJA_TRANS_EVNT_STAT_CF_NO&#160;</td><td class="fielddoc">
<p>No CAN failure detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaccd97523e5368f6281b1e4f1936e67dfabec535fa2a82e5fbfec57f3fc029f6ab"></a>SBC_UJA_TRANS_EVNT_STAT_CF&#160;</td><td class="fielddoc">
<p>CAN transceiver deactivated due to VCAN undervoltage OR dominant clamped TXD (not in Sleep mode) </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00916">916</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga756d9c793c30f482d845e5d9729d44fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga756d9c793c30f482d845e5d9729d44fb">sbc_trans_evnt_stat_cw_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver event status register, CAN wake-up (0x63). </p>
<p>Implements : sbc_trans_evnt_stat_cw_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga756d9c793c30f482d845e5d9729d44fbae8dfb2eaf8581dec6220e2b0fe3c8544"></a>SBC_UJA_TRANS_EVNT_STAT_CW_NO&#160;</td><td class="fielddoc">
<p>No CAN wake-up event detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga756d9c793c30f482d845e5d9729d44fba7a67fbc55578333863c79804b8f854b2"></a>SBC_UJA_TRANS_EVNT_STAT_CW&#160;</td><td class="fielddoc">
<p>CAN wake-up event detected while the transceiver is in CAN Offline Mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00929">929</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0681daec3608dc18db427fc2657e7b50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga0681daec3608dc18db427fc2657e7b50">sbc_trans_evnt_stat_pnfde_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver event status register,partial networking frame detection error (0x63). </p>
<p>Implements : sbc_trans_evnt_stat_pnfde_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0681daec3608dc18db427fc2657e7b50a24487e26fc84ac0c6093af4664a60044"></a>SBC_UJA_TRANS_EVNT_STAT_PNFDE_NO&#160;</td><td class="fielddoc">
<p>No partial networking frame detection error detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0681daec3608dc18db427fc2657e7b50abaf11942d529eaa3ca5be40039ef0fed"></a>SBC_UJA_TRANS_EVNT_STAT_PNFDE&#160;</td><td class="fielddoc">
<p>Partial networking frame detection error detected. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00891">891</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c51dfe80362e1becb71bca8f8ebf7f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga5c51dfe80362e1becb71bca8f8ebf7f4">sbc_trans_stat_cbss_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN-bus silence status (0x22). </p>
<p>Implements : sbc_trans_stat_cbss_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga5c51dfe80362e1becb71bca8f8ebf7f4ae9eb1bd17f9ed9521698b046649d67f4"></a>SBC_UJA_TRANS_STAT_CBSS_ACT&#160;</td><td class="fielddoc">
<p>CAN-bus active (communication detected on bus) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5c51dfe80362e1becb71bca8f8ebf7f4afcdbb84c899356c8a93cd6a9d98318bb"></a>SBC_UJA_TRANS_STAT_CBSS_INACT&#160;</td><td class="fielddoc">
<p>CAN-bus inactive (for longer than t_to(silence)). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00561">561</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4cf74024318d7622926ec083f8748f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gad4cf74024318d7622926ec083f8748f7">sbc_trans_stat_cfs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN failure status (0x22). </p>
<p>Implements : sbc_trans_stat_cfs_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggad4cf74024318d7622926ec083f8748f7a021141d653d374ded48bb8e36741bef2"></a>SBC_UJA_TRANS_STAT_CFS_NO_TXD&#160;</td><td class="fielddoc">
<p>No TXD dominant time-out event detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad4cf74024318d7622926ec083f8748f7aed2aab88feaa4855a9d0c61405b9379a"></a>SBC_UJA_TRANS_STAT_CFS_TXD&#160;</td><td class="fielddoc">
<p>CAN transmitter disabled due to a TXD dominant time-out event. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00585">585</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9147520848fad15a1b1729389ae19609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga9147520848fad15a1b1729389ae19609">sbc_trans_stat_coscs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN oscillator status (0x22). </p>
<p>Implements : sbc_trans_stat_coscs_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga9147520848fad15a1b1729389ae19609a39dc65300d00309a4fb4f2699caa26fa"></a>SBC_UJA_TRANS_STAT_COSCS_NRUN&#160;</td><td class="fielddoc">
<p>CAN partial networking oscillator not running at target frequency. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga9147520848fad15a1b1729389ae19609afc38dad191d791b72a94db9f8a67a872"></a>SBC_UJA_TRANS_STAT_COSCS_RUN&#160;</td><td class="fielddoc">
<p>CAN partial networking oscillator running at target. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00549">549</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab440c0f9eb4ba44b4dfa14eb424e4e5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gab440c0f9eb4ba44b4dfa14eb424e4e5d">sbc_trans_stat_cpnerr_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN partial networking error (0x22). </p>
<p>Implements : sbc_trans_stat_cpnerr_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggab440c0f9eb4ba44b4dfa14eb424e4e5dadeabf80338e96034af9c55d757b5cd61"></a>SBC_UJA_TRANS_STAT_CPNERR_NO_DET&#160;</td><td class="fielddoc">
<p>no CAN partial networking error detected (PNFDE = 0 AND PNCOK = 1). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab440c0f9eb4ba44b4dfa14eb424e4e5dacb731c8ee9065d9b17ae69cb4fc12fc1"></a>SBC_UJA_TRANS_STAT_CPNERR_DET&#160;</td><td class="fielddoc">
<p>CAN partial networking error detected (PNFDE = 1OR PNCOK = 0; wake-up via standard wake-up pattern only). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00524">524</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga199bde91d4fcba570f90a34cca8a6364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga199bde91d4fcba570f90a34cca8a6364">sbc_trans_stat_cpns_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN partial networking status (0x22). </p>
<p>Implements : sbc_trans_stat_cpns_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga199bde91d4fcba570f90a34cca8a6364ac6743a87f16e89f8b800b41a179b44a0"></a>SBC_UJA_TRANS_STAT_CPNS_ERR&#160;</td><td class="fielddoc">
<p>CAN partial networking configuration error detected(PNCOK = 0). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga199bde91d4fcba570f90a34cca8a6364a77a1cc28ba4a67fe16846c541d84a1b9"></a>SBC_UJA_TRANS_STAT_CPNS_OK&#160;</td><td class="fielddoc">
<p>CAN partial networking configuration ok (PNCOK = 1). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00537">537</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46eaa5577c699c55ac353cfa21880bdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga46eaa5577c699c55ac353cfa21880bdc">sbc_trans_stat_cts_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, CAN transceiver status (0x22). </p>
<p>Implements : sbc_trans_stat_cts_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga46eaa5577c699c55ac353cfa21880bdcae0cedf6669faec6e3ee3007c471cc5c3"></a>SBC_UJA_TRANS_STAT_CTS_INACT&#160;</td><td class="fielddoc">
<p>CAN transceiver not in Active mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga46eaa5577c699c55ac353cfa21880bdca46aa81e73d7e39c5c18dcdbc996db932"></a>SBC_UJA_TRANS_STAT_CTS_ACT&#160;</td><td class="fielddoc">
<p>CAN transceiver in Active mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00512">512</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga258b40b614ee71f787a7e5d6987d8dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga258b40b614ee71f787a7e5d6987d8dfd">sbc_trans_stat_vcs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver status register, VCAN status (0x22). </p>
<p>Implements : sbc_trans_stat_vcs_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga258b40b614ee71f787a7e5d6987d8dfdaf4882bae7d7aa4f290f4b6311bddaa70"></a>SBC_UJA_TRANS_STAT_VCS_AB&#160;</td><td class="fielddoc">
<p>CAN supply voltage is above the 90 % threshold. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga258b40b614ee71f787a7e5d6987d8dfdaca5634e9e2dbf5128c31d63d87a878db"></a>SBC_UJA_TRANS_STAT_VCS_BE&#160;</td><td class="fielddoc">
<p>CAN supply voltage is below the 90 % threshold </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00573">573</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9cb6819d8e26d52c1d8809bbfc3826a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gaf9cb6819d8e26d52c1d8809bbfc3826a">sbc_wake_en_wpfe_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin event capture enable register, WAKE pin falling-edge enable (0x4C). </p>
<p>Implements : sbc_wake_en_wpfe_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf9cb6819d8e26d52c1d8809bbfc3826aa53b8e23e9554f769a22f68199bcdb12c"></a>SBC_UJA_WAKE_EN_WPFE_DIS&#160;</td><td class="fielddoc">
<p>Falling-edge detection on WAKE pin disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf9cb6819d8e26d52c1d8809bbfc3826aaed8fb54942065aeac501b660876028fb"></a>SBC_UJA_WAKE_EN_WPFE_EN&#160;</td><td class="fielddoc">
<p>Falling-edge detection on WAKE pin enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00737">737</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac11764f0444770ad5b02e6bd6ae36a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gac11764f0444770ad5b02e6bd6ae36a34">sbc_wake_en_wpre_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin event capture enable register, WAKE pin rising-edge enable (0x4C). </p>
<p>Implements : sbc_wake_en_wpre_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac11764f0444770ad5b02e6bd6ae36a34a6e8e468ad57e7b0acd5d6425cf57eda3"></a>SBC_UJA_WAKE_EN_WPRE_DIS&#160;</td><td class="fielddoc">
<p>Rising-edge detection on WAKE pin disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac11764f0444770ad5b02e6bd6ae36a34ab8094a66d0a035f3ac186ba53518e0f1"></a>SBC_UJA_WAKE_EN_WPRE_EN&#160;</td><td class="fielddoc">
<p>Rising-edge detection on WAKE pin enabled. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00725">725</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7342e595b66d629bf33a11de30a2b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#gab7342e595b66d629bf33a11de30a2b1f">sbc_wake_evnt_stat_wpf_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin event status register, WAKE pin falling edge (0x64). </p>
<p>Implements : sbc_wake_evnt_stat_wpf_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggab7342e595b66d629bf33a11de30a2b1fa8d65c6a1c3f7dfa6c8a3cdcbb5f5b9e8"></a>SBC_UJA_WAKE_EVNT_STAT_WPF_NO&#160;</td><td class="fielddoc">
<p>No falling edge detected on WAKE pin. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab7342e595b66d629bf33a11de30a2b1facedaf1416a281d5bb860d81d14c622a8"></a>SBC_UJA_WAKE_EVNT_STAT_WPF&#160;</td><td class="fielddoc">
<p>Falling edge detected on WAKE pin. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00953">953</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2958d9a32d8e3e3bae883cda14fd7890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga2958d9a32d8e3e3bae883cda14fd7890">sbc_wake_evnt_stat_wpr_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin event status register, WAKE pin rising edge (0x64). </p>
<p>Implements : sbc_wake_evnt_stat_wpr_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga2958d9a32d8e3e3bae883cda14fd7890a833fc400a74cf8f3a62e5cf35eeb7aa1"></a>SBC_UJA_WAKE_EVNT_STAT_WPR_NO&#160;</td><td class="fielddoc">
<p>No rising edge detected on WAKE pin. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga2958d9a32d8e3e3bae883cda14fd7890a7b2d9188ddd6176631bcfab408a42c6d"></a>SBC_UJA_WAKE_EVNT_STAT_WPR&#160;</td><td class="fielddoc">
<p>Rising edge detected on WAKE pin. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00941">941</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04168b357f17b935efea0f3033d6ef31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga04168b357f17b935efea0f3033d6ef31">sbc_wake_stat_wpvs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WAKE pin status register, WAKE pin status (0x4B). </p>
<p>Implements : sbc_wake_stat_wpvs_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga04168b357f17b935efea0f3033d6ef31a459ed35c908f76906c7b432ef0dda72e"></a>SBC_UJA_WAKE_STAT_WPVS_BE&#160;</td><td class="fielddoc">
<p>Voltage on WAKE pin below switching threshold (Vth(sw)). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga04168b357f17b935efea0f3033d6ef31a690a21a6558c07824b93dbea19a431fc"></a>SBC_UJA_WAKE_STAT_WPVS_AB&#160;</td><td class="fielddoc">
<p>voltage on WAKE pin above switching threshold (Vth(sw)). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00713">713</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65705d3c107c01e1c5a1ec6d41361ba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga65705d3c107c01e1c5a1ec6d41361ba6">sbc_wtdog_ctr_nwp_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog control register, nominal watchdog period (0x00). Eight watchdog periods are supported, from 8 ms to 4096 ms. The watchdog period is programmed via bits NWP. The selected period is valid for both Window and Timeout modes. The default watchdog period is 128 ms. A watchdog trigger event resets the watchdog timer. A watchdog trigger event is any valid write access to the Watchdog control register. If the watchdog mode or the watchdog period have changed as a result of the write access, the new values are immediately valid. </p>
<p>Implements : sbc_wtdog_ctr_nwp_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6a4f2b11f6774e274b56985477c94203f0"></a>SBC_UJA_WTDOG_CTR_NWP_8&#160;</td><td class="fielddoc">
<p>8 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6a0c1fbe28071772f00b951b189e3670d1"></a>SBC_UJA_WTDOG_CTR_NWP_16&#160;</td><td class="fielddoc">
<p>16 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6a7f3fa4fceb7dea723d887467aa8b7b0b"></a>SBC_UJA_WTDOG_CTR_NWP_32&#160;</td><td class="fielddoc">
<p>32 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6a9450bca2fb5ef42836adbe43a20ea0c2"></a>SBC_UJA_WTDOG_CTR_NWP_64&#160;</td><td class="fielddoc">
<p>64 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6a43a9fdbcc97092b381a825f68a29a76d"></a>SBC_UJA_WTDOG_CTR_NWP_128&#160;</td><td class="fielddoc">
<p>128 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6acc82f0dd9df30c88f258982e998dd836"></a>SBC_UJA_WTDOG_CTR_NWP_256&#160;</td><td class="fielddoc">
<p>256 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6ad96e2a967766ed72cb8c5714e0d29ad4"></a>SBC_UJA_WTDOG_CTR_NWP_1024&#160;</td><td class="fielddoc">
<p>1024 ms. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65705d3c107c01e1c5a1ec6d41361ba6af48cd0e5e928727ae565f146eb2fd884"></a>SBC_UJA_WTDOG_CTR_NWP_4096&#160;</td><td class="fielddoc">
<p>4096 ms. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00149">149</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ac7ff21f7951bc2a823e8dbbd56b5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga3ac7ff21f7951bc2a823e8dbbd56b5a9">sbc_wtdog_ctr_wmc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog control register, watchdog mode control (0x00). The UJA116xA contains a watchdog that supports three operating modes: Window, Timeout and Autonomous. In Window mode (available only in SBC Normal mode), a watchdog trigger event within a defined watchdog window triggers and resets the watchdog timer. In Timeout mode, the watchdog runs continuously and can be triggered and reset at any time within the watchdog period by a watchdog trigger. Watchdog time-out mode can also be used for cyclic wake-up of the microcontroller. In Autonomous mode, the watchdog can be off or autonomously in Timeout mode, depending on the selected SBC mode. The watchdog mode is selected via bits WMC in the Watchdog control register. The SBC must be in Standby mode when the watchdog mode is changed. </p>
<p>Implements : sbc_wtdog_ctr_wmc_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga3ac7ff21f7951bc2a823e8dbbd56b5a9ac65c667879565c4d713c16f177dc5c9c"></a>SBC_UJA_WTDOG_CTR_WMC_AUTO&#160;</td><td class="fielddoc">
<p>Autonomous mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga3ac7ff21f7951bc2a823e8dbbd56b5a9a3ce4da4949b1d8aa529a19f1dece4efa"></a>SBC_UJA_WTDOG_CTR_WMC_TIME&#160;</td><td class="fielddoc">
<p>Timeout mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga3ac7ff21f7951bc2a823e8dbbd56b5a9ae2b64eafcbc4ca438c319abf9ccb62ba"></a>SBC_UJA_WTDOG_CTR_WMC_WIND&#160;</td><td class="fielddoc">
<p>Window mode (available only in SBC Normal mode). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00128">128</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b53c712d7d5b6b08c3bf7554b185fea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga7b53c712d7d5b6b08c3bf7554b185fea">sbc_wtdog_stat_fnms_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog status register, forced Normal mode status (0x05). </p>
<p>Implements : sbc_wtdog_stat_fnms_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga7b53c712d7d5b6b08c3bf7554b185feaa60430fddbb171d1764e61f6b2c6cc392"></a>SBC_UJA_WTDOG_STAT_FNMS_N_NORMAL&#160;</td><td class="fielddoc">
<p>SBC is not in Forced Normal mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga7b53c712d7d5b6b08c3bf7554b185feaa1701bb5dd77a6b99697878fe41275030"></a>SBC_UJA_WTDOG_STAT_FNMS_NORMAL&#160;</td><td class="fielddoc">
<p>SBC is in Forced Normal mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00275">275</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b366f19348d8c88eedf6e8c95ee13b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga5b366f19348d8c88eedf6e8c95ee13b4">sbc_wtdog_stat_sdms_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog status register, Software Development mode status (0x05). </p>
<p>Implements : sbc_wtdog_stat_sdms_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga5b366f19348d8c88eedf6e8c95ee13b4ae0f008033092e56a42ce5b96e9b6d7db"></a>SBC_UJA_WTDOG_STAT_SDMS_N_NORMAL&#160;</td><td class="fielddoc">
<p>SBC is not in Software Development mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5b366f19348d8c88eedf6e8c95ee13b4a683a61e3b8921473628e44de65b0d9b4"></a>SBC_UJA_WTDOG_STAT_SDMS_NORMAL&#160;</td><td class="fielddoc">
<p>SBC is in Software Development mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00287">287</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74bbd0457f81381f6d3dc1019ee1f887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__sbc__uja116x__driver.html#ga74bbd0457f81381f6d3dc1019ee1f887">sbc_wtdog_stat_wds_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog status register, watchdog status (0x05). </p>
<p>Implements : sbc_wtdog_stat_wds_t_Class </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga74bbd0457f81381f6d3dc1019ee1f887af2124d3679d6d4b07c64312975fdf9ee"></a>SBC_UJA_WTDOG_STAT_WDS_OFF&#160;</td><td class="fielddoc">
<p>Watchdog is off. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga74bbd0457f81381f6d3dc1019ee1f887a31d66be2a2fae3248acdfc9f5fe1e5fc"></a>SBC_UJA_WTDOG_STAT_WDS_FIH&#160;</td><td class="fielddoc">
<p>Watchdog is in first half of the nominal period. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga74bbd0457f81381f6d3dc1019ee1f887a2ff835ea96375ea7c3e952d3cd5016ad"></a>SBC_UJA_WTDOG_STAT_WDS_SEH&#160;</td><td class="fielddoc">
<p>Watchdog is in second half of the nominal period. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="sbc__uja116x__driver_8h_source.html#l00299">299</a> of file <a class="el" href="sbc__uja116x__driver_8h_source.html">sbc_uja116x_driver.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:09 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
