// Seed: 1223402633
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wor id_8,
    input wand id_9,
    input supply0 id_10,
    input tri id_11,
    output tri id_12,
    output wor id_13,
    output wand id_14
);
endmodule
module module_1 #(
    parameter id_6 = 32'd68,
    parameter id_7 = 32'd87
) (
    output logic id_0,
    output wire  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wor   id_4
);
  wire _id_6;
  logic _id_7;
  wire id_8;
  wire id_9;
  wire [id_7 : id_6] id_10;
  parameter id_11 = 1;
  always @(posedge 1'h0) begin : LABEL_0
    id_0 <= 1;
    $signed(38);
    ;
    #1;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_4,
      id_2,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1
  );
endmodule
