{"sha": "4a36a3f164d87fbab8b7058921bffe084993c877", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGEzNmEzZjE2NGQ4N2ZiYWI4YjcwNTg5MjFiZmZlMDg0OTkzYzg3Nw==", "commit": {"author": {"name": "Steve Ellcey", "email": "sje@cup.hp.com", "date": "2005-04-13T15:57:37Z"}, "committer": {"name": "Steve Ellcey", "email": "sje@gcc.gnu.org", "date": "2005-04-13T15:57:37Z"}, "message": "re PR target/20924 (inline float divide does not set correct fpu status flags)\n\n\tPR target/20924\n\t* config/ia64/ia64.md (divsf3_internal_lat): Generate frcpa with\n\tfpsr 0 instead of fpsr 1.\n\t(divsf3_internal_thr): Ditto.\n\t(divdf3_internal_lat): Ditto.\n\t(divdf3_internal_thr): Ditto.\n\t(divxf3_internal_lat): Ditto.\n\t(divxf3_internal_thr): Ditto.\n\nFrom-SVN: r98095", "tree": {"sha": "74de71943d09b207c0118f9ce0ed68a263c9b85d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/74de71943d09b207c0118f9ce0ed68a263c9b85d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4a36a3f164d87fbab8b7058921bffe084993c877", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a36a3f164d87fbab8b7058921bffe084993c877", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4a36a3f164d87fbab8b7058921bffe084993c877", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a36a3f164d87fbab8b7058921bffe084993c877/comments", "author": null, "committer": null, "parents": [{"sha": "41f717fb6be3e6ab666a77d9e7cc7718f9929d3c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/41f717fb6be3e6ab666a77d9e7cc7718f9929d3c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/41f717fb6be3e6ab666a77d9e7cc7718f9929d3c"}], "stats": {"total": 23, "additions": 17, "deletions": 6}, "files": [{"sha": "4ab243cc7034ed1f8cd951dc618332c545a0ef40", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4a36a3f164d87fbab8b7058921bffe084993c877/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4a36a3f164d87fbab8b7058921bffe084993c877/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4a36a3f164d87fbab8b7058921bffe084993c877", "patch": "@@ -1,3 +1,14 @@\n+2005-04-13  Steve Ellcey  <sje@cup.hp.com>\n+\n+\tPR target/20924\n+\t* config/ia64/ia64.md (divsf3_internal_lat): Generate frcpa with\n+\tfpsr 0 instead of fpsr 1.\n+\t(divsf3_internal_thr): Ditto.\n+\t(divdf3_internal_lat): Ditto.\n+\t(divdf3_internal_thr): Ditto.\n+\t(divxf3_internal_lat): Ditto.\n+\t(divxf3_internal_thr): Ditto.\n+\n 2005-04-13  Kazu Hirata  <kazu@cs.umass.edu>\n \n \tPR tree-optimization/20913"}, {"sha": "485c3ff6023f986f14a37c17226906f09ecfafc3", "filename": "gcc/config/ia64/ia64.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4a36a3f164d87fbab8b7058921bffe084993c877/gcc%2Fconfig%2Fia64%2Fia64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4a36a3f164d87fbab8b7058921bffe084993c877/gcc%2Fconfig%2Fia64%2Fia64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fia64%2Fia64.md?ref=4a36a3f164d87fbab8b7058921bffe084993c877", "patch": "@@ -2699,7 +2699,7 @@\n   [(parallel [(set (match_dup 6) (div:XF (const_int 1) (match_dup 8)))\n \t      (set (match_dup 5) (unspec:BI [(match_dup 7) (match_dup 8)]\n \t\t\t\t\t    UNSPEC_FR_RECIP_APPROX))\n-\t      (use (const_int 1))])\n+\t      (use (const_int 0))])\n    (cond_exec (ne (match_dup 5) (const_int 0))\n      (parallel [(set (match_dup 3) (mult:XF (match_dup 7) (match_dup 6)))\n \t\t(use (const_int 1))]))\n@@ -2756,7 +2756,7 @@\n   [(parallel [(set (match_dup 6) (div:XF (const_int 1) (match_dup 8)))\n \t      (set (match_dup 5) (unspec:BI [(match_dup 7) (match_dup 8)]\n \t\t\t\t\t    UNSPEC_FR_RECIP_APPROX))\n-\t      (use (const_int 1))])\n+\t      (use (const_int 0))])\n    (cond_exec (ne (match_dup 5) (const_int 0))\n      (parallel [(set (match_dup 3)\n \t\t     (minus:XF (match_dup 10)\n@@ -3182,7 +3182,7 @@\n   [(parallel [(set (match_dup 7) (div:XF (const_int 1) (match_dup 9)))\n \t      (set (match_dup 6) (unspec:BI [(match_dup 8) (match_dup 9)]\n \t\t\t\t\t    UNSPEC_FR_RECIP_APPROX))\n-\t      (use (const_int 1))])\n+\t      (use (const_int 0))])\n    (cond_exec (ne (match_dup 6) (const_int 0))\n      (parallel [(set (match_dup 3) (mult:XF (match_dup 8) (match_dup 7)))\n \t\t(use (const_int 1))]))\n@@ -3262,7 +3262,7 @@\n   [(parallel [(set (match_dup 6) (div:XF (const_int 1) (match_dup 8)))\n \t      (set (match_dup 5) (unspec:BI [(match_dup 7) (match_dup 8)]\n \t\t\t\t\t    UNSPEC_FR_RECIP_APPROX))\n-\t      (use (const_int 1))])\n+\t      (use (const_int 0))])\n    (cond_exec (ne (match_dup 5) (const_int 0))\n      (parallel [(set (match_dup 3)\n \t\t     (minus:XF (match_dup 10)\n@@ -3847,7 +3847,7 @@\n   [(parallel [(set (match_dup 0) (div:XF (const_int 1) (match_dup 2)))\n \t      (set (match_dup 7) (unspec:BI [(match_dup 1) (match_dup 2)]\n \t\t\t\t\t    UNSPEC_FR_RECIP_APPROX))\n-\t      (use (const_int 1))])\n+\t      (use (const_int 0))])\n    (cond_exec (ne (match_dup 7) (const_int 0))\n      (parallel [(set (match_dup 3)\n \t\t     (minus:XF (match_dup 8)\n@@ -3925,7 +3925,7 @@\n   [(parallel [(set (match_dup 0) (div:XF (const_int 1) (match_dup 2)))\n \t      (set (match_dup 5) (unspec:BI [(match_dup 1) (match_dup 2)]\n \t\t\t\t\t    UNSPEC_FR_RECIP_APPROX))\n-\t      (use (const_int 1))])\n+\t      (use (const_int 0))])\n    (cond_exec (ne (match_dup 5) (const_int 0))\n      (parallel [(set (match_dup 3)\n \t\t     (minus:XF (match_dup 6)"}]}