strict digraph "" {
	node [label="\N"];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df172d0>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df17410>",
		fillcolor=turquoise,
		label="14:BL
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df17450>]",
		style=filled,
		typ=Block];
	"13:CA" -> "14:BL"	[cond="[]",
		lineno=None];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"14:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df25290>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df25310>",
		fillcolor=turquoise,
		label="30:BL
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df25350>]",
		style=filled,
		typ=Block];
	"29:CA" -> "30:BL"	[cond="[]",
		lineno=None];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df17790>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df17810>",
		fillcolor=turquoise,
		label="18:BL
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df17850>]",
		style=filled,
		typ=Block];
	"17:CA" -> "18:BL"	[cond="[]",
		lineno=None];
	"8:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f3d4df17a10>",
		fillcolor=linen,
		label="8:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"8:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "29:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "17:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df25510>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "33:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df17fd0>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "25:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df17d50>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "21:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df17ad0>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3d4df255d0>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "37:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df17710>",
		fillcolor=turquoise,
		label="34:BL
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df175d0>]",
		style=filled,
		typ=Block];
	"33:CA" -> "34:BL"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df25090>",
		fillcolor=turquoise,
		label="26:BL
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df250d0>]",
		style=filled,
		typ=Block];
	"25:CA" -> "26:BL"	[cond="[]",
		lineno=None];
	"26:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df17dd0>",
		fillcolor=turquoise,
		label="22:BL
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df17e10>]",
		style=filled,
		typ=Block];
	"21:CA" -> "22:BL"	[cond="[]",
		lineno=None];
	"18:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"38:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df25650>",
		fillcolor=turquoise,
		label="38:BL
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df25690>]",
		style=filled,
		typ=Block];
	"38:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3d4df25890>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df25910>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"10:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d4df17b50>",
		fillcolor=turquoise,
		label="10:BL
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3d4df17b90>]",
		style=filled,
		typ=Block];
	"9:CA" -> "10:BL"	[cond="[]",
		lineno=None];
	"34:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"22:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"37:CA" -> "38:BL"	[cond="[]",
		lineno=None];
	"30:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:CS"	[cond="[]",
		lineno=None];
}
