|cpu
CLK => CLK.IN1
Reset => Reset.IN3
Data_BUS_READ[0] => Data_BUS_READ[0].IN1
Data_BUS_READ[1] => Data_BUS_READ[1].IN1
Data_BUS_READ[2] => Data_BUS_READ[2].IN1
Data_BUS_READ[3] => Data_BUS_READ[3].IN1
Data_BUS_READ[4] => Data_BUS_READ[4].IN1
Data_BUS_READ[5] => Data_BUS_READ[5].IN1
Data_BUS_READ[6] => Data_BUS_READ[6].IN1
Data_BUS_READ[7] => Data_BUS_READ[7].IN1
Data_BUS_READ[8] => Data_BUS_READ[8].IN1
Data_BUS_READ[9] => Data_BUS_READ[9].IN1
Data_BUS_READ[10] => Data_BUS_READ[10].IN1
Data_BUS_READ[11] => Data_BUS_READ[11].IN1
Data_BUS_READ[12] => Data_BUS_READ[12].IN1
Data_BUS_READ[13] => Data_BUS_READ[13].IN1
Data_BUS_READ[14] => Data_BUS_READ[14].IN1
Data_BUS_READ[15] => Data_BUS_READ[15].IN1
Data_BUS_READ[16] => Data_BUS_READ[16].IN1
Data_BUS_READ[17] => Data_BUS_READ[17].IN1
Data_BUS_READ[18] => Data_BUS_READ[18].IN1
Data_BUS_READ[19] => Data_BUS_READ[19].IN1
Data_BUS_READ[20] => Data_BUS_READ[20].IN1
Data_BUS_READ[21] => Data_BUS_READ[21].IN1
Data_BUS_READ[22] => Data_BUS_READ[22].IN1
Data_BUS_READ[23] => Data_BUS_READ[23].IN1
Data_BUS_READ[24] => Data_BUS_READ[24].IN1
Data_BUS_READ[25] => Data_BUS_READ[25].IN1
Data_BUS_READ[26] => Data_BUS_READ[26].IN1
Data_BUS_READ[27] => Data_BUS_READ[27].IN1
Data_BUS_READ[28] => Data_BUS_READ[28].IN1
Data_BUS_READ[29] => Data_BUS_READ[29].IN1
Data_BUS_READ[30] => Data_BUS_READ[30].IN1
Data_BUS_READ[31] => Data_BUS_READ[31].IN1
Prog_BUS_READ[0] => Prog_BUS_READ[0].IN1
Prog_BUS_READ[1] => Prog_BUS_READ[1].IN1
Prog_BUS_READ[2] => Prog_BUS_READ[2].IN1
Prog_BUS_READ[3] => Prog_BUS_READ[3].IN1
Prog_BUS_READ[4] => Prog_BUS_READ[4].IN1
Prog_BUS_READ[5] => Prog_BUS_READ[5].IN1
Prog_BUS_READ[6] => Prog_BUS_READ[6].IN1
Prog_BUS_READ[7] => Prog_BUS_READ[7].IN1
Prog_BUS_READ[8] => Prog_BUS_READ[8].IN1
Prog_BUS_READ[9] => Prog_BUS_READ[9].IN1
Prog_BUS_READ[10] => Prog_BUS_READ[10].IN1
Prog_BUS_READ[11] => Prog_BUS_READ[11].IN1
Prog_BUS_READ[12] => Prog_BUS_READ[12].IN1
Prog_BUS_READ[13] => Prog_BUS_READ[13].IN1
Prog_BUS_READ[14] => Prog_BUS_READ[14].IN1
Prog_BUS_READ[15] => Prog_BUS_READ[15].IN1
Prog_BUS_READ[16] => Prog_BUS_READ[16].IN1
Prog_BUS_READ[17] => Prog_BUS_READ[17].IN1
Prog_BUS_READ[18] => Prog_BUS_READ[18].IN1
Prog_BUS_READ[19] => Prog_BUS_READ[19].IN1
Prog_BUS_READ[20] => Prog_BUS_READ[20].IN1
Prog_BUS_READ[21] => Prog_BUS_READ[21].IN1
Prog_BUS_READ[22] => Prog_BUS_READ[22].IN1
Prog_BUS_READ[23] => Prog_BUS_READ[23].IN1
Prog_BUS_READ[24] => Prog_BUS_READ[24].IN1
Prog_BUS_READ[25] => Prog_BUS_READ[25].IN1
Prog_BUS_READ[26] => Prog_BUS_READ[26].IN1
Prog_BUS_READ[27] => Prog_BUS_READ[27].IN1
Prog_BUS_READ[28] => Prog_BUS_READ[28].IN1
Prog_BUS_READ[29] => Prog_BUS_READ[29].IN1
Prog_BUS_READ[30] => Prog_BUS_READ[30].IN1
Prog_BUS_READ[31] => Prog_BUS_READ[31].IN1
CS << CS.DB_MAX_OUTPUT_PORT_TYPE
CS_P << CS_P.DB_MAX_OUTPUT_PORT_TYPE
WE << WE.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] << ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] << ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] << ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] << ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] << ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] << ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] << ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] << ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] << ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] << ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] << ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] << ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] << ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] << ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] << ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] << ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] << ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] << ADDR[17].DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] << ADDR[18].DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] << ADDR[19].DB_MAX_OUTPUT_PORT_TYPE
ADDR[20] << ADDR[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR[21] << ADDR[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR[22] << ADDR[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR[23] << ADDR[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR[24] << ADDR[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR[25] << ADDR[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR[26] << ADDR[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR[27] << ADDR[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR[28] << ADDR[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR[29] << ADDR[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR[30] << ADDR[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR[31] << ADDR[31].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[0] << ADDR_Prog[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[1] << ADDR_Prog[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[2] << ADDR_Prog[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[3] << ADDR_Prog[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[4] << ADDR_Prog[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[5] << ADDR_Prog[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[6] << ADDR_Prog[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[7] << ADDR_Prog[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[8] << ADDR_Prog[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[9] << ADDR_Prog[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[10] << ADDR_Prog[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[11] << ADDR_Prog[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[12] << ADDR_Prog[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[13] << ADDR_Prog[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[14] << ADDR_Prog[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[15] << ADDR_Prog[15].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[16] << ADDR_Prog[16].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[17] << ADDR_Prog[17].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[18] << ADDR_Prog[18].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[19] << ADDR_Prog[19].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[20] << ADDR_Prog[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[21] << ADDR_Prog[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[22] << ADDR_Prog[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[23] << ADDR_Prog[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[24] << ADDR_Prog[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[25] << ADDR_Prog[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[26] << ADDR_Prog[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[27] << ADDR_Prog[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[28] << ADDR_Prog[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[29] << ADDR_Prog[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[30] << ADDR_Prog[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR_Prog[31] << ADDR_Prog[31].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[0] << Data_BUS_WRITE[0].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[1] << Data_BUS_WRITE[1].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[2] << Data_BUS_WRITE[2].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[3] << Data_BUS_WRITE[3].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[4] << Data_BUS_WRITE[4].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[5] << Data_BUS_WRITE[5].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[6] << Data_BUS_WRITE[6].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[7] << Data_BUS_WRITE[7].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[8] << Data_BUS_WRITE[8].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[9] << Data_BUS_WRITE[9].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[10] << Data_BUS_WRITE[10].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[11] << Data_BUS_WRITE[11].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[12] << Data_BUS_WRITE[12].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[13] << Data_BUS_WRITE[13].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[14] << Data_BUS_WRITE[14].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[15] << Data_BUS_WRITE[15].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[16] << Data_BUS_WRITE[16].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[17] << Data_BUS_WRITE[17].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[18] << Data_BUS_WRITE[18].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[19] << Data_BUS_WRITE[19].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[20] << Data_BUS_WRITE[20].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[21] << Data_BUS_WRITE[21].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[22] << Data_BUS_WRITE[22].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[23] << Data_BUS_WRITE[23].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[24] << Data_BUS_WRITE[24].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[25] << Data_BUS_WRITE[25].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[26] << Data_BUS_WRITE[26].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[27] << Data_BUS_WRITE[27].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[28] << Data_BUS_WRITE[28].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[29] << Data_BUS_WRITE[29].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[30] << Data_BUS_WRITE[30].DB_MAX_OUTPUT_PORT_TYPE
Data_BUS_WRITE[31] << Data_BUS_WRITE[31].DB_MAX_OUTPUT_PORT_TYPE


|cpu|PLL:pll
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|cpu|PLL:pll|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|cpu|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|cpu|InstMem:Intruction_Memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|cpu|InstMem:Intruction_Memory|altsyncram:altsyncram_component
wren_a => altsyncram_38i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_38i1:auto_generated.data_a[0]
data_a[1] => altsyncram_38i1:auto_generated.data_a[1]
data_a[2] => altsyncram_38i1:auto_generated.data_a[2]
data_a[3] => altsyncram_38i1:auto_generated.data_a[3]
data_a[4] => altsyncram_38i1:auto_generated.data_a[4]
data_a[5] => altsyncram_38i1:auto_generated.data_a[5]
data_a[6] => altsyncram_38i1:auto_generated.data_a[6]
data_a[7] => altsyncram_38i1:auto_generated.data_a[7]
data_a[8] => altsyncram_38i1:auto_generated.data_a[8]
data_a[9] => altsyncram_38i1:auto_generated.data_a[9]
data_a[10] => altsyncram_38i1:auto_generated.data_a[10]
data_a[11] => altsyncram_38i1:auto_generated.data_a[11]
data_a[12] => altsyncram_38i1:auto_generated.data_a[12]
data_a[13] => altsyncram_38i1:auto_generated.data_a[13]
data_a[14] => altsyncram_38i1:auto_generated.data_a[14]
data_a[15] => altsyncram_38i1:auto_generated.data_a[15]
data_a[16] => altsyncram_38i1:auto_generated.data_a[16]
data_a[17] => altsyncram_38i1:auto_generated.data_a[17]
data_a[18] => altsyncram_38i1:auto_generated.data_a[18]
data_a[19] => altsyncram_38i1:auto_generated.data_a[19]
data_a[20] => altsyncram_38i1:auto_generated.data_a[20]
data_a[21] => altsyncram_38i1:auto_generated.data_a[21]
data_a[22] => altsyncram_38i1:auto_generated.data_a[22]
data_a[23] => altsyncram_38i1:auto_generated.data_a[23]
data_a[24] => altsyncram_38i1:auto_generated.data_a[24]
data_a[25] => altsyncram_38i1:auto_generated.data_a[25]
data_a[26] => altsyncram_38i1:auto_generated.data_a[26]
data_a[27] => altsyncram_38i1:auto_generated.data_a[27]
data_a[28] => altsyncram_38i1:auto_generated.data_a[28]
data_a[29] => altsyncram_38i1:auto_generated.data_a[29]
data_a[30] => altsyncram_38i1:auto_generated.data_a[30]
data_a[31] => altsyncram_38i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_38i1:auto_generated.address_a[0]
address_a[1] => altsyncram_38i1:auto_generated.address_a[1]
address_a[2] => altsyncram_38i1:auto_generated.address_a[2]
address_a[3] => altsyncram_38i1:auto_generated.address_a[3]
address_a[4] => altsyncram_38i1:auto_generated.address_a[4]
address_a[5] => altsyncram_38i1:auto_generated.address_a[5]
address_a[6] => altsyncram_38i1:auto_generated.address_a[6]
address_a[7] => altsyncram_38i1:auto_generated.address_a[7]
address_a[8] => altsyncram_38i1:auto_generated.address_a[8]
address_a[9] => altsyncram_38i1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_38i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_38i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_38i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_38i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_38i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_38i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_38i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_38i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_38i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_38i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_38i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_38i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_38i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_38i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_38i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_38i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_38i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_38i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_38i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_38i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_38i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_38i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_38i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_38i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_38i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_38i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_38i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_38i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_38i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_38i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_38i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_38i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_38i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cpu|pc:PC
clock => resetControl~reg0.CLK
clock => address[0]~reg0.CLK
clock => address[1]~reg0.CLK
clock => address[2]~reg0.CLK
clock => address[3]~reg0.CLK
clock => address[4]~reg0.CLK
clock => address[5]~reg0.CLK
clock => address[6]~reg0.CLK
clock => address[7]~reg0.CLK
clock => address[8]~reg0.CLK
clock => address[9]~reg0.CLK
clock => address[10]~reg0.CLK
clock => address[11]~reg0.CLK
clock => address[12]~reg0.CLK
clock => address[13]~reg0.CLK
clock => address[14]~reg0.CLK
clock => address[15]~reg0.CLK
clock => address[16]~reg0.CLK
clock => address[17]~reg0.CLK
clock => address[18]~reg0.CLK
clock => address[19]~reg0.CLK
clock => address[20]~reg0.CLK
clock => address[21]~reg0.CLK
clock => address[22]~reg0.CLK
clock => address[23]~reg0.CLK
clock => address[24]~reg0.CLK
clock => address[25]~reg0.CLK
clock => address[26]~reg0.CLK
clock => address[27]~reg0.CLK
clock => address[28]~reg0.CLK
clock => address[29]~reg0.CLK
clock => address[30]~reg0.CLK
clock => address[31]~reg0.CLK
reset => resetControl~reg0.ACLR
reset => address[0]~reg0.ACLR
reset => address[1]~reg0.ACLR
reset => address[2]~reg0.ACLR
reset => address[3]~reg0.ACLR
reset => address[4]~reg0.ACLR
reset => address[5]~reg0.ACLR
reset => address[6]~reg0.PRESET
reset => address[7]~reg0.PRESET
reset => address[8]~reg0.ACLR
reset => address[9]~reg0.ACLR
reset => address[10]~reg0.ACLR
reset => address[11]~reg0.PRESET
reset => address[12]~reg0.PRESET
reset => address[13]~reg0.ACLR
reset => address[14]~reg0.ACLR
reset => address[15]~reg0.ACLR
reset => address[16]~reg0.ACLR
reset => address[17]~reg0.ACLR
reset => address[18]~reg0.ACLR
reset => address[19]~reg0.ACLR
reset => address[20]~reg0.ACLR
reset => address[21]~reg0.ACLR
reset => address[22]~reg0.ACLR
reset => address[23]~reg0.ACLR
reset => address[24]~reg0.ACLR
reset => address[25]~reg0.ACLR
reset => address[26]~reg0.ACLR
reset => address[27]~reg0.ACLR
reset => address[28]~reg0.ACLR
reset => address[29]~reg0.ACLR
reset => address[30]~reg0.ACLR
reset => address[31]~reg0.ACLR
zeroFlag => always0.IN0
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => address.OUTPUTSELECT
jmpFlag => resetControl.OUTPUTSELECT
branchFlag => always0.IN1
branchOffset[0] => Add1.IN32
branchOffset[1] => Add1.IN31
branchOffset[2] => Add1.IN30
branchOffset[3] => Add1.IN29
branchOffset[4] => Add1.IN28
branchOffset[5] => Add1.IN27
branchOffset[6] => Add1.IN26
branchOffset[7] => Add1.IN25
branchOffset[8] => Add1.IN24
branchOffset[9] => Add1.IN23
branchOffset[10] => Add1.IN22
branchOffset[11] => Add1.IN21
branchOffset[12] => Add1.IN20
branchOffset[13] => Add1.IN19
branchOffset[14] => Add1.IN18
branchOffset[15] => Add1.IN17
branchOffset[16] => Add1.IN16
branchOffset[17] => Add1.IN15
branchOffset[18] => Add1.IN14
branchOffset[19] => Add1.IN13
branchOffset[20] => Add1.IN12
branchOffset[21] => Add1.IN11
branchOffset[22] => Add1.IN10
branchOffset[23] => Add1.IN9
branchOffset[24] => Add1.IN8
branchOffset[25] => Add1.IN7
branchOffset[26] => Add1.IN6
branchOffset[27] => Add1.IN5
branchOffset[28] => Add1.IN4
branchOffset[29] => Add1.IN3
branchOffset[30] => Add1.IN2
branchOffset[31] => Add1.IN1
jmpAddress[0] => address.DATAB
jmpAddress[1] => address.DATAB
jmpAddress[2] => address.DATAB
jmpAddress[3] => address.DATAB
jmpAddress[4] => address.DATAB
jmpAddress[5] => address.DATAB
jmpAddress[6] => Add0.IN3
jmpAddress[7] => Add0.IN2
jmpAddress[8] => Add0.IN26
jmpAddress[9] => Add0.IN25
jmpAddress[10] => Add0.IN24
jmpAddress[11] => Add0.IN1
jmpAddress[12] => Add0.IN0
jmpAddress[13] => Add0.IN23
jmpAddress[14] => Add0.IN22
jmpAddress[15] => Add0.IN21
jmpAddress[16] => Add0.IN20
jmpAddress[17] => Add0.IN19
jmpAddress[18] => Add0.IN18
jmpAddress[19] => Add0.IN17
jmpAddress[20] => Add0.IN16
jmpAddress[21] => Add0.IN15
jmpAddress[22] => Add0.IN14
jmpAddress[23] => Add0.IN13
jmpAddress[24] => Add0.IN12
jmpAddress[25] => Add0.IN11
jmpAddress[26] => Add0.IN10
jmpAddress[27] => Add0.IN9
jmpAddress[28] => Add0.IN8
jmpAddress[29] => Add0.IN7
jmpAddress[30] => Add0.IN6
jmpAddress[31] => Add0.IN5
resetControl <= resetControl~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux:MUX_ADDR
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ADDRDecoding_Prog:addrDecoding_Prog
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[0] => Add0.IN64
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[1] => Add0.IN63
address[2] => LessThan0.IN62
address[2] => LessThan1.IN62
address[2] => Add0.IN62
address[3] => LessThan0.IN61
address[3] => LessThan1.IN61
address[3] => Add0.IN61
address[4] => LessThan0.IN60
address[4] => LessThan1.IN60
address[4] => Add0.IN60
address[5] => LessThan0.IN59
address[5] => LessThan1.IN59
address[5] => Add0.IN59
address[6] => LessThan0.IN58
address[6] => LessThan1.IN58
address[6] => Add0.IN58
address[7] => LessThan0.IN57
address[7] => LessThan1.IN57
address[7] => Add0.IN57
address[8] => LessThan0.IN56
address[8] => LessThan1.IN56
address[8] => Add0.IN56
address[9] => LessThan0.IN55
address[9] => LessThan1.IN55
address[9] => Add0.IN55
address[10] => LessThan0.IN54
address[10] => LessThan1.IN54
address[10] => Add0.IN54
address[11] => LessThan0.IN53
address[11] => LessThan1.IN53
address[11] => Add0.IN53
address[12] => LessThan0.IN52
address[12] => LessThan1.IN52
address[12] => Add0.IN52
address[13] => LessThan0.IN51
address[13] => LessThan1.IN51
address[13] => Add0.IN51
address[14] => LessThan0.IN50
address[14] => LessThan1.IN50
address[14] => Add0.IN50
address[15] => LessThan0.IN49
address[15] => LessThan1.IN49
address[15] => Add0.IN49
address[16] => LessThan0.IN48
address[16] => LessThan1.IN48
address[16] => Add0.IN48
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[17] => Add0.IN47
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[18] => Add0.IN46
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[19] => Add0.IN45
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[20] => Add0.IN44
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[21] => Add0.IN43
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[22] => Add0.IN42
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[23] => Add0.IN41
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[24] => Add0.IN40
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[25] => Add0.IN39
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[26] => Add0.IN38
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[27] => Add0.IN37
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[28] => Add0.IN36
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[29] => Add0.IN35
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[30] => Add0.IN34
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
address[31] => Add0.IN33
iAddressInst[0] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[1] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[2] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[3] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[4] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[5] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[6] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[7] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[8] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[9] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[10] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[11] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[12] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[13] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[14] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[15] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[16] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[17] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[18] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[19] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[20] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[21] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[22] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[23] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[24] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[25] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[26] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[27] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[28] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[29] <= iAddressInst.DB_MAX_OUTPUT_PORT_TYPE
iAddressInst[30] <= <GND>
iAddressInst[31] <= <GND>
CS_P <= always0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|registerfile:Register_File
clock => register.we_a.CLK
clock => register.waddr_a[4].CLK
clock => register.waddr_a[3].CLK
clock => register.waddr_a[2].CLK
clock => register.waddr_a[1].CLK
clock => register.waddr_a[0].CLK
clock => register.data_a[31].CLK
clock => register.data_a[30].CLK
clock => register.data_a[29].CLK
clock => register.data_a[28].CLK
clock => register.data_a[27].CLK
clock => register.data_a[26].CLK
clock => register.data_a[25].CLK
clock => register.data_a[24].CLK
clock => register.data_a[23].CLK
clock => register.data_a[22].CLK
clock => register.data_a[21].CLK
clock => register.data_a[20].CLK
clock => register.data_a[19].CLK
clock => register.data_a[18].CLK
clock => register.data_a[17].CLK
clock => register.data_a[16].CLK
clock => register.data_a[15].CLK
clock => register.data_a[14].CLK
clock => register.data_a[13].CLK
clock => register.data_a[12].CLK
clock => register.data_a[11].CLK
clock => register.data_a[10].CLK
clock => register.data_a[9].CLK
clock => register.data_a[8].CLK
clock => register.data_a[7].CLK
clock => register.data_a[6].CLK
clock => register.data_a[5].CLK
clock => register.data_a[4].CLK
clock => register.data_a[3].CLK
clock => register.data_a[2].CLK
clock => register.data_a[1].CLK
clock => register.data_a[0].CLK
clock => output_data_B[0]~reg0.CLK
clock => output_data_B[1]~reg0.CLK
clock => output_data_B[2]~reg0.CLK
clock => output_data_B[3]~reg0.CLK
clock => output_data_B[4]~reg0.CLK
clock => output_data_B[5]~reg0.CLK
clock => output_data_B[6]~reg0.CLK
clock => output_data_B[7]~reg0.CLK
clock => output_data_B[8]~reg0.CLK
clock => output_data_B[9]~reg0.CLK
clock => output_data_B[10]~reg0.CLK
clock => output_data_B[11]~reg0.CLK
clock => output_data_B[12]~reg0.CLK
clock => output_data_B[13]~reg0.CLK
clock => output_data_B[14]~reg0.CLK
clock => output_data_B[15]~reg0.CLK
clock => output_data_B[16]~reg0.CLK
clock => output_data_B[17]~reg0.CLK
clock => output_data_B[18]~reg0.CLK
clock => output_data_B[19]~reg0.CLK
clock => output_data_B[20]~reg0.CLK
clock => output_data_B[21]~reg0.CLK
clock => output_data_B[22]~reg0.CLK
clock => output_data_B[23]~reg0.CLK
clock => output_data_B[24]~reg0.CLK
clock => output_data_B[25]~reg0.CLK
clock => output_data_B[26]~reg0.CLK
clock => output_data_B[27]~reg0.CLK
clock => output_data_B[28]~reg0.CLK
clock => output_data_B[29]~reg0.CLK
clock => output_data_B[30]~reg0.CLK
clock => output_data_B[31]~reg0.CLK
clock => output_data_A[0]~reg0.CLK
clock => output_data_A[1]~reg0.CLK
clock => output_data_A[2]~reg0.CLK
clock => output_data_A[3]~reg0.CLK
clock => output_data_A[4]~reg0.CLK
clock => output_data_A[5]~reg0.CLK
clock => output_data_A[6]~reg0.CLK
clock => output_data_A[7]~reg0.CLK
clock => output_data_A[8]~reg0.CLK
clock => output_data_A[9]~reg0.CLK
clock => output_data_A[10]~reg0.CLK
clock => output_data_A[11]~reg0.CLK
clock => output_data_A[12]~reg0.CLK
clock => output_data_A[13]~reg0.CLK
clock => output_data_A[14]~reg0.CLK
clock => output_data_A[15]~reg0.CLK
clock => output_data_A[16]~reg0.CLK
clock => output_data_A[17]~reg0.CLK
clock => output_data_A[18]~reg0.CLK
clock => output_data_A[19]~reg0.CLK
clock => output_data_A[20]~reg0.CLK
clock => output_data_A[21]~reg0.CLK
clock => output_data_A[22]~reg0.CLK
clock => output_data_A[23]~reg0.CLK
clock => output_data_A[24]~reg0.CLK
clock => output_data_A[25]~reg0.CLK
clock => output_data_A[26]~reg0.CLK
clock => output_data_A[27]~reg0.CLK
clock => output_data_A[28]~reg0.CLK
clock => output_data_A[29]~reg0.CLK
clock => output_data_A[30]~reg0.CLK
clock => output_data_A[31]~reg0.CLK
clock => register.CLK0
we => always0.IN1
reset => output_data_B[0]~reg0.ACLR
reset => output_data_B[1]~reg0.ACLR
reset => output_data_B[2]~reg0.ACLR
reset => output_data_B[3]~reg0.ACLR
reset => output_data_B[4]~reg0.ACLR
reset => output_data_B[5]~reg0.ACLR
reset => output_data_B[6]~reg0.ACLR
reset => output_data_B[7]~reg0.ACLR
reset => output_data_B[8]~reg0.ACLR
reset => output_data_B[9]~reg0.ACLR
reset => output_data_B[10]~reg0.ACLR
reset => output_data_B[11]~reg0.ACLR
reset => output_data_B[12]~reg0.ACLR
reset => output_data_B[13]~reg0.ACLR
reset => output_data_B[14]~reg0.ACLR
reset => output_data_B[15]~reg0.ACLR
reset => output_data_B[16]~reg0.ACLR
reset => output_data_B[17]~reg0.ACLR
reset => output_data_B[18]~reg0.ACLR
reset => output_data_B[19]~reg0.ACLR
reset => output_data_B[20]~reg0.ACLR
reset => output_data_B[21]~reg0.ACLR
reset => output_data_B[22]~reg0.ACLR
reset => output_data_B[23]~reg0.ACLR
reset => output_data_B[24]~reg0.ACLR
reset => output_data_B[25]~reg0.ACLR
reset => output_data_B[26]~reg0.ACLR
reset => output_data_B[27]~reg0.ACLR
reset => output_data_B[28]~reg0.ACLR
reset => output_data_B[29]~reg0.ACLR
reset => output_data_B[30]~reg0.ACLR
reset => output_data_B[31]~reg0.ACLR
reset => output_data_A[0]~reg0.ACLR
reset => output_data_A[1]~reg0.ACLR
reset => output_data_A[2]~reg0.ACLR
reset => output_data_A[3]~reg0.ACLR
reset => output_data_A[4]~reg0.ACLR
reset => output_data_A[5]~reg0.ACLR
reset => output_data_A[6]~reg0.ACLR
reset => output_data_A[7]~reg0.ACLR
reset => output_data_A[8]~reg0.ACLR
reset => output_data_A[9]~reg0.ACLR
reset => output_data_A[10]~reg0.ACLR
reset => output_data_A[11]~reg0.ACLR
reset => output_data_A[12]~reg0.ACLR
reset => output_data_A[13]~reg0.ACLR
reset => output_data_A[14]~reg0.ACLR
reset => output_data_A[15]~reg0.ACLR
reset => output_data_A[16]~reg0.ACLR
reset => output_data_A[17]~reg0.ACLR
reset => output_data_A[18]~reg0.ACLR
reset => output_data_A[19]~reg0.ACLR
reset => output_data_A[20]~reg0.ACLR
reset => output_data_A[21]~reg0.ACLR
reset => output_data_A[22]~reg0.ACLR
reset => output_data_A[23]~reg0.ACLR
reset => output_data_A[24]~reg0.ACLR
reset => output_data_A[25]~reg0.ACLR
reset => output_data_A[26]~reg0.ACLR
reset => output_data_A[27]~reg0.ACLR
reset => output_data_A[28]~reg0.ACLR
reset => output_data_A[29]~reg0.ACLR
reset => output_data_A[30]~reg0.ACLR
reset => output_data_A[31]~reg0.ACLR
reset => comb.IN1
rd[0] => register.waddr_a[0].DATAIN
rd[0] => Equal2.IN31
rd[0] => register.WADDR
rd[1] => register.waddr_a[1].DATAIN
rd[1] => Equal2.IN30
rd[1] => register.WADDR1
rd[2] => register.waddr_a[2].DATAIN
rd[2] => Equal2.IN29
rd[2] => register.WADDR2
rd[3] => register.waddr_a[3].DATAIN
rd[3] => Equal2.IN28
rd[3] => register.WADDR3
rd[4] => register.waddr_a[4].DATAIN
rd[4] => Equal2.IN27
rd[4] => register.WADDR4
rs[0] => Equal0.IN31
rs[0] => register.RADDR
rs[1] => Equal0.IN30
rs[1] => register.RADDR1
rs[2] => Equal0.IN29
rs[2] => register.RADDR2
rs[3] => Equal0.IN28
rs[3] => register.RADDR3
rs[4] => Equal0.IN27
rs[4] => register.RADDR4
rt[0] => Equal1.IN31
rt[0] => register.PORTBRADDR
rt[1] => Equal1.IN30
rt[1] => register.PORTBRADDR1
rt[2] => Equal1.IN29
rt[2] => register.PORTBRADDR2
rt[3] => Equal1.IN28
rt[3] => register.PORTBRADDR3
rt[4] => Equal1.IN27
rt[4] => register.PORTBRADDR4
input_data[0] => register.data_a[0].DATAIN
input_data[0] => register.DATAIN
input_data[1] => register.data_a[1].DATAIN
input_data[1] => register.DATAIN1
input_data[2] => register.data_a[2].DATAIN
input_data[2] => register.DATAIN2
input_data[3] => register.data_a[3].DATAIN
input_data[3] => register.DATAIN3
input_data[4] => register.data_a[4].DATAIN
input_data[4] => register.DATAIN4
input_data[5] => register.data_a[5].DATAIN
input_data[5] => register.DATAIN5
input_data[6] => register.data_a[6].DATAIN
input_data[6] => register.DATAIN6
input_data[7] => register.data_a[7].DATAIN
input_data[7] => register.DATAIN7
input_data[8] => register.data_a[8].DATAIN
input_data[8] => register.DATAIN8
input_data[9] => register.data_a[9].DATAIN
input_data[9] => register.DATAIN9
input_data[10] => register.data_a[10].DATAIN
input_data[10] => register.DATAIN10
input_data[11] => register.data_a[11].DATAIN
input_data[11] => register.DATAIN11
input_data[12] => register.data_a[12].DATAIN
input_data[12] => register.DATAIN12
input_data[13] => register.data_a[13].DATAIN
input_data[13] => register.DATAIN13
input_data[14] => register.data_a[14].DATAIN
input_data[14] => register.DATAIN14
input_data[15] => register.data_a[15].DATAIN
input_data[15] => register.DATAIN15
input_data[16] => register.data_a[16].DATAIN
input_data[16] => register.DATAIN16
input_data[17] => register.data_a[17].DATAIN
input_data[17] => register.DATAIN17
input_data[18] => register.data_a[18].DATAIN
input_data[18] => register.DATAIN18
input_data[19] => register.data_a[19].DATAIN
input_data[19] => register.DATAIN19
input_data[20] => register.data_a[20].DATAIN
input_data[20] => register.DATAIN20
input_data[21] => register.data_a[21].DATAIN
input_data[21] => register.DATAIN21
input_data[22] => register.data_a[22].DATAIN
input_data[22] => register.DATAIN22
input_data[23] => register.data_a[23].DATAIN
input_data[23] => register.DATAIN23
input_data[24] => register.data_a[24].DATAIN
input_data[24] => register.DATAIN24
input_data[25] => register.data_a[25].DATAIN
input_data[25] => register.DATAIN25
input_data[26] => register.data_a[26].DATAIN
input_data[26] => register.DATAIN26
input_data[27] => register.data_a[27].DATAIN
input_data[27] => register.DATAIN27
input_data[28] => register.data_a[28].DATAIN
input_data[28] => register.DATAIN28
input_data[29] => register.data_a[29].DATAIN
input_data[29] => register.DATAIN29
input_data[30] => register.data_a[30].DATAIN
input_data[30] => register.DATAIN30
input_data[31] => register.data_a[31].DATAIN
input_data[31] => register.DATAIN31
output_data_A[0] <= output_data_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[1] <= output_data_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[2] <= output_data_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[3] <= output_data_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[4] <= output_data_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[5] <= output_data_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[6] <= output_data_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[7] <= output_data_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[8] <= output_data_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[9] <= output_data_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[10] <= output_data_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[11] <= output_data_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[12] <= output_data_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[13] <= output_data_A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[14] <= output_data_A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[15] <= output_data_A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[16] <= output_data_A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[17] <= output_data_A[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[18] <= output_data_A[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[19] <= output_data_A[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[20] <= output_data_A[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[21] <= output_data_A[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[22] <= output_data_A[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[23] <= output_data_A[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[24] <= output_data_A[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[25] <= output_data_A[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[26] <= output_data_A[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[27] <= output_data_A[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[28] <= output_data_A[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[29] <= output_data_A[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[30] <= output_data_A[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_A[31] <= output_data_A[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[0] <= output_data_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[1] <= output_data_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[2] <= output_data_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[3] <= output_data_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[4] <= output_data_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[5] <= output_data_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[6] <= output_data_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[7] <= output_data_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[8] <= output_data_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[9] <= output_data_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[10] <= output_data_B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[11] <= output_data_B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[12] <= output_data_B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[13] <= output_data_B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[14] <= output_data_B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[15] <= output_data_B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[16] <= output_data_B[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[17] <= output_data_B[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[18] <= output_data_B[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[19] <= output_data_B[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[20] <= output_data_B[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[21] <= output_data_B[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[22] <= output_data_B[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[23] <= output_data_B[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[24] <= output_data_B[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[25] <= output_data_B[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[26] <= output_data_B[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[27] <= output_data_B[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[28] <= output_data_B[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[29] <= output_data_B[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[30] <= output_data_B[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data_B[31] <= output_data_B[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|control:Control
input_data[0] => Decoder0.IN5
input_data[1] => Decoder0.IN4
input_data[2] => Decoder0.IN3
input_data[3] => Decoder0.IN2
input_data[4] => Decoder0.IN1
input_data[5] => Decoder0.IN0
input_data[6] => ~NO_FANOUT~
input_data[7] => ~NO_FANOUT~
input_data[8] => ~NO_FANOUT~
input_data[9] => ~NO_FANOUT~
input_data[10] => ~NO_FANOUT~
input_data[11] => rd.DATAB
input_data[12] => rd.DATAB
input_data[13] => rd.DATAB
input_data[14] => rd.DATAB
input_data[15] => rd.DATAB
input_data[16] => rt.DATAB
input_data[16] => Selector4.IN7
input_data[16] => rt.DATAB
input_data[17] => rt.DATAB
input_data[17] => Selector3.IN7
input_data[17] => rt.DATAB
input_data[18] => rt.DATAB
input_data[18] => Selector2.IN7
input_data[18] => rt.DATAB
input_data[19] => rt.DATAB
input_data[19] => Selector1.IN7
input_data[19] => rt.DATAB
input_data[20] => rt.DATAB
input_data[20] => Selector0.IN7
input_data[20] => rt.DATAB
input_data[21] => rs.DATAB
input_data[21] => Selector4.IN6
input_data[21] => rs.DATAB
input_data[22] => rs.DATAB
input_data[22] => Selector3.IN6
input_data[22] => rs.DATAB
input_data[23] => rs.DATAB
input_data[23] => Selector2.IN6
input_data[23] => rs.DATAB
input_data[24] => rs.DATAB
input_data[24] => Selector1.IN6
input_data[24] => rs.DATAB
input_data[25] => rs.DATAB
input_data[25] => Selector0.IN6
input_data[25] => rs.DATAB
input_data[26] => Decoder1.IN5
input_data[27] => Decoder1.IN4
input_data[28] => Decoder1.IN3
input_data[29] => Decoder1.IN2
input_data[30] => Decoder1.IN1
input_data[31] => Decoder1.IN0
output_data[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= mux2_ALU.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= mul_Start.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= rt.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= rt.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= rt.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= rt.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= rt.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= rs.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= rs.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= rs.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= rs.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= rs.DB_MAX_OUTPUT_PORT_TYPE


|cpu|extend:Extend
input_data[0] => output_data[0].DATAIN
input_data[1] => output_data[1].DATAIN
input_data[2] => output_data[2].DATAIN
input_data[3] => output_data[3].DATAIN
input_data[4] => output_data[4].DATAIN
input_data[5] => output_data[5].DATAIN
input_data[6] => output_data[6].DATAIN
input_data[7] => output_data[7].DATAIN
input_data[8] => output_data[8].DATAIN
input_data[9] => output_data[9].DATAIN
input_data[10] => output_data[10].DATAIN
input_data[11] => output_data[11].DATAIN
input_data[12] => output_data[12].DATAIN
input_data[13] => output_data[13].DATAIN
input_data[14] => output_data[14].DATAIN
input_data[15] => output_data[15].DATAIN
input_data[15] => output_data[31].DATAIN
input_data[15] => output_data[30].DATAIN
input_data[15] => output_data[29].DATAIN
input_data[15] => output_data[28].DATAIN
input_data[15] => output_data[27].DATAIN
input_data[15] => output_data[26].DATAIN
input_data[15] => output_data[25].DATAIN
input_data[15] => output_data[24].DATAIN
input_data[15] => output_data[23].DATAIN
input_data[15] => output_data[22].DATAIN
input_data[15] => output_data[21].DATAIN
input_data[15] => output_data[20].DATAIN
input_data[15] => output_data[19].DATAIN
input_data[15] => output_data[18].DATAIN
input_data[15] => output_data[17].DATAIN
input_data[15] => output_data[16].DATAIN
output_data[0] <= input_data[0].DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= input_data[1].DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= input_data[2].DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= input_data[3].DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= input_data[4].DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= input_data[5].DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= input_data[6].DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= input_data[7].DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= input_data[8].DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= input_data[9].DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= input_data[10].DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= input_data[11].DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= input_data[12].DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= input_data[13].DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= input_data[14].DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= input_data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|register:IMM
input_data[0] => output_data[0]~reg0.DATAIN
input_data[1] => output_data[1]~reg0.DATAIN
input_data[2] => output_data[2]~reg0.DATAIN
input_data[3] => output_data[3]~reg0.DATAIN
input_data[4] => output_data[4]~reg0.DATAIN
input_data[5] => output_data[5]~reg0.DATAIN
input_data[6] => output_data[6]~reg0.DATAIN
input_data[7] => output_data[7]~reg0.DATAIN
input_data[8] => output_data[8]~reg0.DATAIN
input_data[9] => output_data[9]~reg0.DATAIN
input_data[10] => output_data[10]~reg0.DATAIN
input_data[11] => output_data[11]~reg0.DATAIN
input_data[12] => output_data[12]~reg0.DATAIN
input_data[13] => output_data[13]~reg0.DATAIN
input_data[14] => output_data[14]~reg0.DATAIN
input_data[15] => output_data[15]~reg0.DATAIN
input_data[16] => output_data[16]~reg0.DATAIN
input_data[17] => output_data[17]~reg0.DATAIN
input_data[18] => output_data[18]~reg0.DATAIN
input_data[19] => output_data[19]~reg0.DATAIN
input_data[20] => output_data[20]~reg0.DATAIN
input_data[21] => output_data[21]~reg0.DATAIN
input_data[22] => output_data[22]~reg0.DATAIN
input_data[23] => output_data[23]~reg0.DATAIN
input_data[24] => output_data[24]~reg0.DATAIN
input_data[25] => output_data[25]~reg0.DATAIN
input_data[26] => output_data[26]~reg0.DATAIN
input_data[27] => output_data[27]~reg0.DATAIN
input_data[28] => output_data[28]~reg0.DATAIN
input_data[29] => output_data[29]~reg0.DATAIN
input_data[30] => output_data[30]~reg0.DATAIN
input_data[31] => output_data[31]~reg0.DATAIN
clock => output_data[0]~reg0.CLK
clock => output_data[1]~reg0.CLK
clock => output_data[2]~reg0.CLK
clock => output_data[3]~reg0.CLK
clock => output_data[4]~reg0.CLK
clock => output_data[5]~reg0.CLK
clock => output_data[6]~reg0.CLK
clock => output_data[7]~reg0.CLK
clock => output_data[8]~reg0.CLK
clock => output_data[9]~reg0.CLK
clock => output_data[10]~reg0.CLK
clock => output_data[11]~reg0.CLK
clock => output_data[12]~reg0.CLK
clock => output_data[13]~reg0.CLK
clock => output_data[14]~reg0.CLK
clock => output_data[15]~reg0.CLK
clock => output_data[16]~reg0.CLK
clock => output_data[17]~reg0.CLK
clock => output_data[18]~reg0.CLK
clock => output_data[19]~reg0.CLK
clock => output_data[20]~reg0.CLK
clock => output_data[21]~reg0.CLK
clock => output_data[22]~reg0.CLK
clock => output_data[23]~reg0.CLK
clock => output_data[24]~reg0.CLK
clock => output_data[25]~reg0.CLK
clock => output_data[26]~reg0.CLK
clock => output_data[27]~reg0.CLK
clock => output_data[28]~reg0.CLK
clock => output_data[29]~reg0.CLK
clock => output_data[30]~reg0.CLK
clock => output_data[31]~reg0.CLK
reset => output_data[0]~reg0.ACLR
reset => output_data[1]~reg0.ACLR
reset => output_data[2]~reg0.ACLR
reset => output_data[3]~reg0.ACLR
reset => output_data[4]~reg0.ACLR
reset => output_data[5]~reg0.ACLR
reset => output_data[6]~reg0.ACLR
reset => output_data[7]~reg0.ACLR
reset => output_data[8]~reg0.ACLR
reset => output_data[9]~reg0.ACLR
reset => output_data[10]~reg0.ACLR
reset => output_data[11]~reg0.ACLR
reset => output_data[12]~reg0.ACLR
reset => output_data[13]~reg0.ACLR
reset => output_data[14]~reg0.ACLR
reset => output_data[15]~reg0.ACLR
reset => output_data[16]~reg0.ACLR
reset => output_data[17]~reg0.ACLR
reset => output_data[18]~reg0.ACLR
reset => output_data[19]~reg0.ACLR
reset => output_data[20]~reg0.ACLR
reset => output_data[21]~reg0.ACLR
reset => output_data[22]~reg0.ACLR
reset => output_data[23]~reg0.ACLR
reset => output_data[24]~reg0.ACLR
reset => output_data[25]~reg0.ACLR
reset => output_data[26]~reg0.ACLR
reset => output_data[27]~reg0.ACLR
reset => output_data[28]~reg0.ACLR
reset => output_data[29]~reg0.ACLR
reset => output_data[30]~reg0.ACLR
reset => output_data[31]~reg0.ACLR
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|register:CTRL1
input_data[0] => output_data[0]~reg0.DATAIN
input_data[1] => output_data[1]~reg0.DATAIN
input_data[2] => output_data[2]~reg0.DATAIN
input_data[3] => output_data[3]~reg0.DATAIN
input_data[4] => output_data[4]~reg0.DATAIN
input_data[5] => output_data[5]~reg0.DATAIN
input_data[6] => output_data[6]~reg0.DATAIN
input_data[7] => output_data[7]~reg0.DATAIN
input_data[8] => output_data[8]~reg0.DATAIN
input_data[9] => output_data[9]~reg0.DATAIN
input_data[10] => output_data[10]~reg0.DATAIN
input_data[11] => output_data[11]~reg0.DATAIN
input_data[12] => output_data[12]~reg0.DATAIN
input_data[13] => output_data[13]~reg0.DATAIN
input_data[14] => output_data[14]~reg0.DATAIN
input_data[15] => output_data[15]~reg0.DATAIN
input_data[16] => output_data[16]~reg0.DATAIN
input_data[17] => output_data[17]~reg0.DATAIN
input_data[18] => output_data[18]~reg0.DATAIN
input_data[19] => output_data[19]~reg0.DATAIN
input_data[20] => output_data[20]~reg0.DATAIN
input_data[21] => output_data[21]~reg0.DATAIN
input_data[22] => output_data[22]~reg0.DATAIN
input_data[23] => output_data[23]~reg0.DATAIN
input_data[24] => output_data[24]~reg0.DATAIN
input_data[25] => output_data[25]~reg0.DATAIN
input_data[26] => output_data[26]~reg0.DATAIN
input_data[27] => output_data[27]~reg0.DATAIN
input_data[28] => output_data[28]~reg0.DATAIN
input_data[29] => output_data[29]~reg0.DATAIN
input_data[30] => output_data[30]~reg0.DATAIN
input_data[31] => output_data[31]~reg0.DATAIN
clock => output_data[0]~reg0.CLK
clock => output_data[1]~reg0.CLK
clock => output_data[2]~reg0.CLK
clock => output_data[3]~reg0.CLK
clock => output_data[4]~reg0.CLK
clock => output_data[5]~reg0.CLK
clock => output_data[6]~reg0.CLK
clock => output_data[7]~reg0.CLK
clock => output_data[8]~reg0.CLK
clock => output_data[9]~reg0.CLK
clock => output_data[10]~reg0.CLK
clock => output_data[11]~reg0.CLK
clock => output_data[12]~reg0.CLK
clock => output_data[13]~reg0.CLK
clock => output_data[14]~reg0.CLK
clock => output_data[15]~reg0.CLK
clock => output_data[16]~reg0.CLK
clock => output_data[17]~reg0.CLK
clock => output_data[18]~reg0.CLK
clock => output_data[19]~reg0.CLK
clock => output_data[20]~reg0.CLK
clock => output_data[21]~reg0.CLK
clock => output_data[22]~reg0.CLK
clock => output_data[23]~reg0.CLK
clock => output_data[24]~reg0.CLK
clock => output_data[25]~reg0.CLK
clock => output_data[26]~reg0.CLK
clock => output_data[27]~reg0.CLK
clock => output_data[28]~reg0.CLK
clock => output_data[29]~reg0.CLK
clock => output_data[30]~reg0.CLK
clock => output_data[31]~reg0.CLK
reset => output_data[0]~reg0.ACLR
reset => output_data[1]~reg0.ACLR
reset => output_data[2]~reg0.ACLR
reset => output_data[3]~reg0.ACLR
reset => output_data[4]~reg0.ACLR
reset => output_data[5]~reg0.ACLR
reset => output_data[6]~reg0.ACLR
reset => output_data[7]~reg0.ACLR
reset => output_data[8]~reg0.ACLR
reset => output_data[9]~reg0.ACLR
reset => output_data[10]~reg0.ACLR
reset => output_data[11]~reg0.ACLR
reset => output_data[12]~reg0.ACLR
reset => output_data[13]~reg0.ACLR
reset => output_data[14]~reg0.ACLR
reset => output_data[15]~reg0.ACLR
reset => output_data[16]~reg0.ACLR
reset => output_data[17]~reg0.ACLR
reset => output_data[18]~reg0.ACLR
reset => output_data[19]~reg0.ACLR
reset => output_data[20]~reg0.ACLR
reset => output_data[21]~reg0.ACLR
reset => output_data[22]~reg0.ACLR
reset => output_data[23]~reg0.ACLR
reset => output_data[24]~reg0.ACLR
reset => output_data[25]~reg0.ACLR
reset => output_data[26]~reg0.ACLR
reset => output_data[27]~reg0.ACLR
reset => output_data[28]~reg0.ACLR
reset => output_data[29]~reg0.ACLR
reset => output_data[30]~reg0.ACLR
reset => output_data[31]~reg0.ACLR
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Multiplicador:MULTIPLICADOR
Clk => Clk.IN3
St => St.IN1
Multiplicando[0] => Multiplicando[0].IN1
Multiplicando[1] => Multiplicando[1].IN1
Multiplicando[2] => Multiplicando[2].IN1
Multiplicando[3] => Multiplicando[3].IN1
Multiplicando[4] => Multiplicando[4].IN1
Multiplicando[5] => Multiplicando[5].IN1
Multiplicando[6] => Multiplicando[6].IN1
Multiplicando[7] => Multiplicando[7].IN1
Multiplicando[8] => Multiplicando[8].IN1
Multiplicando[9] => Multiplicando[9].IN1
Multiplicando[10] => Multiplicando[10].IN1
Multiplicando[11] => Multiplicando[11].IN1
Multiplicando[12] => Multiplicando[12].IN1
Multiplicando[13] => Multiplicando[13].IN1
Multiplicando[14] => Multiplicando[14].IN1
Multiplicando[15] => Multiplicando[15].IN1
Multiplicador[0] => Multiplicador[0].IN1
Multiplicador[1] => Multiplicador[1].IN1
Multiplicador[2] => Multiplicador[2].IN1
Multiplicador[3] => Multiplicador[3].IN1
Multiplicador[4] => Multiplicador[4].IN1
Multiplicador[5] => Multiplicador[5].IN1
Multiplicador[6] => Multiplicador[6].IN1
Multiplicador[7] => Multiplicador[7].IN1
Multiplicador[8] => Multiplicador[8].IN1
Multiplicador[9] => Multiplicador[9].IN1
Multiplicador[10] => Multiplicador[10].IN1
Multiplicador[11] => Multiplicador[11].IN1
Multiplicador[12] => Multiplicador[12].IN1
Multiplicador[13] => Multiplicador[13].IN1
Multiplicador[14] => Multiplicador[14].IN1
Multiplicador[15] => Multiplicador[15].IN1
Done <= CONTROL:U2.Done
Idle <= CONTROL:U2.Idle
Produto[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
Produto[1] <= ACC:U0.Saidas
Produto[2] <= ACC:U0.Saidas
Produto[3] <= ACC:U0.Saidas
Produto[4] <= ACC:U0.Saidas
Produto[5] <= ACC:U0.Saidas
Produto[6] <= ACC:U0.Saidas
Produto[7] <= ACC:U0.Saidas
Produto[8] <= ACC:U0.Saidas
Produto[9] <= ACC:U0.Saidas
Produto[10] <= ACC:U0.Saidas
Produto[11] <= ACC:U0.Saidas
Produto[12] <= ACC:U0.Saidas
Produto[13] <= ACC:U0.Saidas
Produto[14] <= ACC:U0.Saidas
Produto[15] <= ACC:U0.Saidas
Produto[16] <= saidas[16].DB_MAX_OUTPUT_PORT_TYPE
Produto[17] <= saidas[17].DB_MAX_OUTPUT_PORT_TYPE
Produto[18] <= saidas[18].DB_MAX_OUTPUT_PORT_TYPE
Produto[19] <= saidas[19].DB_MAX_OUTPUT_PORT_TYPE
Produto[20] <= saidas[20].DB_MAX_OUTPUT_PORT_TYPE
Produto[21] <= saidas[21].DB_MAX_OUTPUT_PORT_TYPE
Produto[22] <= saidas[22].DB_MAX_OUTPUT_PORT_TYPE
Produto[23] <= saidas[23].DB_MAX_OUTPUT_PORT_TYPE
Produto[24] <= saidas[24].DB_MAX_OUTPUT_PORT_TYPE
Produto[25] <= saidas[25].DB_MAX_OUTPUT_PORT_TYPE
Produto[26] <= saidas[26].DB_MAX_OUTPUT_PORT_TYPE
Produto[27] <= saidas[27].DB_MAX_OUTPUT_PORT_TYPE
Produto[28] <= saidas[28].DB_MAX_OUTPUT_PORT_TYPE
Produto[29] <= saidas[29].DB_MAX_OUTPUT_PORT_TYPE
Produto[30] <= saidas[30].DB_MAX_OUTPUT_PORT_TYPE
Produto[31] <= saidas[31].DB_MAX_OUTPUT_PORT_TYPE


|cpu|Multiplicador:MULTIPLICADOR|ACC:U0
Load => always0.IN0
Load => always0.IN0
Load => always0.IN0
Sh => always0.IN1
Sh => always0.IN1
Sh => always0.IN1
Ad => always0.IN1
Ad => always0.IN1
Ad => always0.IN1
Clk => acc_reg[0].CLK
Clk => acc_reg[1].CLK
Clk => acc_reg[2].CLK
Clk => acc_reg[3].CLK
Clk => acc_reg[4].CLK
Clk => acc_reg[5].CLK
Clk => acc_reg[6].CLK
Clk => acc_reg[7].CLK
Clk => acc_reg[8].CLK
Clk => acc_reg[9].CLK
Clk => acc_reg[10].CLK
Clk => acc_reg[11].CLK
Clk => acc_reg[12].CLK
Clk => acc_reg[13].CLK
Clk => acc_reg[14].CLK
Clk => acc_reg[15].CLK
Clk => acc_reg[16].CLK
Clk => acc_reg[17].CLK
Clk => acc_reg[18].CLK
Clk => acc_reg[19].CLK
Clk => acc_reg[20].CLK
Clk => acc_reg[21].CLK
Clk => acc_reg[22].CLK
Clk => acc_reg[23].CLK
Clk => acc_reg[24].CLK
Clk => acc_reg[25].CLK
Clk => acc_reg[26].CLK
Clk => acc_reg[27].CLK
Clk => acc_reg[28].CLK
Clk => acc_reg[29].CLK
Clk => acc_reg[30].CLK
Clk => acc_reg[31].CLK
Clk => acc_reg[32].CLK
Entradas[0] => acc_reg.DATAB
Entradas[1] => acc_reg.DATAB
Entradas[2] => acc_reg.DATAB
Entradas[3] => acc_reg.DATAB
Entradas[4] => acc_reg.DATAB
Entradas[5] => acc_reg.DATAB
Entradas[6] => acc_reg.DATAB
Entradas[7] => acc_reg.DATAB
Entradas[8] => acc_reg.DATAB
Entradas[9] => acc_reg.DATAB
Entradas[10] => acc_reg.DATAB
Entradas[11] => acc_reg.DATAB
Entradas[12] => acc_reg.DATAB
Entradas[13] => acc_reg.DATAB
Entradas[14] => acc_reg.DATAB
Entradas[15] => acc_reg.DATAB
Entradas[16] => acc_reg.DATAB
Entradas[17] => acc_reg.DATAB
Entradas[18] => acc_reg.DATAB
Entradas[19] => acc_reg.DATAB
Entradas[20] => acc_reg.DATAB
Entradas[21] => acc_reg.DATAB
Entradas[22] => acc_reg.DATAB
Entradas[23] => acc_reg.DATAB
Entradas[24] => acc_reg.DATAB
Entradas[25] => acc_reg.DATAB
Entradas[26] => acc_reg.DATAB
Entradas[27] => acc_reg.DATAB
Entradas[28] => acc_reg.DATAB
Entradas[29] => acc_reg.DATAB
Entradas[30] => acc_reg.DATAB
Entradas[31] => acc_reg.DATAB
Entradas[32] => acc_reg.DATAB
Saidas[0] <= acc_reg[0].DB_MAX_OUTPUT_PORT_TYPE
Saidas[1] <= acc_reg[1].DB_MAX_OUTPUT_PORT_TYPE
Saidas[2] <= acc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
Saidas[3] <= acc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
Saidas[4] <= acc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
Saidas[5] <= acc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
Saidas[6] <= acc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
Saidas[7] <= acc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
Saidas[8] <= acc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
Saidas[9] <= acc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
Saidas[10] <= acc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
Saidas[11] <= acc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
Saidas[12] <= acc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
Saidas[13] <= acc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
Saidas[14] <= acc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
Saidas[15] <= acc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
Saidas[16] <= acc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
Saidas[17] <= acc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
Saidas[18] <= acc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
Saidas[19] <= acc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
Saidas[20] <= acc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
Saidas[21] <= acc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
Saidas[22] <= acc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
Saidas[23] <= acc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
Saidas[24] <= acc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
Saidas[25] <= acc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
Saidas[26] <= acc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
Saidas[27] <= acc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
Saidas[28] <= acc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
Saidas[29] <= acc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
Saidas[30] <= acc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
Saidas[31] <= acc_reg[31].DB_MAX_OUTPUT_PORT_TYPE
Saidas[32] <= acc_reg[32].DB_MAX_OUTPUT_PORT_TYPE


|cpu|Multiplicador:MULTIPLICADOR|Adder:U1
OperandoA[0] => Add0.IN16
OperandoA[1] => Add0.IN15
OperandoA[2] => Add0.IN14
OperandoA[3] => Add0.IN13
OperandoA[4] => Add0.IN12
OperandoA[5] => Add0.IN11
OperandoA[6] => Add0.IN10
OperandoA[7] => Add0.IN9
OperandoA[8] => Add0.IN8
OperandoA[9] => Add0.IN7
OperandoA[10] => Add0.IN6
OperandoA[11] => Add0.IN5
OperandoA[12] => Add0.IN4
OperandoA[13] => Add0.IN3
OperandoA[14] => Add0.IN2
OperandoA[15] => Add0.IN1
OperandoB[0] => Add0.IN32
OperandoB[1] => Add0.IN31
OperandoB[2] => Add0.IN30
OperandoB[3] => Add0.IN29
OperandoB[4] => Add0.IN28
OperandoB[5] => Add0.IN27
OperandoB[6] => Add0.IN26
OperandoB[7] => Add0.IN25
OperandoB[8] => Add0.IN24
OperandoB[9] => Add0.IN23
OperandoB[10] => Add0.IN22
OperandoB[11] => Add0.IN21
OperandoB[12] => Add0.IN20
OperandoB[13] => Add0.IN19
OperandoB[14] => Add0.IN18
OperandoB[15] => Add0.IN17
Soma[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Soma[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Multiplicador:MULTIPLICADOR|CONTROL:U2
Clk => state~1.DATAIN
K => state.DATAB
K => Selector1.IN1
St => Load.DATAB
St => Selector1.IN3
St => Selector0.IN2
M => Ad.DATAB
Idle <= Idle.DB_MAX_OUTPUT_PORT_TYPE
Done <= Done.DB_MAX_OUTPUT_PORT_TYPE
Load <= Load.DB_MAX_OUTPUT_PORT_TYPE
Sh <= Sh.DB_MAX_OUTPUT_PORT_TYPE
Ad <= Ad.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Multiplicador:MULTIPLICADOR|Counter:U3
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => K.OUTPUTSELECT
Clk => K~reg0.CLK
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
K <= K~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux:MUX1
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|cpu|alu:ALU
input_data_A[0] => Add0.IN32
input_data_A[0] => Add1.IN64
input_data_A[0] => output_data.IN0
input_data_A[0] => output_data.IN0
input_data_A[1] => Add0.IN31
input_data_A[1] => Add1.IN63
input_data_A[1] => output_data.IN0
input_data_A[1] => output_data.IN0
input_data_A[2] => Add0.IN30
input_data_A[2] => Add1.IN62
input_data_A[2] => output_data.IN0
input_data_A[2] => output_data.IN0
input_data_A[3] => Add0.IN29
input_data_A[3] => Add1.IN61
input_data_A[3] => output_data.IN0
input_data_A[3] => output_data.IN0
input_data_A[4] => Add0.IN28
input_data_A[4] => Add1.IN60
input_data_A[4] => output_data.IN0
input_data_A[4] => output_data.IN0
input_data_A[5] => Add0.IN27
input_data_A[5] => Add1.IN59
input_data_A[5] => output_data.IN0
input_data_A[5] => output_data.IN0
input_data_A[6] => Add0.IN26
input_data_A[6] => Add1.IN58
input_data_A[6] => output_data.IN0
input_data_A[6] => output_data.IN0
input_data_A[7] => Add0.IN25
input_data_A[7] => Add1.IN57
input_data_A[7] => output_data.IN0
input_data_A[7] => output_data.IN0
input_data_A[8] => Add0.IN24
input_data_A[8] => Add1.IN56
input_data_A[8] => output_data.IN0
input_data_A[8] => output_data.IN0
input_data_A[9] => Add0.IN23
input_data_A[9] => Add1.IN55
input_data_A[9] => output_data.IN0
input_data_A[9] => output_data.IN0
input_data_A[10] => Add0.IN22
input_data_A[10] => Add1.IN54
input_data_A[10] => output_data.IN0
input_data_A[10] => output_data.IN0
input_data_A[11] => Add0.IN21
input_data_A[11] => Add1.IN53
input_data_A[11] => output_data.IN0
input_data_A[11] => output_data.IN0
input_data_A[12] => Add0.IN20
input_data_A[12] => Add1.IN52
input_data_A[12] => output_data.IN0
input_data_A[12] => output_data.IN0
input_data_A[13] => Add0.IN19
input_data_A[13] => Add1.IN51
input_data_A[13] => output_data.IN0
input_data_A[13] => output_data.IN0
input_data_A[14] => Add0.IN18
input_data_A[14] => Add1.IN50
input_data_A[14] => output_data.IN0
input_data_A[14] => output_data.IN0
input_data_A[15] => Add0.IN17
input_data_A[15] => Add1.IN49
input_data_A[15] => output_data.IN0
input_data_A[15] => output_data.IN0
input_data_A[16] => Add0.IN16
input_data_A[16] => Add1.IN48
input_data_A[16] => output_data.IN0
input_data_A[16] => output_data.IN0
input_data_A[17] => Add0.IN15
input_data_A[17] => Add1.IN47
input_data_A[17] => output_data.IN0
input_data_A[17] => output_data.IN0
input_data_A[18] => Add0.IN14
input_data_A[18] => Add1.IN46
input_data_A[18] => output_data.IN0
input_data_A[18] => output_data.IN0
input_data_A[19] => Add0.IN13
input_data_A[19] => Add1.IN45
input_data_A[19] => output_data.IN0
input_data_A[19] => output_data.IN0
input_data_A[20] => Add0.IN12
input_data_A[20] => Add1.IN44
input_data_A[20] => output_data.IN0
input_data_A[20] => output_data.IN0
input_data_A[21] => Add0.IN11
input_data_A[21] => Add1.IN43
input_data_A[21] => output_data.IN0
input_data_A[21] => output_data.IN0
input_data_A[22] => Add0.IN10
input_data_A[22] => Add1.IN42
input_data_A[22] => output_data.IN0
input_data_A[22] => output_data.IN0
input_data_A[23] => Add0.IN9
input_data_A[23] => Add1.IN41
input_data_A[23] => output_data.IN0
input_data_A[23] => output_data.IN0
input_data_A[24] => Add0.IN8
input_data_A[24] => Add1.IN40
input_data_A[24] => output_data.IN0
input_data_A[24] => output_data.IN0
input_data_A[25] => Add0.IN7
input_data_A[25] => Add1.IN39
input_data_A[25] => output_data.IN0
input_data_A[25] => output_data.IN0
input_data_A[26] => Add0.IN6
input_data_A[26] => Add1.IN38
input_data_A[26] => output_data.IN0
input_data_A[26] => output_data.IN0
input_data_A[27] => Add0.IN5
input_data_A[27] => Add1.IN37
input_data_A[27] => output_data.IN0
input_data_A[27] => output_data.IN0
input_data_A[28] => Add0.IN4
input_data_A[28] => Add1.IN36
input_data_A[28] => output_data.IN0
input_data_A[28] => output_data.IN0
input_data_A[29] => Add0.IN3
input_data_A[29] => Add1.IN35
input_data_A[29] => output_data.IN0
input_data_A[29] => output_data.IN0
input_data_A[30] => Add0.IN2
input_data_A[30] => Add1.IN34
input_data_A[30] => output_data.IN0
input_data_A[30] => output_data.IN0
input_data_A[31] => Add0.IN1
input_data_A[31] => Add1.IN33
input_data_A[31] => output_data.IN0
input_data_A[31] => output_data.IN0
input_data_B[0] => Add0.IN64
input_data_B[0] => output_data.IN1
input_data_B[0] => output_data.IN1
input_data_B[0] => Add1.IN32
input_data_B[1] => Add0.IN63
input_data_B[1] => output_data.IN1
input_data_B[1] => output_data.IN1
input_data_B[1] => Add1.IN31
input_data_B[2] => Add0.IN62
input_data_B[2] => output_data.IN1
input_data_B[2] => output_data.IN1
input_data_B[2] => Add1.IN30
input_data_B[3] => Add0.IN61
input_data_B[3] => output_data.IN1
input_data_B[3] => output_data.IN1
input_data_B[3] => Add1.IN29
input_data_B[4] => Add0.IN60
input_data_B[4] => output_data.IN1
input_data_B[4] => output_data.IN1
input_data_B[4] => Add1.IN28
input_data_B[5] => Add0.IN59
input_data_B[5] => output_data.IN1
input_data_B[5] => output_data.IN1
input_data_B[5] => Add1.IN27
input_data_B[6] => Add0.IN58
input_data_B[6] => output_data.IN1
input_data_B[6] => output_data.IN1
input_data_B[6] => Add1.IN26
input_data_B[7] => Add0.IN57
input_data_B[7] => output_data.IN1
input_data_B[7] => output_data.IN1
input_data_B[7] => Add1.IN25
input_data_B[8] => Add0.IN56
input_data_B[8] => output_data.IN1
input_data_B[8] => output_data.IN1
input_data_B[8] => Add1.IN24
input_data_B[9] => Add0.IN55
input_data_B[9] => output_data.IN1
input_data_B[9] => output_data.IN1
input_data_B[9] => Add1.IN23
input_data_B[10] => Add0.IN54
input_data_B[10] => output_data.IN1
input_data_B[10] => output_data.IN1
input_data_B[10] => Add1.IN22
input_data_B[11] => Add0.IN53
input_data_B[11] => output_data.IN1
input_data_B[11] => output_data.IN1
input_data_B[11] => Add1.IN21
input_data_B[12] => Add0.IN52
input_data_B[12] => output_data.IN1
input_data_B[12] => output_data.IN1
input_data_B[12] => Add1.IN20
input_data_B[13] => Add0.IN51
input_data_B[13] => output_data.IN1
input_data_B[13] => output_data.IN1
input_data_B[13] => Add1.IN19
input_data_B[14] => Add0.IN50
input_data_B[14] => output_data.IN1
input_data_B[14] => output_data.IN1
input_data_B[14] => Add1.IN18
input_data_B[15] => Add0.IN49
input_data_B[15] => output_data.IN1
input_data_B[15] => output_data.IN1
input_data_B[15] => Add1.IN17
input_data_B[16] => Add0.IN48
input_data_B[16] => output_data.IN1
input_data_B[16] => output_data.IN1
input_data_B[16] => Add1.IN16
input_data_B[17] => Add0.IN47
input_data_B[17] => output_data.IN1
input_data_B[17] => output_data.IN1
input_data_B[17] => Add1.IN15
input_data_B[18] => Add0.IN46
input_data_B[18] => output_data.IN1
input_data_B[18] => output_data.IN1
input_data_B[18] => Add1.IN14
input_data_B[19] => Add0.IN45
input_data_B[19] => output_data.IN1
input_data_B[19] => output_data.IN1
input_data_B[19] => Add1.IN13
input_data_B[20] => Add0.IN44
input_data_B[20] => output_data.IN1
input_data_B[20] => output_data.IN1
input_data_B[20] => Add1.IN12
input_data_B[21] => Add0.IN43
input_data_B[21] => output_data.IN1
input_data_B[21] => output_data.IN1
input_data_B[21] => Add1.IN11
input_data_B[22] => Add0.IN42
input_data_B[22] => output_data.IN1
input_data_B[22] => output_data.IN1
input_data_B[22] => Add1.IN10
input_data_B[23] => Add0.IN41
input_data_B[23] => output_data.IN1
input_data_B[23] => output_data.IN1
input_data_B[23] => Add1.IN9
input_data_B[24] => Add0.IN40
input_data_B[24] => output_data.IN1
input_data_B[24] => output_data.IN1
input_data_B[24] => Add1.IN8
input_data_B[25] => Add0.IN39
input_data_B[25] => output_data.IN1
input_data_B[25] => output_data.IN1
input_data_B[25] => Add1.IN7
input_data_B[26] => Add0.IN38
input_data_B[26] => output_data.IN1
input_data_B[26] => output_data.IN1
input_data_B[26] => Add1.IN6
input_data_B[27] => Add0.IN37
input_data_B[27] => output_data.IN1
input_data_B[27] => output_data.IN1
input_data_B[27] => Add1.IN5
input_data_B[28] => Add0.IN36
input_data_B[28] => output_data.IN1
input_data_B[28] => output_data.IN1
input_data_B[28] => Add1.IN4
input_data_B[29] => Add0.IN35
input_data_B[29] => output_data.IN1
input_data_B[29] => output_data.IN1
input_data_B[29] => Add1.IN3
input_data_B[30] => Add0.IN34
input_data_B[30] => output_data.IN1
input_data_B[30] => output_data.IN1
input_data_B[30] => Add1.IN2
input_data_B[31] => Add0.IN33
input_data_B[31] => output_data.IN1
input_data_B[31] => output_data.IN1
input_data_B[31] => Add1.IN1
selector[0] => Mux0.IN5
selector[0] => Mux1.IN5
selector[0] => Mux2.IN5
selector[0] => Mux3.IN5
selector[0] => Mux4.IN5
selector[0] => Mux5.IN5
selector[0] => Mux6.IN5
selector[0] => Mux7.IN5
selector[0] => Mux8.IN5
selector[0] => Mux9.IN5
selector[0] => Mux10.IN5
selector[0] => Mux11.IN5
selector[0] => Mux12.IN5
selector[0] => Mux13.IN5
selector[0] => Mux14.IN5
selector[0] => Mux15.IN5
selector[0] => Mux16.IN5
selector[0] => Mux17.IN5
selector[0] => Mux18.IN5
selector[0] => Mux19.IN5
selector[0] => Mux20.IN5
selector[0] => Mux21.IN5
selector[0] => Mux22.IN5
selector[0] => Mux23.IN5
selector[0] => Mux24.IN5
selector[0] => Mux25.IN5
selector[0] => Mux26.IN5
selector[0] => Mux27.IN5
selector[0] => Mux28.IN5
selector[0] => Mux29.IN5
selector[0] => Mux30.IN5
selector[0] => Mux31.IN5
selector[1] => Mux0.IN4
selector[1] => Mux1.IN4
selector[1] => Mux2.IN4
selector[1] => Mux3.IN4
selector[1] => Mux4.IN4
selector[1] => Mux5.IN4
selector[1] => Mux6.IN4
selector[1] => Mux7.IN4
selector[1] => Mux8.IN4
selector[1] => Mux9.IN4
selector[1] => Mux10.IN4
selector[1] => Mux11.IN4
selector[1] => Mux12.IN4
selector[1] => Mux13.IN4
selector[1] => Mux14.IN4
selector[1] => Mux15.IN4
selector[1] => Mux16.IN4
selector[1] => Mux17.IN4
selector[1] => Mux18.IN4
selector[1] => Mux19.IN4
selector[1] => Mux20.IN4
selector[1] => Mux21.IN4
selector[1] => Mux22.IN4
selector[1] => Mux23.IN4
selector[1] => Mux24.IN4
selector[1] => Mux25.IN4
selector[1] => Mux26.IN4
selector[1] => Mux27.IN4
selector[1] => Mux28.IN4
selector[1] => Mux29.IN4
selector[1] => Mux30.IN4
selector[1] => Mux31.IN4
output_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zeroFlag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux:MUX2
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ADDRDecoding:ADDR_Decoding
WE => iWE.DATAB
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[0] => Add0.IN64
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[1] => Add0.IN63
address[2] => LessThan0.IN62
address[2] => LessThan1.IN62
address[2] => Add0.IN62
address[3] => LessThan0.IN61
address[3] => LessThan1.IN61
address[3] => Add0.IN61
address[4] => LessThan0.IN60
address[4] => LessThan1.IN60
address[4] => Add0.IN60
address[5] => LessThan0.IN59
address[5] => LessThan1.IN59
address[5] => Add0.IN59
address[6] => LessThan0.IN58
address[6] => LessThan1.IN58
address[6] => Add0.IN58
address[7] => LessThan0.IN57
address[7] => LessThan1.IN57
address[7] => Add0.IN57
address[8] => LessThan0.IN56
address[8] => LessThan1.IN56
address[8] => Add0.IN56
address[9] => LessThan0.IN55
address[9] => LessThan1.IN55
address[9] => Add0.IN55
address[10] => LessThan0.IN54
address[10] => LessThan1.IN54
address[10] => Add0.IN54
address[11] => LessThan0.IN53
address[11] => LessThan1.IN53
address[11] => Add0.IN53
address[12] => LessThan0.IN52
address[12] => LessThan1.IN52
address[12] => Add0.IN52
address[13] => LessThan0.IN51
address[13] => LessThan1.IN51
address[13] => Add0.IN51
address[14] => LessThan0.IN50
address[14] => LessThan1.IN50
address[14] => Add0.IN50
address[15] => LessThan0.IN49
address[15] => LessThan1.IN49
address[15] => Add0.IN49
address[16] => LessThan0.IN48
address[16] => LessThan1.IN48
address[16] => Add0.IN48
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[17] => Add0.IN47
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[18] => Add0.IN46
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[19] => Add0.IN45
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[20] => Add0.IN44
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[21] => Add0.IN43
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[22] => Add0.IN42
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[23] => Add0.IN41
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[24] => Add0.IN40
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[25] => Add0.IN39
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[26] => Add0.IN38
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[27] => Add0.IN37
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[28] => Add0.IN36
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[29] => Add0.IN35
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[30] => Add0.IN34
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
address[31] => Add0.IN33
CS <= always0.DB_MAX_OUTPUT_PORT_TYPE
iWE <= iWE.DB_MAX_OUTPUT_PORT_TYPE
iAddress[0] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[1] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[2] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[3] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[4] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[5] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[6] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[7] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[8] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[9] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[10] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[11] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[12] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[13] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[14] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[15] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[16] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[17] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[18] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[19] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[20] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[21] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[22] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[23] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[24] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[25] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[26] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[27] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[28] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[29] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[30] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE
iAddress[31] <= iAddress.DB_MAX_OUTPUT_PORT_TYPE


|cpu|datamemory:Data_Memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|cpu|datamemory:Data_Memory|altsyncram:altsyncram_component
wren_a => altsyncram_dhh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dhh1:auto_generated.data_a[0]
data_a[1] => altsyncram_dhh1:auto_generated.data_a[1]
data_a[2] => altsyncram_dhh1:auto_generated.data_a[2]
data_a[3] => altsyncram_dhh1:auto_generated.data_a[3]
data_a[4] => altsyncram_dhh1:auto_generated.data_a[4]
data_a[5] => altsyncram_dhh1:auto_generated.data_a[5]
data_a[6] => altsyncram_dhh1:auto_generated.data_a[6]
data_a[7] => altsyncram_dhh1:auto_generated.data_a[7]
data_a[8] => altsyncram_dhh1:auto_generated.data_a[8]
data_a[9] => altsyncram_dhh1:auto_generated.data_a[9]
data_a[10] => altsyncram_dhh1:auto_generated.data_a[10]
data_a[11] => altsyncram_dhh1:auto_generated.data_a[11]
data_a[12] => altsyncram_dhh1:auto_generated.data_a[12]
data_a[13] => altsyncram_dhh1:auto_generated.data_a[13]
data_a[14] => altsyncram_dhh1:auto_generated.data_a[14]
data_a[15] => altsyncram_dhh1:auto_generated.data_a[15]
data_a[16] => altsyncram_dhh1:auto_generated.data_a[16]
data_a[17] => altsyncram_dhh1:auto_generated.data_a[17]
data_a[18] => altsyncram_dhh1:auto_generated.data_a[18]
data_a[19] => altsyncram_dhh1:auto_generated.data_a[19]
data_a[20] => altsyncram_dhh1:auto_generated.data_a[20]
data_a[21] => altsyncram_dhh1:auto_generated.data_a[21]
data_a[22] => altsyncram_dhh1:auto_generated.data_a[22]
data_a[23] => altsyncram_dhh1:auto_generated.data_a[23]
data_a[24] => altsyncram_dhh1:auto_generated.data_a[24]
data_a[25] => altsyncram_dhh1:auto_generated.data_a[25]
data_a[26] => altsyncram_dhh1:auto_generated.data_a[26]
data_a[27] => altsyncram_dhh1:auto_generated.data_a[27]
data_a[28] => altsyncram_dhh1:auto_generated.data_a[28]
data_a[29] => altsyncram_dhh1:auto_generated.data_a[29]
data_a[30] => altsyncram_dhh1:auto_generated.data_a[30]
data_a[31] => altsyncram_dhh1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_dhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_dhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_dhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_dhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_dhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_dhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_dhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_dhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_dhh1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_dhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_dhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_dhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_dhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_dhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_dhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_dhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_dhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_dhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_dhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_dhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_dhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_dhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_dhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_dhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_dhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cpu|mux:MUX3
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux:MUX4
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
selector => out.OUTPUTSELECT
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|cpu|register:D
input_data[0] => output_data[0]~reg0.DATAIN
input_data[1] => output_data[1]~reg0.DATAIN
input_data[2] => output_data[2]~reg0.DATAIN
input_data[3] => output_data[3]~reg0.DATAIN
input_data[4] => output_data[4]~reg0.DATAIN
input_data[5] => output_data[5]~reg0.DATAIN
input_data[6] => output_data[6]~reg0.DATAIN
input_data[7] => output_data[7]~reg0.DATAIN
input_data[8] => output_data[8]~reg0.DATAIN
input_data[9] => output_data[9]~reg0.DATAIN
input_data[10] => output_data[10]~reg0.DATAIN
input_data[11] => output_data[11]~reg0.DATAIN
input_data[12] => output_data[12]~reg0.DATAIN
input_data[13] => output_data[13]~reg0.DATAIN
input_data[14] => output_data[14]~reg0.DATAIN
input_data[15] => output_data[15]~reg0.DATAIN
input_data[16] => output_data[16]~reg0.DATAIN
input_data[17] => output_data[17]~reg0.DATAIN
input_data[18] => output_data[18]~reg0.DATAIN
input_data[19] => output_data[19]~reg0.DATAIN
input_data[20] => output_data[20]~reg0.DATAIN
input_data[21] => output_data[21]~reg0.DATAIN
input_data[22] => output_data[22]~reg0.DATAIN
input_data[23] => output_data[23]~reg0.DATAIN
input_data[24] => output_data[24]~reg0.DATAIN
input_data[25] => output_data[25]~reg0.DATAIN
input_data[26] => output_data[26]~reg0.DATAIN
input_data[27] => output_data[27]~reg0.DATAIN
input_data[28] => output_data[28]~reg0.DATAIN
input_data[29] => output_data[29]~reg0.DATAIN
input_data[30] => output_data[30]~reg0.DATAIN
input_data[31] => output_data[31]~reg0.DATAIN
clock => output_data[0]~reg0.CLK
clock => output_data[1]~reg0.CLK
clock => output_data[2]~reg0.CLK
clock => output_data[3]~reg0.CLK
clock => output_data[4]~reg0.CLK
clock => output_data[5]~reg0.CLK
clock => output_data[6]~reg0.CLK
clock => output_data[7]~reg0.CLK
clock => output_data[8]~reg0.CLK
clock => output_data[9]~reg0.CLK
clock => output_data[10]~reg0.CLK
clock => output_data[11]~reg0.CLK
clock => output_data[12]~reg0.CLK
clock => output_data[13]~reg0.CLK
clock => output_data[14]~reg0.CLK
clock => output_data[15]~reg0.CLK
clock => output_data[16]~reg0.CLK
clock => output_data[17]~reg0.CLK
clock => output_data[18]~reg0.CLK
clock => output_data[19]~reg0.CLK
clock => output_data[20]~reg0.CLK
clock => output_data[21]~reg0.CLK
clock => output_data[22]~reg0.CLK
clock => output_data[23]~reg0.CLK
clock => output_data[24]~reg0.CLK
clock => output_data[25]~reg0.CLK
clock => output_data[26]~reg0.CLK
clock => output_data[27]~reg0.CLK
clock => output_data[28]~reg0.CLK
clock => output_data[29]~reg0.CLK
clock => output_data[30]~reg0.CLK
clock => output_data[31]~reg0.CLK
reset => output_data[0]~reg0.ACLR
reset => output_data[1]~reg0.ACLR
reset => output_data[2]~reg0.ACLR
reset => output_data[3]~reg0.ACLR
reset => output_data[4]~reg0.ACLR
reset => output_data[5]~reg0.ACLR
reset => output_data[6]~reg0.ACLR
reset => output_data[7]~reg0.ACLR
reset => output_data[8]~reg0.ACLR
reset => output_data[9]~reg0.ACLR
reset => output_data[10]~reg0.ACLR
reset => output_data[11]~reg0.ACLR
reset => output_data[12]~reg0.ACLR
reset => output_data[13]~reg0.ACLR
reset => output_data[14]~reg0.ACLR
reset => output_data[15]~reg0.ACLR
reset => output_data[16]~reg0.ACLR
reset => output_data[17]~reg0.ACLR
reset => output_data[18]~reg0.ACLR
reset => output_data[19]~reg0.ACLR
reset => output_data[20]~reg0.ACLR
reset => output_data[21]~reg0.ACLR
reset => output_data[22]~reg0.ACLR
reset => output_data[23]~reg0.ACLR
reset => output_data[24]~reg0.ACLR
reset => output_data[25]~reg0.ACLR
reset => output_data[26]~reg0.ACLR
reset => output_data[27]~reg0.ACLR
reset => output_data[28]~reg0.ACLR
reset => output_data[29]~reg0.ACLR
reset => output_data[30]~reg0.ACLR
reset => output_data[31]~reg0.ACLR
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|register:CTRL3
input_data[0] => output_data[0]~reg0.DATAIN
input_data[1] => output_data[1]~reg0.DATAIN
input_data[2] => output_data[2]~reg0.DATAIN
input_data[3] => output_data[3]~reg0.DATAIN
input_data[4] => output_data[4]~reg0.DATAIN
input_data[5] => output_data[5]~reg0.DATAIN
input_data[6] => output_data[6]~reg0.DATAIN
input_data[7] => output_data[7]~reg0.DATAIN
input_data[8] => output_data[8]~reg0.DATAIN
input_data[9] => output_data[9]~reg0.DATAIN
input_data[10] => output_data[10]~reg0.DATAIN
input_data[11] => output_data[11]~reg0.DATAIN
input_data[12] => output_data[12]~reg0.DATAIN
input_data[13] => output_data[13]~reg0.DATAIN
input_data[14] => output_data[14]~reg0.DATAIN
input_data[15] => output_data[15]~reg0.DATAIN
input_data[16] => output_data[16]~reg0.DATAIN
input_data[17] => output_data[17]~reg0.DATAIN
input_data[18] => output_data[18]~reg0.DATAIN
input_data[19] => output_data[19]~reg0.DATAIN
input_data[20] => output_data[20]~reg0.DATAIN
input_data[21] => output_data[21]~reg0.DATAIN
input_data[22] => output_data[22]~reg0.DATAIN
input_data[23] => output_data[23]~reg0.DATAIN
input_data[24] => output_data[24]~reg0.DATAIN
input_data[25] => output_data[25]~reg0.DATAIN
input_data[26] => output_data[26]~reg0.DATAIN
input_data[27] => output_data[27]~reg0.DATAIN
input_data[28] => output_data[28]~reg0.DATAIN
input_data[29] => output_data[29]~reg0.DATAIN
input_data[30] => output_data[30]~reg0.DATAIN
input_data[31] => output_data[31]~reg0.DATAIN
clock => output_data[0]~reg0.CLK
clock => output_data[1]~reg0.CLK
clock => output_data[2]~reg0.CLK
clock => output_data[3]~reg0.CLK
clock => output_data[4]~reg0.CLK
clock => output_data[5]~reg0.CLK
clock => output_data[6]~reg0.CLK
clock => output_data[7]~reg0.CLK
clock => output_data[8]~reg0.CLK
clock => output_data[9]~reg0.CLK
clock => output_data[10]~reg0.CLK
clock => output_data[11]~reg0.CLK
clock => output_data[12]~reg0.CLK
clock => output_data[13]~reg0.CLK
clock => output_data[14]~reg0.CLK
clock => output_data[15]~reg0.CLK
clock => output_data[16]~reg0.CLK
clock => output_data[17]~reg0.CLK
clock => output_data[18]~reg0.CLK
clock => output_data[19]~reg0.CLK
clock => output_data[20]~reg0.CLK
clock => output_data[21]~reg0.CLK
clock => output_data[22]~reg0.CLK
clock => output_data[23]~reg0.CLK
clock => output_data[24]~reg0.CLK
clock => output_data[25]~reg0.CLK
clock => output_data[26]~reg0.CLK
clock => output_data[27]~reg0.CLK
clock => output_data[28]~reg0.CLK
clock => output_data[29]~reg0.CLK
clock => output_data[30]~reg0.CLK
clock => output_data[31]~reg0.CLK
reset => output_data[0]~reg0.ACLR
reset => output_data[1]~reg0.ACLR
reset => output_data[2]~reg0.ACLR
reset => output_data[3]~reg0.ACLR
reset => output_data[4]~reg0.ACLR
reset => output_data[5]~reg0.ACLR
reset => output_data[6]~reg0.ACLR
reset => output_data[7]~reg0.ACLR
reset => output_data[8]~reg0.ACLR
reset => output_data[9]~reg0.ACLR
reset => output_data[10]~reg0.ACLR
reset => output_data[11]~reg0.ACLR
reset => output_data[12]~reg0.ACLR
reset => output_data[13]~reg0.ACLR
reset => output_data[14]~reg0.ACLR
reset => output_data[15]~reg0.ACLR
reset => output_data[16]~reg0.ACLR
reset => output_data[17]~reg0.ACLR
reset => output_data[18]~reg0.ACLR
reset => output_data[19]~reg0.ACLR
reset => output_data[20]~reg0.ACLR
reset => output_data[21]~reg0.ACLR
reset => output_data[22]~reg0.ACLR
reset => output_data[23]~reg0.ACLR
reset => output_data[24]~reg0.ACLR
reset => output_data[25]~reg0.ACLR
reset => output_data[26]~reg0.ACLR
reset => output_data[27]~reg0.ACLR
reset => output_data[28]~reg0.ACLR
reset => output_data[29]~reg0.ACLR
reset => output_data[30]~reg0.ACLR
reset => output_data[31]~reg0.ACLR
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


