
*** Running vivado
    with args -log top_simulate.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_simulate.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

<<<<<<< HEAD
Sourcing tcl script 'C:/Users/carlo/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
=======
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
source top_simulate.tcl -notrace
Command: synth_design -top top_simulate -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: Helper process launched with PID 4668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 700.660 ; gain = 177.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_simulate' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/top_simulate.sv:23]
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/.Xil/Vivado-2564-Andrey-PC/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/.Xil/Vivado-2564-Andrey-PC/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_simulate' (2#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/top_simulate.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 766.008 ; gain = 243.023
=======
INFO: Helper process launched with PID 3516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 700.391 ; gain = 177.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_simulate' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/top_simulate.sv:23]
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/.Xil/Vivado-10200-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/.Xil/Vivado-10200-DESKTOP-07VUEC3/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_simulate' (2#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.srcs/sources_1/new/top_simulate.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 764.973 ; gain = 242.496
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 766.008 ; gain = 243.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 766.008 ; gain = 243.023
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 764.973 ; gain = 242.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 764.973 ; gain = 242.496
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< HEAD
Parsing XDC File [c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Finished Parsing XDC File [c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'display_po[0]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'display_po[0]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'display_po[1]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'display_po[1]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'display_po[2]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'display_po[2]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'display_po[3]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'display_po[3]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'display_po[4]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'display_po[4]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'display_po[5]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'display_po[5]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'display_po[6]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'display_po[6]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[0]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[0]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[1]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[1]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[2]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[2]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[3]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[3]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[4]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[4]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[5]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[5]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[6]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[6]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[7]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[7]'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'reset_pi'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'reset_pi'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:724]
WARNING: [Vivado 12-508] No pins matched 'instance_name/CLK_10MHZ'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:724]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:725]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:725]
Finished Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_simulate_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 804.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 804.832 ; gain = 281.848
=======
Parsing XDC File [c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Finished Parsing XDC File [c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'display_po[0]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'display_po[0]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'display_po[1]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'display_po[1]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'display_po[2]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'display_po[2]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'display_po[3]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'display_po[3]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'display_po[4]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'display_po[4]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'display_po[5]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'display_po[5]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'display_po[6]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'display_po[6]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[0]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[0]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[1]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[1]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[2]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[2]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[3]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[3]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[4]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[4]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[5]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[5]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[6]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[6]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[7]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'display_select_po[7]'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'reset_pi'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'reset_pi'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'clk_100Mhz_pi'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:724]
WARNING: [Vivado 12-508] No pins matched 'instance_name/CLK_10MHZ'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:724]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:725]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc:725]
Finished Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/TDD/lab02-g03/Ejercicios/Constraints/constraints_contador_7seg.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_simulate_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 807.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 807.234 ; gain = 284.758
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 804.832 ; gain = 281.848
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 807.234 ; gain = 284.758
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
<<<<<<< HEAD
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz_i. (constraint file  c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz_i. (constraint file  c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for generate_clock_10Mhz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 804.832 ; gain = 281.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 804.832 ; gain = 281.848
=======
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz_i. (constraint file  c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz_i. (constraint file  c:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for generate_clock_10Mhz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 807.234 ; gain = 284.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 807.234 ; gain = 284.758
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 804.832 ; gain = 281.848
=======
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 807.234 ; gain = 284.758
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'generate_clock_10Mhz/CLK_10MHZ' to pin 'generate_clock_10Mhz/bbstub_CLK_10MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 849.004 ; gain = 326.020
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 853.234 ; gain = 330.758
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 849.004 ; gain = 326.020
=======
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 853.234 ; gain = 330.758
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 858.566 ; gain = 335.582
=======
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 862.816 ; gain = 340.340
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
=======
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 878.605 ; gain = 356.129
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 878.605 ; gain = 356.129
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 878.605 ; gain = 356.129
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 878.605 ; gain = 356.129
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 878.605 ; gain = 356.129
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 878.605 ; gain = 356.129
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |WCLK          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |WCLK |     1|
|2     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 874.363 ; gain = 312.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 874.363 ; gain = 351.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.672 ; gain = 0.000
=======
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 878.605 ; gain = 356.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 878.605 ; gain = 313.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 878.605 ; gain = 356.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.613 ; gain = 0.000
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
<<<<<<< HEAD
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 891.672 ; gain = 600.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/top_simulate.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_simulate_utilization_synth.rpt -pb top_simulate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  1 16:25:57 2022...
=======
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 897.613 ; gain = 605.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.runs/synth_1/top_simulate.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_simulate_utilization_synth.rpt -pb top_simulate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  1 20:39:04 2022...
>>>>>>> e82be317274dbddd999bc3e35a1cf024f72b017e
