{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706303776546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706303776550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 18:16:16 2024 " "Processing started: Fri Jan 26 18:16:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706303776550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303776550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303776550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706303776925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706303776925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux2_1 " "Found entity 1: modulo_mux2_1" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador7bits " "Found entity 1: modulo_comparador7bits" {  } { { "modulo_comparador7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador1bit " "Found entity 1: modulo_comparador1bit" {  } { { "modulo_comparador1bit.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mef_enchimento_vedacao.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mef_enchimento_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mef_enchimento_vedacao " "Found entity 1: modulo_mef_enchimento_vedacao" {  } { { "modulo_mef_enchimento_vedacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_registrador_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_registrador_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_registrador_rolhas " "Found entity 1: modulo_registrador_rolhas" {  } { { "modulo_registrador_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_valor_minimo_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_valor_minimo_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_valor_minimo_rolhas " "Found entity 1: modulo_valor_minimo_rolhas" {  } { { "modulo_valor_minimo_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_minimo_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_verificador_ausencia_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_verificador_ausencia_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_verificador_ausencia_rolhas " "Found entity 1: modulo_verificador_ausencia_rolhas" {  } { { "modulo_verificador_ausencia_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_verificador_ausencia_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_permissoes.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_permissoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_permissoes " "Found entity 1: modulo_seletor_permissoes" {  } { { "modulo_seletor_permissoes.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_permissoes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_load_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_load_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_load_principal " "Found entity 1: modulo_seletor_load_principal" {  } { { "modulo_seletor_load_principal.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_load_principal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_count_superior99.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_count_superior99.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_count_superior99 " "Found entity 1: modulo_count_superior99" {  } { { "modulo_count_superior99.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_count_superior99.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_2_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_2_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_2_bits_ascendente " "Found entity 1: modulo_contador_sync_2_bits_ascendente" {  } { { "modulo_contador_sync_2_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_2_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_4_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_4_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_4_bits_ascendente " "Found entity 1: modulo_contador_sync_4_bits_ascendente" {  } { { "modulo_contador_sync_4_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_4_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_7_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_7_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_7_bits_ascendente " "Found entity 1: modulo_contador_sync_7_bits_ascendente" {  } { { "modulo_contador_sync_7_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_dd.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_dd " "Found entity 1: modulo_reset_contador_dd" {  } { { "modulo_reset_contador_dd.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_dd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_d " "Found entity 1: modulo_reset_contador_d" {  } { { "modulo_reset_contador_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_garrafas " "Found entity 1: modulo_codificador_dezena_garrafas" {  } { { "modulo_codificador_dezena_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_garrafas " "Found entity 1: modulo_codificador_unidade_garrafas" {  } { { "modulo_codificador_unidade_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_rolhas " "Found entity 1: modulo_codificador_dezena_rolhas" {  } { { "modulo_codificador_dezena_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_rolhas " "Found entity 1: modulo_codificador_unidade_rolhas" {  } { { "modulo_codificador_unidade_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificadorbcd_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificadorbcd_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificadorBCD_7Segmentos " "Found entity 1: modulo_decodificadorBCD_7Segmentos" {  } { { "modulo_decodificadorBCD_7Segmentos.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_decodificadorBCD_7Segmentos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo_7bits " "Found entity 1: modulo_somador_subtrator_completo_7bits" {  } { { "modulo_somador_subtrator_completo_7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo " "Found entity 1: modulo_somador_subtrator_completo" {  } { { "modulo_somador_subtrator_completo.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemealy.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMealy " "Found entity 1: LevelToPulseMealy" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemoore.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemoore.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMoore " "Found entity 1: LevelToPulseMoore" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux4_1 " "Found entity 1: modulo_mux4_1" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux4_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_4 " "Found entity 1: modulo_demux1_4" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_demux1_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_jk " "Found entity 1: modulo_ff_jk" {  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 11 11 " "Found 11 design units, including 11 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_gate_2_inputs " "Found entity 2: nand_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_inputs " "Found entity 3: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "4 and_gate_7_inputs " "Found entity 4: and_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate_7_inputs " "Found entity 5: or_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_4_inputs " "Found entity 6: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_3_inputs " "Found entity 7: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "8 or_gate_2_inputs " "Found entity 8: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "9 or_gate_5_inputs " "Found entity 9: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "10 and_gate_2_inputs " "Found entity 10: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""} { "Info" "ISGN_ENTITY_NAME" "11 and_gate_5_inputs " "Found entity 11: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706303782712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303782712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div_r LevelToPulseMealy.v(66) " "Verilog HDL Implicit Net warning at LevelToPulseMealy.v(66): created implicit net for \"clk_div_r\"" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi LevelToPulseMealy.v(68) " "Verilog HDL Implicit Net warning at LevelToPulseMealy.v(68): created implicit net for \"Qi\"" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NQi LevelToPulseMealy.v(70) " "Verilog HDL Implicit Net warning at LevelToPulseMealy.v(70): created implicit net for \"NQi\"" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi0 LevelToPulseMoore.v(64) " "Verilog HDL Implicit Net warning at LevelToPulseMoore.v(64): created implicit net for \"Qi0\"" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi1 LevelToPulseMoore.v(69) " "Verilog HDL Implicit Net warning at LevelToPulseMoore.v(69): created implicit net for \"Qi1\"" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LevelToPulseMealy.v(66) " "Verilog HDL Instantiation warning at LevelToPulseMealy.v(66): instance has no name" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1706303782715 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LevelToPulseMoore.v(67) " "Verilog HDL Instantiation warning at LevelToPulseMoore.v(67): instance has no name" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1706303782715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706303782743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divisor_frequencia modulo_divisor_frequencia:divisor_f " "Elaborating entity \"modulo_divisor_frequencia\" for hierarchy \"modulo_divisor_frequencia:divisor_f\"" {  } { { "pbl.v" "divisor_f" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_t modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1 " "Elaborating entity \"modulo_ff_t\" for hierarchy \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\"" {  } { { "modulo_divisor_frequencia.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mef_enchimento_vedacao modulo_mef_enchimento_vedacao:mef_1 " "Elaborating entity \"modulo_mef_enchimento_vedacao\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\"" {  } { { "pbl.v" "mef_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1 " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_jk modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1 " "Elaborating entity \"modulo_ff_jk\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "jk_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2 " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4 " "Elaborating entity \"or_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_4_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6 " "Elaborating entity \"and_gate_4_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_4_bits_ascendente modulo_contador_sync_4_bits_ascendente:contador_duzias " "Elaborating entity \"modulo_contador_sync_4_bits_ascendente\" for hierarchy \"modulo_contador_sync_4_bits_ascendente:contador_duzias\"" {  } { { "pbl.v" "contador_duzias" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_d modulo_reset_contador_d:reset_1 " "Elaborating entity \"modulo_reset_contador_d\" for hierarchy \"modulo_reset_contador_d:reset_1\"" {  } { { "pbl.v" "reset_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_dd modulo_reset_contador_dd:reset_2 " "Elaborating entity \"modulo_reset_contador_dd\" for hierarchy \"modulo_reset_contador_dd:reset_2\"" {  } { { "pbl.v" "reset_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_7_bits_ascendente modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas " "Elaborating entity \"modulo_contador_sync_7_bits_ascendente\" for hierarchy \"modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas\"" {  } { { "pbl.v" "contador_entrada_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux2_1 modulo_mux2_1:mux_1 " "Elaborating entity \"modulo_mux2_1\" for hierarchy \"modulo_mux2_1:mux_1\"" {  } { { "pbl.v" "mux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo_7bits modulo_somador_subtrator_completo_7bits:somador_subtrator_1 " "Elaborating entity \"modulo_somador_subtrator_completo_7bits\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\"" {  } { { "pbl.v" "somador_subtrator_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1 " "Elaborating entity \"modulo_somador_subtrator_completo\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\"" {  } { { "modulo_somador_subtrator_completo_7bits.v" "somador_subtrator_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_5_inputs modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11 " "Elaborating entity \"or_gate_5_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_11" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_registrador_rolhas modulo_registrador_rolhas:buffer_rolhas_secundario " "Elaborating entity \"modulo_registrador_rolhas\" for hierarchy \"modulo_registrador_rolhas:buffer_rolhas_secundario\"" {  } { { "pbl.v" "buffer_rolhas_secundario" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate_2_inputs modulo_registrador_rolhas:buffer_rolhas_secundario\|nand_gate_2_inputs:gate_6 " "Elaborating entity \"nand_gate_2_inputs\" for hierarchy \"modulo_registrador_rolhas:buffer_rolhas_secundario\|nand_gate_2_inputs:gate_6\"" {  } { { "modulo_registrador_rolhas.v" "gate_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_d modulo_registrador_rolhas:buffer_rolhas_secundario\|modulo_ff_d:ff\[0\] " "Elaborating entity \"modulo_ff_d\" for hierarchy \"modulo_registrador_rolhas:buffer_rolhas_secundario\|modulo_ff_d:ff\[0\]\"" {  } { { "modulo_registrador_rolhas.v" "ff\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador7bits modulo_comparador7bits:comparador " "Elaborating entity \"modulo_comparador7bits\" for hierarchy \"modulo_comparador7bits:comparador\"" {  } { { "pbl.v" "comparador" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador1bit modulo_comparador7bits:comparador\|modulo_comparador1bit:comparador_1 " "Elaborating entity \"modulo_comparador1bit\" for hierarchy \"modulo_comparador7bits:comparador\|modulo_comparador1bit:comparador_1\"" {  } { { "modulo_comparador7bits.v" "comparador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_7_inputs modulo_comparador7bits:comparador\|or_gate_7_inputs:gate_1 " "Elaborating entity \"or_gate_7_inputs\" for hierarchy \"modulo_comparador7bits:comparador\|or_gate_7_inputs:gate_1\"" {  } { { "modulo_comparador7bits.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303782962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_seletor_load_principal modulo_seletor_load_principal:seletor_2 " "Elaborating entity \"modulo_seletor_load_principal\" for hierarchy \"modulo_seletor_load_principal:seletor_2\"" {  } { { "pbl.v" "seletor_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_count_superior99 modulo_count_superior99:m_out_range " "Elaborating entity \"modulo_count_superior99\" for hierarchy \"modulo_count_superior99:m_out_range\"" {  } { { "pbl.v" "m_out_range" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs modulo_count_superior99:m_out_range\|or_gate_3_inputs:gate_4 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"modulo_count_superior99:m_out_range\|or_gate_3_inputs:gate_4\"" {  } { { "modulo_count_superior99.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_count_superior99.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_valor_minimo_rolhas modulo_valor_minimo_rolhas:m_min_rolhas " "Elaborating entity \"modulo_valor_minimo_rolhas\" for hierarchy \"modulo_valor_minimo_rolhas:m_min_rolhas\"" {  } { { "pbl.v" "m_min_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_5_inputs modulo_valor_minimo_rolhas:m_min_rolhas\|and_gate_5_inputs:gate_1 " "Elaborating entity \"and_gate_5_inputs\" for hierarchy \"modulo_valor_minimo_rolhas:m_min_rolhas\|and_gate_5_inputs:gate_1\"" {  } { { "modulo_valor_minimo_rolhas.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_minimo_rolhas.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_verificador_ausencia_rolhas modulo_verificador_ausencia_rolhas:m_aus_rolhas " "Elaborating entity \"modulo_verificador_ausencia_rolhas\" for hierarchy \"modulo_verificador_ausencia_rolhas:m_aus_rolhas\"" {  } { { "pbl.v" "m_aus_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_2_bits_ascendente modulo_contador_sync_2_bits_ascendente:contador_display " "Elaborating entity \"modulo_contador_sync_2_bits_ascendente\" for hierarchy \"modulo_contador_sync_2_bits_ascendente:contador_display\"" {  } { { "pbl.v" "contador_display" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_garrafas modulo_codificador_dezena_garrafas:codificador_garrafas_1 " "Elaborating entity \"modulo_codificador_dezena_garrafas\" for hierarchy \"modulo_codificador_dezena_garrafas:codificador_garrafas_1\"" {  } { { "pbl.v" "codificador_garrafas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_garrafas modulo_codificador_unidade_garrafas:codificador_garrafas_2 " "Elaborating entity \"modulo_codificador_unidade_garrafas\" for hierarchy \"modulo_codificador_unidade_garrafas:codificador_garrafas_2\"" {  } { { "pbl.v" "codificador_garrafas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_rolhas modulo_codificador_dezena_rolhas:codificador_rolhas_1 " "Elaborating entity \"modulo_codificador_dezena_rolhas\" for hierarchy \"modulo_codificador_dezena_rolhas:codificador_rolhas_1\"" {  } { { "pbl.v" "codificador_rolhas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_rolhas modulo_codificador_unidade_rolhas:codificador_rolhas_2 " "Elaborating entity \"modulo_codificador_unidade_rolhas\" for hierarchy \"modulo_codificador_unidade_rolhas:codificador_rolhas_2\"" {  } { { "pbl.v" "codificador_rolhas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux4_1 modulo_mux4_1:mux_36 " "Elaborating entity \"modulo_mux4_1\" for hierarchy \"modulo_mux4_1:mux_36\"" {  } { { "pbl.v" "mux_36" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_4 modulo_demux1_4:demux_1 " "Elaborating entity \"modulo_demux1_4\" for hierarchy \"modulo_demux1_4:demux_1\"" {  } { { "pbl.v" "demux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificadorBCD_7Segmentos modulo_decodificadorBCD_7Segmentos:bcd_1 " "Elaborating entity \"modulo_decodificadorBCD_7Segmentos\" for hierarchy \"modulo_decodificadorBCD_7Segmentos:bcd_1\"" {  } { { "pbl.v" "bcd_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706303783117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706303783424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[0\] GND " "Pin \"Nout_7seg\[0\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706303783537 "|pbl|Nout_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[1\] VCC " "Pin \"Nac_7segmentos\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706303783537 "|pbl|Nac_7segmentos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[3\] VCC " "Pin \"Nac_7segmentos\[3\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706303783537 "|pbl|Nac_7segmentos[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706303783537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706303783696 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706303783696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706303783696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706303783696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706303783741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 18:16:23 2024 " "Processing ended: Fri Jan 26 18:16:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706303783741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706303783741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706303783741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706303783741 ""}
