# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ECAL_DIF.srcs/sources_1/ip/Fifo_Auto_TA/sim/Fifo_Auto_TA.v" --include "../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M"
verilog xil_defaultlib  "../../../hdl/Auto_TA_Scan.v" --include "../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M"
verilog xil_defaultlib  "../../../hdl/SKIROC2_S_Para_Scan.v" --include "../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M"
verilog xil_defaultlib  "../../../test_bentch/test_Auto_DAC.v" --include "../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
