#pragma once
 /* #define EXTENDED_MATRIX_COL_PINS (MCU_GPIO, F0, 4), (MCU_GPIO, F0,5 ), (MCU_GPIO, F0,6 ), (MCU_GPIO, F0, 7), (MCU_GPIO, B0, 1), (MCU_GPIO, B0, 3), (MCU_GPIO, B0, 2) */
#define SWITCH_MATRIX_INPUT_0 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (F0, 0xf0U, MCU_GPIO), \
      (B0, 0x0eU, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (0, 0x20U, 0x02U), \
      (0, 0x40U, 0x04U), \
      (0, 0x80U, 0x08U), \
      (1, 0x02U, 0x10U), \
      (1, 0x08U, 0x20U), \
      (1, 0x04U, 0x40U) )

 /* #define EXTENDED_MATRIX_ROW_PINS (MCU_GPIO, D0, 4), (MCU_GPIO, C0, 6), (MCU_GPIO, D0, 7), (MCU_GPIO, E0, 6), (MCU_GPIO, B0, 4) */
#define SWITCH_MATRIX_OUTPUT_0 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (D0, 0x90U, MCU_GPIO), \
      (C0, 0x40U, MCU_GPIO), \
      (E0, 0x40U, MCU_GPIO), \
      (B0, 0x10U, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (1, 0x40U, 0x02U), \
      (0, 0x80U, 0x04U), \
      (2, 0x40U, 0x08U), \
      (3, 0x10U, 0x10U) )

 /* #define EXTENDED_MATRIX_COL_PINS_RIGHT {(MCU_GPIO, F0, 4), (MCU_GPIO, F0,5 ), (MCU_GPIO, F0,6 ), (MCU_GPIO, F0, 7), (MCU_GPIO, B0, 3), (MCU_GPIO, B0, 1), (MCU_GPIO, B0, 2)} */
#define SWITCH_MATRIX_INPUT_1 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (F0, 0xf0U, MCU_GPIO), \
      (B0, 0x0eU, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (0, 0x20U, 0x02U), \
      (0, 0x40U, 0x04U), \
      (0, 0x80U, 0x08U), \
      (1, 0x08U, 0x10U), \
      (1, 0x02U, 0x20U), \
      (1, 0x04U, 0x40U) )

 /* #define EXTENDED_MATRIX_ROW_PINS_RIGHT (MCU_GPIO, D0, 4), (MCU_GPIO, C0, 6), (MCU_GPIO, E0, 6), (MCU_GPIO, D0, 7), (MCU_GPIO, B0, 4) */
#define SWITCH_MATRIX_OUTPUT_1 \
    /* ( ( <port>, <mask>, <dev> ), ... ) */ \
    ( (D0, 0x90U, MCU_GPIO), \
      (C0, 0x40U, MCU_GPIO), \
      (E0, 0x40U, MCU_GPIO), \
      (B0, 0x10U, MCU_GPIO) ),\
    /* ( ( <port_index>, <port_mask>, <matrix_row_mask> ), ... ) */ \
    ( (0, 0x10U, 0x01U), \
      (1, 0x40U, 0x02U), \
      (2, 0x40U, 0x04U), \
      (0, 0x80U, 0x08U), \
      (3, 0x10U, 0x10U) )

