// Seed: 1407507234
module module_0 #(
    parameter id_11 = 32'd40,
    parameter id_12 = 32'd29,
    parameter id_26 = 32'd31,
    parameter id_27 = 32'd17
) (
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input _id_11,
    input _id_12,
    output logic id_13,
    input logic id_14,
    input id_15,
    input id_16,
    output logic id_17,
    input id_18,
    input id_19,
    input id_20,
    input logic id_21,
    output id_22,
    input id_23,
    input logic id_24,
    output id_25,
    input _id_26,
    input _id_27
);
  assign id_8  = 1;
  assign id_11 = id_18;
  logic id_28;
  assign id_10 = 1'h0;
  logic id_29;
  assign id_5 = 1;
  always
    if (1) id_2 = id_11;
    else #(1'd0 == id_5);
  assign id_7 = id_17;
  type_45(
      .id_0(1), .id_1(1)
  );
  logic id_30, id_31, id_32 = id_23;
  assign id_15[id_26 : {"", 1'b0, 1, id_27}] = 1;
  assign id_4 = id_4[id_12 : id_11];
  type_47 id_33 (
      .id_0(1),
      .id_1(1'h0),
      .id_2(1),
      .id_3(1'b0),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(id_4),
      .id_8()
  );
  logic id_34, id_35;
  assign id_29 = 1 ? 1 : id_29 && id_35;
  assign id_1  = id_1;
  assign id_6  = 1;
endmodule
