{
  "newNotePlaceholder": "Untitled",
  "defaultInitialization": false,
  "filePreviewOnHover": false,
  "flowMenuEnabled": true,
  "markSans": false,
  "blinkEnabled": true,
  "makeMenuPlaceholder": true,
  "mobileMakeBar": true,
  "inlineStyler": true,
  "makerMode": true,
  "imageThumbnails": false,
  "spacesMDBInHidden": true,
  "inlineStylerColors": false,
  "editorFlow": true,
  "internalLinkClickFlow": true,
  "contextEnabled": true,
  "spaceViewEnabled": true,
  "saveAllContextToFrontmatter": true,
  "editorFlowStyle": "seamless",
  "autoOpenFileContext": false,
  "activeView": "/",
  "hideFrontmatter": true,
  "activeSpace": "",
  "defaultDateFormat": "MMM dd yyyy",
  "spacesEnabled": true,
  "spacesPerformance": true,
  "currentWaypoint": 0,
  "enableFolderNote": false,
  "folderIndentationLines": true,
  "revealActiveFile": false,
  "spacesStickers": true,
  "spaceRowHeight": 29,
  "spacesDisablePatch": false,
  "folderNoteInsideFolder": false,
  "sidebarTabs": true,
  "showRibbon": true,
  "deleteFileOption": "trash",
  "expandedSpaces": [
    null,
    "Electronics and Devices 2",
    "/",
    null,
    "//FPGA-Verilog/FPGA-Verilog/Basic Verilog topics",
    "//FPGA-Verilog/FPGA-Verilog/Basic Verilog topics",
    "//FPGA-Verilog/FPGA-Verilog/Basic Verilog topics",
    "//Year 3 - Semester 2/Year 3 - Semester 2/Signal and Systems/Year 3 - Semester 2/Signal and Systems/Homework",
    "//Year 3 - Semester 2/Year 3 - Semester 2/Signal and Systems/Year 3 - Semester 2/Signal and Systems/Homework",
    "//Year 3 - Semester 2/Year 3 - Semester 2/Signal and Systems/Year 3 - Semester 2/Signal and Systems/Homework",
    "//Year 3 - Semester 2/Year 3 - Semester 2/FPGA-Verilog/Year 3 - Semester 2/FPGA-Verilog/Basic Verilog topics",
    "//Year 3 - Semester 2/Year 3 - Semester 2/FPGA-Verilog/Year 3 - Semester 2/FPGA-Verilog/Basic Verilog topics",
    "//Year 3 - Semester 2/Year 3 - Semester 2/FPGA-Verilog/Year 3 - Semester 2/FPGA-Verilog/Basic Verilog topics/Year 3 - Semester 2/FPGA-Verilog/Basic Verilog topics/Hierarchical Modeling Concepts",
    "//Year 3 - Semester 2/Year 3 - Semester 2/FPGA-Verilog/Year 3 - Semester 2/FPGA-Verilog/Basic Verilog topics/Year 3 - Semester 2/FPGA-Verilog/Basic Verilog topics/Hierarchical Modeling Concepts",
    "//Year 3 - Semester 2/Year 3 - Semester 2/Advance English 2",
    "//Year 3 - Semester 2/Year 3 - Semester 2/Advance English 2",
    "//Year 3 - Semester 2/Year 3 - Semester 2/Advance English 2",
    "//Year 3 - Semester 2/Year 3 - Semester 2/Advance English 2/Year 3 - Semester 2/Advance English 2/Speaking",
    "//Year 2 - Semester 2/Year 2 - Semester 2/Computer programming 2",
    "//Year 2 - Semester 2/Year 2 - Semester 2/Computer programming 2/Year 2 - Semester 2/Computer programming 2/Assignment 2",
    "//Learning/Learning/Year 3 - Semester 2",
    "//Learning/Learning/Year 3 - Semester 2/Learning/Year 3 - Semester 2/Advance English 2/Learning/Year 3 - Semester 2/Advance English 2/Writing",
    "//Learning/Learning/Year 3 - Semester 2/Learning/Year 3 - Semester 2/Verilog",
    "//Learning/Learning/Year 3 - Semester 2/Learning/Year 3 - Semester 2/Signal and System",
    "//Learning/Learning/Year 3 - Semester 2",
    "//Learning/Learning/Year 3 - Semester 2",
    "//Learning/Learning/Year 3 - Semester 2/Learning/Year 3 - Semester 2/Signal and Systems/Learning/Year 3 - Semester 2/Signal and Systems/Lab",
    "//Learning/Learning/Year 3 - Semester 2/Learning/Year 3 - Semester 2/STM32",
    "//Learning/Learning/Year 3 - Semester 2/Learning/Year 3 - Semester 2/STM32/Learning/Year 3 - Semester 2/STM32/Final project",
    "//Learning/Learning/Year 3 - Semester 2/Learning/Year 3 - Semester 2/STM32/Learning/Year 3 - Semester 2/STM32/Final project",
    "//21ES",
    "//21ES/21ES/Workshop PCB",
    "//Learning",
    "//Learning"
  ],
  "expandFolderOnClick": true,
  "menuTriggerChar": "/",
  "inlineStickerMenu": true,
  "emojiTriggerChar": ":",
  "folderContextFile": "context",
  "folderFrameFile": "frames",
  "spacesFolder": "Spaces",
  "hiddenFiles": [
    "Context"
  ],
  "hiddenExtensions": [
    "mdb"
  ],
  "inlineBacklinks": false,
  "inlineContext": true,
  "inlineBacklinksExpanded": true,
  "inlineContextExpanded": false,
  "inlineContextSectionsExpanded": true,
  "dataviewInlineContext": false,
  "inlineContextNameLayout": "vertical",
  "waypoints": [
    "Learning/Spaces/Home",
    "/",
    "spaces://$tags"
  ],
  "spacesUseAlias": false,
  "fmKeyAlias": "aliases",
  "fmKeyBanner": "banner",
  "fmKeyColor": "color",
  "fmKeySticker": "sticker",
  "fmKeyContexts": "_contexts",
  "fmKeySort": "_sort",
  "fmKeyFilter": "_filters",
  "fmKeyLinks": "_links",
  "openSpacesOnLaunch": true,
  "indexSVG": false,
  "quickFrames": [],
  "readableLineWidth": true,
  "autoAddContextsToSubtags": true,
  "autoMigration08": false,
  "releaseNotesPrompt": 0.9,
  "enableDefaultSpaces": true,
  "enableTagSpaces": true,
  "showSpacePinIcon": true,
  "minimalFix": false,
  "experimental": false,
  "systemName": "My-college-knowledge",
  "defaultSpaceTemplate": "",
  "selectedKit": "default",
  "actionMaxSteps": 100,
  "enableHomeSpace": true,
  "spacesCompactMode": false,
  "collapsedTags": [],
  "folderNoteDefaultView": true,
  "expandedFolders": {
    "/": [
      "LoRa/Fundamentals",
      "Computer programming 2/Assignment 3",
      "Data Structure and Algorithm/Assignment 4",
      "Probability and Statistics for Engineering/Final",
      "FPGA-Verilog",
      "FPGA-Verilog/SystemVerilog Simulation and Synthesis/RTL and gate-level modeling",
      "FPGA-Verilog/SystemVerilog Simulation and Synthesis/RTL and gate-level modeling",
      "FPGA-Verilog/Basic Verilog topics"
    ],
    "Electronics and Devices": [
      "Electronics and Devices/BJT Amplifiers/Amplification",
      "Electronics and Devices/BJT Amplifiers/DC and AC analysis",
      "Electronics and Devices/BJT Amplifiers"
    ],
    "Computer programming 2": [],
    "LoRa": [
      "LoRa/Fundamentals",
      "LoRa/Fundamentals"
    ],
    "21ES": [
      "21ES/Họp chủ nhiệm",
      "21ES/Họp chủ nhiệm"
    ],
    "Probability and Statistics for Engineering": [
      "Probability and Statistics for Engineering/Overview and Descriptive Statistics",
      "Probability and Statistics for Engineering/Lesson 1",
      "Probability and Statistics for Engineering/Lesson 1/Measures of Variablity",
      "Probability and Statistics for Engineering/Lesson 1/Measures of Variability",
      "Probability and Statistics for Engineering/Learning",
      "Probability and Statistics for Engineering/Learning/Lesson 1"
    ],
    "Data Structure and Algorithm": [
      "Data Structure and Algorithm/Assignment 2",
      "Data Structure and Algorithm/Assignment 4"
    ]
  },
  "openFolders": [],
  "fileIcons": [],
  "cachedSpaces": [
    "Data Structure and Algorithm",
    "Probability and Statistics for Engineering",
    "Electronics and Devices 2",
    "21ES",
    "Electronics and Devices"
  ],
  "tagContextFolder": "Context",
  "lineNumbers": false,
  "vaultSort": [
    "rank",
    true
  ],
  "spacesSyncLastUpdated": "Context/spacesLastSync.log",
  "spacesSyncTimeoutSeconds": 10,
  "spacesAutoBackup": true,
  "spacesAutoBackupInterval": 10,
  "spacesAutoBackupLast": 1705987003997
}