verilog work "full_adder.v"
verilog work "seven.v"
