{
  "design": {
    "design_info": {
      "boundary_crc": "0xF394B7827FDF78B",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../cnn.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "WS_PE_0": "",
      "WS_PE_1": "",
      "WS_PE_2": "",
      "WS_PE_3": "",
      "WS_PE_6": "",
      "WS_PE_4": "",
      "WS_PE_7": "",
      "WS_PE_5": "",
      "WS_PE_8": "",
      "accum_0": ""
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "bias": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "load_w": {
        "direction": "I"
      },
      "enable": {
        "direction": "I"
      },
      "w0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "x1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "psum2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "psum3": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "x2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "x3": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w21": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w22": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w23": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w31": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w32": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "w33": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "CLR": {
        "direction": "I"
      },
      "Q": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "outp2": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "outp3": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "outp1": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "WS_PE_0": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_0_0",
        "xci_path": "ip\\design_1_WS_PE_0_0\\design_1_WS_PE_0_0.xci",
        "inst_hier_path": "WS_PE_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_1": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_0_1",
        "xci_path": "ip\\design_1_WS_PE_0_1\\design_1_WS_PE_0_1.xci",
        "inst_hier_path": "WS_PE_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_2": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_0_2",
        "xci_path": "ip\\design_1_WS_PE_0_2\\design_1_WS_PE_0_2.xci",
        "inst_hier_path": "WS_PE_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_3": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_0_3",
        "xci_path": "ip\\design_1_WS_PE_0_3\\design_1_WS_PE_0_3.xci",
        "inst_hier_path": "WS_PE_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_6": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_0_4",
        "xci_path": "ip\\design_1_WS_PE_0_4\\design_1_WS_PE_0_4.xci",
        "inst_hier_path": "WS_PE_6",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_4": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_1_0",
        "xci_path": "ip\\design_1_WS_PE_1_0\\design_1_WS_PE_1_0.xci",
        "inst_hier_path": "WS_PE_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_7": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_1_1",
        "xci_path": "ip\\design_1_WS_PE_1_1\\design_1_WS_PE_1_1.xci",
        "inst_hier_path": "WS_PE_7",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_5": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_2_0",
        "xci_path": "ip\\design_1_WS_PE_2_0\\design_1_WS_PE_2_0.xci",
        "inst_hier_path": "WS_PE_5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "WS_PE_8": {
        "vlnv": "xilinx.com:module_ref:WS_PE:1.0",
        "xci_name": "design_1_WS_PE_2_1",
        "xci_path": "ip\\design_1_WS_PE_2_1\\design_1_WS_PE_2_1.xci",
        "inst_hier_path": "WS_PE_8",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WS_PE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "win": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "psum": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "load_w": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "f_inp": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "accum_0": {
        "vlnv": "xilinx.com:module_ref:accum:1.0",
        "xci_name": "design_1_accum_0_0",
        "xci_path": "ip\\design_1_accum_0_0\\design_1_accum_0_0.xci",
        "inst_hier_path": "accum_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "accum",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "CLR": {
            "direction": "I"
          },
          "D1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D3": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Q": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "WS_PE_0/sys_clk",
          "WS_PE_1/sys_clk",
          "WS_PE_2/sys_clk",
          "WS_PE_3/sys_clk",
          "WS_PE_6/sys_clk",
          "WS_PE_4/sys_clk",
          "WS_PE_7/sys_clk",
          "WS_PE_5/sys_clk",
          "WS_PE_8/sys_clk",
          "accum_0/sys_clk"
        ]
      },
      "bias_1": {
        "ports": [
          "bias",
          "WS_PE_0/psum"
        ]
      },
      "load_w_1": {
        "ports": [
          "load_w",
          "WS_PE_0/load_w",
          "WS_PE_1/load_w",
          "WS_PE_2/load_w",
          "WS_PE_3/load_w",
          "WS_PE_6/load_w",
          "WS_PE_4/load_w",
          "WS_PE_7/load_w",
          "WS_PE_5/load_w",
          "WS_PE_8/load_w"
        ]
      },
      "enable_1": {
        "ports": [
          "enable",
          "WS_PE_0/enable",
          "WS_PE_1/enable",
          "WS_PE_2/enable",
          "WS_PE_3/enable",
          "WS_PE_6/enable",
          "WS_PE_4/enable",
          "WS_PE_7/enable",
          "WS_PE_5/enable",
          "WS_PE_8/enable"
        ]
      },
      "w0_1": {
        "ports": [
          "w0",
          "WS_PE_0/win"
        ]
      },
      "w2_1": {
        "ports": [
          "w2",
          "WS_PE_2/win"
        ]
      },
      "win_1": {
        "ports": [
          "w1",
          "WS_PE_1/win"
        ]
      },
      "WS_PE_0_outp": {
        "ports": [
          "WS_PE_0/outp",
          "WS_PE_3/psum"
        ]
      },
      "WS_PE_3_outp": {
        "ports": [
          "WS_PE_3/outp",
          "WS_PE_6/psum"
        ]
      },
      "WS_PE_4_outp": {
        "ports": [
          "WS_PE_4/outp",
          "WS_PE_7/psum"
        ]
      },
      "WS_PE_0_f_inp": {
        "ports": [
          "WS_PE_0/f_inp",
          "WS_PE_1/xin"
        ]
      },
      "WS_PE_1_f_inp": {
        "ports": [
          "WS_PE_1/f_inp",
          "WS_PE_2/xin"
        ]
      },
      "WS_PE_1_outp": {
        "ports": [
          "WS_PE_1/outp",
          "WS_PE_4/psum"
        ]
      },
      "x1_1": {
        "ports": [
          "x1",
          "WS_PE_0/xin"
        ]
      },
      "psum2_1": {
        "ports": [
          "psum2",
          "WS_PE_1/psum"
        ]
      },
      "psum3_1": {
        "ports": [
          "psum3",
          "WS_PE_2/psum"
        ]
      },
      "x2_1": {
        "ports": [
          "x2",
          "WS_PE_3/xin"
        ]
      },
      "x3_1": {
        "ports": [
          "x3",
          "WS_PE_6/xin"
        ]
      },
      "w21_1": {
        "ports": [
          "w21",
          "WS_PE_3/win"
        ]
      },
      "w22_1": {
        "ports": [
          "w22",
          "WS_PE_4/win"
        ]
      },
      "w23_1": {
        "ports": [
          "w23",
          "WS_PE_5/win"
        ]
      },
      "w31_1": {
        "ports": [
          "w31",
          "WS_PE_6/win"
        ]
      },
      "w32_1": {
        "ports": [
          "w32",
          "WS_PE_7/win"
        ]
      },
      "w33_1": {
        "ports": [
          "w33",
          "WS_PE_8/win"
        ]
      },
      "WS_PE_5_outp": {
        "ports": [
          "WS_PE_5/outp",
          "WS_PE_8/psum"
        ]
      },
      "WS_PE_7_f_inp": {
        "ports": [
          "WS_PE_7/f_inp",
          "WS_PE_8/xin"
        ]
      },
      "WS_PE_6_f_inp": {
        "ports": [
          "WS_PE_6/f_inp",
          "WS_PE_7/xin"
        ]
      },
      "WS_PE_3_f_inp": {
        "ports": [
          "WS_PE_3/f_inp",
          "WS_PE_4/xin"
        ]
      },
      "WS_PE_4_f_inp": {
        "ports": [
          "WS_PE_4/f_inp",
          "WS_PE_5/xin"
        ]
      },
      "WS_PE_2_outp": {
        "ports": [
          "WS_PE_2/outp",
          "WS_PE_5/psum"
        ]
      },
      "WS_PE_6_outp": {
        "ports": [
          "WS_PE_6/outp",
          "outp1",
          "accum_0/D1"
        ]
      },
      "WS_PE_7_outp": {
        "ports": [
          "WS_PE_7/outp",
          "outp2",
          "accum_0/D2"
        ]
      },
      "CLR_1": {
        "ports": [
          "CLR",
          "accum_0/CLR"
        ]
      },
      "WS_PE_8_outp": {
        "ports": [
          "WS_PE_8/outp",
          "outp3",
          "accum_0/D3"
        ]
      },
      "accum_0_Q": {
        "ports": [
          "accum_0/Q",
          "Q"
        ]
      }
    }
  }
}